{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749386418792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749386418797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 00:40:18 2025 " "Processing started: Mon Jun 09 00:40:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749386418797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386418797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HMPSoC -c HMPSoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off HMPSoC -c HMPSoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386418797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749386419705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749386419705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmaminfifo/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmaminfifo/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427260 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmaminfifo/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmaminfifo/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427262 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tdma-min/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "TDMA-MIN/TdmaMinTypes.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427263 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "TDMA-MIN/TdmaMinTypes.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmaminswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmaminswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSwitch-rtl " "Found design unit 1: TdmaMinSwitch-rtl" {  } { { "TDMA-MIN/TdmaMinSwitch.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinSwitch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427265 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSwitch " "Found entity 1: TdmaMinSwitch" {  } { { "TDMA-MIN/TdmaMinSwitch.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinSwitch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmaminstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmaminstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinStage-rtl " "Found design unit 1: TdmaMinStage-rtl" {  } { { "TDMA-MIN/TdmaMinStage.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinStage.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427266 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinStage " "Found entity 1: TdmaMinStage" {  } { { "TDMA-MIN/TdmaMinStage.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinStage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmaminslots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmaminslots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSlots-rtl " "Found design unit 1: TdmaMinSlots-rtl" {  } { { "TDMA-MIN/TdmaMinSlots.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinSlots.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427267 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSlots " "Found entity 1: TdmaMinSlots" {  } { { "TDMA-MIN/TdmaMinSlots.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinSlots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmamininterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmamininterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinInterface-rtl " "Found design unit 1: TdmaMinInterface-rtl" {  } { { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427269 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinInterface " "Found entity 1: TdmaMinInterface" {  } { { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmaminfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmaminfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinFabric-rtl " "Found design unit 1: TdmaMinFabric-rtl" {  } { { "TDMA-MIN/TdmaMinFabric.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFabric.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427270 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFabric " "Found entity 1: TdmaMinFabric" {  } { { "TDMA-MIN/TdmaMinFabric.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFabric.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma-min/tdmamin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma-min/tdmamin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMin-rtl " "Found design unit 1: TdmaMin-rtl" {  } { { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427272 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMin " "Found entity 1: TdmaMin" {  } { { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/asps/sig_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/asps/sig_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sig_Gen-beh " "Found design unit 1: Sig_Gen-beh" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sig_Gen " "Found entity 1: Sig_Gen" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/asps/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/asps/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-SYN " "Found design unit 1: ROM-SYN" {  } { { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427275 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/asps/pd_asp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/asps/pd_asp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PD_ASP-peakdetection " "Found design unit 1: PD_ASP-peakdetection" {  } { { "Critical/ASPs/PD_ASP.vhd" "" { Text "D:/FknWork/Critical/ASPs/PD_ASP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427276 ""} { "Info" "ISGN_ENTITY_NAME" "1 PD_ASP " "Found entity 1: PD_ASP" {  } { { "Critical/ASPs/PD_ASP.vhd" "" { Text "D:/FknWork/Critical/ASPs/PD_ASP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/asps/corr_asp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/asps/corr_asp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORR_ASP-arch " "Found design unit 1: CORR_ASP-arch" {  } { { "Critical/ASPs/CORR_ASP.vhd" "" { Text "D:/FknWork/Critical/ASPs/CORR_ASP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427278 ""} { "Info" "ISGN_ENTITY_NAME" "1 CORR_ASP " "Found entity 1: CORR_ASP" {  } { { "Critical/ASPs/CORR_ASP.vhd" "" { Text "D:/FknWork/Critical/ASPs/CORR_ASP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "critical/asps/avg_asp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file critical/asps/avg_asp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AVG_ASP-sim " "Found design unit 1: AVG_ASP-sim" {  } { { "Critical/ASPs/AVG_ASP.vhd" "" { Text "D:/FknWork/Critical/ASPs/AVG_ASP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427279 ""} { "Info" "ISGN_ENTITY_NAME" "1 AVG_ASP " "Found entity 1: AVG_ASP" {  } { { "Critical/ASPs/AVG_ASP.vhd" "" { Text "D:/FknWork/Critical/ASPs/AVG_ASP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/nios_system_2a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/nios_system_2a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios_System_2A-rtl " "Found design unit 1: Nios_System_2A-rtl" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427292 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A " "Found entity 1: Nios_System_2A" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0-rtl " "Found design unit 1: nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0-rtl" {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427301 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0 " "Found entity 1: nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0" {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1-rtl " "Found design unit 1: nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1-rtl" {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427309 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1 " "Found entity 1: nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1" {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_irq_mapper " "Found entity 1: Nios_System_2A_irq_mapper" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_irq_mapper.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0 " "Found entity 1: Nios_System_2A_mm_interconnect_0" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Nios_System_2A_mm_interconnect_0_avalon_st_adapter" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_mux_001" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427432 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_mux " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_mux" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_demux_001" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_demux " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_demux" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_mux_001" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_mux " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_mux" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_demux_001" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_demux " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_demux" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427519 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427519 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427519 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427519 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749386427536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749386427559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749386427567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749386427567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_006_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_006_default_decode" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427568 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router_006 " "Found entity 2: Nios_System_2A_mm_interconnect_0_router_006" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749386427570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749386427570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_003_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_003_default_decode" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427571 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router_003 " "Found entity 2: Nios_System_2A_mm_interconnect_0_router_003" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749386427572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749386427572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_002_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_002_default_decode" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427573 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router_002 " "Found entity 2: Nios_System_2A_mm_interconnect_0_router_002" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749386427585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749386427585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_001_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_001_default_decode" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427586 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router_001 " "Found entity 2: Nios_System_2A_mm_interconnect_0_router_001" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749386427597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749386427597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_default_decode" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427598 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router " "Found entity 2: Nios_System_2A_mm_interconnect_0_router" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: Nios_System_2A_cpu_custom_instruction_master_comb_xconnect" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_sw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_sw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_sw_pio " "Found entity 1: Nios_System_2A_sw_pio" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sw_pio.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_sdram_input_efifo_module " "Found entity 1: Nios_System_2A_sdram_input_efifo_module" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427700 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_sdram " "Found entity 2: Nios_System_2A_sdram" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file non-critical/nios_system_2a/synthesis/submodules/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes (nios_system_2a) " "Found design unit 1: TdmaMinTypes (nios_system_2a)" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/TdmaMinTypes.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427702 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/TdmaMinTypes.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/receive_data_hw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/receive_data_hw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receive_data_hw-instruction " "Found design unit 1: receive_data_hw-instruction" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/receive_data_hw.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/receive_data_hw.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427709 ""} { "Info" "ISGN_ENTITY_NAME" "1 receive_data_hw " "Found entity 1: receive_data_hw" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/receive_data_hw.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/receive_data_hw.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/receive_data_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/receive_data_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receive_data_instruction-behaviour " "Found design unit 1: receive_data_instruction-behaviour" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/receive_data_instruction.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/receive_data_instruction.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427711 ""} { "Info" "ISGN_ENTITY_NAME" "1 receive_data_instruction " "Found entity 1: receive_data_instruction" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/receive_data_instruction.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/receive_data_instruction.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_onchip_memory " "Found entity 1: Nios_System_2A_onchip_memory" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_key_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_key_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_key_pio " "Found entity 1: Nios_System_2A_key_pio" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_key_pio.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_key_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_jtag_uart_sim_scfifo_w " "Found entity 1: Nios_System_2A_jtag_uart_sim_scfifo_w" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427730 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_jtag_uart_scfifo_w " "Found entity 2: Nios_System_2A_jtag_uart_scfifo_w" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427730 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_System_2A_jtag_uart_sim_scfifo_r " "Found entity 3: Nios_System_2A_jtag_uart_sim_scfifo_r" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427730 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_System_2A_jtag_uart_scfifo_r " "Found entity 4: Nios_System_2A_jtag_uart_scfifo_r" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427730 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_System_2A_jtag_uart " "Found entity 5: Nios_System_2A_jtag_uart" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_high_res_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_high_res_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_high_res_timer " "Found entity 1: Nios_System_2A_high_res_timer" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_high_res_timer.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_high_res_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_hex_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_hex_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_hex_pio_0 " "Found entity 1: Nios_System_2A_hex_pio_0" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_hex_pio_0.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_hex_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu " "Found entity 1: Nios_System_2A_cpu" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_register_bank_a_module " "Found entity 1: Nios_System_2A_cpu_cpu_register_bank_a_module" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_cpu_cpu_register_bank_b_module " "Found entity 2: Nios_System_2A_cpu_cpu_register_bank_b_module" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_System_2A_cpu_cpu_nios2_oci_debug " "Found entity 3: Nios_System_2A_cpu_cpu_nios2_oci_debug" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_System_2A_cpu_cpu_nios2_oci_break " "Found entity 4: Nios_System_2A_cpu_cpu_nios2_oci_break" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_System_2A_cpu_cpu_nios2_oci_xbrk " "Found entity 5: Nios_System_2A_cpu_cpu_nios2_oci_xbrk" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_System_2A_cpu_cpu_nios2_oci_dbrk " "Found entity 6: Nios_System_2A_cpu_cpu_nios2_oci_dbrk" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_System_2A_cpu_cpu_nios2_oci_itrace " "Found entity 7: Nios_System_2A_cpu_cpu_nios2_oci_itrace" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_System_2A_cpu_cpu_nios2_oci_td_mode " "Found entity 8: Nios_System_2A_cpu_cpu_nios2_oci_td_mode" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_System_2A_cpu_cpu_nios2_oci_dtrace " "Found entity 9: Nios_System_2A_cpu_cpu_nios2_oci_dtrace" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_System_2A_cpu_cpu_nios2_oci_fifo " "Found entity 13: Nios_System_2A_cpu_cpu_nios2_oci_fifo" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_System_2A_cpu_cpu_nios2_oci_pib " "Found entity 14: Nios_System_2A_cpu_cpu_nios2_oci_pib" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_System_2A_cpu_cpu_nios2_oci_im " "Found entity 15: Nios_System_2A_cpu_cpu_nios2_oci_im" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_System_2A_cpu_cpu_nios2_performance_monitors " "Found entity 16: Nios_System_2A_cpu_cpu_nios2_performance_monitors" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_System_2A_cpu_cpu_nios2_avalon_reg " "Found entity 17: Nios_System_2A_cpu_cpu_nios2_avalon_reg" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_System_2A_cpu_cpu_ociram_sp_ram_module " "Found entity 18: Nios_System_2A_cpu_cpu_ociram_sp_ram_module" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_System_2A_cpu_cpu_nios2_ocimem " "Found entity 19: Nios_System_2A_cpu_cpu_nios2_ocimem" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_System_2A_cpu_cpu_nios2_oci " "Found entity 20: Nios_System_2A_cpu_cpu_nios2_oci" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_System_2A_cpu_cpu " "Found entity 21: Nios_System_2A_cpu_cpu" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_debug_slave_sysclk " "Found entity 1: Nios_System_2A_cpu_cpu_debug_slave_sysclk" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_debug_slave_tck " "Found entity 1: Nios_System_2A_cpu_cpu_debug_slave_tck" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_tck.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_debug_slave_wrapper " "Found entity 1: Nios_System_2A_cpu_cpu_debug_slave_wrapper" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_test_bench " "Found entity 1: Nios_System_2A_cpu_cpu_test_bench" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_test_bench.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_clocks " "Found entity 1: Nios_System_2A_clocks" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_clocks_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_clocks_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_clocks_sys_pll " "Found entity 1: Nios_System_2A_clocks_sys_pll" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/asp_config_hw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/asp_config_hw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asp_config_hw-instruction " "Found design unit 1: asp_config_hw-instruction" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/asp_config_hw.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/asp_config_hw.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427844 ""} { "Info" "ISGN_ENTITY_NAME" "1 asp_config_hw " "Found entity 1: asp_config_hw" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/asp_config_hw.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/asp_config_hw.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/asp_config_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/asp_config_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asp_config_instruction-behaviour " "Found design unit 1: asp_config_instruction-behaviour" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/asp_config_instruction.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/asp_config_instruction.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427852 ""} { "Info" "ISGN_ENTITY_NAME" "1 asp_config_instruction " "Found entity 1: asp_config_instruction" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/asp_config_instruction.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/asp_config_instruction.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file non-critical/nios_system_2a/synthesis/submodules/nios_system_2a_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_LED_pio " "Found entity 1: Nios_System_2A_LED_pio" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_LED_pio.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_LED_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hmpsoc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hmpsoc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HMPSoC-Structure " "Found design unit 1: HMPSoC-Structure" {  } { { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427858 ""} { "Info" "ISGN_ENTITY_NAME" "1 HMPSoC " "Found entity 1: HMPSoC" {  } { { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386427858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427858 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_2A_sdram.v(318) " "Verilog HDL or VHDL warning at Nios_System_2A_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1749386427897 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_2A_sdram.v(328) " "Verilog HDL or VHDL warning at Nios_System_2A_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1749386427897 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_2A_sdram.v(338) " "Verilog HDL or VHDL warning at Nios_System_2A_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1749386427897 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_System_2A_sdram.v(682) " "Verilog HDL or VHDL warning at Nios_System_2A_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1749386427899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HMPSoC " "Elaborating entity \"HMPSoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749386427988 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "send_port\[0\] HMPSoC.vhd(95) " "Using initial value X (don't care) for net \"send_port\[0\]\" at HMPSoC.vhd(95)" {  } { { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 95 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427995 "|HMPSoC"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "send_port\[5..7\] HMPSoC.vhd(95) " "Using initial value X (don't care) for net \"send_port\[5..7\]\" at HMPSoC.vhd(95)" {  } { { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 95 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386427995 "|HMPSoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A Nios_System_2A:u0 " "Elaborating entity \"Nios_System_2A\" for hierarchy \"Nios_System_2A:u0\"" {  } { { "HMPSoC.vhd" "u0" { Text "D:/FknWork/HMPSoC.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_LED_pio Nios_System_2A:u0\|Nios_System_2A_LED_pio:led_pio " "Elaborating entity \"Nios_System_2A_LED_pio\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_LED_pio:led_pio\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "led_pio" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asp_config_instruction Nios_System_2A:u0\|asp_config_instruction:asp_config_0 " "Elaborating entity \"asp_config_instruction\" for hierarchy \"Nios_System_2A:u0\|asp_config_instruction:asp_config_0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "asp_config_0" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asp_config_hw Nios_System_2A:u0\|asp_config_instruction:asp_config_0\|asp_config_hw:C1 " "Elaborating entity \"asp_config_hw\" for hierarchy \"Nios_System_2A:u0\|asp_config_instruction:asp_config_0\|asp_config_hw:C1\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/asp_config_instruction.vhd" "C1" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/asp_config_instruction.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_clocks Nios_System_2A:u0\|Nios_System_2A_clocks:clocks " "Elaborating entity \"Nios_System_2A_clocks\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "clocks" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_clocks_sys_pll Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll " "Elaborating entity \"Nios_System_2A_clocks_sys_pll\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks.v" "sys_pll" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" "altera_pll_i" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428126 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749386428138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|Nios_System_2A_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428144 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749386428144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_clocks:clocks\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks.v" "reset_from_locked" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_clocks.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu Nios_System_2A:u0\|Nios_System_2A_cpu:cpu " "Elaborating entity \"Nios_System_2A_cpu\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "cpu" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu " "Elaborating entity \"Nios_System_2A_cpu_cpu\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu.v" "cpu" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_test_bench Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_test_bench:the_Nios_System_2A_cpu_cpu_test_bench " "Elaborating entity \"Nios_System_2A_cpu_cpu_test_bench\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_test_bench:the_Nios_System_2A_cpu_cpu_test_bench\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_test_bench" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_register_bank_a_module Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a " "Elaborating entity \"Nios_System_2A_cpu_cpu_register_bank_a_module\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_register_bank_a" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 4126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altsyncram" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428321 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749386428321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/FknWork/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386428363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386428363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_register_bank_b_module Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_b_module:Nios_System_2A_cpu_cpu_register_bank_b " "Elaborating entity \"Nios_System_2A_cpu_cpu_register_bank_b_module\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_b_module:Nios_System_2A_cpu_cpu_register_bank_b\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_register_bank_b" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 4144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 4640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_debug Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_debug\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_debug" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428448 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749386428448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_break Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_break:the_Nios_System_2A_cpu_cpu_nios2_oci_break " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_break\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_break:the_Nios_System_2A_cpu_cpu_nios2_oci_break\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_break" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_xbrk Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_xbrk:the_Nios_System_2A_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_xbrk:the_Nios_System_2A_cpu_cpu_nios2_oci_xbrk\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_xbrk" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_dbrk Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dbrk:the_Nios_System_2A_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dbrk:the_Nios_System_2A_cpu_cpu_nios2_oci_dbrk\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_dbrk" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_itrace Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_itrace:the_Nios_System_2A_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_itrace\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_itrace:the_Nios_System_2A_cpu_cpu_nios2_oci_itrace\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_itrace" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_dtrace Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dtrace:the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dtrace:the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_td_mode Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dtrace:the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace\|Nios_System_2A_cpu_cpu_nios2_oci_td_mode:Nios_System_2A_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dtrace:the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace\|Nios_System_2A_cpu_cpu_nios2_oci_td_mode:Nios_System_2A_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_fifo Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_fifo\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_fifo" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_pib Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_pib:the_Nios_System_2A_cpu_cpu_nios2_oci_pib " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_pib\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_pib:the_Nios_System_2A_cpu_cpu_nios2_oci_pib\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_pib" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_im Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_im:the_Nios_System_2A_cpu_cpu_nios2_oci_im " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_im\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_im:the_Nios_System_2A_cpu_cpu_nios2_oci_im\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_im" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_avalon_reg Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_avalon_reg:the_Nios_System_2A_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_avalon_reg\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_avalon_reg:the_Nios_System_2A_cpu_cpu_nios2_avalon_reg\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_avalon_reg" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_ocimem Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_ocimem\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_ocimem" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_ociram_sp_ram_module Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram " "Elaborating entity \"Nios_System_2A_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_ociram_sp_ram" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altsyncram" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428660 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749386428660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/FknWork/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386428701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386428701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_debug_slave_wrapper Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"Nios_System_2A_cpu_cpu_debug_slave_wrapper\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_debug_slave_wrapper" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_debug_slave_tck Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|Nios_System_2A_cpu_cpu_debug_slave_tck:the_Nios_System_2A_cpu_cpu_debug_slave_tck " "Elaborating entity \"Nios_System_2A_cpu_cpu_debug_slave_tck\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|Nios_System_2A_cpu_cpu_debug_slave_tck:the_Nios_System_2A_cpu_cpu_debug_slave_tck\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "the_Nios_System_2A_cpu_cpu_debug_slave_tck" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_debug_slave_sysclk Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|Nios_System_2A_cpu_cpu_debug_slave_sysclk:the_Nios_System_2A_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"Nios_System_2A_cpu_cpu_debug_slave_sysclk\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|Nios_System_2A_cpu_cpu_debug_slave_sysclk:the_Nios_System_2A_cpu_cpu_debug_slave_sysclk\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "the_Nios_System_2A_cpu_cpu_debug_slave_sysclk" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "Nios_System_2A_cpu_cpu_debug_slave_phy" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386428813 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749386428813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428816 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386428895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_hex_pio_0 Nios_System_2A:u0\|Nios_System_2A_hex_pio_0:hex_pio_0 " "Elaborating entity \"Nios_System_2A_hex_pio_0\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_hex_pio_0:hex_pio_0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "hex_pio_0" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_high_res_timer Nios_System_2A:u0\|Nios_System_2A_high_res_timer:high_res_timer " "Elaborating entity \"Nios_System_2A_high_res_timer\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_high_res_timer:high_res_timer\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "high_res_timer" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_jtag_uart Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart " "Elaborating entity \"Nios_System_2A_jtag_uart\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "jtag_uart" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_jtag_uart_scfifo_w Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w " "Elaborating entity \"Nios_System_2A_jtag_uart_scfifo_w\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "the_Nios_System_2A_jtag_uart_scfifo_w" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "wfifo" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429212 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749386429212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/FknWork/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386429249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386429249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/FknWork/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386429265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386429265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/FknWork/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/FknWork/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386429281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386429281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/FknWork/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/FknWork/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386429321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386429321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/FknWork/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/FknWork/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386429362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386429362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/FknWork/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/FknWork/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386429405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386429405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/FknWork/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_jtag_uart_scfifo_r Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_r:the_Nios_System_2A_jtag_uart_scfifo_r " "Elaborating entity \"Nios_System_2A_jtag_uart_scfifo_r\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_r:the_Nios_System_2A_jtag_uart_scfifo_r\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "the_Nios_System_2A_jtag_uart_scfifo_r" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "Nios_System_2A_jtag_uart_alt_jtag_atlantic" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429655 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749386429655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_key_pio Nios_System_2A:u0\|Nios_System_2A_key_pio:key_pio " "Elaborating entity \"Nios_System_2A_key_pio\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_key_pio:key_pio\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "key_pio" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_onchip_memory Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory " "Elaborating entity \"Nios_System_2A_onchip_memory\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "onchip_memory" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" "the_altsyncram" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_System_2A_onchip_memory.hex " "Parameter \"init_file\" = \"Nios_System_2A_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386429730 ""}  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749386429730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9rn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9rn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9rn1 " "Found entity 1: altsyncram_9rn1" {  } { { "db/altsyncram_9rn1.tdf" "" { Text "D:/FknWork/db/altsyncram_9rn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386429771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386429771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9rn1 Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9rn1:auto_generated " "Elaborating entity \"altsyncram_9rn1\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9rn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive_data_instruction Nios_System_2A:u0\|receive_data_instruction:receive_data_0 " "Elaborating entity \"receive_data_instruction\" for hierarchy \"Nios_System_2A:u0\|receive_data_instruction:receive_data_0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "receive_data_0" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive_data_hw Nios_System_2A:u0\|receive_data_instruction:receive_data_0\|receive_data_hw:C1 " "Elaborating entity \"receive_data_hw\" for hierarchy \"Nios_System_2A:u0\|receive_data_instruction:receive_data_0\|receive_data_hw:C1\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/receive_data_instruction.vhd" "C1" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/receive_data_instruction.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_sdram Nios_System_2A:u0\|Nios_System_2A_sdram:sdram " "Elaborating entity \"Nios_System_2A_sdram\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_sdram:sdram\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "sdram" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_sdram_input_efifo_module Nios_System_2A:u0\|Nios_System_2A_sdram:sdram\|Nios_System_2A_sdram_input_efifo_module:the_Nios_System_2A_sdram_input_efifo_module " "Elaborating entity \"Nios_System_2A_sdram_input_efifo_module\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_sdram:sdram\|Nios_System_2A_sdram_input_efifo_module:the_Nios_System_2A_sdram_input_efifo_module\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" "the_Nios_System_2A_sdram_input_efifo_module" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_sw_pio Nios_System_2A:u0\|Nios_System_2A_sw_pio:sw_pio " "Elaborating entity \"Nios_System_2A_sw_pio\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_sw_pio:sw_pio\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "sw_pio" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator Nios_System_2A:u0\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"Nios_System_2A:u0\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "cpu_custom_instruction_master_translator" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386429996 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749386429998 "|HMPSoC|Nios_System_2A:u0|altera_customins_master_translator:cpu_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_custom_instruction_master_comb_xconnect Nios_System_2A:u0\|Nios_System_2A_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect " "Elaborating entity \"Nios_System_2A_cpu_custom_instruction_master_comb_xconnect\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "cpu_custom_instruction_master_comb_xconnect" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0 Nios_System_2A:u0\|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0\" for hierarchy \"Nios_System_2A:u0\|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "cpu_custom_instruction_master_comb_slave_translator0" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430015 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_a nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(30) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(30): used implicit default value for signal \"ci_master_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430016 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_b nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(31) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(31): used implicit default value for signal \"ci_master_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430016 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_c nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(32) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(32): used implicit default value for signal \"ci_master_c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430016 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_clk nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(33) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(33): used implicit default value for signal \"ci_master_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430016 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_clken nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(34) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(34): used implicit default value for signal \"ci_master_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430016 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_datab nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(35) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(35): used implicit default value for signal \"ci_master_datab\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430016 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_estatus nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(37) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(37): used implicit default value for signal \"ci_master_estatus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430016 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_ipending nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(38) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(38): used implicit default value for signal \"ci_master_ipending\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430017 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_n nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(39) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(39): used implicit default value for signal \"ci_master_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430017 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_readra nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(40) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(40): used implicit default value for signal \"ci_master_readra\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430017 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_readrb nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(41) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(41): used implicit default value for signal \"ci_master_readrb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430017 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_reset nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(42) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(42): used implicit default value for signal \"ci_master_reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430017 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_reset_req nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(43) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(43): used implicit default value for signal \"ci_master_reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430017 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_start nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(44) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(44): used implicit default value for signal \"ci_master_start\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430017 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_writerc nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(45) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(45): used implicit default value for signal \"ci_master_writerc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430017 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_slave_done nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(48) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd(48): used implicit default value for signal \"ci_slave_done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430017 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator Nios_System_2A:u0\|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"Nios_System_2A:u0\|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" "cpu_custom_instruction_master_comb_slave_translator0" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749386430028 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749386430028 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749386430028 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator0:cpu_custom_instruction_master_comb_slave_translator0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1 Nios_System_2A:u0\|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1 " "Elaborating entity \"nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1\" for hierarchy \"Nios_System_2A:u0\|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "cpu_custom_instruction_master_comb_slave_translator1" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430036 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_a nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(29) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(29): used implicit default value for signal \"ci_master_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430037 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_b nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(30) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(30): used implicit default value for signal \"ci_master_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430037 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_c nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(31) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(31): used implicit default value for signal \"ci_master_c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430037 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_clk nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(32) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(32): used implicit default value for signal \"ci_master_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430037 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_clken nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(33) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(33): used implicit default value for signal \"ci_master_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430037 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_dataa nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(34) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(34): used implicit default value for signal \"ci_master_dataa\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430037 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_datab nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(35) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(35): used implicit default value for signal \"ci_master_datab\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430037 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_estatus nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(37) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(37): used implicit default value for signal \"ci_master_estatus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430037 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_ipending nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(38) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(38): used implicit default value for signal \"ci_master_ipending\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430037 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_n nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(39) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(39): used implicit default value for signal \"ci_master_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430037 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_readra nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(40) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(40): used implicit default value for signal \"ci_master_readra\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430038 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_readrb nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(41) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(41): used implicit default value for signal \"ci_master_readrb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430038 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_reset nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(42) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(42): used implicit default value for signal \"ci_master_reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430038 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_reset_req nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(43) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(43): used implicit default value for signal \"ci_master_reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430038 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_start nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(44) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(44): used implicit default value for signal \"ci_master_start\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430038 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_master_writerc nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(45) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(45): used implicit default value for signal \"ci_master_writerc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430038 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci_slave_done nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(48) " "VHDL Signal Declaration warning at nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd(48): used implicit default value for signal \"ci_slave_done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386430038 "|HMPSoC|Nios_System_2A:u0|nios_system_2a_cpu_custom_instruction_master_comb_slave_translator1:cpu_custom_instruction_master_comb_slave_translator1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "mm_interconnect_0" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "led_pio_s1_translator" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:high_res_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:high_res_timer_s1_translator\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "high_res_timer_s1_translator" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router:router " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router:router\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "router" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_default_decode Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router:router\|Nios_System_2A_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_default_decode\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router:router\|Nios_System_2A_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_001 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_001\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_001:router_001\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "router_001" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_001_default_decode Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_001:router_001\|Nios_System_2A_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_001:router_001\|Nios_System_2A_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_002 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_002\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_002:router_002\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "router_002" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_002_default_decode Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_002:router_002\|Nios_System_2A_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_002:router_002\|Nios_System_2A_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_003 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_003\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_003:router_003\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "router_003" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_003_default_decode Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_003:router_003\|Nios_System_2A_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_003:router_003\|Nios_System_2A_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_006 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_006\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_006:router_006\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "router_006" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_006_default_decode Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_006:router_006\|Nios_System_2A_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_006:router_006\|Nios_System_2A_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_cmd_demux Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_cmd_demux\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cmd_demux" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_cmd_demux_001 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_cmd_mux Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_cmd_mux\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cmd_mux" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_cmd_mux_001 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_rsp_demux Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_rsp_demux\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "rsp_demux" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_rsp_demux_001 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_rsp_mux Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_rsp_mux\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "rsp_mux" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 5023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386430998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_rsp_mux_001 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 5052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 5118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431038 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749386431044 "|HMPSoC|Nios_System_2A:u0|Nios_System_2A_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749386431045 "|HMPSoC|Nios_System_2A:u0|Nios_System_2A_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749386431045 "|HMPSoC|Nios_System_2A:u0|Nios_System_2A_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 5184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_avalon_st_adapter Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 5213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 5329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_irq_mapper Nios_System_2A:u0\|Nios_System_2A_irq_mapper:irq_mapper " "Elaborating entity \"Nios_System_2A_irq_mapper\" for hierarchy \"Nios_System_2A:u0\|Nios_System_2A_irq_mapper:irq_mapper\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "irq_mapper" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Nios_System_2A:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Nios_System_2A:u0\|altera_reset_controller:rst_controller\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" "rst_controller" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/Nios_System_2A.vhd" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Nios_System_2A:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Nios_System_2A:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Nios_System_2A:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Nios_System_2A:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/FknWork/Non-Critical/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMin TdmaMin:tdma_min " "Elaborating entity \"TdmaMin\" for hierarchy \"TdmaMin:tdma_min\"" {  } { { "HMPSoC.vhd" "tdma_min" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSlots TdmaMin:tdma_min\|TdmaMinSlots:slots " "Elaborating entity \"TdmaMinSlots\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinSlots:slots\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "slots" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFabric TdmaMin:tdma_min\|TdmaMinFabric:fabric " "Elaborating entity \"TdmaMinFabric\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "fabric" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431208 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "TdmaMinFabric.vhd(29) " "VHDL Subtype or Type Declaration warning at TdmaMinFabric.vhd(29): subtype or type has null range" {  } { { "TDMA-MIN/TdmaMinFabric.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFabric.vhd" 29 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1749386431211 "|HMPSoC|TdmaMin:tdma_min|TdmaMinFabric:fabric"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "TdmaMinFabric.vhd(29) " "VHDL warning at TdmaMinFabric.vhd(29): ignored assignment of value to null range" {  } { { "TDMA-MIN/TdmaMinFabric.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFabric.vhd" 29 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1749386431211 "|HMPSoC|TdmaMin:tdma_min|TdmaMinFabric:fabric"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "links " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"links\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749386431227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinStage TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage " "Elaborating entity \"TdmaMinStage\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\"" {  } { { "TDMA-MIN/TdmaMinFabric.vhd" "\\staging:2:stage" { Text "D:/FknWork/TDMA-MIN/TdmaMinFabric.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSwitch TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\|TdmaMinSwitch:\\switches:0:switch " "Elaborating entity \"TdmaMinSwitch\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\|TdmaMinSwitch:\\switches:0:switch\"" {  } { { "TDMA-MIN/TdmaMinStage.vhd" "\\switches:0:switch" { Text "D:/FknWork/TDMA-MIN/TdmaMinStage.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:0:interface" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo " "Elaborating entity \"TdmaMinFifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\"" {  } { { "TDMA-MIN/TdmaMinInterface.vhd" "fifo" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "scfifo_component" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386431374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386431374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386431374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386431374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386431374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386431374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386431374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386431374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386431374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386431374 ""}  } { { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749386431374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l191 " "Found entity 1: scfifo_l191" {  } { { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386431410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386431410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l191 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated " "Elaborating entity \"scfifo_l191\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s791 " "Found entity 1: a_dpfifo_s791" {  } { { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386431425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386431425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s791 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo " "Elaborating entity \"a_dpfifo_s791\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\"" {  } { { "db/scfifo_l191.tdf" "dpfifo" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386431469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386431469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s791.tdf" "FIFOram" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "D:/FknWork/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386431516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386431516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s791.tdf" "almost_full_comparer" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_s791.tdf" "three_comparison" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/FknWork/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386431563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386431563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s791.tdf" "rd_ptr_msb" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "D:/FknWork/db/cntr_v27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386431605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386431605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_s791.tdf" "usedw_counter" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "D:/FknWork/db/cntr_j2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386431643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386431643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_s791.tdf" "wr_ptr" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:1:interface" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:2:interface" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:3:interface" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386431925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:4:interface" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386432061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:5:interface" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386432197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:6:interface" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386432333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\"" {  } { { "TDMA-MIN/TdmaMin.vhd" "\\interfaces:7:interface" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386432469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sig_Gen Sig_Gen:signal_gen " "Elaborating entity \"Sig_Gen\" for hierarchy \"Sig_Gen:signal_gen\"" {  } { { "HMPSoC.vhd" "signal_gen" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386432605 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sel Sig_Gen.vhd(24) " "VHDL Signal Declaration warning at Sig_Gen.vhd(24): used explicit default value for signal \"sel\" because signal was never assigned a value" {  } { { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1749386432605 "|HMPSoC|Sig_Gen:signal_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM Sig_Gen:signal_gen\|ROM:ROM_inst " "Elaborating entity \"ROM\" for hierarchy \"Sig_Gen:signal_gen\|ROM:ROM_inst\"" {  } { { "Critical/ASPs/Sig_Gen.vhd" "ROM_inst" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386432610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Critical/ASPs/ROM.vhd" "altsyncram_component" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386432620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386432630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file signals.mif " "Parameter \"init_file\" = \"signals.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65780 " "Parameter \"numwords_a\" = \"65780\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386432631 ""}  } { { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749386432631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_plv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_plv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_plv3 " "Found entity 1: altsyncram_plv3" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386432676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386432676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_plv3 Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated " "Elaborating entity \"altsyncram_plv3\" for hierarchy \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386432677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_81a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_81a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_81a " "Found entity 1: decode_81a" {  } { { "db/decode_81a.tdf" "" { Text "D:/FknWork/db/decode_81a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386432959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386432959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_81a Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|decode_81a:rden_decode " "Elaborating entity \"decode_81a\" for hierarchy \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|decode_81a:rden_decode\"" {  } { { "db/altsyncram_plv3.tdf" "rden_decode" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386432961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vfb " "Found entity 1: mux_vfb" {  } { { "db/mux_vfb.tdf" "" { Text "D:/FknWork/db/mux_vfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386432999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386432999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vfb Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|mux_vfb:mux2 " "Elaborating entity \"mux_vfb\" for hierarchy \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|mux_vfb:mux2\"" {  } { { "db/altsyncram_plv3.tdf" "mux2" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386433001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AVG_ASP AVG_ASP:asp_avg " "Elaborating entity \"AVG_ASP\" for hierarchy \"AVG_ASP:asp_avg\"" {  } { { "HMPSoC.vhd" "asp_avg" { Text "D:/FknWork/HMPSoC.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386433090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORR_ASP CORR_ASP:asp_cor " "Elaborating entity \"CORR_ASP\" for hierarchy \"CORR_ASP:asp_cor\"" {  } { { "HMPSoC.vhd" "asp_cor" { Text "D:/FknWork/HMPSoC.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386433113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PD_ASP PD_ASP:asp_pd " "Elaborating entity \"PD_ASP\" for hierarchy \"PD_ASP:asp_pd\"" {  } { { "HMPSoC.vhd" "asp_pd" { Text "D:/FknWork/HMPSoC.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386435501 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dest PD_ASP.vhd(19) " "VHDL Signal Declaration warning at PD_ASP.vhd(19): used explicit default value for signal \"dest\" because signal was never assigned a value" {  } { { "Critical/ASPs/PD_ASP.vhd" "" { Text "D:/FknWork/Critical/ASPs/PD_ASP.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1749386435501 "|HMPSoC|PD_ASP:asp_pd"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset PD_ASP.vhd(26) " "VHDL Signal Declaration warning at PD_ASP.vhd(26): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "Critical/ASPs/PD_ASP.vhd" "" { Text "D:/FknWork/Critical/ASPs/PD_ASP.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1749386435501 "|HMPSoC|PD_ASP:asp_pd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "peak_detected PD_ASP.vhd(32) " "Verilog HDL or VHDL warning at PD_ASP.vhd(32): object \"peak_detected\" assigned a value but never read" {  } { { "Critical/ASPs/PD_ASP.vhd" "" { Text "D:/FknWork/Critical/ASPs/PD_ASP.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749386435502 "|HMPSoC|PD_ASP:asp_pd"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749386437885 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.09.00:40:40 Progress: Loading sld5dc23c78/alt_sld_fab_wrapper_hw.tcl " "2025.06.09.00:40:40 Progress: Loading sld5dc23c78/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386440895 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386443119 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386443231 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386446594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386446669 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386446749 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386446847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386446851 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386446851 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749386447514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5dc23c78/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5dc23c78/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5dc23c78/alt_sld_fab.v" "" { Text "D:/FknWork/db/ip/sld5dc23c78/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386447701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386447701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/FknWork/db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386447776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386447776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/FknWork/db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386447791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386447791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/FknWork/db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386447841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386447841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FknWork/db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386447914 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FknWork/db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386447914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386447914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/FknWork/db/ip/sld5dc23c78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386447967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386447967 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749386463540 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1749386463540 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1749386463540 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CORR_ASP:asp_cor\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CORR_ASP:asp_cor\|Mod0\"" {  } { { "Critical/ASPs/CORR_ASP.vhd" "Mod0" { Text "D:/FknWork/Critical/ASPs/CORR_ASP.vhd" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386463542 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CORR_ASP:asp_cor\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CORR_ASP:asp_cor\|Mod1\"" {  } { { "Critical/ASPs/CORR_ASP.vhd" "Mod1" { Text "D:/FknWork/Critical/ASPs/CORR_ASP.vhd" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386463542 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1749386463542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386463569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Nios_System_2A:u0\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463569 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749386463569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "D:/FknWork/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386463608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386463608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CORR_ASP:asp_cor\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CORR_ASP:asp_cor\|lpm_divide:Mod0\"" {  } { { "Critical/ASPs/CORR_ASP.vhd" "" { Text "D:/FknWork/Critical/ASPs/CORR_ASP.vhd" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386463647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CORR_ASP:asp_cor\|lpm_divide:Mod0 " "Instantiated megafunction \"CORR_ASP:asp_cor\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463647 ""}  } { { "Critical/ASPs/CORR_ASP.vhd" "" { Text "D:/FknWork/Critical/ASPs/CORR_ASP.vhd" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749386463647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "D:/FknWork/db/lpm_divide_uio.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386463683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386463683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/FknWork/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386463698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386463698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/FknWork/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386463725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386463725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/FknWork/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386463761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386463761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CORR_ASP:asp_cor\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"CORR_ASP:asp_cor\|lpm_divide:Mod1\"" {  } { { "Critical/ASPs/CORR_ASP.vhd" "" { Text "D:/FknWork/Critical/ASPs/CORR_ASP.vhd" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386463780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CORR_ASP:asp_cor\|lpm_divide:Mod1 " "Instantiated megafunction \"CORR_ASP:asp_cor\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749386463780 ""}  } { { "Critical/ASPs/CORR_ASP.vhd" "" { Text "D:/FknWork/Critical/ASPs/CORR_ASP.vhd" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749386463780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "D:/FknWork/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386463816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386463816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/FknWork/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386463830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386463830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "D:/FknWork/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749386463854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386463854 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749386464178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749386475701 "|HMPSoC|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749386475701 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386476671 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1087 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1117 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1147 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1177 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1207 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 997 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1027 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 1057 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 247 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 217 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 187 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 157 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 127 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 97 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 67 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 37 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 277 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 307 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 337 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 367 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 397 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 427 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 457 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 487 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 517 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 547 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 577 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 607 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 637 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 667 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 697 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 727 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 877 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 907 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 937 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:7:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:7:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:6:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:6:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "D:/FknWork/db/altsyncram_r3i1.tdf" 967 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "D:/FknWork/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "D:/FknWork/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "TDMA-MIN/TdmaMinInterface.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMinInterface.vhd" 44 0 0 } } { "TDMA-MIN/TdmaMin.vhd" "" { Text "D:/FknWork/TDMA-MIN/TdmaMin.vhd" 50 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a71 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1604 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a7 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a15 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a23 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a31 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a39 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 900 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a47 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1076 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a55 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1252 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a63 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a70 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1582 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a6 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a14 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a22 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a30 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a38 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a46 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a54 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1230 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a62 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1406 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a69 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1560 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a5 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a13 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a21 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a29 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a37 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a45 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a53 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1208 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a61 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1384 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a68 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1538 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a4 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a12 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 306 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a20 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a28 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a36 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 834 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a44 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1010 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a52 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a60 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1362 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a67 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1516 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a3 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a11 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a19 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a27 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a35 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a43 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 988 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a51 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1164 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a59 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1340 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a66 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a2 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a10 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a18 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a26 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a34 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a42 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a50 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1142 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a58 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1318 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a65 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a1 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a9 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 240 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a17 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a25 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a33 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a41 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a49 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a57 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1296 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a64 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1450 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a0 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a8 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a16 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 394 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a24 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a32 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 746 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a40 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a48 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a56 " "Synthesized away node \"Sig_Gen:signal_gen\|ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_plv3:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_plv3.tdf" "" { Text "D:/FknWork/db/altsyncram_plv3.tdf" 1274 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Critical/ASPs/ROM.vhd" "" { Text "D:/FknWork/Critical/ASPs/ROM.vhd" 20 0 0 } } { "Critical/ASPs/Sig_Gen.vhd" "" { Text "D:/FknWork/Critical/ASPs/Sig_Gen.vhd" 49 0 0 } } { "HMPSoC.vhd" "" { Text "D:/FknWork/HMPSoC.vhd" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749386477182 "|HMPSoC|Sig_Gen:signal_gen|ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_plv3:auto_generated|ram_block1a56"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1749386477182 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1749386477182 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17599 " "17599 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749386478180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386478524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FknWork/output_files/HMPSoC.map.smsg " "Generated suppressed messages file D:/FknWork/output_files/HMPSoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386479165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749386481604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749386481604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2985 " "Implemented 2985 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749386482108 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749386482108 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1749386482108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2706 " "Implemented 2706 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749386482108 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1749386482108 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1749386482108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749386482108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 450 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 450 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5338 " "Peak virtual memory: 5338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749386482246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 09 00:41:22 2025 " "Processing ended: Mon Jun 09 00:41:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749386482246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749386482246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749386482246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749386482246 ""}
