ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_RTC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_RTC_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c **** * @brief RTC MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c **** * @param hrtc: RTC handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c **** */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 91 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 8
 109              		@ frame_needed = 0, uses_anonymous_args = 0
  92:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 110              		.loc 1 92 3 view .LVU21
 111              		.loc 1 92 10 is_stmt 0 view .LVU22
 112 0000 0268     		ldr	r2, [r0]
 113              		.loc 1 92 5 view .LVU23
 114 0002 144B     		ldr	r3, .L12
 115 0004 9A42     		cmp	r2, r3
 116 0006 00D0     		beq	.L11
 117 0008 7047     		bx	lr
 118              	.L11:
  91:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 119              		.loc 1 91 1 view .LVU24
 120 000a 00B5     		push	{lr}
 121              	.LCFI2:
 122              		.cfi_def_cfa_offset 4
 123              		.cfi_offset 14, -4
 124 000c 83B0     		sub	sp, sp, #12
 125              	.LCFI3:
 126              		.cfi_def_cfa_offset 16
  93:Core/Src/stm32f1xx_hal_msp.c ****   {
  94:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c ****     HAL_PWR_EnableBkUpAccess();
 127              		.loc 1 97 5 is_stmt 1 view .LVU25
 128 000e FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 129              	.LVL4:
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* Enable BKP CLK enable for backup registers */
  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_BKP_CLK_ENABLE();
 130              		.loc 1 99 5 view .LVU26
 131              	.LBB5:
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s 			page 5


 132              		.loc 1 99 5 view .LVU27
 133              		.loc 1 99 5 view .LVU28
 134 0012 114B     		ldr	r3, .L12+4
 135 0014 DA69     		ldr	r2, [r3, #28]
 136 0016 42F00062 		orr	r2, r2, #134217728
 137 001a DA61     		str	r2, [r3, #28]
 138              		.loc 1 99 5 view .LVU29
 139 001c DB69     		ldr	r3, [r3, #28]
 140 001e 03F00063 		and	r3, r3, #134217728
 141 0022 0193     		str	r3, [sp, #4]
 142              		.loc 1 99 5 view .LVU30
 143 0024 019B     		ldr	r3, [sp, #4]
 144              	.LBE5:
 145              		.loc 1 99 5 view .LVU31
 100:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 146              		.loc 1 101 5 view .LVU32
 147 0026 0D4B     		ldr	r3, .L12+8
 148 0028 0122     		movs	r2, #1
 149 002a C3F83C24 		str	r2, [r3, #1084]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /* RTC interrupt Init */
 103:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 150              		.loc 1 103 5 view .LVU33
 151 002e 0022     		movs	r2, #0
 152 0030 1146     		mov	r1, r2
 153 0032 0320     		movs	r0, #3
 154 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 155              	.LVL5:
 104:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_IRQn);
 156              		.loc 1 104 5 view .LVU34
 157 0038 0320     		movs	r0, #3
 158 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 159              	.LVL6:
 105:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 160              		.loc 1 105 5 view .LVU35
 161 003e 0022     		movs	r2, #0
 162 0040 1146     		mov	r1, r2
 163 0042 2920     		movs	r0, #41
 164 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 165              	.LVL7:
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 166              		.loc 1 106 5 view .LVU36
 167 0048 2920     		movs	r0, #41
 168 004a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 169              	.LVL8:
 107:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 109:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 110:Core/Src/stm32f1xx_hal_msp.c ****   }
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c **** }
 170              		.loc 1 112 1 is_stmt 0 view .LVU37
 171 004e 03B0     		add	sp, sp, #12
 172              	.LCFI4:
 173              		.cfi_def_cfa_offset 4
 174              		@ sp needed
 175 0050 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s 			page 6


 176              	.L13:
 177              		.align	2
 178              	.L12:
 179 0054 00280040 		.word	1073752064
 180 0058 00100240 		.word	1073876992
 181 005c 00004242 		.word	1111621632
 182              		.cfi_endproc
 183              	.LFE66:
 185              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 186              		.align	1
 187              		.global	HAL_RTC_MspDeInit
 188              		.syntax unified
 189              		.thumb
 190              		.thumb_func
 192              	HAL_RTC_MspDeInit:
 193              	.LVL9:
 194              	.LFB67:
 113:Core/Src/stm32f1xx_hal_msp.c **** 
 114:Core/Src/stm32f1xx_hal_msp.c **** /**
 115:Core/Src/stm32f1xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 116:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 117:Core/Src/stm32f1xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 118:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 119:Core/Src/stm32f1xx_hal_msp.c **** */
 120:Core/Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 121:Core/Src/stm32f1xx_hal_msp.c **** {
 195              		.loc 1 121 1 is_stmt 1 view -0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 0
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199              		.loc 1 121 1 is_stmt 0 view .LVU39
 200 0000 08B5     		push	{r3, lr}
 201              	.LCFI5:
 202              		.cfi_def_cfa_offset 8
 203              		.cfi_offset 3, -8
 204              		.cfi_offset 14, -4
 122:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 205              		.loc 1 122 3 is_stmt 1 view .LVU40
 206              		.loc 1 122 10 is_stmt 0 view .LVU41
 207 0002 0268     		ldr	r2, [r0]
 208              		.loc 1 122 5 view .LVU42
 209 0004 074B     		ldr	r3, .L18
 210 0006 9A42     		cmp	r2, r3
 211 0008 00D0     		beq	.L17
 212              	.LVL10:
 213              	.L14:
 123:Core/Src/stm32f1xx_hal_msp.c ****   {
 124:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 126:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 127:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 128:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 130:Core/Src/stm32f1xx_hal_msp.c ****     /* RTC interrupt DeInit */
 131:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_IRQn);
 132:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 133:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s 			page 7


 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 136:Core/Src/stm32f1xx_hal_msp.c ****   }
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 138:Core/Src/stm32f1xx_hal_msp.c **** }
 214              		.loc 1 138 1 view .LVU43
 215 000a 08BD     		pop	{r3, pc}
 216              	.LVL11:
 217              	.L17:
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 218              		.loc 1 128 5 is_stmt 1 view .LVU44
 219 000c 064B     		ldr	r3, .L18+4
 220 000e 0022     		movs	r2, #0
 221 0010 C3F83C24 		str	r2, [r3, #1084]
 131:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 222              		.loc 1 131 5 view .LVU45
 223 0014 0320     		movs	r0, #3
 224              	.LVL12:
 131:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 225              		.loc 1 131 5 is_stmt 0 view .LVU46
 226 0016 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 227              	.LVL13:
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 228              		.loc 1 132 5 is_stmt 1 view .LVU47
 229 001a 2920     		movs	r0, #41
 230 001c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 231              	.LVL14:
 232              		.loc 1 138 1 is_stmt 0 view .LVU48
 233 0020 F3E7     		b	.L14
 234              	.L19:
 235 0022 00BF     		.align	2
 236              	.L18:
 237 0024 00280040 		.word	1073752064
 238 0028 00004242 		.word	1111621632
 239              		.cfi_endproc
 240              	.LFE67:
 242              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 243              		.align	1
 244              		.global	HAL_UART_MspInit
 245              		.syntax unified
 246              		.thumb
 247              		.thumb_func
 249              	HAL_UART_MspInit:
 250              	.LVL15:
 251              	.LFB68:
 139:Core/Src/stm32f1xx_hal_msp.c **** 
 140:Core/Src/stm32f1xx_hal_msp.c **** /**
 141:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 142:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 143:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 144:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 145:Core/Src/stm32f1xx_hal_msp.c **** */
 146:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 147:Core/Src/stm32f1xx_hal_msp.c **** {
 252              		.loc 1 147 1 is_stmt 1 view -0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 24
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s 			page 8


 255              		@ frame_needed = 0, uses_anonymous_args = 0
 256              		.loc 1 147 1 is_stmt 0 view .LVU50
 257 0000 30B5     		push	{r4, r5, lr}
 258              	.LCFI6:
 259              		.cfi_def_cfa_offset 12
 260              		.cfi_offset 4, -12
 261              		.cfi_offset 5, -8
 262              		.cfi_offset 14, -4
 263 0002 87B0     		sub	sp, sp, #28
 264              	.LCFI7:
 265              		.cfi_def_cfa_offset 40
 148:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 266              		.loc 1 148 3 is_stmt 1 view .LVU51
 267              		.loc 1 148 20 is_stmt 0 view .LVU52
 268 0004 0023     		movs	r3, #0
 269 0006 0293     		str	r3, [sp, #8]
 270 0008 0393     		str	r3, [sp, #12]
 271 000a 0493     		str	r3, [sp, #16]
 272 000c 0593     		str	r3, [sp, #20]
 149:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 273              		.loc 1 149 3 is_stmt 1 view .LVU53
 274              		.loc 1 149 11 is_stmt 0 view .LVU54
 275 000e 0268     		ldr	r2, [r0]
 276              		.loc 1 149 5 view .LVU55
 277 0010 1B4B     		ldr	r3, .L24
 278 0012 9A42     		cmp	r2, r3
 279 0014 01D0     		beq	.L23
 280              	.LVL16:
 281              	.L20:
 150:Core/Src/stm32f1xx_hal_msp.c ****   {
 151:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 153:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 154:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 155:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 156:Core/Src/stm32f1xx_hal_msp.c **** 
 157:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 158:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 159:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 160:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 161:Core/Src/stm32f1xx_hal_msp.c ****     */
 162:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 163:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 164:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 165:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 166:Core/Src/stm32f1xx_hal_msp.c **** 
 167:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 168:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 169:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 172:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt Init */
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 174:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 175:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 176:Core/Src/stm32f1xx_hal_msp.c **** 
 177:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s 			page 9


 178:Core/Src/stm32f1xx_hal_msp.c ****   }
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 180:Core/Src/stm32f1xx_hal_msp.c **** }
 282              		.loc 1 180 1 view .LVU56
 283 0016 07B0     		add	sp, sp, #28
 284              	.LCFI8:
 285              		.cfi_remember_state
 286              		.cfi_def_cfa_offset 12
 287              		@ sp needed
 288 0018 30BD     		pop	{r4, r5, pc}
 289              	.LVL17:
 290              	.L23:
 291              	.LCFI9:
 292              		.cfi_restore_state
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 293              		.loc 1 155 5 is_stmt 1 view .LVU57
 294              	.LBB6:
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 295              		.loc 1 155 5 view .LVU58
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 296              		.loc 1 155 5 view .LVU59
 297 001a 03F5E633 		add	r3, r3, #117760
 298 001e DA69     		ldr	r2, [r3, #28]
 299 0020 42F40032 		orr	r2, r2, #131072
 300 0024 DA61     		str	r2, [r3, #28]
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 301              		.loc 1 155 5 view .LVU60
 302 0026 DA69     		ldr	r2, [r3, #28]
 303 0028 02F40032 		and	r2, r2, #131072
 304 002c 0092     		str	r2, [sp]
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 305              		.loc 1 155 5 view .LVU61
 306 002e 009A     		ldr	r2, [sp]
 307              	.LBE6:
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 308              		.loc 1 155 5 view .LVU62
 157:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 309              		.loc 1 157 5 view .LVU63
 310              	.LBB7:
 157:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 311              		.loc 1 157 5 view .LVU64
 157:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 312              		.loc 1 157 5 view .LVU65
 313 0030 9A69     		ldr	r2, [r3, #24]
 314 0032 42F00402 		orr	r2, r2, #4
 315 0036 9A61     		str	r2, [r3, #24]
 157:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 316              		.loc 1 157 5 view .LVU66
 317 0038 9B69     		ldr	r3, [r3, #24]
 318 003a 03F00403 		and	r3, r3, #4
 319 003e 0193     		str	r3, [sp, #4]
 157:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 320              		.loc 1 157 5 view .LVU67
 321 0040 019B     		ldr	r3, [sp, #4]
 322              	.LBE7:
 157:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 323              		.loc 1 157 5 view .LVU68
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s 			page 10


 162:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 324              		.loc 1 162 5 view .LVU69
 162:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 325              		.loc 1 162 25 is_stmt 0 view .LVU70
 326 0042 0423     		movs	r3, #4
 327 0044 0293     		str	r3, [sp, #8]
 163:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 328              		.loc 1 163 5 is_stmt 1 view .LVU71
 163:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 329              		.loc 1 163 26 is_stmt 0 view .LVU72
 330 0046 0223     		movs	r3, #2
 331 0048 0393     		str	r3, [sp, #12]
 164:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 332              		.loc 1 164 5 is_stmt 1 view .LVU73
 164:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 333              		.loc 1 164 27 is_stmt 0 view .LVU74
 334 004a 0323     		movs	r3, #3
 335 004c 0593     		str	r3, [sp, #20]
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 336              		.loc 1 165 5 is_stmt 1 view .LVU75
 337 004e 0D4D     		ldr	r5, .L24+4
 338 0050 02A9     		add	r1, sp, #8
 339 0052 2846     		mov	r0, r5
 340              	.LVL18:
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 341              		.loc 1 165 5 is_stmt 0 view .LVU76
 342 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 343              	.LVL19:
 167:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 344              		.loc 1 167 5 is_stmt 1 view .LVU77
 167:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 345              		.loc 1 167 25 is_stmt 0 view .LVU78
 346 0058 0823     		movs	r3, #8
 347 005a 0293     		str	r3, [sp, #8]
 168:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 348              		.loc 1 168 5 is_stmt 1 view .LVU79
 168:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 349              		.loc 1 168 26 is_stmt 0 view .LVU80
 350 005c 0024     		movs	r4, #0
 351 005e 0394     		str	r4, [sp, #12]
 169:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 352              		.loc 1 169 5 is_stmt 1 view .LVU81
 169:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 353              		.loc 1 169 26 is_stmt 0 view .LVU82
 354 0060 0494     		str	r4, [sp, #16]
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 355              		.loc 1 170 5 is_stmt 1 view .LVU83
 356 0062 0DEB0301 		add	r1, sp, r3
 357 0066 2846     		mov	r0, r5
 358 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 359              	.LVL20:
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 360              		.loc 1 173 5 view .LVU84
 361 006c 2246     		mov	r2, r4
 362 006e 2146     		mov	r1, r4
 363 0070 2620     		movs	r0, #38
 364 0072 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s 			page 11


 365              	.LVL21:
 174:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 366              		.loc 1 174 5 view .LVU85
 367 0076 2620     		movs	r0, #38
 368 0078 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 369              	.LVL22:
 370              		.loc 1 180 1 is_stmt 0 view .LVU86
 371 007c CBE7     		b	.L20
 372              	.L25:
 373 007e 00BF     		.align	2
 374              	.L24:
 375 0080 00440040 		.word	1073759232
 376 0084 00080140 		.word	1073809408
 377              		.cfi_endproc
 378              	.LFE68:
 380              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 381              		.align	1
 382              		.global	HAL_UART_MspDeInit
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 387              	HAL_UART_MspDeInit:
 388              	.LVL23:
 389              	.LFB69:
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 182:Core/Src/stm32f1xx_hal_msp.c **** /**
 183:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 184:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 185:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 186:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 187:Core/Src/stm32f1xx_hal_msp.c **** */
 188:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 189:Core/Src/stm32f1xx_hal_msp.c **** {
 390              		.loc 1 189 1 is_stmt 1 view -0
 391              		.cfi_startproc
 392              		@ args = 0, pretend = 0, frame = 0
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394              		.loc 1 189 1 is_stmt 0 view .LVU88
 395 0000 08B5     		push	{r3, lr}
 396              	.LCFI10:
 397              		.cfi_def_cfa_offset 8
 398              		.cfi_offset 3, -8
 399              		.cfi_offset 14, -4
 190:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 400              		.loc 1 190 3 is_stmt 1 view .LVU89
 401              		.loc 1 190 11 is_stmt 0 view .LVU90
 402 0002 0268     		ldr	r2, [r0]
 403              		.loc 1 190 5 view .LVU91
 404 0004 084B     		ldr	r3, .L30
 405 0006 9A42     		cmp	r2, r3
 406 0008 00D0     		beq	.L29
 407              	.LVL24:
 408              	.L26:
 191:Core/Src/stm32f1xx_hal_msp.c ****   {
 192:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 194:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s 			page 12


 195:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 196:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 197:Core/Src/stm32f1xx_hal_msp.c **** 
 198:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 199:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 200:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 201:Core/Src/stm32f1xx_hal_msp.c ****     */
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 205:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 206:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 208:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 209:Core/Src/stm32f1xx_hal_msp.c ****   }
 210:Core/Src/stm32f1xx_hal_msp.c **** 
 211:Core/Src/stm32f1xx_hal_msp.c **** }
 409              		.loc 1 211 1 view .LVU92
 410 000a 08BD     		pop	{r3, pc}
 411              	.LVL25:
 412              	.L29:
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 413              		.loc 1 196 5 is_stmt 1 view .LVU93
 414 000c 074A     		ldr	r2, .L30+4
 415 000e D369     		ldr	r3, [r2, #28]
 416 0010 23F40033 		bic	r3, r3, #131072
 417 0014 D361     		str	r3, [r2, #28]
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 418              		.loc 1 202 5 view .LVU94
 419 0016 0C21     		movs	r1, #12
 420 0018 0548     		ldr	r0, .L30+8
 421              	.LVL26:
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 422              		.loc 1 202 5 is_stmt 0 view .LVU95
 423 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 424              	.LVL27:
 205:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 425              		.loc 1 205 5 is_stmt 1 view .LVU96
 426 001e 2620     		movs	r0, #38
 427 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 428              	.LVL28:
 429              		.loc 1 211 1 is_stmt 0 view .LVU97
 430 0024 F1E7     		b	.L26
 431              	.L31:
 432 0026 00BF     		.align	2
 433              	.L30:
 434 0028 00440040 		.word	1073759232
 435 002c 00100240 		.word	1073876992
 436 0030 00080140 		.word	1073809408
 437              		.cfi_endproc
 438              	.LFE69:
 440              		.text
 441              	.Letext0:
 442              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 443              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 444              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 445              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s 			page 13


 446              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 447              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 448              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 449              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h"
 450              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 451              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 452              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h"
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:91     .text.HAL_MspInit:0000003c $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:97     .text.HAL_RTC_MspInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:103    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:179    .text.HAL_RTC_MspInit:00000054 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:186    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:192    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:237    .text.HAL_RTC_MspDeInit:00000024 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:243    .text.HAL_UART_MspInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:249    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:375    .text.HAL_UART_MspInit:00000080 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:381    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:387    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\cckhZpf4.s:434    .text.HAL_UART_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_PWR_EnableBkUpAccess
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
