Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 7ea87aab508f42b8bac7f96695de9976 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mod_sim_behav xil_defaultlib.mod_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port set [C:/Users/16346/J_K/J_K.srcs/sources_1/new/mod_12.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port set [C:/Users/16346/J_K/J_K.srcs/sources_1/new/mod_12.v:28]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port set [C:/Users/16346/J_K/J_K.srcs/sources_1/new/mod_12.v:29]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port set [C:/Users/16346/J_K/J_K.srcs/sources_1/new/mod_12.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.J_K
Compiling module xil_defaultlib.mod_12
Compiling module xil_defaultlib.mod_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mod_sim_behav
