// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2022.2/1008433 Production Release
//  HLS Date:       Fri Aug 19 18:40:59 PDT 2022
// 
//  Generated by:   
// 
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    needwun_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_6_49_8_6_0_1_0_0_0_1_1_8_49_1_1_gen
// ------------------------------------------------------------------


module needwun_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_6_49_8_6_0_1_0_0_0_1_1_8_49_1_1_gen
    (
  we, addr_wr, data_in, data_out, re, addr_rd, data_in_d, addr_rd_d, addr_wr_d, re_d,
      we_d, data_out_d
);
  output we;
  output [5:0] addr_wr;
  output [7:0] data_in;
  input [7:0] data_out;
  output re;
  output [5:0] addr_rd;
  input [7:0] data_in_d;
  input [5:0] addr_rd_d;
  input [5:0] addr_wr_d;
  input re_d;
  input we_d;
  output [7:0] data_out_d;



  // Interconnect Declarations for Component Instantiations 
  assign we = (we_d);
  assign addr_wr = (addr_wr_d);
  assign data_in = (data_in_d);
  assign data_out_d = data_out;
  assign re = (re_d);
  assign addr_rd = (addr_rd_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    needwun_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_5_49_32_6_0_1_0_0_0_1_1_32_49_1_1_gen
// ------------------------------------------------------------------


module needwun_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_5_49_32_6_0_1_0_0_0_1_1_32_49_1_1_gen
    (
  we, addr_wr, data_in, data_out, re, addr_rd, data_in_d, addr_rd_d, addr_wr_d, re_d,
      we_d, data_out_d
);
  output we;
  output [5:0] addr_wr;
  output [31:0] data_in;
  input [31:0] data_out;
  output re;
  output [5:0] addr_rd;
  input [31:0] data_in_d;
  input [5:0] addr_rd_d;
  input [5:0] addr_wr_d;
  input re_d;
  input we_d;
  output [31:0] data_out_d;



  // Interconnect Declarations for Component Instantiations 
  assign we = (we_d);
  assign addr_wr = (addr_wr_d);
  assign data_in = (data_in_d);
  assign data_out_d = data_out;
  assign re = (re_d);
  assign addr_rd = (addr_rd_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    needwun_core_core_fsm
//  FSM Module
// ------------------------------------------------------------------


module needwun_core_core_fsm (
  clk, rst, fsm_output, for_C_1_tr0, for_1_C_2_tr0, for_4_for_C_5_tr0, for_4_C_0_tr0,
      while_C_0_tr0, main_C_2_tr0, for_5_C_1_tr0, main_C_3_tr0, for_6_C_1_tr0
);
  input clk;
  input rst;
  output [24:0] fsm_output;
  reg [24:0] fsm_output;
  input for_C_1_tr0;
  input for_1_C_2_tr0;
  input for_4_for_C_5_tr0;
  input for_4_C_0_tr0;
  input while_C_0_tr0;
  input main_C_2_tr0;
  input for_5_C_1_tr0;
  input main_C_3_tr0;
  input for_6_C_1_tr0;


  // FSM State Type Declaration for needwun_core_core_fsm_1
  parameter
    main_C_0 = 5'd0,
    for_C_0 = 5'd1,
    for_C_1 = 5'd2,
    for_1_C_0 = 5'd3,
    for_1_C_1 = 5'd4,
    for_1_C_2 = 5'd5,
    main_C_1 = 5'd6,
    for_4_for_C_0 = 5'd7,
    for_4_for_C_1 = 5'd8,
    for_4_for_C_2 = 5'd9,
    for_4_for_C_3 = 5'd10,
    for_4_for_C_4 = 5'd11,
    for_4_for_C_5 = 5'd12,
    for_4_C_0 = 5'd13,
    while_C_0 = 5'd14,
    while_C_1 = 5'd15,
    while_C_2 = 5'd16,
    while_C_3 = 5'd17,
    main_C_2 = 5'd18,
    for_5_C_0 = 5'd19,
    for_5_C_1 = 5'd20,
    main_C_3 = 5'd21,
    for_6_C_0 = 5'd22,
    for_6_C_1 = 5'd23,
    main_C_4 = 5'd24;

  reg [4:0] state_var;
  reg [4:0] state_var_NS;


  // Interconnect Declarations for Component Instantiations 
  always @(*)
  begin : needwun_core_core_fsm_1
    case (state_var)
      for_C_0 : begin
        fsm_output = 25'b0000000000000000000000010;
        state_var_NS = for_C_1;
      end
      for_C_1 : begin
        fsm_output = 25'b0000000000000000000000100;
        if ( for_C_1_tr0 ) begin
          state_var_NS = for_1_C_0;
        end
        else begin
          state_var_NS = for_C_0;
        end
      end
      for_1_C_0 : begin
        fsm_output = 25'b0000000000000000000001000;
        state_var_NS = for_1_C_1;
      end
      for_1_C_1 : begin
        fsm_output = 25'b0000000000000000000010000;
        state_var_NS = for_1_C_2;
      end
      for_1_C_2 : begin
        fsm_output = 25'b0000000000000000000100000;
        if ( for_1_C_2_tr0 ) begin
          state_var_NS = main_C_1;
        end
        else begin
          state_var_NS = for_1_C_0;
        end
      end
      main_C_1 : begin
        fsm_output = 25'b0000000000000000001000000;
        state_var_NS = for_4_for_C_0;
      end
      for_4_for_C_0 : begin
        fsm_output = 25'b0000000000000000010000000;
        state_var_NS = for_4_for_C_1;
      end
      for_4_for_C_1 : begin
        fsm_output = 25'b0000000000000000100000000;
        state_var_NS = for_4_for_C_2;
      end
      for_4_for_C_2 : begin
        fsm_output = 25'b0000000000000001000000000;
        state_var_NS = for_4_for_C_3;
      end
      for_4_for_C_3 : begin
        fsm_output = 25'b0000000000000010000000000;
        state_var_NS = for_4_for_C_4;
      end
      for_4_for_C_4 : begin
        fsm_output = 25'b0000000000000100000000000;
        state_var_NS = for_4_for_C_5;
      end
      for_4_for_C_5 : begin
        fsm_output = 25'b0000000000001000000000000;
        if ( for_4_for_C_5_tr0 ) begin
          state_var_NS = for_4_C_0;
        end
        else begin
          state_var_NS = for_4_for_C_0;
        end
      end
      for_4_C_0 : begin
        fsm_output = 25'b0000000000010000000000000;
        if ( for_4_C_0_tr0 ) begin
          state_var_NS = while_C_0;
        end
        else begin
          state_var_NS = for_4_for_C_0;
        end
      end
      while_C_0 : begin
        fsm_output = 25'b0000000000100000000000000;
        if ( while_C_0_tr0 ) begin
          state_var_NS = main_C_2;
        end
        else begin
          state_var_NS = while_C_1;
        end
      end
      while_C_1 : begin
        fsm_output = 25'b0000000001000000000000000;
        state_var_NS = while_C_2;
      end
      while_C_2 : begin
        fsm_output = 25'b0000000010000000000000000;
        state_var_NS = while_C_3;
      end
      while_C_3 : begin
        fsm_output = 25'b0000000100000000000000000;
        state_var_NS = while_C_0;
      end
      main_C_2 : begin
        fsm_output = 25'b0000001000000000000000000;
        if ( main_C_2_tr0 ) begin
          state_var_NS = main_C_3;
        end
        else begin
          state_var_NS = for_5_C_0;
        end
      end
      for_5_C_0 : begin
        fsm_output = 25'b0000010000000000000000000;
        state_var_NS = for_5_C_1;
      end
      for_5_C_1 : begin
        fsm_output = 25'b0000100000000000000000000;
        if ( for_5_C_1_tr0 ) begin
          state_var_NS = main_C_3;
        end
        else begin
          state_var_NS = for_5_C_0;
        end
      end
      main_C_3 : begin
        fsm_output = 25'b0001000000000000000000000;
        if ( main_C_3_tr0 ) begin
          state_var_NS = main_C_4;
        end
        else begin
          state_var_NS = for_6_C_0;
        end
      end
      for_6_C_0 : begin
        fsm_output = 25'b0010000000000000000000000;
        state_var_NS = for_6_C_1;
      end
      for_6_C_1 : begin
        fsm_output = 25'b0100000000000000000000000;
        if ( for_6_C_1_tr0 ) begin
          state_var_NS = main_C_4;
        end
        else begin
          state_var_NS = for_6_C_0;
        end
      end
      main_C_4 : begin
        fsm_output = 25'b1000000000000000000000000;
        state_var_NS = main_C_0;
      end
      // main_C_0
      default : begin
        fsm_output = 25'b0000000000000000000000001;
        state_var_NS = for_C_0;
      end
    endcase
  end

  always @(posedge clk) begin
    if ( rst ) begin
      state_var <= main_C_0;
    end
    else begin
      state_var <= state_var_NS;
    end
  end

endmodule

// ------------------------------------------------------------------
//  Design Unit:    needwun_core
// ------------------------------------------------------------------


module needwun_core (
  clk, rst, SEQA_rsc_dat, SEQA_triosy_lz, SEQB_rsc_dat, SEQB_triosy_lz, alignedA_rsc_dat,
      alignedA_triosy_lz, alignedB_rsc_dat, alignedB_triosy_lz, M_triosy_lz, ptr_triosy_lz,
      M_rsci_data_in_d, M_rsci_addr_rd_d, M_rsci_addr_wr_d, M_rsci_re_d, M_rsci_we_d,
      M_rsci_data_out_d, ptr_rsci_data_in_d, ptr_rsci_addr_rd_d, ptr_rsci_addr_wr_d,
      ptr_rsci_re_d, ptr_rsci_we_d, ptr_rsci_data_out_d
);
  input clk;
  input rst;
  input [47:0] SEQA_rsc_dat;
  output SEQA_triosy_lz;
  input [47:0] SEQB_rsc_dat;
  output SEQB_triosy_lz;
  output [95:0] alignedA_rsc_dat;
  output alignedA_triosy_lz;
  output [95:0] alignedB_rsc_dat;
  output alignedB_triosy_lz;
  output M_triosy_lz;
  output ptr_triosy_lz;
  output [31:0] M_rsci_data_in_d;
  output [5:0] M_rsci_addr_rd_d;
  output [5:0] M_rsci_addr_wr_d;
  output M_rsci_re_d;
  output M_rsci_we_d;
  input [31:0] M_rsci_data_out_d;
  output [7:0] ptr_rsci_data_in_d;
  output [5:0] ptr_rsci_addr_rd_d;
  output [5:0] ptr_rsci_addr_wr_d;
  output ptr_rsci_re_d;
  output ptr_rsci_we_d;
  input [7:0] ptr_rsci_data_out_d;


  // Interconnect Declarations
  wire [47:0] SEQA_rsci_idat;
  wire [47:0] SEQB_rsci_idat;
  reg [7:0] alignedA_rsci_idat_95_88;
  reg [7:0] alignedA_rsci_idat_87_80;
  reg [7:0] alignedA_rsci_idat_79_72;
  reg [7:0] alignedA_rsci_idat_71_64;
  reg [7:0] alignedA_rsci_idat_63_56;
  reg [7:0] alignedA_rsci_idat_55_48;
  reg [7:0] alignedA_rsci_idat_47_40;
  reg [7:0] alignedA_rsci_idat_39_32;
  reg [7:0] alignedA_rsci_idat_31_24;
  reg [7:0] alignedA_rsci_idat_23_16;
  reg [7:0] alignedA_rsci_idat_15_8;
  reg [7:0] alignedA_rsci_idat_7_0;
  reg [7:0] alignedB_rsci_idat_95_88;
  reg [7:0] alignedB_rsci_idat_87_80;
  reg [7:0] alignedB_rsci_idat_79_72;
  reg [7:0] alignedB_rsci_idat_71_64;
  reg [7:0] alignedB_rsci_idat_63_56;
  reg [7:0] alignedB_rsci_idat_55_48;
  reg [7:0] alignedB_rsci_idat_47_40;
  reg [7:0] alignedB_rsci_idat_39_32;
  reg [7:0] alignedB_rsci_idat_31_24;
  reg [7:0] alignedB_rsci_idat_23_16;
  reg [7:0] alignedB_rsci_idat_15_8;
  reg [7:0] alignedB_rsci_idat_7_0;
  wire [24:0] fsm_output;
  wire for_6_or_tmp;
  wire for_5_or_tmp;
  wire while_else_if_or_12_tmp_2;
  wire while_else_if_or_tmp_2;
  wire and_dcpl_1;
  wire or_dcpl_30;
  wire or_dcpl_31;
  wire or_dcpl_38;
  wire or_dcpl_54;
  wire or_dcpl_61;
  wire and_dcpl_24;
  wire and_dcpl_26;
  wire mux_tmp_4;
  wire or_dcpl_213;
  wire or_dcpl_214;
  wire or_dcpl_216;
  wire or_dcpl_218;
  wire or_dcpl_222;
  wire or_dcpl_224;
  wire and_dcpl_37;
  wire and_dcpl_40;
  wire and_dcpl_42;
  wire and_dcpl_44;
  wire and_dcpl_45;
  wire and_dcpl_50;
  wire and_dcpl_55;
  wire and_dcpl_58;
  wire and_dcpl_60;
  wire and_dcpl_62;
  wire and_dcpl_63;
  wire and_dcpl_68;
  wire or_dcpl_231;
  wire or_dcpl_232;
  wire or_dcpl_235;
  wire or_dcpl_249;
  wire or_dcpl_261;
  wire or_tmp_70;
  wire or_tmp_106;
  wire and_319_cse;
  wire and_246_cse;
  reg exit_for_2_sva;
  reg while_equal_tmp_1;
  reg while_nor_tmp;
  reg exit_for_2_sva_dfm;
  reg [31:0] a_str_idx_lpi_3;
  wire while_nor_tmp_mx0w0;
  reg [31:0] b_str_idx_sva;
  reg while_equal_tmp;
  reg [31:0] a_idx_sva;
  reg [31:0] a_idx_sva_2;
  reg for_1_slc_for_1_acc_3_itm;
  wire while_equal_tmp_mx0w0;
  wire while_equal_tmp_1_mx0w0;
  wire while_else_if_equal_tmp_13_mx0w1;
  wire while_else_if_equal_tmp_33;
  wire while_else_if_equal_tmp_32;
  wire while_else_if_equal_tmp_31;
  wire while_else_if_equal_tmp_30;
  wire while_else_if_equal_tmp_29;
  wire while_else_if_equal_tmp_28;
  wire while_else_if_equal_tmp_27;
  wire while_else_if_equal_tmp_26;
  wire while_else_if_equal_tmp_25;
  wire while_else_if_equal_tmp_24;
  wire while_else_if_equal_tmp_1_mx0w4;
  wire while_else_if_equal_tmp_42;
  wire while_else_if_equal_tmp_41;
  wire while_else_if_equal_tmp_40;
  wire while_else_if_equal_tmp_39;
  wire while_else_if_equal_tmp_38;
  wire while_else_if_equal_tmp_37;
  wire while_else_if_equal_tmp_36;
  wire while_else_if_equal_tmp_35;
  wire while_else_if_equal_tmp_10_mx0w1;
  wire while_else_if_equal_tmp_34;
  reg [31:0] b_idx_sva;
  reg reg_ptr_triosy_obj_ld_cse;
  reg reg_while_if_equal_2_cse;
  reg reg_while_if_equal_3_cse;
  reg reg_while_if_equal_4_cse;
  reg reg_while_if_equal_5_cse;
  reg reg_while_if_equal_6_cse;
  reg reg_while_if_equal_7_cse;
  reg reg_while_if_equal_8_cse;
  reg reg_while_if_equal_9_cse;
  reg reg_while_if_equal_10_cse;
  reg reg_while_if_equal_11_cse;
  reg [7:0] reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse;
  reg reg_while_if_equal_12_cse;
  reg reg_while_if_equal_13_cse;
  reg reg_while_if_equal_14_cse;
  reg reg_while_if_equal_15_cse;
  reg reg_while_if_equal_16_cse;
  reg reg_while_if_equal_17_cse;
  reg reg_while_if_equal_18_cse;
  reg reg_while_if_equal_19_cse;
  reg reg_while_if_equal_20_cse;
  reg reg_while_if_equal_21_cse;
  reg reg_while_else_if_equal_10_cse;
  reg reg_while_if_or_12_cse;
  reg reg_while_if_or_cse;
  wire or_152_cse;
  wire nand_16_cse;
  wire or_150_cse;
  wire for_6_nor_3_cse;
  wire while_if_nor_68_cse;
  wire [5:0] for_4_for_acc_14_sdt;
  wire [6:0] nl_for_4_for_acc_14_sdt;
  wire for_4_for_or_ssc;
  wire for_4_for_or_1_ssc;
  wire nor_23_ssc;
  reg [2:0] for_4_for_acc_14_cse_sva_5_3;
  reg [2:0] for_4_for_acc_14_cse_sva_2_0;
  reg [2:0] a_idx_1_2_0_sva;
  reg [2:0] a_idx_3_2_0_sva;
  wire [31:0] for_4_for_qr_lpi_3_dfm_mx0;
  reg [5:0] for_4_for_acc_18_itm;
  wire [6:0] nl_for_4_for_acc_18_itm;
  reg [2:0] for_4_for_acc_17_itm_5_3;
  reg [2:0] for_4_for_acc_17_itm_2_0;
  wire for_4_for_equal_1_svs_1;
  wire [31:0] for_4_for_qr_1_lpi_3_dfm_mx0;
  wire or_tmp_292;
  wire [31:0] z_out;
  wire [32:0] nl_z_out;
  wire [31:0] z_out_1;
  wire [32:0] nl_z_out_1;
  wire [32:0] z_out_2;
  wire [33:0] nl_z_out_2;
  wire [2:0] z_out_4;
  wire [3:0] nl_z_out_4;
  wire [5:0] z_out_5;
  wire [6:0] nl_z_out_5;
  wire [5:0] z_out_6;
  wire [6:0] nl_z_out_6;
  wire [5:0] z_out_7;
  wire [6:0] nl_z_out_7;
  wire [2:0] z_out_8;
  wire [3:0] nl_z_out_8;
  wire [7:0] z_out_9;
  wire [7:0] z_out_10;
  reg [7:0] alignedA_rsc_1_47_40_lpi_2;
  reg [7:0] alignedA_rsc_1_55_48_lpi_2;
  reg [7:0] alignedA_rsc_1_39_32_lpi_2;
  reg [7:0] alignedA_rsc_1_63_56_lpi_2;
  reg [7:0] alignedA_rsc_1_31_24_lpi_2;
  reg [7:0] alignedA_rsc_1_71_64_lpi_2;
  reg [7:0] alignedA_rsc_1_23_16_lpi_2;
  reg [7:0] alignedA_rsc_1_79_72_lpi_2;
  reg [7:0] alignedA_rsc_1_15_8_lpi_2;
  reg [7:0] alignedA_rsc_1_87_80_lpi_2;
  reg [7:0] alignedA_rsc_1_7_0_lpi_2;
  reg [7:0] alignedA_rsc_1_95_88_lpi_2;
  reg [7:0] alignedB_rsc_1_47_40_lpi_2;
  reg [7:0] alignedB_rsc_1_55_48_lpi_2;
  reg [7:0] alignedB_rsc_1_39_32_lpi_2;
  reg [7:0] alignedB_rsc_1_63_56_lpi_2;
  reg [7:0] alignedB_rsc_1_31_24_lpi_2;
  reg [7:0] alignedB_rsc_1_71_64_lpi_2;
  reg [7:0] alignedB_rsc_1_23_16_lpi_2;
  reg [7:0] alignedB_rsc_1_79_72_lpi_2;
  reg [7:0] alignedB_rsc_1_15_8_lpi_2;
  reg [7:0] alignedB_rsc_1_87_80_lpi_2;
  reg [7:0] alignedB_rsc_1_7_0_lpi_2;
  reg [7:0] alignedB_rsc_1_95_88_lpi_2;
  reg while_if_equal_tmp_1;
  reg [7:0] while_if_slc_while_if_acc_3_8_7_0_cmx_sva;
  reg while_if_equal_tmp_13;
  reg while_else_if_equal_tmp_1;
  reg [47:0] while_else_else_io_read_SEQB_rsc_sdt;
  reg while_or_itm;
  reg while_or_82_itm;
  reg while_or_83_itm;
  reg while_or_84_itm;
  reg while_or_85_itm;
  reg while_or_86_itm;
  reg while_or_87_itm;
  reg while_or_88_itm;
  reg while_or_89_itm;
  reg while_or_90_itm;
  reg while_or_91_itm;
  reg while_or_103_itm;
  reg while_or_92_itm;
  reg while_or_93_itm;
  reg while_or_94_itm;
  reg while_or_95_itm;
  reg while_or_96_itm;
  reg while_or_97_itm;
  reg while_or_98_itm;
  reg while_or_99_itm;
  reg while_or_100_itm;
  reg while_or_101_itm;
  reg while_or_102_itm;
  reg while_or_104_itm;
  wire [7:0] alignedA_rsc_1_47_40_lpi_2_dfm_mx0w1;
  wire [7:0] alignedA_rsc_1_55_48_lpi_2_dfm_mx0w1;
  wire [7:0] alignedA_rsc_1_39_32_lpi_2_dfm_mx0w1;
  wire [7:0] alignedA_rsc_1_63_56_lpi_2_dfm_mx0w1;
  wire [7:0] alignedA_rsc_1_31_24_lpi_2_dfm_mx0w1;
  wire [7:0] alignedA_rsc_1_71_64_lpi_2_dfm_mx0w1;
  wire [7:0] alignedA_rsc_1_23_16_lpi_2_dfm_mx0w1;
  wire [7:0] alignedA_rsc_1_79_72_lpi_2_dfm_mx0w1;
  wire [7:0] alignedA_rsc_1_15_8_lpi_2_dfm_mx0w1;
  wire [7:0] alignedA_rsc_1_87_80_lpi_2_dfm_mx0w1;
  wire [7:0] alignedA_rsc_1_7_0_lpi_2_dfm_mx0w1;
  wire [7:0] alignedA_rsc_1_95_88_lpi_2_dfm_mx0w1;
  wire [7:0] alignedB_rsc_1_47_40_lpi_2_dfm_mx0w1;
  wire [7:0] alignedB_rsc_1_55_48_lpi_2_dfm_mx0w1;
  wire [7:0] alignedB_rsc_1_39_32_lpi_2_dfm_mx0w1;
  wire [7:0] alignedB_rsc_1_63_56_lpi_2_dfm_mx0w1;
  wire [7:0] alignedB_rsc_1_31_24_lpi_2_dfm_mx0w1;
  wire [7:0] alignedB_rsc_1_71_64_lpi_2_dfm_mx0w1;
  wire [7:0] alignedB_rsc_1_23_16_lpi_2_dfm_mx0w1;
  wire [7:0] alignedB_rsc_1_79_72_lpi_2_dfm_mx0w1;
  wire [7:0] alignedB_rsc_1_15_8_lpi_2_dfm_mx0w1;
  wire [7:0] alignedB_rsc_1_87_80_lpi_2_dfm_mx0w1;
  wire [7:0] alignedB_rsc_1_7_0_lpi_2_dfm_mx0w1;
  wire [7:0] alignedB_rsc_1_95_88_lpi_2_dfm_mx0w1;
  wire alignedB_rsci_idat_15_8_mx0c1;
  wire alignedB_rsci_idat_15_8_mx0c2;
  wire alignedB_rsci_idat_23_16_mx0c1;
  wire alignedB_rsci_idat_23_16_mx0c2;
  wire alignedB_rsci_idat_31_24_mx0c1;
  wire alignedB_rsci_idat_31_24_mx0c2;
  wire alignedB_rsci_idat_39_32_mx0c1;
  wire alignedB_rsci_idat_39_32_mx0c2;
  wire alignedB_rsci_idat_47_40_mx0c1;
  wire alignedB_rsci_idat_47_40_mx0c2;
  wire alignedB_rsci_idat_55_48_mx0c1;
  wire alignedB_rsci_idat_55_48_mx0c2;
  wire alignedB_rsci_idat_63_56_mx0c1;
  wire alignedB_rsci_idat_63_56_mx0c2;
  wire alignedB_rsci_idat_71_64_mx0c1;
  wire alignedB_rsci_idat_71_64_mx0c2;
  wire alignedB_rsci_idat_79_72_mx0c1;
  wire alignedB_rsci_idat_79_72_mx0c2;
  wire alignedB_rsci_idat_87_80_mx0c1;
  wire alignedB_rsci_idat_87_80_mx0c2;
  wire alignedB_rsci_idat_95_88_mx0c1;
  wire alignedB_rsci_idat_95_88_mx0c2;
  wire alignedA_rsci_idat_15_8_mx0c1;
  wire alignedA_rsci_idat_15_8_mx0c2;
  wire alignedA_rsci_idat_23_16_mx0c1;
  wire alignedA_rsci_idat_23_16_mx0c2;
  wire alignedA_rsci_idat_31_24_mx0c1;
  wire alignedA_rsci_idat_31_24_mx0c2;
  wire alignedA_rsci_idat_39_32_mx0c1;
  wire alignedA_rsci_idat_39_32_mx0c2;
  wire alignedA_rsci_idat_47_40_mx0c1;
  wire alignedA_rsci_idat_47_40_mx0c2;
  wire alignedA_rsci_idat_55_48_mx0c1;
  wire alignedA_rsci_idat_55_48_mx0c2;
  wire alignedA_rsci_idat_63_56_mx0c1;
  wire alignedA_rsci_idat_63_56_mx0c2;
  wire alignedA_rsci_idat_71_64_mx0c1;
  wire alignedA_rsci_idat_71_64_mx0c2;
  wire alignedA_rsci_idat_79_72_mx0c1;
  wire alignedA_rsci_idat_79_72_mx0c2;
  wire alignedA_rsci_idat_87_80_mx0c1;
  wire alignedA_rsci_idat_87_80_mx0c2;
  wire alignedA_rsci_idat_95_88_mx0c1;
  wire alignedA_rsci_idat_95_88_mx0c2;
  wire [2:0] b_idx_1_2_0_sva_1_mx0w1;
  wire [3:0] nl_b_idx_1_2_0_sva_1_mx0w1;
  wire [7:0] while_else_else_slc_while_else_else_acc_2_8_7_0_cmx_sva_1;
  wire for_1_or_2_ssc;
  wire or_481_cse;
  wire or_tmp;
  wire and_tmp;
  wire and_tmp_1;
  wire and_tmp_2;
  wire and_tmp_3;
  wire and_tmp_4;
  wire and_tmp_5;
  wire and_tmp_6;
  wire and_tmp_7;
  wire and_tmp_8;
  wire and_tmp_9;
  wire or_tmp_358;
  wire and_tmp_10;
  wire and_tmp_11;
  wire and_tmp_12;
  wire and_tmp_13;
  wire and_tmp_14;
  wire and_tmp_15;
  wire and_tmp_16;
  wire and_tmp_17;
  wire and_tmp_18;
  wire or_tmp_389;
  wire and_tmp_20;
  wire and_tmp_21;
  wire and_tmp_23;
  wire or_626_cse;
  wire or_624_cse;
  wire or_617_cse;
  wire or_666_cse;
  wire or_664_cse;
  wire or_657_cse;
  wire and_527_cse;
  wire nor_81_cse;
  wire nand_cse;
  wire nand_23_cse;
  wire while_and_61_cse;
  wire while_and_63_cse;
  wire while_and_65_cse;
  wire while_and_11_cse;
  wire while_and_127_cse;
  wire while_oif_acc_itm_32_1;
  wire for_or_cse;
  wire z_out_3_3;
  wire z_out_11_32;
  wire z_out_12_30;

  wire mux_9_nl;
  wire or_605_nl;
  wire mux_8_nl;
  wire mux_12_nl;
  wire or_609_nl;
  wire mux_11_nl;
  wire mux_15_nl;
  wire or_612_nl;
  wire mux_14_nl;
  wire mux_18_nl;
  wire or_614_nl;
  wire mux_17_nl;
  wire mux_21_nl;
  wire mux_20_nl;
  wire mux_24_nl;
  wire mux_23_nl;
  wire or_619_nl;
  wire mux_27_nl;
  wire mux_26_nl;
  wire mux_30_nl;
  wire mux_29_nl;
  wire mux_33_nl;
  wire mux_32_nl;
  wire mux_36_nl;
  wire mux_35_nl;
  wire mux_38_nl;
  wire and_798_nl;
  wire mux_40_nl;
  wire mux_39_nl;
  wire mux_43_nl;
  wire or_645_nl;
  wire mux_42_nl;
  wire mux_46_nl;
  wire or_649_nl;
  wire mux_45_nl;
  wire mux_49_nl;
  wire or_652_nl;
  wire mux_48_nl;
  wire mux_52_nl;
  wire or_654_nl;
  wire mux_51_nl;
  wire mux_55_nl;
  wire mux_54_nl;
  wire mux_58_nl;
  wire mux_57_nl;
  wire or_659_nl;
  wire mux_61_nl;
  wire mux_60_nl;
  wire mux_64_nl;
  wire mux_63_nl;
  wire mux_67_nl;
  wire mux_66_nl;
  wire mux_70_nl;
  wire mux_69_nl;
  wire nor_96_nl;
  wire nand_24_nl;
  wire mux_72_nl;
  wire or_678_nl;
  wire mux_75_nl;
  wire mux_74_nl;
  wire[2:0] for_and_nl;
  wire[2:0] for_mux1h_nl;
  wire or_478_nl;
  wire nor_40_nl;
  wire or_701_nl;
  wire for_2_mux1h_6_nl;
  wire for_2_or_5_nl;
  wire[2:0] a_idx_mux_1_nl;
  wire or_523_nl;
  wire not_213_nl;
  wire for_4_for_for_4_for_nor_nl;
  wire for_1_for_1_or_nl;
  wire[3:0] for_2_acc_nl;
  wire[4:0] nl_for_2_acc_nl;
  wire[3:0] for_3_acc_nl;
  wire[4:0] nl_for_3_acc_nl;
  wire[2:0] for_1_for_1_or_1_nl;
  wire up_left_or_nl;
  wire up_left_and_1_nl;
  wire not_215_nl;
  wire while_if_nor_nl;
  wire while_if_nor_1_nl;
  wire mux_1_nl;
  wire mux_nl;
  wire mux_3_nl;
  wire mux_2_nl;
  wire nand_17_nl;
  wire mux_6_nl;
  wire mux_5_nl;
  wire and_nl;
  wire nor_8_nl;
  wire and_696_nl;
  wire while_or_106_nl;
  wire while_and_41_nl;
  wire while_or_107_nl;
  wire while_and_35_nl;
  wire while_or_108_nl;
  wire while_and_47_nl;
  wire while_or_109_nl;
  wire while_and_29_nl;
  wire while_or_110_nl;
  wire while_and_53_nl;
  wire while_or_111_nl;
  wire while_and_23_nl;
  wire while_or_112_nl;
  wire while_and_59_nl;
  wire while_or_113_nl;
  wire while_and_17_nl;
  wire while_or_114_nl;
  wire while_or_115_nl;
  wire while_or_116_nl;
  wire while_and_136_nl;
  wire while_or_117_nl;
  wire while_and_5_nl;
  wire while_and_103_nl;
  wire while_and_105_nl;
  wire while_and_107_nl;
  wire while_and_97_nl;
  wire while_and_99_nl;
  wire while_and_101_nl;
  wire while_and_109_nl;
  wire while_and_111_nl;
  wire while_and_113_nl;
  wire while_and_91_nl;
  wire while_and_93_nl;
  wire while_and_95_nl;
  wire while_and_115_nl;
  wire while_and_117_nl;
  wire while_and_119_nl;
  wire while_and_85_nl;
  wire while_and_87_nl;
  wire while_and_89_nl;
  wire while_and_121_nl;
  wire while_and_123_nl;
  wire while_and_125_nl;
  wire while_and_79_nl;
  wire while_and_81_nl;
  wire while_and_83_nl;
  wire while_and_129_nl;
  wire while_and_131_nl;
  wire while_and_73_nl;
  wire while_and_75_nl;
  wire while_and_77_nl;
  wire while_and_138_nl;
  wire while_and_140_nl;
  wire while_and_142_nl;
  wire while_and_67_nl;
  wire while_and_69_nl;
  wire while_and_71_nl;
  wire[32:0] while_oif_acc_nl;
  wire[33:0] nl_while_oif_acc_nl;
  wire or_156_nl;
  wire or_155_nl;
  wire and_583_nl;
  wire and_585_nl;
  wire[2:0] for_mux1h_2_nl;
  wire[2:0] for_mux1h_5_nl;
  wire[2:0] for_for_and_nl;
  wire[2:0] for_mux_nl;
  wire for_not_nl;
  wire[2:0] for_mux1h_1_nl;
  wire for_3_for_3_or_nl;
  wire for_3_for_3_or_1_nl;
  wire for_3_or_nl;
  wire for_3_for_3_or_3_nl;
  wire[2:0] for_2_and_1_nl;
  wire[2:0] for_2_mux_nl;
  wire[2:0] for_2_for_2_and_nl;
  wire[2:0] for_2_mux_1_nl;
  wire for_2_or_4_nl;
  wire not_218_nl;
  wire[25:0] for_1_for_1_and_2_nl;
  wire for_1_nor_1_nl;
  wire[2:0] for_1_mux1h_4_nl;
  wire[1:0] for_1_for_1_and_3_nl;
  wire[1:0] for_1_mux_5_nl;
  wire not_352_nl;
  wire for_1_for_1_or_5_nl;
  wire for_1_mux_6_nl;
  wire for_1_for_1_or_6_nl;
  wire[1:0] for_1_or_5_nl;
  wire[1:0] for_1_mux1h_5_nl;
  wire for_1_or_6_nl;
  wire for_1_mux_7_nl;
  wire[31:0] while_if_mux1h_14_nl;
  wire or_702_nl;
  wire[31:0] while_else_if_mux_1_nl;
  wire while_else_if_while_else_if_or_1_nl;
  wire[3:0] for_1_acc_6_nl;
  wire[4:0] nl_for_1_acc_6_nl;
  wire[2:0] for_1_mux_8_nl;
  wire[2:0] for_mux_3_nl;
  wire[2:0] while_if_and_2_nl;
  wire[2:0] while_if_mux1h_15_nl;
  wire not_354_nl;
  wire while_if_mux1h_16_nl;
  wire[1:0] while_if_mux1h_17_nl;
  wire[2:0] while_if_while_if_or_3_nl;
  wire[2:0] while_if_and_3_nl;
  wire not_355_nl;
  wire while_if_or_38_nl;
  wire while_if_while_if_or_4_nl;
  wire[1:0] while_if_while_if_or_5_nl;
  wire[1:0] while_if_mux_5_nl;
  wire[2:0] for_4_for_for_4_for_or_2_nl;
  wire[2:0] for_4_for_and_5_nl;
  wire for_4_for_not_2_nl;
  wire[2:0] for_4_for_mux1h_8_nl;
  wire[4:0] for_4_for_for_4_for_and_1_nl;
  wire[4:0] for_4_for_mux_6_nl;
  wire for_4_for_nor_1_nl;
  wire for_4_for_for_4_for_or_3_nl;
  wire for_4_for_mux_7_nl;
  wire[2:0] for_4_for_if_mux_16_nl;
  wire[33:0] acc_9_nl;
  wire[34:0] nl_acc_9_nl;
  wire[31:0] for_4_for_qelse_1_mux_2_nl;
  wire for_4_for_qelse_1_and_1_nl;
  wire[31:0] for_4_for_qelse_1_mux_3_nl;
  wire[30:0] for_6_acc_nl;
  wire[31:0] nl_for_6_acc_nl;
  wire[29:0] for_6_mux1h_1_nl;
  wire[2:0] for_4_for_if_mux_17_nl;
  wire[2:0] for_4_for_if_mux_18_nl;

  // Interconnect Declarations for Component Instantiations 
  wire [95:0] nl_alignedA_rsci_idat;
  assign nl_alignedA_rsci_idat = {alignedA_rsci_idat_95_88 , alignedA_rsci_idat_87_80
      , alignedA_rsci_idat_79_72 , alignedA_rsci_idat_71_64 , alignedA_rsci_idat_63_56
      , alignedA_rsci_idat_55_48 , alignedA_rsci_idat_47_40 , alignedA_rsci_idat_39_32
      , alignedA_rsci_idat_31_24 , alignedA_rsci_idat_23_16 , alignedA_rsci_idat_15_8
      , alignedA_rsci_idat_7_0};
  wire [95:0] nl_alignedB_rsci_idat;
  assign nl_alignedB_rsci_idat = {alignedB_rsci_idat_95_88 , alignedB_rsci_idat_87_80
      , alignedB_rsci_idat_79_72 , alignedB_rsci_idat_71_64 , alignedB_rsci_idat_63_56
      , alignedB_rsci_idat_55_48 , alignedB_rsci_idat_47_40 , alignedB_rsci_idat_39_32
      , alignedB_rsci_idat_31_24 , alignedB_rsci_idat_23_16 , alignedB_rsci_idat_15_8
      , alignedB_rsci_idat_7_0};
  wire  nl_needwun_core_core_fsm_inst_for_C_1_tr0;
  assign nl_needwun_core_core_fsm_inst_for_C_1_tr0 = ~ for_1_slc_for_1_acc_3_itm;
  wire  nl_needwun_core_core_fsm_inst_for_4_for_C_5_tr0;
  assign nl_needwun_core_core_fsm_inst_for_4_for_C_5_tr0 = ~ for_1_slc_for_1_acc_3_itm;
  wire  nl_needwun_core_core_fsm_inst_for_4_C_0_tr0;
  assign nl_needwun_core_core_fsm_inst_for_4_C_0_tr0 = ~ z_out_3_3;
  wire  nl_needwun_core_core_fsm_inst_while_C_0_tr0;
  assign nl_needwun_core_core_fsm_inst_while_C_0_tr0 = ~((z_out_2[32]) | while_oif_acc_itm_32_1);
  wire  nl_needwun_core_core_fsm_inst_main_C_2_tr0;
  assign nl_needwun_core_core_fsm_inst_main_C_2_tr0 = ~ z_out_12_30;
  wire  nl_needwun_core_core_fsm_inst_main_C_3_tr0;
  assign nl_needwun_core_core_fsm_inst_main_C_3_tr0 = ~ z_out_12_30;
  ccs_in_v1 #(.rscid(32'sd1),
  .width(32'sd48)) SEQA_rsci (
      .dat(SEQA_rsc_dat),
      .idat(SEQA_rsci_idat)
    );
  ccs_in_v1 #(.rscid(32'sd2),
  .width(32'sd48)) SEQB_rsci (
      .dat(SEQB_rsc_dat),
      .idat(SEQB_rsci_idat)
    );
  ccs_out_v1 #(.rscid(32'sd3),
  .width(32'sd96)) alignedA_rsci (
      .idat(nl_alignedA_rsci_idat[95:0]),
      .dat(alignedA_rsc_dat)
    );
  ccs_out_v1 #(.rscid(32'sd4),
  .width(32'sd96)) alignedB_rsci (
      .idat(nl_alignedB_rsci_idat[95:0]),
      .dat(alignedB_rsc_dat)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) SEQA_triosy_obj (
      .ld(reg_ptr_triosy_obj_ld_cse),
      .lz(SEQA_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) SEQB_triosy_obj (
      .ld(reg_ptr_triosy_obj_ld_cse),
      .lz(SEQB_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) alignedA_triosy_obj (
      .ld(reg_ptr_triosy_obj_ld_cse),
      .lz(alignedA_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) alignedB_triosy_obj (
      .ld(reg_ptr_triosy_obj_ld_cse),
      .lz(alignedB_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) M_triosy_obj (
      .ld(reg_ptr_triosy_obj_ld_cse),
      .lz(M_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) ptr_triosy_obj (
      .ld(reg_ptr_triosy_obj_ld_cse),
      .lz(ptr_triosy_lz)
    );
  needwun_core_core_fsm needwun_core_core_fsm_inst (
      .clk(clk),
      .rst(rst),
      .fsm_output(fsm_output),
      .for_C_1_tr0(nl_needwun_core_core_fsm_inst_for_C_1_tr0),
      .for_1_C_2_tr0(and_dcpl_1),
      .for_4_for_C_5_tr0(nl_needwun_core_core_fsm_inst_for_4_for_C_5_tr0),
      .for_4_C_0_tr0(nl_needwun_core_core_fsm_inst_for_4_C_0_tr0),
      .while_C_0_tr0(nl_needwun_core_core_fsm_inst_while_C_0_tr0),
      .main_C_2_tr0(nl_needwun_core_core_fsm_inst_main_C_2_tr0),
      .for_5_C_1_tr0(exit_for_2_sva),
      .main_C_3_tr0(nl_needwun_core_core_fsm_inst_main_C_3_tr0),
      .for_6_C_1_tr0(exit_for_2_sva)
    );
  assign nand_cse = ~((a_str_idx_lpi_3[1:0]==2'b11));
  assign or_617_cse = (fsm_output[16]) | (~((a_str_idx_lpi_3[2]) | nand_cse));
  assign nor_81_cse = ~((a_str_idx_lpi_3[2:0]!=3'b000));
  assign or_624_cse = (fsm_output[16]) | (~((a_str_idx_lpi_3[2:0]!=3'b010)));
  assign or_626_cse = (fsm_output[16]) | (~((a_str_idx_lpi_3[2:0]!=3'b001)));
  assign nand_23_cse = ~((a_idx_sva[1:0]==2'b11));
  assign or_657_cse = (fsm_output[16]) | (~((a_idx_sva[2]) | nand_23_cse));
  assign or_664_cse = (fsm_output[16]) | (~((a_idx_sva[2:0]!=3'b010)));
  assign or_666_cse = (fsm_output[16]) | (~((a_idx_sva[2:0]!=3'b001)));
  assign or_481_cse = (fsm_output[13]) | (fsm_output[1]);
  assign and_527_cse = (~ for_1_slc_for_1_acc_3_itm) & (fsm_output[2]);
  assign nor_23_ssc = ~((fsm_output[11]) | (fsm_output[5]) | (fsm_output[3]));
  assign nl_for_4_for_acc_14_sdt = z_out_7 + conv_u2u_3_6(a_idx_3_2_0_sva);
  assign for_4_for_acc_14_sdt = nl_for_4_for_acc_14_sdt[5:0];
  assign for_4_for_or_ssc = (fsm_output[7]) | (fsm_output[2]) | (fsm_output[5]) |
      (fsm_output[3]);
  assign for_4_for_or_1_ssc = (fsm_output[7]) | or_dcpl_249;
  assign nand_16_cse = ~((b_str_idx_sva[3:2]==2'b11));
  assign or_150_cse = (b_str_idx_sva[1:0]!=2'b00);
  assign while_or_106_nl = (reg_while_if_equal_18_cse & while_equal_tmp) | (reg_while_if_equal_18_cse
      & while_equal_tmp_1);
  assign while_and_41_nl = reg_while_if_equal_18_cse & while_nor_tmp;
  assign alignedA_rsc_1_47_40_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_3_2(alignedA_rsc_1_47_40_lpi_2,
      reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse, 8'b00101101, {while_or_87_itm
      , while_or_106_nl , while_and_41_nl});
  assign while_or_107_nl = (reg_while_if_equal_17_cse & while_equal_tmp) | (reg_while_if_equal_17_cse
      & while_equal_tmp_1);
  assign while_and_35_nl = reg_while_if_equal_17_cse & while_nor_tmp;
  assign alignedA_rsc_1_55_48_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_3_2(alignedA_rsc_1_55_48_lpi_2,
      reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse, 8'b00101101, {while_or_86_itm
      , while_or_107_nl , while_and_35_nl});
  assign while_or_108_nl = (reg_while_if_equal_19_cse & while_equal_tmp) | (reg_while_if_equal_19_cse
      & while_equal_tmp_1);
  assign while_and_47_nl = reg_while_if_equal_19_cse & while_nor_tmp;
  assign alignedA_rsc_1_39_32_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_3_2(alignedA_rsc_1_39_32_lpi_2,
      reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse, 8'b00101101, {while_or_88_itm
      , while_or_108_nl , while_and_47_nl});
  assign while_or_109_nl = (reg_while_if_equal_16_cse & while_equal_tmp) | (reg_while_if_equal_16_cse
      & while_equal_tmp_1);
  assign while_and_29_nl = reg_while_if_equal_16_cse & while_nor_tmp;
  assign alignedA_rsc_1_63_56_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_3_2(alignedA_rsc_1_63_56_lpi_2,
      reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse, 8'b00101101, {while_or_85_itm
      , while_or_109_nl , while_and_29_nl});
  assign while_or_110_nl = (reg_while_if_equal_20_cse & while_equal_tmp) | (reg_while_if_equal_20_cse
      & while_equal_tmp_1);
  assign while_and_53_nl = reg_while_if_equal_20_cse & while_nor_tmp;
  assign alignedA_rsc_1_31_24_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_3_2(alignedA_rsc_1_31_24_lpi_2,
      reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse, 8'b00101101, {while_or_89_itm
      , while_or_110_nl , while_and_53_nl});
  assign while_or_111_nl = (reg_while_if_equal_15_cse & while_equal_tmp) | (reg_while_if_equal_15_cse
      & while_equal_tmp_1);
  assign while_and_23_nl = reg_while_if_equal_15_cse & while_nor_tmp;
  assign alignedA_rsc_1_71_64_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_3_2(alignedA_rsc_1_71_64_lpi_2,
      reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse, 8'b00101101, {while_or_84_itm
      , while_or_111_nl , while_and_23_nl});
  assign while_or_112_nl = (reg_while_if_equal_21_cse & while_equal_tmp) | (reg_while_if_equal_21_cse
      & while_equal_tmp_1);
  assign while_and_59_nl = reg_while_if_equal_21_cse & while_nor_tmp;
  assign alignedA_rsc_1_23_16_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_3_2(alignedA_rsc_1_23_16_lpi_2,
      reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse, 8'b00101101, {while_or_90_itm
      , while_or_112_nl , while_and_59_nl});
  assign while_or_113_nl = (reg_while_if_equal_14_cse & while_equal_tmp) | (reg_while_if_equal_14_cse
      & while_equal_tmp_1);
  assign while_and_17_nl = reg_while_if_equal_14_cse & while_nor_tmp;
  assign alignedA_rsc_1_79_72_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_3_2(alignedA_rsc_1_79_72_lpi_2,
      reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse, 8'b00101101, {while_or_83_itm
      , while_or_113_nl , while_and_17_nl});
  assign while_and_61_cse = while_if_equal_tmp_1 & while_equal_tmp;
  assign while_and_63_cse = while_else_if_equal_tmp_1 & while_equal_tmp_1;
  assign while_and_65_cse = exit_for_2_sva & while_nor_tmp;
  assign while_or_114_nl = while_and_61_cse | while_and_63_cse;
  assign alignedA_rsc_1_15_8_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_3_2(alignedA_rsc_1_15_8_lpi_2,
      reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse, 8'b00101101, {while_or_91_itm
      , while_or_114_nl , while_and_65_cse});
  assign while_and_11_cse = exit_for_2_sva_dfm & while_nor_tmp;
  assign while_or_115_nl = (reg_while_if_equal_13_cse & while_equal_tmp) | (reg_while_if_equal_13_cse
      & while_equal_tmp_1);
  assign alignedA_rsc_1_87_80_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_3_2(alignedA_rsc_1_87_80_lpi_2,
      reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse, 8'b00101101, {while_or_82_itm
      , while_or_115_nl , while_and_11_cse});
  assign while_or_116_nl = ((~ reg_while_if_or_cse) & while_equal_tmp) | ((~ reg_while_if_or_cse)
      & while_equal_tmp_1);
  assign while_and_136_nl = (~ reg_while_if_or_cse) & while_nor_tmp;
  assign alignedA_rsc_1_7_0_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_3_2(reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse,
      alignedA_rsc_1_7_0_lpi_2, 8'b00101101, {while_or_116_nl , while_or_103_itm
      , while_and_136_nl});
  assign while_or_117_nl = (reg_while_if_equal_12_cse & while_equal_tmp) | (reg_while_if_equal_12_cse
      & while_equal_tmp_1);
  assign while_and_5_nl = reg_while_if_equal_12_cse & while_nor_tmp;
  assign alignedA_rsc_1_95_88_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_3_2(alignedA_rsc_1_95_88_lpi_2,
      reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse, 8'b00101101, {while_or_itm ,
      while_or_117_nl , while_and_5_nl});
  assign while_and_103_nl = reg_while_if_equal_8_cse & while_equal_tmp;
  assign while_and_105_nl = reg_while_if_equal_8_cse & while_equal_tmp_1;
  assign while_and_107_nl = reg_while_if_equal_8_cse & while_nor_tmp;
  assign alignedB_rsc_1_47_40_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_4_2(alignedB_rsc_1_47_40_lpi_2,
      while_if_slc_while_if_acc_3_8_7_0_cmx_sva, 8'b00101101, while_else_else_slc_while_else_else_acc_2_8_7_0_cmx_sva_1,
      {while_or_98_itm , while_and_103_nl , while_and_105_nl , while_and_107_nl});
  assign while_and_97_nl = reg_while_if_equal_7_cse & while_equal_tmp;
  assign while_and_99_nl = reg_while_if_equal_7_cse & while_equal_tmp_1;
  assign while_and_101_nl = reg_while_if_equal_7_cse & while_nor_tmp;
  assign alignedB_rsc_1_55_48_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_4_2(alignedB_rsc_1_55_48_lpi_2,
      while_if_slc_while_if_acc_3_8_7_0_cmx_sva, 8'b00101101, while_else_else_slc_while_else_else_acc_2_8_7_0_cmx_sva_1,
      {while_or_97_itm , while_and_97_nl , while_and_99_nl , while_and_101_nl});
  assign while_and_109_nl = reg_while_if_equal_9_cse & while_equal_tmp;
  assign while_and_111_nl = reg_while_if_equal_9_cse & while_equal_tmp_1;
  assign while_and_113_nl = reg_while_if_equal_9_cse & while_nor_tmp;
  assign alignedB_rsc_1_39_32_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_4_2(alignedB_rsc_1_39_32_lpi_2,
      while_if_slc_while_if_acc_3_8_7_0_cmx_sva, 8'b00101101, while_else_else_slc_while_else_else_acc_2_8_7_0_cmx_sva_1,
      {while_or_99_itm , while_and_109_nl , while_and_111_nl , while_and_113_nl});
  assign while_and_91_nl = reg_while_if_equal_6_cse & while_equal_tmp;
  assign while_and_93_nl = reg_while_if_equal_6_cse & while_equal_tmp_1;
  assign while_and_95_nl = reg_while_if_equal_6_cse & while_nor_tmp;
  assign alignedB_rsc_1_63_56_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_4_2(alignedB_rsc_1_63_56_lpi_2,
      while_if_slc_while_if_acc_3_8_7_0_cmx_sva, 8'b00101101, while_else_else_slc_while_else_else_acc_2_8_7_0_cmx_sva_1,
      {while_or_96_itm , while_and_91_nl , while_and_93_nl , while_and_95_nl});
  assign while_and_115_nl = reg_while_if_equal_10_cse & while_equal_tmp;
  assign while_and_117_nl = reg_while_if_equal_10_cse & while_equal_tmp_1;
  assign while_and_119_nl = reg_while_if_equal_10_cse & while_nor_tmp;
  assign alignedB_rsc_1_31_24_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_4_2(alignedB_rsc_1_31_24_lpi_2,
      while_if_slc_while_if_acc_3_8_7_0_cmx_sva, 8'b00101101, while_else_else_slc_while_else_else_acc_2_8_7_0_cmx_sva_1,
      {while_or_100_itm , while_and_115_nl , while_and_117_nl , while_and_119_nl});
  assign while_and_85_nl = reg_while_if_equal_5_cse & while_equal_tmp;
  assign while_and_87_nl = reg_while_if_equal_5_cse & while_equal_tmp_1;
  assign while_and_89_nl = reg_while_if_equal_5_cse & while_nor_tmp;
  assign alignedB_rsc_1_71_64_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_4_2(alignedB_rsc_1_71_64_lpi_2,
      while_if_slc_while_if_acc_3_8_7_0_cmx_sva, 8'b00101101, while_else_else_slc_while_else_else_acc_2_8_7_0_cmx_sva_1,
      {while_or_95_itm , while_and_85_nl , while_and_87_nl , while_and_89_nl});
  assign while_and_121_nl = reg_while_if_equal_11_cse & while_equal_tmp;
  assign while_and_123_nl = reg_while_if_equal_11_cse & while_equal_tmp_1;
  assign while_and_125_nl = reg_while_if_equal_11_cse & while_nor_tmp;
  assign alignedB_rsc_1_23_16_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_4_2(alignedB_rsc_1_23_16_lpi_2,
      while_if_slc_while_if_acc_3_8_7_0_cmx_sva, 8'b00101101, while_else_else_slc_while_else_else_acc_2_8_7_0_cmx_sva_1,
      {while_or_101_itm , while_and_121_nl , while_and_123_nl , while_and_125_nl});
  assign while_and_79_nl = reg_while_if_equal_4_cse & while_equal_tmp;
  assign while_and_81_nl = reg_while_if_equal_4_cse & while_equal_tmp_1;
  assign while_and_83_nl = reg_while_if_equal_4_cse & while_nor_tmp;
  assign alignedB_rsc_1_79_72_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_4_2(alignedB_rsc_1_79_72_lpi_2,
      while_if_slc_while_if_acc_3_8_7_0_cmx_sva, 8'b00101101, while_else_else_slc_while_else_else_acc_2_8_7_0_cmx_sva_1,
      {while_or_94_itm , while_and_79_nl , while_and_81_nl , while_and_83_nl});
  assign while_and_127_cse = while_if_equal_tmp_13 & while_equal_tmp;
  assign while_and_129_nl = reg_while_else_if_equal_10_cse & while_equal_tmp_1;
  assign while_and_131_nl = reg_while_else_if_equal_10_cse & while_nor_tmp;
  assign alignedB_rsc_1_15_8_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_4_2(alignedB_rsc_1_15_8_lpi_2,
      while_if_slc_while_if_acc_3_8_7_0_cmx_sva, 8'b00101101, while_else_else_slc_while_else_else_acc_2_8_7_0_cmx_sva_1,
      {while_or_102_itm , while_and_127_cse , while_and_129_nl , while_and_131_nl});
  assign while_and_73_nl = reg_while_if_equal_3_cse & while_equal_tmp;
  assign while_and_75_nl = reg_while_if_equal_3_cse & while_equal_tmp_1;
  assign while_and_77_nl = reg_while_if_equal_3_cse & while_nor_tmp;
  assign alignedB_rsc_1_87_80_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_4_2(alignedB_rsc_1_87_80_lpi_2,
      while_if_slc_while_if_acc_3_8_7_0_cmx_sva, 8'b00101101, while_else_else_slc_while_else_else_acc_2_8_7_0_cmx_sva_1,
      {while_or_93_itm , while_and_73_nl , while_and_75_nl , while_and_77_nl});
  assign while_and_138_nl = (~ reg_while_if_or_12_cse) & while_equal_tmp;
  assign while_and_140_nl = (~ reg_while_if_or_12_cse) & while_equal_tmp_1;
  assign while_and_142_nl = (~ reg_while_if_or_12_cse) & while_nor_tmp;
  assign alignedB_rsc_1_7_0_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_4_2(while_if_slc_while_if_acc_3_8_7_0_cmx_sva,
      alignedB_rsc_1_7_0_lpi_2, 8'b00101101, while_else_else_slc_while_else_else_acc_2_8_7_0_cmx_sva_1,
      {while_and_138_nl , while_or_104_itm , while_and_140_nl , while_and_142_nl});
  assign while_and_67_nl = reg_while_if_equal_2_cse & while_equal_tmp;
  assign while_and_69_nl = reg_while_if_equal_2_cse & while_equal_tmp_1;
  assign while_and_71_nl = reg_while_if_equal_2_cse & while_nor_tmp;
  assign alignedB_rsc_1_95_88_lpi_2_dfm_mx0w1 = MUX1HOT_v_8_4_2(alignedB_rsc_1_95_88_lpi_2,
      while_if_slc_while_if_acc_3_8_7_0_cmx_sva, 8'b00101101, while_else_else_slc_while_else_else_acc_2_8_7_0_cmx_sva_1,
      {while_or_92_itm , while_and_67_nl , while_and_69_nl , while_and_71_nl});
  assign while_else_if_equal_tmp_1_mx0w4 = (a_str_idx_lpi_3[3:0]==4'b0001);
  assign nl_b_idx_1_2_0_sva_1_mx0w1 = a_idx_3_2_0_sva + 3'b001;
  assign b_idx_1_2_0_sva_1_mx0w1 = nl_b_idx_1_2_0_sva_1_mx0w1[2:0];
  assign while_else_if_equal_tmp_10_mx0w1 = (a_str_idx_lpi_3[3:0]==4'b1010);
  assign for_4_for_qr_1_lpi_3_dfm_mx0 = MUX_v_32_2_2(for_4_for_qr_lpi_3_dfm_mx0,
      a_idx_sva, z_out_11_32);
  assign for_4_for_equal_1_svs_1 = for_4_for_qr_1_lpi_3_dfm_mx0 == a_idx_sva_2;
  assign for_4_for_qr_lpi_3_dfm_mx0 = MUX_v_32_2_2(a_idx_sva_2, b_idx_sva, exit_for_2_sva);
  assign while_else_if_equal_tmp_13_mx0w1 = (b_str_idx_sva[3:0]==4'b0001);
  assign while_else_if_equal_tmp_24 = (b_str_idx_sva[3:0]==4'b1011);
  assign while_else_if_equal_tmp_25 = (b_str_idx_sva[3:0]==4'b1010);
  assign while_else_if_equal_tmp_26 = (b_str_idx_sva[3:0]==4'b1001);
  assign while_else_if_equal_tmp_27 = (b_str_idx_sva[3:0]==4'b1000);
  assign while_else_if_equal_tmp_28 = (b_str_idx_sva[3:0]==4'b0111);
  assign while_else_if_equal_tmp_29 = (b_str_idx_sva[3:0]==4'b0110);
  assign while_else_if_equal_tmp_30 = (b_str_idx_sva[3:0]==4'b0101);
  assign while_else_if_equal_tmp_31 = (b_str_idx_sva[3:0]==4'b0100);
  assign while_else_if_equal_tmp_32 = (b_str_idx_sva[3:0]==4'b0011);
  assign while_else_if_equal_tmp_33 = (b_str_idx_sva[3:0]==4'b0010);
  assign or_152_cse = (a_str_idx_lpi_3[1:0]!=2'b00);
  assign while_else_if_equal_tmp_34 = (a_str_idx_lpi_3[3:0]==4'b1011);
  assign while_else_if_equal_tmp_35 = (a_str_idx_lpi_3[3:0]==4'b1001);
  assign while_else_if_equal_tmp_36 = (a_str_idx_lpi_3[3]) & nor_81_cse;
  assign while_else_if_equal_tmp_37 = (a_str_idx_lpi_3[3:0]==4'b0111);
  assign while_else_if_equal_tmp_38 = (a_str_idx_lpi_3[3:0]==4'b0110);
  assign while_else_if_equal_tmp_39 = (a_str_idx_lpi_3[3:0]==4'b0101);
  assign while_else_if_equal_tmp_40 = (a_str_idx_lpi_3[3:0]==4'b0100);
  assign while_if_nor_68_cse = ~((a_str_idx_lpi_3[3:2]!=2'b00));
  assign while_else_if_equal_tmp_41 = (a_str_idx_lpi_3[1:0]==2'b11) & while_if_nor_68_cse;
  assign while_else_if_equal_tmp_42 = (a_str_idx_lpi_3[3:0]==4'b0010);
  assign while_equal_tmp_mx0w0 = (ptr_rsci_data_out_d==8'b01011100);
  assign while_equal_tmp_1_mx0w0 = (ptr_rsci_data_out_d==8'b00111100);
  assign while_nor_tmp_mx0w0 = ~(while_equal_tmp_mx0w0 | while_equal_tmp_1_mx0w0);
  assign while_else_if_or_12_tmp_2 = while_else_if_equal_tmp_13_mx0w1 | while_else_if_equal_tmp_33
      | while_else_if_equal_tmp_32 | while_else_if_equal_tmp_31 | while_else_if_equal_tmp_30
      | while_else_if_equal_tmp_29 | while_else_if_equal_tmp_28 | while_else_if_equal_tmp_27
      | while_else_if_equal_tmp_26 | while_else_if_equal_tmp_25 | while_else_if_equal_tmp_24
      | while_if_equal_tmp_13;
  assign while_else_if_or_tmp_2 = while_else_if_equal_tmp_1_mx0w4 | while_else_if_equal_tmp_42
      | while_else_if_equal_tmp_41 | while_else_if_equal_tmp_40 | while_else_if_equal_tmp_39
      | while_else_if_equal_tmp_38 | while_else_if_equal_tmp_37 | while_else_if_equal_tmp_36
      | while_else_if_equal_tmp_35 | while_else_if_equal_tmp_10_mx0w1 | while_else_if_equal_tmp_34
      | while_if_equal_tmp_1;
  assign while_else_else_slc_while_else_else_acc_2_8_7_0_cmx_sva_1 = MUX_v_8_6_2((while_else_else_io_read_SEQB_rsc_sdt[7:0]),
      (while_else_else_io_read_SEQB_rsc_sdt[15:8]), (while_else_else_io_read_SEQB_rsc_sdt[23:16]),
      (while_else_else_io_read_SEQB_rsc_sdt[31:24]), (while_else_else_io_read_SEQB_rsc_sdt[39:32]),
      (while_else_else_io_read_SEQB_rsc_sdt[47:40]), a_idx_1_2_0_sva);
  assign for_6_nor_3_cse = ~((a_idx_sva[3:2]!=2'b00));
  assign for_6_or_tmp = (a_idx_sva[3:0]!=4'b0000);
  assign for_5_or_tmp = (a_str_idx_lpi_3[3:0]!=4'b0000);
  assign nl_while_oif_acc_nl =  -conv_s2s_32_33(b_idx_sva);
  assign while_oif_acc_nl = nl_while_oif_acc_nl[32:0];
  assign while_oif_acc_itm_32_1 = readslicef_33_1_32(while_oif_acc_nl);
  assign and_dcpl_1 = exit_for_2_sva_dfm & (~ for_1_slc_for_1_acc_3_itm);
  assign or_dcpl_30 = (a_str_idx_lpi_3[1:0]!=2'b01);
  assign or_dcpl_31 = (a_str_idx_lpi_3[3:2]!=2'b01);
  assign or_dcpl_38 = (a_str_idx_lpi_3[1:0]!=2'b10);
  assign or_dcpl_54 = (a_str_idx_lpi_3[3:2]!=2'b00);
  assign or_dcpl_61 = (a_str_idx_lpi_3[3:2]!=2'b10);
  assign and_dcpl_24 = (ptr_rsci_data_out_d[4:2]==3'b111);
  assign and_dcpl_26 = ~((ptr_rsci_data_out_d[1:0]!=2'b00));
  assign or_156_nl = (~ (ptr_rsci_data_out_d[5])) | (ptr_rsci_data_out_d[7]) | (~
      (ptr_rsci_data_out_d[4])) | (~ (ptr_rsci_data_out_d[3])) | (~ (ptr_rsci_data_out_d[2]))
      | (ptr_rsci_data_out_d[1]) | (ptr_rsci_data_out_d[0]);
  assign or_155_nl = (ptr_rsci_data_out_d[5]) | (ptr_rsci_data_out_d[7]) | (~ (ptr_rsci_data_out_d[4]))
      | (~ (ptr_rsci_data_out_d[3])) | (~ (ptr_rsci_data_out_d[2])) | (ptr_rsci_data_out_d[1])
      | (ptr_rsci_data_out_d[0]);
  assign mux_tmp_4 = MUX_s_1_2_2(or_156_nl, or_155_nl, ptr_rsci_data_out_d[6]);
  assign or_dcpl_213 = (a_idx_sva[1:0]!=2'b01);
  assign or_dcpl_214 = (a_idx_sva[3:2]!=2'b01);
  assign or_dcpl_216 = (a_idx_sva[1:0]!=2'b10);
  assign or_dcpl_218 = (a_idx_sva[1:0]!=2'b00);
  assign or_dcpl_222 = (a_idx_sva[3:2]!=2'b00);
  assign or_dcpl_224 = (a_idx_sva[3:2]!=2'b10);
  assign and_dcpl_37 = (a_idx_sva[1:0]==2'b01);
  assign and_dcpl_40 = (a_idx_sva[1:0]==2'b10);
  assign and_dcpl_42 = (a_idx_sva[1:0]==2'b11);
  assign and_dcpl_44 = ~((a_idx_sva[1:0]!=2'b00));
  assign and_dcpl_45 = (a_idx_sva[3:2]==2'b01);
  assign and_dcpl_50 = (a_idx_sva[3:2]==2'b10);
  assign and_dcpl_55 = (a_str_idx_lpi_3[1:0]==2'b01);
  assign and_dcpl_58 = (a_str_idx_lpi_3[1:0]==2'b10);
  assign and_dcpl_60 = (a_str_idx_lpi_3[1:0]==2'b11);
  assign and_dcpl_62 = ~((a_str_idx_lpi_3[1:0]!=2'b00));
  assign and_dcpl_63 = (a_str_idx_lpi_3[3:2]==2'b01);
  assign and_dcpl_68 = (a_str_idx_lpi_3[3:2]==2'b10);
  assign or_dcpl_231 = (fsm_output[14]) | (fsm_output[16]);
  assign or_dcpl_232 = (fsm_output[20:19]!=2'b00);
  assign or_dcpl_235 = (fsm_output[21]) | (fsm_output[23]);
  assign or_dcpl_249 = (fsm_output[4:3]!=2'b00);
  assign or_dcpl_261 = (fsm_output[15:14]!=2'b00);
  assign and_246_cse = for_5_or_tmp & (fsm_output[19]);
  assign or_tmp_70 = (~ for_5_or_tmp) & (fsm_output[19]);
  assign and_319_cse = for_6_or_tmp & (fsm_output[22]);
  assign or_tmp_106 = (~ for_6_or_tmp) & (fsm_output[22]);
  assign alignedB_rsci_idat_15_8_mx0c1 = for_6_nor_3_cse & and_dcpl_37 & (fsm_output[22]);
  assign alignedB_rsci_idat_15_8_mx0c2 = (or_dcpl_222 | or_dcpl_213) & (fsm_output[22]);
  assign alignedB_rsci_idat_23_16_mx0c1 = for_6_nor_3_cse & and_dcpl_40 & (fsm_output[22]);
  assign alignedB_rsci_idat_23_16_mx0c2 = (or_dcpl_222 | or_dcpl_216) & (fsm_output[22]);
  assign alignedB_rsci_idat_31_24_mx0c1 = for_6_nor_3_cse & and_dcpl_42 & (fsm_output[22]);
  assign alignedB_rsci_idat_31_24_mx0c2 = (or_dcpl_222 | nand_23_cse) & (fsm_output[22]);
  assign alignedB_rsci_idat_39_32_mx0c1 = and_dcpl_45 & and_dcpl_44 & (fsm_output[22]);
  assign alignedB_rsci_idat_39_32_mx0c2 = (or_dcpl_214 | or_dcpl_218) & (fsm_output[22]);
  assign alignedB_rsci_idat_47_40_mx0c1 = and_dcpl_45 & and_dcpl_37 & (fsm_output[22]);
  assign alignedB_rsci_idat_47_40_mx0c2 = (or_dcpl_214 | or_dcpl_213) & (fsm_output[22]);
  assign alignedB_rsci_idat_55_48_mx0c1 = and_dcpl_45 & and_dcpl_40 & (fsm_output[22]);
  assign alignedB_rsci_idat_55_48_mx0c2 = (or_dcpl_214 | or_dcpl_216) & (fsm_output[22]);
  assign alignedB_rsci_idat_63_56_mx0c1 = and_dcpl_45 & and_dcpl_42 & (fsm_output[22]);
  assign alignedB_rsci_idat_63_56_mx0c2 = (or_dcpl_214 | nand_23_cse) & (fsm_output[22]);
  assign alignedB_rsci_idat_71_64_mx0c1 = and_dcpl_50 & and_dcpl_44 & (fsm_output[22]);
  assign alignedB_rsci_idat_71_64_mx0c2 = (or_dcpl_224 | or_dcpl_218) & (fsm_output[22]);
  assign alignedB_rsci_idat_79_72_mx0c1 = and_dcpl_50 & and_dcpl_37 & (fsm_output[22]);
  assign alignedB_rsci_idat_79_72_mx0c2 = (or_dcpl_224 | or_dcpl_213) & (fsm_output[22]);
  assign alignedB_rsci_idat_87_80_mx0c1 = and_dcpl_50 & and_dcpl_40 & (fsm_output[22]);
  assign alignedB_rsci_idat_87_80_mx0c2 = (or_dcpl_224 | or_dcpl_216) & (fsm_output[22]);
  assign alignedB_rsci_idat_95_88_mx0c1 = and_dcpl_50 & and_dcpl_42 & (fsm_output[22]);
  assign alignedB_rsci_idat_95_88_mx0c2 = (or_dcpl_224 | nand_23_cse) & (fsm_output[22]);
  assign alignedA_rsci_idat_15_8_mx0c1 = while_if_nor_68_cse & and_dcpl_55 & (fsm_output[19]);
  assign alignedA_rsci_idat_15_8_mx0c2 = (or_dcpl_54 | or_dcpl_30) & (fsm_output[19]);
  assign alignedA_rsci_idat_23_16_mx0c1 = while_if_nor_68_cse & and_dcpl_58 & (fsm_output[19]);
  assign alignedA_rsci_idat_23_16_mx0c2 = (or_dcpl_54 | or_dcpl_38) & (fsm_output[19]);
  assign alignedA_rsci_idat_31_24_mx0c1 = while_if_nor_68_cse & and_dcpl_60 & (fsm_output[19]);
  assign alignedA_rsci_idat_31_24_mx0c2 = (or_dcpl_54 | nand_cse) & (fsm_output[19]);
  assign alignedA_rsci_idat_39_32_mx0c1 = and_dcpl_63 & and_dcpl_62 & (fsm_output[19]);
  assign alignedA_rsci_idat_39_32_mx0c2 = (or_dcpl_31 | or_152_cse) & (fsm_output[19]);
  assign alignedA_rsci_idat_47_40_mx0c1 = and_dcpl_63 & and_dcpl_55 & (fsm_output[19]);
  assign alignedA_rsci_idat_47_40_mx0c2 = (or_dcpl_31 | or_dcpl_30) & (fsm_output[19]);
  assign alignedA_rsci_idat_55_48_mx0c1 = and_dcpl_63 & and_dcpl_58 & (fsm_output[19]);
  assign alignedA_rsci_idat_55_48_mx0c2 = (or_dcpl_31 | or_dcpl_38) & (fsm_output[19]);
  assign alignedA_rsci_idat_63_56_mx0c1 = and_dcpl_63 & and_dcpl_60 & (fsm_output[19]);
  assign alignedA_rsci_idat_63_56_mx0c2 = (or_dcpl_31 | nand_cse) & (fsm_output[19]);
  assign alignedA_rsci_idat_71_64_mx0c1 = and_dcpl_68 & and_dcpl_62 & (fsm_output[19]);
  assign alignedA_rsci_idat_71_64_mx0c2 = (or_dcpl_61 | or_152_cse) & (fsm_output[19]);
  assign alignedA_rsci_idat_79_72_mx0c1 = and_dcpl_68 & and_dcpl_55 & (fsm_output[19]);
  assign alignedA_rsci_idat_79_72_mx0c2 = (or_dcpl_61 | or_dcpl_30) & (fsm_output[19]);
  assign alignedA_rsci_idat_87_80_mx0c1 = and_dcpl_68 & and_dcpl_58 & (fsm_output[19]);
  assign alignedA_rsci_idat_87_80_mx0c2 = (or_dcpl_61 | or_dcpl_38) & (fsm_output[19]);
  assign alignedA_rsci_idat_95_88_mx0c1 = and_dcpl_68 & and_dcpl_60 & (fsm_output[19]);
  assign alignedA_rsci_idat_95_88_mx0c2 = (or_dcpl_61 | nand_cse) & (fsm_output[19]);
  assign for_or_cse = (fsm_output[1]) | (fsm_output[3]);
  assign and_583_nl = z_out_11_32 & (fsm_output[11]);
  assign and_585_nl = (~ z_out_11_32) & (fsm_output[11]);
  assign M_rsci_data_in_d = MUX1HOT_v_32_3_2((signext_32_4(z_out_6[3:0])), a_idx_sva,
      for_4_for_qr_lpi_3_dfm_mx0, {for_or_cse , and_583_nl , and_585_nl});
  assign for_mux1h_2_nl = MUX1HOT_v_3_3_2((z_out[5:3]), (for_4_for_acc_18_itm[5:3]),
      for_4_for_acc_17_itm_5_3, {(fsm_output[7]) , (fsm_output[8]) , (fsm_output[9])});
  assign for_mux1h_5_nl = MUX1HOT_v_3_3_2((z_out[2:0]), (for_4_for_acc_18_itm[2:0]),
      for_4_for_acc_17_itm_2_0, {(fsm_output[7]) , (fsm_output[8]) , (fsm_output[9])});
  assign M_rsci_addr_rd_d = {for_mux1h_2_nl , for_mux1h_5_nl};
  assign for_mux_nl = MUX_v_3_2_2((z_out[5:3]), for_4_for_acc_14_cse_sva_5_3, fsm_output[11]);
  assign for_not_nl = ~ (fsm_output[1]);
  assign for_for_and_nl = MUX_v_3_2_2(3'b000, for_mux_nl, for_not_nl);
  assign for_mux1h_1_nl = MUX1HOT_v_3_3_2(a_idx_1_2_0_sva, (z_out[2:0]), for_4_for_acc_14_cse_sva_2_0,
      {(fsm_output[1]) , (fsm_output[3]) , (fsm_output[11])});
  assign M_rsci_addr_wr_d = {for_for_and_nl , for_mux1h_1_nl};
  assign M_rsci_re_d = ~((fsm_output[9:7]!=3'b000));
  assign M_rsci_we_d = ~((fsm_output[11]) | (fsm_output[1]) | (fsm_output[3]));
  assign for_3_for_3_or_nl = ((~ for_4_for_equal_1_svs_1) & (fsm_output[11])) | (fsm_output[3]);
  assign for_3_for_3_or_1_nl = (for_4_for_equal_1_svs_1 & (fsm_output[11])) | nor_23_ssc;
  assign for_3_or_nl = (fsm_output[3]) | nor_23_ssc | (fsm_output[11]);
  assign for_3_for_3_or_3_nl = ((~((for_4_for_qr_1_lpi_3_dfm_mx0 != b_idx_sva) |
      for_4_for_equal_1_svs_1)) & (fsm_output[11])) | (fsm_output[3]);
  assign ptr_rsci_data_in_d = {1'b0 , for_3_for_3_or_nl , for_3_for_3_or_1_nl , (signext_3_1(for_3_or_nl))
      , for_3_for_3_or_3_nl , 1'b0};
  assign ptr_rsci_addr_rd_d = z_out_6;
  assign for_2_mux_nl = MUX_v_3_2_2((z_out_7[5:3]), for_4_for_acc_14_cse_sva_5_3,
      fsm_output[11]);
  assign for_2_and_1_nl = for_2_mux_nl & (signext_3_1(~ (fsm_output[5]))) & (signext_3_1(~
      (fsm_output[4])));
  assign for_2_or_4_nl = (fsm_output[4]) | (fsm_output[11]);
  assign for_2_mux_1_nl = MUX_v_3_2_2((z_out_7[2:0]), for_4_for_acc_14_cse_sva_2_0,
      for_2_or_4_nl);
  assign not_218_nl = ~ (fsm_output[5]);
  assign for_2_for_2_and_nl = MUX_v_3_2_2(3'b000, for_2_mux_1_nl, not_218_nl);
  assign ptr_rsci_addr_wr_d = {for_2_and_1_nl , for_2_for_2_and_nl};
  assign ptr_rsci_re_d = ~(((z_out_2[32]) | while_oif_acc_itm_32_1) & (fsm_output[14]));
  assign ptr_rsci_we_d = ~((fsm_output[11]) | ((~ exit_for_2_sva) & or_dcpl_249)
      | (and_dcpl_1 & (fsm_output[5])));
  assign or_tmp_292 = (fsm_output[9:8]!=2'b00);
  assign for_1_or_2_ssc = (fsm_output[10]) | or_tmp_292;
  assign or_tmp = while_equal_tmp | while_equal_tmp_1 | while_nor_tmp;
  assign and_tmp = (fsm_output[16]) & reg_while_if_equal_18_cse & or_tmp;
  assign and_tmp_1 = (fsm_output[16]) & reg_while_if_equal_17_cse & or_tmp;
  assign and_tmp_2 = (fsm_output[16]) & reg_while_if_equal_19_cse & or_tmp;
  assign and_tmp_3 = (fsm_output[16]) & reg_while_if_equal_16_cse & or_tmp;
  assign and_tmp_4 = (fsm_output[16]) & reg_while_if_equal_20_cse & or_tmp;
  assign and_tmp_5 = (fsm_output[16]) & reg_while_if_equal_15_cse & or_tmp;
  assign and_tmp_6 = (fsm_output[16]) & reg_while_if_equal_21_cse & or_tmp;
  assign and_tmp_7 = (fsm_output[16]) & reg_while_if_equal_14_cse & or_tmp;
  assign and_tmp_8 = (fsm_output[16]) & (while_and_61_cse | while_and_63_cse | while_and_65_cse);
  assign and_tmp_9 = (fsm_output[16]) & (((while_equal_tmp | while_equal_tmp_1) &
      reg_while_if_equal_13_cse) | while_and_11_cse);
  assign or_tmp_358 = (~ (fsm_output[19])) | (a_str_idx_lpi_3[3:0]!=4'b0000);
  assign and_tmp_10 = (fsm_output[16]) & reg_while_if_equal_12_cse & or_tmp;
  assign and_tmp_11 = (fsm_output[16]) & reg_while_if_equal_8_cse & or_tmp;
  assign and_tmp_12 = (fsm_output[16]) & reg_while_if_equal_7_cse & or_tmp;
  assign and_tmp_13 = (fsm_output[16]) & reg_while_if_equal_9_cse & or_tmp;
  assign and_tmp_14 = (fsm_output[16]) & reg_while_if_equal_6_cse & or_tmp;
  assign and_tmp_15 = (fsm_output[16]) & reg_while_if_equal_10_cse & or_tmp;
  assign and_tmp_16 = (fsm_output[16]) & reg_while_if_equal_5_cse & or_tmp;
  assign and_tmp_17 = (fsm_output[16]) & reg_while_if_equal_11_cse & or_tmp;
  assign and_tmp_18 = (fsm_output[16]) & reg_while_if_equal_4_cse & or_tmp;
  assign or_tmp_389 = while_equal_tmp_1 | while_nor_tmp;
  assign and_tmp_20 = (fsm_output[16]) & (while_and_127_cse | (reg_while_else_if_equal_10_cse
      & or_tmp_389));
  assign and_tmp_21 = (fsm_output[16]) & reg_while_if_equal_3_cse & or_tmp;
  assign and_tmp_23 = (fsm_output[16]) & reg_while_if_equal_2_cse & or_tmp;
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsc_1_47_40_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_9_nl, mux_8_nl, a_str_idx_lpi_3[3]) ) begin
      alignedA_rsc_1_47_40_lpi_2 <= MUX_v_8_2_2(alignedA_rsc_1_47_40_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[19]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsc_1_55_48_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_12_nl, mux_11_nl, a_str_idx_lpi_3[3]) ) begin
      alignedA_rsc_1_55_48_lpi_2 <= MUX_v_8_2_2(alignedA_rsc_1_55_48_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[19]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsc_1_39_32_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_15_nl, mux_14_nl, a_str_idx_lpi_3[3]) ) begin
      alignedA_rsc_1_39_32_lpi_2 <= MUX_v_8_2_2(alignedA_rsc_1_39_32_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[19]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsc_1_63_56_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_18_nl, mux_17_nl, a_str_idx_lpi_3[3]) ) begin
      alignedA_rsc_1_63_56_lpi_2 <= MUX_v_8_2_2(alignedA_rsc_1_63_56_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[19]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsc_1_31_24_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_21_nl, mux_20_nl, a_str_idx_lpi_3[3]) ) begin
      alignedA_rsc_1_31_24_lpi_2 <= MUX_v_8_2_2(alignedA_rsc_1_31_24_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[19]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsc_1_71_64_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_24_nl, mux_23_nl, a_str_idx_lpi_3[3]) ) begin
      alignedA_rsc_1_71_64_lpi_2 <= MUX_v_8_2_2(alignedA_rsc_1_71_64_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[19]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsc_1_23_16_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_27_nl, mux_26_nl, a_str_idx_lpi_3[3]) ) begin
      alignedA_rsc_1_23_16_lpi_2 <= MUX_v_8_2_2(alignedA_rsc_1_23_16_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[19]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsc_1_79_72_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_30_nl, mux_29_nl, a_str_idx_lpi_3[3]) ) begin
      alignedA_rsc_1_79_72_lpi_2 <= MUX_v_8_2_2(alignedA_rsc_1_79_72_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[19]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsc_1_15_8_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_33_nl, mux_32_nl, a_str_idx_lpi_3[3]) ) begin
      alignedA_rsc_1_15_8_lpi_2 <= MUX_v_8_2_2(alignedA_rsc_1_15_8_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[19]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsc_1_87_80_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_36_nl, mux_35_nl, a_str_idx_lpi_3[3]) ) begin
      alignedA_rsc_1_87_80_lpi_2 <= MUX_v_8_2_2(alignedA_rsc_1_87_80_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[19]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsc_1_7_0_lpi_2 <= 8'b00000000;
    end
    else if ( ~ mux_38_nl ) begin
      alignedA_rsc_1_7_0_lpi_2 <= MUX_v_8_2_2(alignedA_rsc_1_7_0_lpi_2_dfm_mx0w1,
          8'b01011111, or_tmp_70);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsc_1_95_88_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_40_nl, mux_39_nl, a_str_idx_lpi_3[3]) ) begin
      alignedA_rsc_1_95_88_lpi_2 <= MUX_v_8_2_2(alignedA_rsc_1_95_88_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[19]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsc_1_47_40_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_43_nl, mux_42_nl, a_idx_sva[3]) ) begin
      alignedB_rsc_1_47_40_lpi_2 <= MUX_v_8_2_2(alignedB_rsc_1_47_40_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[22]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsc_1_55_48_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_46_nl, mux_45_nl, a_idx_sva[3]) ) begin
      alignedB_rsc_1_55_48_lpi_2 <= MUX_v_8_2_2(alignedB_rsc_1_55_48_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[22]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsc_1_39_32_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_49_nl, mux_48_nl, a_idx_sva[3]) ) begin
      alignedB_rsc_1_39_32_lpi_2 <= MUX_v_8_2_2(alignedB_rsc_1_39_32_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[22]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsc_1_63_56_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_52_nl, mux_51_nl, a_idx_sva[3]) ) begin
      alignedB_rsc_1_63_56_lpi_2 <= MUX_v_8_2_2(alignedB_rsc_1_63_56_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[22]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsc_1_31_24_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_55_nl, mux_54_nl, a_idx_sva[3]) ) begin
      alignedB_rsc_1_31_24_lpi_2 <= MUX_v_8_2_2(alignedB_rsc_1_31_24_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[22]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsc_1_71_64_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_58_nl, mux_57_nl, a_idx_sva[3]) ) begin
      alignedB_rsc_1_71_64_lpi_2 <= MUX_v_8_2_2(alignedB_rsc_1_71_64_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[22]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsc_1_23_16_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_61_nl, mux_60_nl, a_idx_sva[3]) ) begin
      alignedB_rsc_1_23_16_lpi_2 <= MUX_v_8_2_2(alignedB_rsc_1_23_16_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[22]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsc_1_79_72_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_64_nl, mux_63_nl, a_idx_sva[3]) ) begin
      alignedB_rsc_1_79_72_lpi_2 <= MUX_v_8_2_2(alignedB_rsc_1_79_72_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[22]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsc_1_15_8_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_67_nl, mux_66_nl, a_idx_sva[3]) ) begin
      alignedB_rsc_1_15_8_lpi_2 <= MUX_v_8_2_2(alignedB_rsc_1_15_8_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[22]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsc_1_87_80_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_70_nl, mux_69_nl, a_idx_sva[3]) ) begin
      alignedB_rsc_1_87_80_lpi_2 <= MUX_v_8_2_2(alignedB_rsc_1_87_80_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[22]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsc_1_7_0_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(nor_96_nl, nand_24_nl, fsm_output[16]) ) begin
      alignedB_rsc_1_7_0_lpi_2 <= MUX_v_8_2_2(alignedB_rsc_1_7_0_lpi_2_dfm_mx0w1,
          8'b01011111, or_tmp_106);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsc_1_95_88_lpi_2 <= 8'b00000000;
    end
    else if ( MUX_s_1_2_2(mux_75_nl, mux_74_nl, a_idx_sva[3]) ) begin
      alignedB_rsc_1_95_88_lpi_2 <= MUX_v_8_2_2(alignedB_rsc_1_95_88_lpi_2_dfm_mx0w1,
          8'b01011111, fsm_output[22]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsci_idat_7_0 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | and_319_cse | or_tmp_106 ) begin
      alignedB_rsci_idat_7_0 <= MUX1HOT_v_8_3_2(alignedB_rsc_1_7_0_lpi_2_dfm_mx0w1,
          alignedB_rsc_1_7_0_lpi_2, 8'b01011111, {(fsm_output[16]) , and_319_cse
          , or_tmp_106});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsci_idat_15_8 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedB_rsci_idat_15_8_mx0c1 | alignedB_rsci_idat_15_8_mx0c2
        ) begin
      alignedB_rsci_idat_15_8 <= MUX1HOT_v_8_3_2(alignedB_rsc_1_15_8_lpi_2_dfm_mx0w1,
          8'b01011111, alignedB_rsc_1_15_8_lpi_2, {(fsm_output[16]) , alignedB_rsci_idat_15_8_mx0c1
          , alignedB_rsci_idat_15_8_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsci_idat_23_16 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedB_rsci_idat_23_16_mx0c1 | alignedB_rsci_idat_23_16_mx0c2
        ) begin
      alignedB_rsci_idat_23_16 <= MUX1HOT_v_8_3_2(alignedB_rsc_1_23_16_lpi_2_dfm_mx0w1,
          8'b01011111, alignedB_rsc_1_23_16_lpi_2, {(fsm_output[16]) , alignedB_rsci_idat_23_16_mx0c1
          , alignedB_rsci_idat_23_16_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsci_idat_31_24 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedB_rsci_idat_31_24_mx0c1 | alignedB_rsci_idat_31_24_mx0c2
        ) begin
      alignedB_rsci_idat_31_24 <= MUX1HOT_v_8_3_2(alignedB_rsc_1_31_24_lpi_2_dfm_mx0w1,
          8'b01011111, alignedB_rsc_1_31_24_lpi_2, {(fsm_output[16]) , alignedB_rsci_idat_31_24_mx0c1
          , alignedB_rsci_idat_31_24_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsci_idat_39_32 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedB_rsci_idat_39_32_mx0c1 | alignedB_rsci_idat_39_32_mx0c2
        ) begin
      alignedB_rsci_idat_39_32 <= MUX1HOT_v_8_3_2(alignedB_rsc_1_39_32_lpi_2_dfm_mx0w1,
          8'b01011111, alignedB_rsc_1_39_32_lpi_2, {(fsm_output[16]) , alignedB_rsci_idat_39_32_mx0c1
          , alignedB_rsci_idat_39_32_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsci_idat_47_40 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedB_rsci_idat_47_40_mx0c1 | alignedB_rsci_idat_47_40_mx0c2
        ) begin
      alignedB_rsci_idat_47_40 <= MUX1HOT_v_8_3_2(alignedB_rsc_1_47_40_lpi_2_dfm_mx0w1,
          8'b01011111, alignedB_rsc_1_47_40_lpi_2, {(fsm_output[16]) , alignedB_rsci_idat_47_40_mx0c1
          , alignedB_rsci_idat_47_40_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsci_idat_55_48 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedB_rsci_idat_55_48_mx0c1 | alignedB_rsci_idat_55_48_mx0c2
        ) begin
      alignedB_rsci_idat_55_48 <= MUX1HOT_v_8_3_2(alignedB_rsc_1_55_48_lpi_2_dfm_mx0w1,
          8'b01011111, alignedB_rsc_1_55_48_lpi_2, {(fsm_output[16]) , alignedB_rsci_idat_55_48_mx0c1
          , alignedB_rsci_idat_55_48_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsci_idat_63_56 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedB_rsci_idat_63_56_mx0c1 | alignedB_rsci_idat_63_56_mx0c2
        ) begin
      alignedB_rsci_idat_63_56 <= MUX1HOT_v_8_3_2(alignedB_rsc_1_63_56_lpi_2_dfm_mx0w1,
          8'b01011111, alignedB_rsc_1_63_56_lpi_2, {(fsm_output[16]) , alignedB_rsci_idat_63_56_mx0c1
          , alignedB_rsci_idat_63_56_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsci_idat_71_64 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedB_rsci_idat_71_64_mx0c1 | alignedB_rsci_idat_71_64_mx0c2
        ) begin
      alignedB_rsci_idat_71_64 <= MUX1HOT_v_8_3_2(alignedB_rsc_1_71_64_lpi_2_dfm_mx0w1,
          8'b01011111, alignedB_rsc_1_71_64_lpi_2, {(fsm_output[16]) , alignedB_rsci_idat_71_64_mx0c1
          , alignedB_rsci_idat_71_64_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsci_idat_79_72 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedB_rsci_idat_79_72_mx0c1 | alignedB_rsci_idat_79_72_mx0c2
        ) begin
      alignedB_rsci_idat_79_72 <= MUX1HOT_v_8_3_2(alignedB_rsc_1_79_72_lpi_2_dfm_mx0w1,
          8'b01011111, alignedB_rsc_1_79_72_lpi_2, {(fsm_output[16]) , alignedB_rsci_idat_79_72_mx0c1
          , alignedB_rsci_idat_79_72_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsci_idat_87_80 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedB_rsci_idat_87_80_mx0c1 | alignedB_rsci_idat_87_80_mx0c2
        ) begin
      alignedB_rsci_idat_87_80 <= MUX1HOT_v_8_3_2(alignedB_rsc_1_87_80_lpi_2_dfm_mx0w1,
          8'b01011111, alignedB_rsc_1_87_80_lpi_2, {(fsm_output[16]) , alignedB_rsci_idat_87_80_mx0c1
          , alignedB_rsci_idat_87_80_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedB_rsci_idat_95_88 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedB_rsci_idat_95_88_mx0c1 | alignedB_rsci_idat_95_88_mx0c2
        ) begin
      alignedB_rsci_idat_95_88 <= MUX1HOT_v_8_3_2(alignedB_rsc_1_95_88_lpi_2_dfm_mx0w1,
          8'b01011111, alignedB_rsc_1_95_88_lpi_2, {(fsm_output[16]) , alignedB_rsci_idat_95_88_mx0c1
          , alignedB_rsci_idat_95_88_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsci_idat_7_0 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | and_246_cse | or_tmp_70 ) begin
      alignedA_rsci_idat_7_0 <= MUX1HOT_v_8_3_2(alignedA_rsc_1_7_0_lpi_2_dfm_mx0w1,
          alignedA_rsc_1_7_0_lpi_2, 8'b01011111, {(fsm_output[16]) , and_246_cse
          , or_tmp_70});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsci_idat_15_8 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedA_rsci_idat_15_8_mx0c1 | alignedA_rsci_idat_15_8_mx0c2
        ) begin
      alignedA_rsci_idat_15_8 <= MUX1HOT_v_8_3_2(alignedA_rsc_1_15_8_lpi_2_dfm_mx0w1,
          8'b01011111, alignedA_rsc_1_15_8_lpi_2, {(fsm_output[16]) , alignedA_rsci_idat_15_8_mx0c1
          , alignedA_rsci_idat_15_8_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsci_idat_23_16 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedA_rsci_idat_23_16_mx0c1 | alignedA_rsci_idat_23_16_mx0c2
        ) begin
      alignedA_rsci_idat_23_16 <= MUX1HOT_v_8_3_2(alignedA_rsc_1_23_16_lpi_2_dfm_mx0w1,
          8'b01011111, alignedA_rsc_1_23_16_lpi_2, {(fsm_output[16]) , alignedA_rsci_idat_23_16_mx0c1
          , alignedA_rsci_idat_23_16_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsci_idat_31_24 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedA_rsci_idat_31_24_mx0c1 | alignedA_rsci_idat_31_24_mx0c2
        ) begin
      alignedA_rsci_idat_31_24 <= MUX1HOT_v_8_3_2(alignedA_rsc_1_31_24_lpi_2_dfm_mx0w1,
          8'b01011111, alignedA_rsc_1_31_24_lpi_2, {(fsm_output[16]) , alignedA_rsci_idat_31_24_mx0c1
          , alignedA_rsci_idat_31_24_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsci_idat_39_32 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedA_rsci_idat_39_32_mx0c1 | alignedA_rsci_idat_39_32_mx0c2
        ) begin
      alignedA_rsci_idat_39_32 <= MUX1HOT_v_8_3_2(alignedA_rsc_1_39_32_lpi_2_dfm_mx0w1,
          8'b01011111, alignedA_rsc_1_39_32_lpi_2, {(fsm_output[16]) , alignedA_rsci_idat_39_32_mx0c1
          , alignedA_rsci_idat_39_32_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsci_idat_47_40 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedA_rsci_idat_47_40_mx0c1 | alignedA_rsci_idat_47_40_mx0c2
        ) begin
      alignedA_rsci_idat_47_40 <= MUX1HOT_v_8_3_2(alignedA_rsc_1_47_40_lpi_2_dfm_mx0w1,
          8'b01011111, alignedA_rsc_1_47_40_lpi_2, {(fsm_output[16]) , alignedA_rsci_idat_47_40_mx0c1
          , alignedA_rsci_idat_47_40_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsci_idat_55_48 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedA_rsci_idat_55_48_mx0c1 | alignedA_rsci_idat_55_48_mx0c2
        ) begin
      alignedA_rsci_idat_55_48 <= MUX1HOT_v_8_3_2(alignedA_rsc_1_55_48_lpi_2_dfm_mx0w1,
          8'b01011111, alignedA_rsc_1_55_48_lpi_2, {(fsm_output[16]) , alignedA_rsci_idat_55_48_mx0c1
          , alignedA_rsci_idat_55_48_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsci_idat_63_56 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedA_rsci_idat_63_56_mx0c1 | alignedA_rsci_idat_63_56_mx0c2
        ) begin
      alignedA_rsci_idat_63_56 <= MUX1HOT_v_8_3_2(alignedA_rsc_1_63_56_lpi_2_dfm_mx0w1,
          8'b01011111, alignedA_rsc_1_63_56_lpi_2, {(fsm_output[16]) , alignedA_rsci_idat_63_56_mx0c1
          , alignedA_rsci_idat_63_56_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsci_idat_71_64 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedA_rsci_idat_71_64_mx0c1 | alignedA_rsci_idat_71_64_mx0c2
        ) begin
      alignedA_rsci_idat_71_64 <= MUX1HOT_v_8_3_2(alignedA_rsc_1_71_64_lpi_2_dfm_mx0w1,
          8'b01011111, alignedA_rsc_1_71_64_lpi_2, {(fsm_output[16]) , alignedA_rsci_idat_71_64_mx0c1
          , alignedA_rsci_idat_71_64_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsci_idat_79_72 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedA_rsci_idat_79_72_mx0c1 | alignedA_rsci_idat_79_72_mx0c2
        ) begin
      alignedA_rsci_idat_79_72 <= MUX1HOT_v_8_3_2(alignedA_rsc_1_79_72_lpi_2_dfm_mx0w1,
          8'b01011111, alignedA_rsc_1_79_72_lpi_2, {(fsm_output[16]) , alignedA_rsci_idat_79_72_mx0c1
          , alignedA_rsci_idat_79_72_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsci_idat_87_80 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedA_rsci_idat_87_80_mx0c1 | alignedA_rsci_idat_87_80_mx0c2
        ) begin
      alignedA_rsci_idat_87_80 <= MUX1HOT_v_8_3_2(alignedA_rsc_1_87_80_lpi_2_dfm_mx0w1,
          8'b01011111, alignedA_rsc_1_87_80_lpi_2, {(fsm_output[16]) , alignedA_rsci_idat_87_80_mx0c1
          , alignedA_rsci_idat_87_80_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      alignedA_rsci_idat_95_88 <= 8'b00000000;
    end
    else if ( (fsm_output[16]) | alignedA_rsci_idat_95_88_mx0c1 | alignedA_rsci_idat_95_88_mx0c2
        ) begin
      alignedA_rsci_idat_95_88 <= MUX1HOT_v_8_3_2(alignedA_rsc_1_95_88_lpi_2_dfm_mx0w1,
          8'b01011111, alignedA_rsc_1_95_88_lpi_2, {(fsm_output[16]) , alignedA_rsci_idat_95_88_mx0c1
          , alignedA_rsci_idat_95_88_mx0c2});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      a_idx_1_2_0_sva <= 3'b000;
    end
    else if ( (fsm_output[15]) | (fsm_output[1]) | (fsm_output[3]) | (fsm_output[6])
        | (fsm_output[16]) | (fsm_output[17]) | (fsm_output[19]) | (fsm_output[22])
        | (fsm_output[23]) | (fsm_output[18]) | (fsm_output[0]) | (fsm_output[24])
        | (fsm_output[14]) | (fsm_output[20]) | and_527_cse | (fsm_output[21]) |
        (fsm_output[13]) ) begin
      a_idx_1_2_0_sva <= MUX_v_3_2_2(for_and_nl, z_out_4, or_701_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      reg_ptr_triosy_obj_ld_cse <= 1'b0;
      for_4_for_acc_18_itm <= 6'b000000;
      while_if_equal_tmp_1 <= 1'b0;
      while_if_equal_tmp_13 <= 1'b0;
      reg_while_if_equal_2_cse <= 1'b0;
      reg_while_if_equal_3_cse <= 1'b0;
      reg_while_if_equal_4_cse <= 1'b0;
      reg_while_if_equal_5_cse <= 1'b0;
      reg_while_if_equal_6_cse <= 1'b0;
      reg_while_if_equal_7_cse <= 1'b0;
      reg_while_if_equal_8_cse <= 1'b0;
      reg_while_if_equal_9_cse <= 1'b0;
      reg_while_if_equal_10_cse <= 1'b0;
      reg_while_if_equal_11_cse <= 1'b0;
      reg_while_if_equal_12_cse <= 1'b0;
      reg_while_if_equal_13_cse <= 1'b0;
      reg_while_if_equal_14_cse <= 1'b0;
      reg_while_if_equal_15_cse <= 1'b0;
      reg_while_if_equal_16_cse <= 1'b0;
      reg_while_if_equal_17_cse <= 1'b0;
      reg_while_if_equal_18_cse <= 1'b0;
      reg_while_if_equal_19_cse <= 1'b0;
      reg_while_if_equal_20_cse <= 1'b0;
      reg_while_if_equal_21_cse <= 1'b0;
      reg_while_else_if_equal_10_cse <= 1'b0;
      while_else_if_equal_tmp_1 <= 1'b0;
      reg_while_if_or_12_cse <= 1'b0;
      while_or_104_itm <= 1'b0;
      while_or_102_itm <= 1'b0;
      while_or_101_itm <= 1'b0;
      while_or_100_itm <= 1'b0;
      while_or_99_itm <= 1'b0;
      while_or_98_itm <= 1'b0;
      while_or_97_itm <= 1'b0;
      while_or_96_itm <= 1'b0;
      while_or_95_itm <= 1'b0;
      while_or_94_itm <= 1'b0;
      while_or_93_itm <= 1'b0;
      while_or_92_itm <= 1'b0;
      reg_while_if_or_cse <= 1'b0;
      while_or_103_itm <= 1'b0;
      while_or_91_itm <= 1'b0;
      while_or_90_itm <= 1'b0;
      while_or_89_itm <= 1'b0;
      while_or_88_itm <= 1'b0;
      while_or_87_itm <= 1'b0;
      while_or_86_itm <= 1'b0;
      while_or_85_itm <= 1'b0;
      while_or_84_itm <= 1'b0;
      while_or_83_itm <= 1'b0;
      while_or_82_itm <= 1'b0;
      while_or_itm <= 1'b0;
    end
    else begin
      reg_ptr_triosy_obj_ld_cse <= (exit_for_2_sva & (fsm_output[23])) | ((~ z_out_12_30)
          & (fsm_output[21]));
      for_4_for_acc_18_itm <= nl_for_4_for_acc_18_itm[5:0];
      while_if_equal_tmp_1 <= MUX_s_1_2_2(while_if_nor_nl, while_else_if_equal_tmp_1_mx0w4,
          fsm_output[15]);
      while_if_equal_tmp_13 <= MUX_s_1_2_2(while_if_nor_1_nl, while_else_if_equal_tmp_13_mx0w1,
          fsm_output[15]);
      reg_while_if_equal_2_cse <= while_else_if_equal_tmp_24;
      reg_while_if_equal_3_cse <= while_else_if_equal_tmp_25;
      reg_while_if_equal_4_cse <= while_else_if_equal_tmp_26;
      reg_while_if_equal_5_cse <= while_else_if_equal_tmp_27;
      reg_while_if_equal_6_cse <= while_else_if_equal_tmp_28;
      reg_while_if_equal_7_cse <= while_else_if_equal_tmp_29;
      reg_while_if_equal_8_cse <= while_else_if_equal_tmp_30;
      reg_while_if_equal_9_cse <= while_else_if_equal_tmp_31;
      reg_while_if_equal_10_cse <= while_else_if_equal_tmp_32;
      reg_while_if_equal_11_cse <= while_else_if_equal_tmp_33;
      reg_while_if_equal_12_cse <= while_else_if_equal_tmp_34;
      reg_while_if_equal_13_cse <= while_else_if_equal_tmp_10_mx0w1;
      reg_while_if_equal_14_cse <= while_else_if_equal_tmp_35;
      reg_while_if_equal_15_cse <= while_else_if_equal_tmp_36;
      reg_while_if_equal_16_cse <= while_else_if_equal_tmp_37;
      reg_while_if_equal_17_cse <= while_else_if_equal_tmp_38;
      reg_while_if_equal_18_cse <= while_else_if_equal_tmp_39;
      reg_while_if_equal_19_cse <= while_else_if_equal_tmp_40;
      reg_while_if_equal_20_cse <= while_else_if_equal_tmp_41;
      reg_while_if_equal_21_cse <= while_else_if_equal_tmp_42;
      reg_while_else_if_equal_10_cse <= while_else_if_equal_tmp_13_mx0w1;
      while_else_if_equal_tmp_1 <= while_else_if_equal_tmp_1_mx0w4;
      reg_while_if_or_12_cse <= while_else_if_or_12_tmp_2;
      while_or_104_itm <= (while_else_if_or_12_tmp_2 & while_equal_tmp_mx0w0) | (while_else_if_or_12_tmp_2
          & while_equal_tmp_1_mx0w0) | (while_else_if_or_12_tmp_2 & while_nor_tmp_mx0w0);
      while_or_102_itm <= ((~ while_else_if_equal_tmp_13_mx0w1) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_13_mx0w1) & while_equal_tmp_1_mx0w0) | ((~
          while_else_if_equal_tmp_13_mx0w1) & while_nor_tmp_mx0w0);
      while_or_101_itm <= ((~ while_else_if_equal_tmp_33) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_33) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_33)
          & while_nor_tmp_mx0w0);
      while_or_100_itm <= ((~ while_else_if_equal_tmp_32) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_32) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_32)
          & while_nor_tmp_mx0w0);
      while_or_99_itm <= ((~ while_else_if_equal_tmp_31) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_31) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_31)
          & while_nor_tmp_mx0w0);
      while_or_98_itm <= ((~ while_else_if_equal_tmp_30) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_30) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_30)
          & while_nor_tmp_mx0w0);
      while_or_97_itm <= ((~ while_else_if_equal_tmp_29) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_29) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_29)
          & while_nor_tmp_mx0w0);
      while_or_96_itm <= ((~ while_else_if_equal_tmp_28) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_28) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_28)
          & while_nor_tmp_mx0w0);
      while_or_95_itm <= ((~ while_else_if_equal_tmp_27) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_27) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_27)
          & while_nor_tmp_mx0w0);
      while_or_94_itm <= ((~ while_else_if_equal_tmp_26) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_26) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_26)
          & while_nor_tmp_mx0w0);
      while_or_93_itm <= ((~ while_else_if_equal_tmp_25) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_25) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_25)
          & while_nor_tmp_mx0w0);
      while_or_92_itm <= ((~ while_else_if_equal_tmp_24) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_24) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_24)
          & while_nor_tmp_mx0w0);
      reg_while_if_or_cse <= while_else_if_or_tmp_2;
      while_or_103_itm <= (while_else_if_or_tmp_2 & while_equal_tmp_mx0w0) | (while_else_if_or_tmp_2
          & while_equal_tmp_1_mx0w0) | (while_else_if_or_tmp_2 & while_nor_tmp_mx0w0);
      while_or_91_itm <= ((~ while_else_if_equal_tmp_1_mx0w4) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_1_mx0w4) & while_equal_tmp_1_mx0w0) | ((~
          while_else_if_equal_tmp_1_mx0w4) & while_nor_tmp_mx0w0);
      while_or_90_itm <= ((~ while_else_if_equal_tmp_42) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_42) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_42)
          & while_nor_tmp_mx0w0);
      while_or_89_itm <= ((~ while_else_if_equal_tmp_41) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_41) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_41)
          & while_nor_tmp_mx0w0);
      while_or_88_itm <= ((~ while_else_if_equal_tmp_40) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_40) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_40)
          & while_nor_tmp_mx0w0);
      while_or_87_itm <= ((~ while_else_if_equal_tmp_39) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_39) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_39)
          & while_nor_tmp_mx0w0);
      while_or_86_itm <= ((~ while_else_if_equal_tmp_38) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_38) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_38)
          & while_nor_tmp_mx0w0);
      while_or_85_itm <= ((~ while_else_if_equal_tmp_37) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_37) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_37)
          & while_nor_tmp_mx0w0);
      while_or_84_itm <= ((~ while_else_if_equal_tmp_36) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_36) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_36)
          & while_nor_tmp_mx0w0);
      while_or_83_itm <= ((~ while_else_if_equal_tmp_35) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_35) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_35)
          & while_nor_tmp_mx0w0);
      while_or_82_itm <= ((~ while_else_if_equal_tmp_10_mx0w1) & while_equal_tmp_mx0w0)
          | ((~ while_else_if_equal_tmp_10_mx0w1) & while_equal_tmp_1_mx0w0) | ((~
          while_else_if_equal_tmp_10_mx0w1) & while_nor_tmp_mx0w0);
      while_or_itm <= ((~ while_else_if_equal_tmp_34) & while_equal_tmp_mx0w0) |
          ((~ while_else_if_equal_tmp_34) & while_equal_tmp_1_mx0w0) | ((~ while_else_if_equal_tmp_34)
          & while_nor_tmp_mx0w0);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_1_slc_for_1_acc_3_itm <= 1'b0;
    end
    else if ( (fsm_output[1]) | (fsm_output[7]) | (fsm_output[3]) ) begin
      for_1_slc_for_1_acc_3_itm <= z_out_3_3;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exit_for_2_sva <= 1'b0;
    end
    else if ( (fsm_output[2]) | (fsm_output[5]) | (fsm_output[7]) | (fsm_output[10])
        | (fsm_output[15]) | (fsm_output[19]) | (fsm_output[22]) ) begin
      exit_for_2_sva <= for_2_mux1h_6_nl & (~ (fsm_output[2]));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      a_idx_3_2_0_sva <= 3'b000;
    end
    else if ( ~((fsm_output[12]) | (fsm_output[8]) | (fsm_output[9]) | (fsm_output[11])
        | (fsm_output[10]) | (fsm_output[5]) | (fsm_output[4])) ) begin
      a_idx_3_2_0_sva <= MUX_v_3_2_2(3'b000, a_idx_mux_1_nl, not_213_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_4_for_acc_14_cse_sva_5_3 <= 3'b000;
    end
    else if ( for_4_for_or_ssc ) begin
      for_4_for_acc_14_cse_sva_5_3 <= for_4_for_acc_14_sdt[5:3];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_4_for_acc_14_cse_sva_2_0 <= 3'b000;
    end
    else if ( for_4_for_or_ssc & (~ (fsm_output[3])) ) begin
      for_4_for_acc_14_cse_sva_2_0 <= MUX1HOT_v_3_3_2(3'b001, for_4_for_acc_17_itm_2_0,
          (for_4_for_acc_14_sdt[2:0]), {for_4_for_for_4_for_nor_nl , (fsm_output[5])
          , (fsm_output[7])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exit_for_2_sva_dfm <= 1'b0;
    end
    else if ( (fsm_output[15]) | (fsm_output[3]) ) begin
      exit_for_2_sva_dfm <= MUX_s_1_2_2(for_1_for_1_or_nl, while_else_if_equal_tmp_10_mx0w1,
          fsm_output[15]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_4_for_acc_17_itm_5_3 <= 3'b000;
    end
    else if ( for_4_for_or_1_ssc ) begin
      for_4_for_acc_17_itm_5_3 <= z_out_6[5:3];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_4_for_acc_17_itm_2_0 <= 3'b000;
    end
    else if ( for_4_for_or_1_ssc & (~ (fsm_output[4])) ) begin
      for_4_for_acc_17_itm_2_0 <= MUX_v_3_2_2(for_1_for_1_or_1_nl, (z_out_6[2:0]),
          fsm_output[7]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      b_idx_sva <= 32'b00000000000000000000000000000000;
    end
    else if ( ~((~((~ while_equal_tmp_1) | while_equal_tmp | while_nor_tmp | (fsm_output[8])
        | (fsm_output[13]))) | (fsm_output[9]) | (fsm_output[10]) | (fsm_output[17])
        | or_dcpl_261) ) begin
      b_idx_sva <= MUX1HOT_v_32_3_2(z_out, 32'b00000000000000000000000000000110,
          z_out_1, {(fsm_output[8]) , (fsm_output[13]) , (fsm_output[16])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      a_idx_sva_2 <= 32'b00000000000000000000000000000000;
    end
    else if ( (fsm_output[9]) | (fsm_output[14]) | (fsm_output[16]) ) begin
      a_idx_sva_2 <= MUX1HOT_v_32_3_2(z_out, z_out_1, (z_out_2[31:0]), {(fsm_output[9])
          , (fsm_output[14]) , (fsm_output[16])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      a_idx_sva <= 32'b00000000000000000000000000000000;
    end
    else if ( ~((~((~ while_nor_tmp) | while_equal_tmp | while_equal_tmp_1 | (fsm_output[10])
        | (fsm_output[13]) | (fsm_output[18]) | (fsm_output[22]))) | or_dcpl_235
        | or_dcpl_232 | or_dcpl_261 | (fsm_output[16])) ) begin
      a_idx_sva <= MUX1HOT_v_32_5_2(z_out, 32'b00000000000000000000000000000110,
          (z_out_2[31:0]), a_idx_sva_2, b_str_idx_sva, {(fsm_output[10]) , (fsm_output[13])
          , up_left_or_nl , up_left_and_1_nl , (fsm_output[18])});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      b_str_idx_sva <= 32'b00000000000000000000000000000000;
    end
    else if ( (fsm_output[13]) | (fsm_output[15]) ) begin
      b_str_idx_sva <= MUX_v_32_2_2(32'b00000000000000000000000000000000, a_idx_sva_2,
          (fsm_output[15]));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      a_str_idx_lpi_3 <= 32'b00000000000000000000000000000000;
    end
    else if ( ~((fsm_output[18]) | (fsm_output[20]) | (fsm_output[17]) | or_dcpl_231)
        ) begin
      a_str_idx_lpi_3 <= MUX_v_32_2_2(32'b00000000000000000000000000000000, z_out_1,
          not_215_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      while_if_slc_while_if_acc_3_8_7_0_cmx_sva <= 8'b00000000;
    end
    else if ( (mux_1_nl | (~ while_else_if_or_12_tmp_2)) & and_dcpl_26 & and_dcpl_24
        & (ptr_rsci_data_out_d[7:5]==3'b010) ) begin
      while_if_slc_while_if_acc_3_8_7_0_cmx_sva <= z_out_10;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse <= 8'b00000000;
    end
    else if ( (mux_3_nl | (~ while_else_if_or_tmp_2)) & and_dcpl_26 & and_dcpl_24
        & (~((~((ptr_rsci_data_out_d[5]) ^ (ptr_rsci_data_out_d[6]))) | (ptr_rsci_data_out_d[7])))
        ) begin
      reg_while_if_slc_while_if_acc_1_8_7_0_cmx_cse <= z_out_9;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      while_else_else_io_read_SEQB_rsc_sdt <= 48'b000000000000000000000000000000000000000000000000;
    end
    else if ( MUX_s_1_2_2(mux_tmp_4, mux_6_nl, while_else_if_or_12_tmp_2) ) begin
      while_else_else_io_read_SEQB_rsc_sdt <= SEQB_rsci_idat;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      while_equal_tmp <= 1'b0;
    end
    else if ( fsm_output[15] ) begin
      while_equal_tmp <= while_equal_tmp_mx0w0;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      while_equal_tmp_1 <= 1'b0;
    end
    else if ( fsm_output[15] ) begin
      while_equal_tmp_1 <= while_equal_tmp_1_mx0w0;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      while_nor_tmp <= 1'b0;
    end
    else if ( fsm_output[15] ) begin
      while_nor_tmp <= while_nor_tmp_mx0w0;
    end
  end
  assign or_605_nl = (fsm_output[16]) | (~((a_str_idx_lpi_3[2:0]!=3'b101)));
  assign mux_9_nl = MUX_s_1_2_2(and_tmp, or_605_nl, fsm_output[19]);
  assign mux_8_nl = MUX_s_1_2_2(and_tmp, (fsm_output[16]), fsm_output[19]);
  assign or_609_nl = (fsm_output[16]) | (~((a_str_idx_lpi_3[2:0]!=3'b110)));
  assign mux_12_nl = MUX_s_1_2_2(and_tmp_1, or_609_nl, fsm_output[19]);
  assign mux_11_nl = MUX_s_1_2_2(and_tmp_1, (fsm_output[16]), fsm_output[19]);
  assign or_612_nl = (fsm_output[16]) | (~((a_str_idx_lpi_3[2:0]!=3'b100)));
  assign mux_15_nl = MUX_s_1_2_2(and_tmp_2, or_612_nl, fsm_output[19]);
  assign mux_14_nl = MUX_s_1_2_2(and_tmp_2, (fsm_output[16]), fsm_output[19]);
  assign or_614_nl = (fsm_output[16]) | ((a_str_idx_lpi_3[2:0]==3'b111));
  assign mux_18_nl = MUX_s_1_2_2(and_tmp_3, or_614_nl, fsm_output[19]);
  assign mux_17_nl = MUX_s_1_2_2(and_tmp_3, (fsm_output[16]), fsm_output[19]);
  assign mux_21_nl = MUX_s_1_2_2(and_tmp_4, or_617_cse, fsm_output[19]);
  assign mux_20_nl = MUX_s_1_2_2(and_tmp_4, (fsm_output[16]), fsm_output[19]);
  assign mux_24_nl = MUX_s_1_2_2(and_tmp_5, (fsm_output[16]), fsm_output[19]);
  assign or_619_nl = (fsm_output[16]) | nor_81_cse;
  assign mux_23_nl = MUX_s_1_2_2(and_tmp_5, or_619_nl, fsm_output[19]);
  assign mux_27_nl = MUX_s_1_2_2(and_tmp_6, or_624_cse, fsm_output[19]);
  assign mux_26_nl = MUX_s_1_2_2(and_tmp_6, (fsm_output[16]), fsm_output[19]);
  assign mux_30_nl = MUX_s_1_2_2(and_tmp_7, (fsm_output[16]), fsm_output[19]);
  assign mux_29_nl = MUX_s_1_2_2(and_tmp_7, or_626_cse, fsm_output[19]);
  assign mux_33_nl = MUX_s_1_2_2(and_tmp_8, or_626_cse, fsm_output[19]);
  assign mux_32_nl = MUX_s_1_2_2(and_tmp_8, (fsm_output[16]), fsm_output[19]);
  assign mux_36_nl = MUX_s_1_2_2(and_tmp_9, (fsm_output[16]), fsm_output[19]);
  assign mux_35_nl = MUX_s_1_2_2(and_tmp_9, or_624_cse, fsm_output[19]);
  assign and_798_nl = (~(or_tmp & (fsm_output[16]))) & or_tmp_358;
  assign mux_38_nl = MUX_s_1_2_2(and_798_nl, or_tmp_358, reg_while_if_or_cse);
  assign mux_40_nl = MUX_s_1_2_2(and_tmp_10, (fsm_output[16]), fsm_output[19]);
  assign mux_39_nl = MUX_s_1_2_2(and_tmp_10, or_617_cse, fsm_output[19]);
  assign or_645_nl = (fsm_output[16]) | (~((a_idx_sva[2:0]!=3'b101)));
  assign mux_43_nl = MUX_s_1_2_2(and_tmp_11, or_645_nl, fsm_output[22]);
  assign mux_42_nl = MUX_s_1_2_2(and_tmp_11, (fsm_output[16]), fsm_output[22]);
  assign or_649_nl = (fsm_output[16]) | (~((a_idx_sva[2:0]!=3'b110)));
  assign mux_46_nl = MUX_s_1_2_2(and_tmp_12, or_649_nl, fsm_output[22]);
  assign mux_45_nl = MUX_s_1_2_2(and_tmp_12, (fsm_output[16]), fsm_output[22]);
  assign or_652_nl = (fsm_output[16]) | (~((a_idx_sva[2:0]!=3'b100)));
  assign mux_49_nl = MUX_s_1_2_2(and_tmp_13, or_652_nl, fsm_output[22]);
  assign mux_48_nl = MUX_s_1_2_2(and_tmp_13, (fsm_output[16]), fsm_output[22]);
  assign or_654_nl = (fsm_output[16]) | ((a_idx_sva[2:0]==3'b111));
  assign mux_52_nl = MUX_s_1_2_2(and_tmp_14, or_654_nl, fsm_output[22]);
  assign mux_51_nl = MUX_s_1_2_2(and_tmp_14, (fsm_output[16]), fsm_output[22]);
  assign mux_55_nl = MUX_s_1_2_2(and_tmp_15, or_657_cse, fsm_output[22]);
  assign mux_54_nl = MUX_s_1_2_2(and_tmp_15, (fsm_output[16]), fsm_output[22]);
  assign mux_58_nl = MUX_s_1_2_2(and_tmp_16, (fsm_output[16]), fsm_output[22]);
  assign or_659_nl = (fsm_output[16]) | (~((a_idx_sva[2:0]!=3'b000)));
  assign mux_57_nl = MUX_s_1_2_2(and_tmp_16, or_659_nl, fsm_output[22]);
  assign mux_61_nl = MUX_s_1_2_2(and_tmp_17, or_664_cse, fsm_output[22]);
  assign mux_60_nl = MUX_s_1_2_2(and_tmp_17, (fsm_output[16]), fsm_output[22]);
  assign mux_64_nl = MUX_s_1_2_2(and_tmp_18, (fsm_output[16]), fsm_output[22]);
  assign mux_63_nl = MUX_s_1_2_2(and_tmp_18, or_666_cse, fsm_output[22]);
  assign mux_67_nl = MUX_s_1_2_2(and_tmp_20, or_666_cse, fsm_output[22]);
  assign mux_66_nl = MUX_s_1_2_2(and_tmp_20, (fsm_output[16]), fsm_output[22]);
  assign mux_70_nl = MUX_s_1_2_2(and_tmp_21, (fsm_output[16]), fsm_output[22]);
  assign mux_69_nl = MUX_s_1_2_2(and_tmp_21, or_664_cse, fsm_output[22]);
  assign nor_96_nl = ~((~ (fsm_output[22])) | (a_idx_sva[3:0]!=4'b0000));
  assign or_678_nl = reg_while_if_or_12_cse | (~ while_equal_tmp);
  assign mux_72_nl = MUX_s_1_2_2(or_678_nl, reg_while_if_or_12_cse, or_tmp_389);
  assign nand_24_nl = ~(((~ (fsm_output[22])) | (a_idx_sva[3:0]!=4'b0000)) & mux_72_nl);
  assign mux_75_nl = MUX_s_1_2_2(and_tmp_23, (fsm_output[16]), fsm_output[22]);
  assign mux_74_nl = MUX_s_1_2_2(and_tmp_23, or_657_cse, fsm_output[22]);
  assign or_478_nl = (fsm_output[6]) | and_527_cse;
  assign for_mux1h_nl = MUX1HOT_v_3_3_2(3'b001, ({{2{exit_for_2_sva}}, exit_for_2_sva}),
      (z_out_5[2:0]), {or_478_nl , (fsm_output[3]) , (fsm_output[15])});
  assign nor_40_nl = ~((fsm_output[24]) | (fsm_output[0]) | (fsm_output[18]) | or_dcpl_235
      | (fsm_output[22]) | or_dcpl_232 | (fsm_output[17]) | or_dcpl_231);
  assign for_and_nl = MUX_v_3_2_2(3'b000, for_mux1h_nl, nor_40_nl);
  assign or_701_nl = or_481_cse | ((~ exit_for_2_sva) & (fsm_output[3]));
  assign nl_for_4_for_acc_18_itm  = conv_u2u_3_6(z_out_4) + z_out_7;
  assign while_if_nor_nl = ~((~((a_str_idx_lpi_3[3:0]!=4'b0000))) | while_else_if_equal_tmp_1_mx0w4
      | while_else_if_equal_tmp_42 | while_else_if_equal_tmp_41 | while_else_if_equal_tmp_40
      | while_else_if_equal_tmp_39 | while_else_if_equal_tmp_38 | while_else_if_equal_tmp_37
      | while_else_if_equal_tmp_36 | while_else_if_equal_tmp_35 | while_else_if_equal_tmp_10_mx0w1
      | while_else_if_equal_tmp_34);
  assign while_if_nor_1_nl = ~((~((b_str_idx_sva[3:0]!=4'b0000))) | while_else_if_equal_tmp_13_mx0w1
      | while_else_if_equal_tmp_33 | while_else_if_equal_tmp_32 | while_else_if_equal_tmp_31
      | while_else_if_equal_tmp_30 | while_else_if_equal_tmp_29 | while_else_if_equal_tmp_28
      | while_else_if_equal_tmp_27 | while_else_if_equal_tmp_26 | while_else_if_equal_tmp_25
      | while_else_if_equal_tmp_24);
  assign for_2_or_5_nl = (fsm_output[19]) | (fsm_output[22]);
  assign for_2_mux1h_6_nl = MUX1HOT_s_1_5_2(exit_for_2_sva_dfm, (z_out_9 != z_out_10),
      z_out_11_32, while_else_if_equal_tmp_1_mx0w4, (~ z_out_12_30), {(fsm_output[5])
      , (fsm_output[7]) , (fsm_output[10]) , (fsm_output[15]) , for_2_or_5_nl});
  assign or_523_nl = (fsm_output[13]) | (fsm_output[6]);
  assign a_idx_mux_1_nl = MUX_v_3_2_2(b_idx_1_2_0_sva_1_mx0w1, 3'b001, or_523_nl);
  assign not_213_nl = ~ (fsm_output[2]);
  assign for_4_for_for_4_for_nor_nl = ~((fsm_output[5]) | (fsm_output[7]));
  assign nl_for_2_acc_nl = ({1'b1 , (~ (z_out_5[2:0]))}) + 4'b0111;
  assign for_2_acc_nl = nl_for_2_acc_nl[3:0];
  assign nl_for_3_acc_nl = ({1'b1 , (~ z_out_4)}) + 4'b0111;
  assign for_3_acc_nl = nl_for_3_acc_nl[3:0];
  assign for_1_for_1_or_nl = ((readslicef_4_1_3(for_2_acc_nl)) & (readslicef_4_1_3(for_3_acc_nl)))
      | exit_for_2_sva;
  assign for_1_for_1_or_1_nl = MUX_v_3_2_2((z_out_5[2:0]), 3'b111, exit_for_2_sva);
  assign up_left_or_nl = ((~ while_equal_tmp_1) & (fsm_output[17])) | (fsm_output[22]);
  assign up_left_and_1_nl = while_equal_tmp_1 & (fsm_output[17]);
  assign not_215_nl = ~ (fsm_output[13]);
  assign mux_nl = MUX_s_1_2_2((b_str_idx_sva[3]), (~ (b_str_idx_sva[3])), b_str_idx_sva[2]);
  assign mux_1_nl = MUX_s_1_2_2(mux_nl, nand_16_cse, or_150_cse);
  assign mux_2_nl = MUX_s_1_2_2((a_str_idx_lpi_3[3]), (~ (a_str_idx_lpi_3[3])), a_str_idx_lpi_3[2]);
  assign nand_17_nl = ~((a_str_idx_lpi_3[3:2]==2'b11));
  assign mux_3_nl = MUX_s_1_2_2(mux_2_nl, nand_17_nl, or_152_cse);
  assign and_nl = (b_str_idx_sva[3]) & mux_tmp_4;
  assign nor_8_nl = ~((b_str_idx_sva[3]) | (~ mux_tmp_4));
  assign mux_5_nl = MUX_s_1_2_2(and_nl, nor_8_nl, b_str_idx_sva[2]);
  assign and_696_nl = nand_16_cse & mux_tmp_4;
  assign mux_6_nl = MUX_s_1_2_2(mux_5_nl, and_696_nl, or_150_cse);
  assign for_1_nor_1_nl = ~((fsm_output[3]) | (fsm_output[7]));
  assign for_1_for_1_and_2_nl = MUX_v_26_2_2(26'b00000000000000000000000000, (M_rsci_data_out_d[31:6]),
      for_1_nor_1_nl);
  assign for_1_mux1h_4_nl = MUX1HOT_v_3_3_2(a_idx_3_2_0_sva, (z_out_5[4:2]), (M_rsci_data_out_d[5:3]),
      {(fsm_output[3]) , (fsm_output[7]) , for_1_or_2_ssc});
  assign for_1_mux_5_nl = MUX_v_2_2_2((z_out_5[1:0]), (M_rsci_data_out_d[2:1]), for_1_or_2_ssc);
  assign not_352_nl = ~ (fsm_output[3]);
  assign for_1_for_1_and_3_nl = MUX_v_2_2_2(2'b00, for_1_mux_5_nl, not_352_nl);
  assign for_1_mux_6_nl = MUX_s_1_2_2((~ (a_idx_1_2_0_sva[0])), (M_rsci_data_out_d[0]),
      for_1_or_2_ssc);
  assign for_1_for_1_or_5_nl = for_1_mux_6_nl | (fsm_output[3]);
  assign for_1_for_1_or_6_nl = (exit_for_2_sva & (~ (fsm_output[7]))) | (fsm_output[3])
      | or_tmp_292;
  assign for_1_mux1h_5_nl = MUX1HOT_v_2_3_2((~ (a_idx_3_2_0_sva[2:1])), (a_idx_3_2_0_sva[2:1]),
      ({{1{exit_for_2_sva}}, exit_for_2_sva}), {(fsm_output[3]) , (fsm_output[7])
      , (fsm_output[10])});
  assign for_1_or_5_nl = MUX_v_2_2_2(for_1_mux1h_5_nl, 2'b11, or_tmp_292);
  assign for_1_mux_7_nl = MUX_s_1_2_2((~ (a_idx_3_2_0_sva[0])), (a_idx_3_2_0_sva[0]),
      fsm_output[7]);
  assign for_1_or_6_nl = for_1_mux_7_nl | (fsm_output[10]) | or_tmp_292;
  assign nl_z_out = ({for_1_for_1_and_2_nl , for_1_mux1h_4_nl , for_1_for_1_and_3_nl
      , for_1_for_1_or_5_nl}) + conv_s2u_4_32({for_1_for_1_or_6_nl , for_1_or_5_nl
      , for_1_or_6_nl});
  assign z_out = nl_z_out[31:0];
  assign or_702_nl = (fsm_output[19]) | (fsm_output[15]);
  assign while_if_mux1h_14_nl = MUX1HOT_v_32_3_2(b_idx_sva, b_str_idx_sva, a_str_idx_lpi_3,
      {(fsm_output[16]) , (fsm_output[14]) , or_702_nl});
  assign nl_z_out_1 = while_if_mux1h_14_nl + conv_s2u_2_32({(fsm_output[16]) , 1'b1});
  assign z_out_1 = nl_z_out_1[31:0];
  assign while_else_if_mux_1_nl = MUX_v_32_2_2(a_idx_sva, (~ a_idx_sva), fsm_output[14]);
  assign while_else_if_while_else_if_or_1_nl = (fsm_output[17:16]!=2'b00);
  assign nl_z_out_2 = conv_s2u_32_33(while_else_if_mux_1_nl) + conv_s2u_2_33({while_else_if_while_else_if_or_1_nl
      , 1'b1});
  assign z_out_2 = nl_z_out_2[32:0];
  assign for_1_mux_8_nl = MUX_v_3_2_2(b_idx_1_2_0_sva_1_mx0w1, z_out_4, or_481_cse);
  assign nl_for_1_acc_6_nl = ({1'b1 , for_1_mux_8_nl}) + 4'b0001;
  assign for_1_acc_6_nl = nl_for_1_acc_6_nl[3:0];
  assign z_out_3_3 = readslicef_4_1_3(for_1_acc_6_nl);
  assign for_mux_3_nl = MUX_v_3_2_2(a_idx_1_2_0_sva, a_idx_3_2_0_sva, fsm_output[7]);
  assign nl_z_out_4 = for_mux_3_nl + conv_s2u_2_3({(fsm_output[7]) , 1'b1});
  assign z_out_4 = nl_z_out_4[2:0];
  assign while_if_mux1h_15_nl = MUX1HOT_v_3_3_2((signext_3_1(b_idx_sva[2])), (signext_3_2(a_idx_1_2_0_sva[2:1])),
      (a_idx_sva[5:3]), {(fsm_output[15]) , (fsm_output[7]) , (fsm_output[14])});
  assign not_354_nl = ~ (fsm_output[3]);
  assign while_if_and_2_nl = MUX_v_3_2_2(3'b000, while_if_mux1h_15_nl, not_354_nl);
  assign while_if_mux1h_16_nl = MUX1HOT_s_1_4_2((b_idx_sva[2]), (for_4_for_acc_14_cse_sva_2_0[2]),
      (a_idx_1_2_0_sva[0]), (a_idx_sva[2]), {(fsm_output[15]) , (fsm_output[3]) ,
      (fsm_output[7]) , (fsm_output[14])});
  assign while_if_mux1h_17_nl = MUX1HOT_v_2_4_2((b_idx_sva[1:0]), (for_4_for_acc_14_cse_sva_2_0[1:0]),
      2'b01, (a_idx_sva[1:0]), {(fsm_output[15]) , (fsm_output[3]) , (fsm_output[7])
      , (fsm_output[14])});
  assign not_355_nl = ~ (fsm_output[3]);
  assign while_if_and_3_nl = MUX_v_3_2_2(3'b000, (b_idx_sva[2:0]), not_355_nl);
  assign while_if_or_38_nl = (fsm_output[15]) | (fsm_output[7]);
  assign while_if_while_if_or_3_nl = MUX_v_3_2_2(while_if_and_3_nl, 3'b111, while_if_or_38_nl);
  assign while_if_while_if_or_4_nl = (~((fsm_output[3]) | (fsm_output[14]) | (fsm_output[7])))
      | (fsm_output[15]);
  assign while_if_mux_5_nl = MUX_v_2_2_2(2'b01, (~ (a_idx_1_2_0_sva[2:1])), fsm_output[7]);
  assign while_if_while_if_or_5_nl = MUX_v_2_2_2(while_if_mux_5_nl, 2'b11, (fsm_output[15]));
  assign nl_z_out_5 = ({while_if_and_2_nl , while_if_mux1h_16_nl , while_if_mux1h_17_nl})
      + ({while_if_while_if_or_3_nl , while_if_while_if_or_4_nl , while_if_while_if_or_5_nl});
  assign z_out_5 = nl_z_out_5[5:0];
  assign for_4_for_not_2_nl = ~ (fsm_output[7]);
  assign for_4_for_and_5_nl = MUX_v_3_2_2(3'b000, (z_out_5[5:3]), for_4_for_not_2_nl);
  assign for_4_for_for_4_for_or_2_nl = MUX_v_3_2_2(for_4_for_and_5_nl, 3'b111, for_or_cse);
  assign for_4_for_mux1h_8_nl = MUX1HOT_v_3_4_2(z_out_4, (~ a_idx_1_2_0_sva), (~
      a_idx_3_2_0_sva), (z_out_5[2:0]), {(fsm_output[7]) , (fsm_output[1]) , (fsm_output[3])
      , (fsm_output[14])});
  assign for_4_for_mux_6_nl = MUX_v_5_2_2((z_out_5[4:0]), (~ (b_idx_sva[5:1])), fsm_output[14]);
  assign for_4_for_nor_1_nl = ~((fsm_output[1]) | (fsm_output[3]));
  assign for_4_for_for_4_for_and_1_nl = MUX_v_5_2_2(5'b00000, for_4_for_mux_6_nl,
      for_4_for_nor_1_nl);
  assign for_4_for_mux_7_nl = MUX_s_1_2_2((~ (a_idx_1_2_0_sva[0])), (~ (b_idx_sva[0])),
      fsm_output[14]);
  assign for_4_for_for_4_for_or_3_nl = for_4_for_mux_7_nl | (fsm_output[1]) | (fsm_output[3]);
  assign nl_z_out_6 = ({for_4_for_for_4_for_or_2_nl , for_4_for_mux1h_8_nl}) + ({for_4_for_for_4_for_and_1_nl
      , for_4_for_for_4_for_or_3_nl});
  assign z_out_6 = nl_z_out_6[5:0];
  assign nl_z_out_7 = ({a_idx_1_2_0_sva , 3'b001}) + conv_s2u_4_6({1'b1 , (~ a_idx_1_2_0_sva)});
  assign z_out_7 = nl_z_out_7[5:0];
  assign for_4_for_if_mux_16_nl = MUX_v_3_2_2(a_idx_1_2_0_sva, (a_idx_sva[2:0]),
      fsm_output[15]);
  assign nl_z_out_8 = for_4_for_if_mux_16_nl + 3'b111;
  assign z_out_8 = nl_z_out_8[2:0];
  assign for_4_for_qelse_1_and_1_nl = exit_for_2_sva & (fsm_output[11]);
  assign for_4_for_qelse_1_mux_2_nl = MUX_v_32_2_2(a_idx_sva_2, b_idx_sva, for_4_for_qelse_1_and_1_nl);
  assign for_4_for_qelse_1_mux_3_nl = MUX_v_32_2_2((~ b_idx_sva), (~ a_idx_sva),
      fsm_output[11]);
  assign nl_acc_9_nl = conv_s2u_33_34({for_4_for_qelse_1_mux_2_nl , 1'b1}) + conv_s2u_33_34({for_4_for_qelse_1_mux_3_nl
      , 1'b1});
  assign acc_9_nl = nl_acc_9_nl[33:0];
  assign z_out_11_32 = readslicef_34_1_33(acc_9_nl);
  assign for_6_mux1h_1_nl = MUX1HOT_v_30_4_2((b_str_idx_sva[31:2]), (a_str_idx_lpi_3[31:2]),
      (z_out_1[31:2]), (z_out_2[31:2]), {(fsm_output[21]) , (fsm_output[18]) , (fsm_output[19])
      , (fsm_output[22])});
  assign nl_for_6_acc_nl = conv_s2u_30_31(for_6_mux1h_1_nl) + 31'b1111111111111111111111111111101;
  assign for_6_acc_nl = nl_for_6_acc_nl[30:0];
  assign z_out_12_30 = readslicef_31_1_30(for_6_acc_nl);
  assign for_4_for_if_mux_17_nl = MUX_v_3_2_2(z_out_4, z_out_8, fsm_output[15]);
  assign z_out_9 = MUX_v_8_6_2((SEQA_rsci_idat[7:0]), (SEQA_rsci_idat[15:8]), (SEQA_rsci_idat[23:16]),
      (SEQA_rsci_idat[31:24]), (SEQA_rsci_idat[39:32]), (SEQA_rsci_idat[47:40]),
      for_4_for_if_mux_17_nl);
  assign for_4_for_if_mux_18_nl = MUX_v_3_2_2(z_out_8, (z_out_5[2:0]), fsm_output[15]);
  assign z_out_10 = MUX_v_8_6_2((SEQB_rsci_idat[7:0]), (SEQB_rsci_idat[15:8]), (SEQB_rsci_idat[23:16]),
      (SEQB_rsci_idat[31:24]), (SEQB_rsci_idat[39:32]), (SEQB_rsci_idat[47:40]),
      for_4_for_if_mux_18_nl);

  function automatic  MUX1HOT_s_1_4_2;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [3:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    MUX1HOT_s_1_4_2 = result;
  end
  endfunction


  function automatic  MUX1HOT_s_1_5_2;
    input  input_4;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [4:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    result = result | (input_4 & sel[4]);
    MUX1HOT_s_1_5_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_3_2;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [2:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    MUX1HOT_v_2_3_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_4_2;
    input [1:0] input_3;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [3:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    result = result | (input_3 & {2{sel[3]}});
    MUX1HOT_v_2_4_2 = result;
  end
  endfunction


  function automatic [29:0] MUX1HOT_v_30_4_2;
    input [29:0] input_3;
    input [29:0] input_2;
    input [29:0] input_1;
    input [29:0] input_0;
    input [3:0] sel;
    reg [29:0] result;
  begin
    result = input_0 & {30{sel[0]}};
    result = result | (input_1 & {30{sel[1]}});
    result = result | (input_2 & {30{sel[2]}});
    result = result | (input_3 & {30{sel[3]}});
    MUX1HOT_v_30_4_2 = result;
  end
  endfunction


  function automatic [31:0] MUX1HOT_v_32_3_2;
    input [31:0] input_2;
    input [31:0] input_1;
    input [31:0] input_0;
    input [2:0] sel;
    reg [31:0] result;
  begin
    result = input_0 & {32{sel[0]}};
    result = result | (input_1 & {32{sel[1]}});
    result = result | (input_2 & {32{sel[2]}});
    MUX1HOT_v_32_3_2 = result;
  end
  endfunction


  function automatic [31:0] MUX1HOT_v_32_5_2;
    input [31:0] input_4;
    input [31:0] input_3;
    input [31:0] input_2;
    input [31:0] input_1;
    input [31:0] input_0;
    input [4:0] sel;
    reg [31:0] result;
  begin
    result = input_0 & {32{sel[0]}};
    result = result | (input_1 & {32{sel[1]}});
    result = result | (input_2 & {32{sel[2]}});
    result = result | (input_3 & {32{sel[3]}});
    result = result | (input_4 & {32{sel[4]}});
    MUX1HOT_v_32_5_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_3_2;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [2:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    MUX1HOT_v_3_3_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_4_2;
    input [2:0] input_3;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [3:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    result = result | (input_3 & {3{sel[3]}});
    MUX1HOT_v_3_4_2 = result;
  end
  endfunction


  function automatic [7:0] MUX1HOT_v_8_3_2;
    input [7:0] input_2;
    input [7:0] input_1;
    input [7:0] input_0;
    input [2:0] sel;
    reg [7:0] result;
  begin
    result = input_0 & {8{sel[0]}};
    result = result | (input_1 & {8{sel[1]}});
    result = result | (input_2 & {8{sel[2]}});
    MUX1HOT_v_8_3_2 = result;
  end
  endfunction


  function automatic [7:0] MUX1HOT_v_8_4_2;
    input [7:0] input_3;
    input [7:0] input_2;
    input [7:0] input_1;
    input [7:0] input_0;
    input [3:0] sel;
    reg [7:0] result;
  begin
    result = input_0 & {8{sel[0]}};
    result = result | (input_1 & {8{sel[1]}});
    result = result | (input_2 & {8{sel[2]}});
    result = result | (input_3 & {8{sel[3]}});
    MUX1HOT_v_8_4_2 = result;
  end
  endfunction


  function automatic  MUX_s_1_2_2;
    input  input_0;
    input  input_1;
    input  sel;
    reg  result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_s_1_2_2 = result;
  end
  endfunction


  function automatic [25:0] MUX_v_26_2_2;
    input [25:0] input_0;
    input [25:0] input_1;
    input  sel;
    reg [25:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_26_2_2 = result;
  end
  endfunction


  function automatic [1:0] MUX_v_2_2_2;
    input [1:0] input_0;
    input [1:0] input_1;
    input  sel;
    reg [1:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_2_2_2 = result;
  end
  endfunction


  function automatic [31:0] MUX_v_32_2_2;
    input [31:0] input_0;
    input [31:0] input_1;
    input  sel;
    reg [31:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_32_2_2 = result;
  end
  endfunction


  function automatic [2:0] MUX_v_3_2_2;
    input [2:0] input_0;
    input [2:0] input_1;
    input  sel;
    reg [2:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_3_2_2 = result;
  end
  endfunction


  function automatic [4:0] MUX_v_5_2_2;
    input [4:0] input_0;
    input [4:0] input_1;
    input  sel;
    reg [4:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_5_2_2 = result;
  end
  endfunction


  function automatic [7:0] MUX_v_8_2_2;
    input [7:0] input_0;
    input [7:0] input_1;
    input  sel;
    reg [7:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_8_2_2 = result;
  end
  endfunction


  function automatic [7:0] MUX_v_8_6_2;
    input [7:0] input_0;
    input [7:0] input_1;
    input [7:0] input_2;
    input [7:0] input_3;
    input [7:0] input_4;
    input [7:0] input_5;
    input [2:0] sel;
    reg [7:0] result;
  begin
    case (sel)
      3'b000 : begin
        result = input_0;
      end
      3'b001 : begin
        result = input_1;
      end
      3'b010 : begin
        result = input_2;
      end
      3'b011 : begin
        result = input_3;
      end
      3'b100 : begin
        result = input_4;
      end
      default : begin
        result = input_5;
      end
    endcase
    MUX_v_8_6_2 = result;
  end
  endfunction


  function automatic [0:0] readslicef_31_1_30;
    input [30:0] vector;
    reg [30:0] tmp;
  begin
    tmp = vector >> 30;
    readslicef_31_1_30 = tmp[0:0];
  end
  endfunction


  function automatic [0:0] readslicef_33_1_32;
    input [32:0] vector;
    reg [32:0] tmp;
  begin
    tmp = vector >> 32;
    readslicef_33_1_32 = tmp[0:0];
  end
  endfunction


  function automatic [0:0] readslicef_34_1_33;
    input [33:0] vector;
    reg [33:0] tmp;
  begin
    tmp = vector >> 33;
    readslicef_34_1_33 = tmp[0:0];
  end
  endfunction


  function automatic [0:0] readslicef_4_1_3;
    input [3:0] vector;
    reg [3:0] tmp;
  begin
    tmp = vector >> 3;
    readslicef_4_1_3 = tmp[0:0];
  end
  endfunction


  function automatic [31:0] signext_32_4;
    input [3:0] vector;
  begin
    signext_32_4= {{28{vector[3]}}, vector};
  end
  endfunction


  function automatic [2:0] signext_3_1;
    input  vector;
  begin
    signext_3_1= {{2{vector}}, vector};
  end
  endfunction


  function automatic [2:0] signext_3_2;
    input [1:0] vector;
  begin
    signext_3_2= {{1{vector[1]}}, vector};
  end
  endfunction


  function automatic [32:0] conv_s2s_32_33 ;
    input [31:0]  vector ;
  begin
    conv_s2s_32_33 = {vector[31], vector};
  end
  endfunction


  function automatic [2:0] conv_s2u_2_3 ;
    input [1:0]  vector ;
  begin
    conv_s2u_2_3 = {vector[1], vector};
  end
  endfunction


  function automatic [31:0] conv_s2u_2_32 ;
    input [1:0]  vector ;
  begin
    conv_s2u_2_32 = {{30{vector[1]}}, vector};
  end
  endfunction


  function automatic [32:0] conv_s2u_2_33 ;
    input [1:0]  vector ;
  begin
    conv_s2u_2_33 = {{31{vector[1]}}, vector};
  end
  endfunction


  function automatic [5:0] conv_s2u_4_6 ;
    input [3:0]  vector ;
  begin
    conv_s2u_4_6 = {{2{vector[3]}}, vector};
  end
  endfunction


  function automatic [31:0] conv_s2u_4_32 ;
    input [3:0]  vector ;
  begin
    conv_s2u_4_32 = {{28{vector[3]}}, vector};
  end
  endfunction


  function automatic [30:0] conv_s2u_30_31 ;
    input [29:0]  vector ;
  begin
    conv_s2u_30_31 = {vector[29], vector};
  end
  endfunction


  function automatic [32:0] conv_s2u_32_33 ;
    input [31:0]  vector ;
  begin
    conv_s2u_32_33 = {vector[31], vector};
  end
  endfunction


  function automatic [33:0] conv_s2u_33_34 ;
    input [32:0]  vector ;
  begin
    conv_s2u_33_34 = {vector[32], vector};
  end
  endfunction


  function automatic [5:0] conv_u2u_3_6 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_6 = {{3{1'b0}}, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    needwun
// ------------------------------------------------------------------


module needwun (
  clk, rst, SEQA_rsc_dat, SEQA_triosy_lz, SEQB_rsc_dat, SEQB_triosy_lz, alignedA_rsc_dat,
      alignedA_triosy_lz, alignedB_rsc_dat, alignedB_triosy_lz, M_rsc_addr_rd, M_rsc_re,
      M_rsc_data_out, M_rsc_data_in, M_rsc_addr_wr, M_rsc_we, M_triosy_lz, ptr_rsc_addr_rd,
      ptr_rsc_re, ptr_rsc_data_out, ptr_rsc_data_in, ptr_rsc_addr_wr, ptr_rsc_we,
      ptr_triosy_lz
);
  input clk;
  input rst;
  input [47:0] SEQA_rsc_dat;
  output SEQA_triosy_lz;
  input [47:0] SEQB_rsc_dat;
  output SEQB_triosy_lz;
  output [95:0] alignedA_rsc_dat;
  output alignedA_triosy_lz;
  output [95:0] alignedB_rsc_dat;
  output alignedB_triosy_lz;
  output [5:0] M_rsc_addr_rd;
  output M_rsc_re;
  input [31:0] M_rsc_data_out;
  output [31:0] M_rsc_data_in;
  output [5:0] M_rsc_addr_wr;
  output M_rsc_we;
  output M_triosy_lz;
  output [5:0] ptr_rsc_addr_rd;
  output ptr_rsc_re;
  input [7:0] ptr_rsc_data_out;
  output [7:0] ptr_rsc_data_in;
  output [5:0] ptr_rsc_addr_wr;
  output ptr_rsc_we;
  output ptr_triosy_lz;


  // Interconnect Declarations
  wire [31:0] M_rsci_data_in_d;
  wire [5:0] M_rsci_addr_rd_d;
  wire [5:0] M_rsci_addr_wr_d;
  wire M_rsci_re_d;
  wire M_rsci_we_d;
  wire [31:0] M_rsci_data_out_d;
  wire [7:0] ptr_rsci_data_in_d;
  wire [5:0] ptr_rsci_addr_rd_d;
  wire [5:0] ptr_rsci_addr_wr_d;
  wire ptr_rsci_re_d;
  wire ptr_rsci_we_d;
  wire [7:0] ptr_rsci_data_out_d;


  // Interconnect Declarations for Component Instantiations 
  needwun_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_5_49_32_6_0_1_0_0_0_1_1_32_49_1_1_gen
      M_rsci (
      .we(M_rsc_we),
      .addr_wr(M_rsc_addr_wr),
      .data_in(M_rsc_data_in),
      .data_out(M_rsc_data_out),
      .re(M_rsc_re),
      .addr_rd(M_rsc_addr_rd),
      .data_in_d(M_rsci_data_in_d),
      .addr_rd_d(M_rsci_addr_rd_d),
      .addr_wr_d(M_rsci_addr_wr_d),
      .re_d(M_rsci_re_d),
      .we_d(M_rsci_we_d),
      .data_out_d(M_rsci_data_out_d)
    );
  needwun_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_6_49_8_6_0_1_0_0_0_1_1_8_49_1_1_gen
      ptr_rsci (
      .we(ptr_rsc_we),
      .addr_wr(ptr_rsc_addr_wr),
      .data_in(ptr_rsc_data_in),
      .data_out(ptr_rsc_data_out),
      .re(ptr_rsc_re),
      .addr_rd(ptr_rsc_addr_rd),
      .data_in_d(ptr_rsci_data_in_d),
      .addr_rd_d(ptr_rsci_addr_rd_d),
      .addr_wr_d(ptr_rsci_addr_wr_d),
      .re_d(ptr_rsci_re_d),
      .we_d(ptr_rsci_we_d),
      .data_out_d(ptr_rsci_data_out_d)
    );
  needwun_core needwun_core_inst (
      .clk(clk),
      .rst(rst),
      .SEQA_rsc_dat(SEQA_rsc_dat),
      .SEQA_triosy_lz(SEQA_triosy_lz),
      .SEQB_rsc_dat(SEQB_rsc_dat),
      .SEQB_triosy_lz(SEQB_triosy_lz),
      .alignedA_rsc_dat(alignedA_rsc_dat),
      .alignedA_triosy_lz(alignedA_triosy_lz),
      .alignedB_rsc_dat(alignedB_rsc_dat),
      .alignedB_triosy_lz(alignedB_triosy_lz),
      .M_triosy_lz(M_triosy_lz),
      .ptr_triosy_lz(ptr_triosy_lz),
      .M_rsci_data_in_d(M_rsci_data_in_d),
      .M_rsci_addr_rd_d(M_rsci_addr_rd_d),
      .M_rsci_addr_wr_d(M_rsci_addr_wr_d),
      .M_rsci_re_d(M_rsci_re_d),
      .M_rsci_we_d(M_rsci_we_d),
      .M_rsci_data_out_d(M_rsci_data_out_d),
      .ptr_rsci_data_in_d(ptr_rsci_data_in_d),
      .ptr_rsci_addr_rd_d(ptr_rsci_addr_rd_d),
      .ptr_rsci_addr_wr_d(ptr_rsci_addr_wr_d),
      .ptr_rsci_re_d(ptr_rsci_re_d),
      .ptr_rsci_we_d(ptr_rsci_we_d),
      .ptr_rsci_data_out_d(ptr_rsci_data_out_d)
    );
endmodule



