#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:55:25 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Thu Oct 10 18:03:06 2019
# Process ID: 13552
# Current directory: C:/Users/kaadje.INTRA/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12256
# Log file: C:/Users/kaadje.INTRA/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/kaadje.INTRA/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project P:/VHDL/lab3/lab3/lab3.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_project
create_project adder_vhdl C:/Xilinx/Kayode/lab2/adder_vhdl -part xc7a100tcsg324-1
file mkdir C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/new
close [ open C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/new/half_adder.vhd w ]
add_files C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/new/half_adder.vhd
update_compile_order -fileset sources_1
close [ open C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/new/full_adder.vhd w ]
add_files C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/new/full_adder.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/new/lab2.vhd w ]
add_files C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/new/lab2.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sim_1/new/lab2_test.vhd w ]
add_files -fileset sim_1 C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sim_1/new/lab2_test.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source lab2_test.tcl
run 320 us
run all
restart
run 320 ns
restart
run 320 ns
relaunch_sim
run 320 ns
run 320 ns
run 320 ns
run all
run all
run all
run 320 ns
run 320 ns
run 320 ns
restart
run 320 ns
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse C:/Xilinx/Kayode/lab2/Nexys4DDR_Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.runs/impl_1/lab2.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.runs/impl_1/lab2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
create_bd_design "lab2_block"
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/bd/lab2_block/lab2_block.bd}
create_bd_cell -type module -reference lab2 lab2_0
delete_bd_objs [get_bd_cells lab2_0]
create_bd_cell -type module -reference half_adder half_adder_0
set_property location {0.5 -254 -46} [get_bd_cells half_adder_0]
create_bd_cell -type module -reference full_adder full_adder_0
set_property location {0.5 -652 -175} [get_bd_cells half_adder_0]
connect_bd_net [get_bd_pins half_adder_0/CARRY] [get_bd_pins full_adder_0/CARRYin]
startgroup
make_bd_pins_external  [get_bd_pins half_adder_0/A]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins half_adder_0/B]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins full_adder_0/A]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins full_adder_0/B]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins full_adder_0/SUM]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_pins half_adder_0/SUM]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins full_adder_0/SUM]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins full_adder_0/CARRYout]
endgroup
make_wrapper -files [get_files C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/bd/lab2_block/lab2_block.bd] -top
add_files -norecurse C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/bd/lab2_block/hdl/lab2_block_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lab2_block_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sim_1/new/lab2_block_wrapper_test.vhd w ]
add_files -fileset sim_1 C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sim_1/new/lab2_block_wrapper_test.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lab2_block_wrapper_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property target_language VHDL [current_project]
export_ip_user_files -of_objects  [get_files C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/bd/lab2_block/hdl/lab2_block_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/bd/lab2_block/hdl/lab2_block_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/bd/lab2_block/lab2_block.bd] -top
add_files -norecurse C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/bd/lab2_block/hdl/lab2_block_wrapper.vhd
update_compile_order -fileset sources_1
save_wave_config {C:/Xilinx/Kayode/lab2/adder_vhdl/lab2_task1.wcfg}
add_files -fileset sim_1 -norecurse C:/Xilinx/Kayode/lab2/adder_vhdl/lab2_task1.wcfg
set_property xsim.view C:/Xilinx/Kayode/lab2/adder_vhdl/lab2_task1.wcfg [get_filesets sim_1]
close_sim
generate_target Simulation [get_files C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/bd/lab2_block/lab2_block.bd]
export_ip_user_files -of_objects [get_files C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/bd/lab2_block/lab2_block.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/bd/lab2_block/lab2_block.bd] -directory C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.ip_user_files/sim_scripts -ip_user_files_dir C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.ip_user_files -ipstatic_source_dir C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.cache/compile_simlib/modelsim} {questa=C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.cache/compile_simlib/questa} {riviera=C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.cache/compile_simlib/riviera} {activehdl=C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Xilinx/Kayode/lab2/adder_vhdl/lab2_task1.wcfg
source lab2_block_wrapper_test.tcl
run 320 ns
run 320 ns
run 320 ns
run all
close_sim
launch_simulation
open_wave_config C:/Xilinx/Kayode/lab2/adder_vhdl/lab2_task1.wcfg
source lab2_block_wrapper_test.tcl
restart
run 320 ns
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.runs/impl_1/lab2_block_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
archive_project C:/Xilinx/Kayode/lab2/adder_vhdl.xpr.zip -temp_dir C:/Users/kaadje.INTRA/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13552-ICT-50112K -force -include_local_ip_cache
