#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000242e7b46e20 .scope module, "main" "main" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "right_but";
    .port_info 3 /INPUT 1 "up_but";
    .port_info 4 /INPUT 1 "down_but";
    .port_info 5 /INPUT 1 "left_but";
    .port_info 6 /OUTPUT 1 "VGA_CLK";
    .port_info 7 /OUTPUT 8 "VGA_R";
    .port_info 8 /OUTPUT 8 "VGA_G";
    .port_info 9 /OUTPUT 8 "VGA_B";
    .port_info 10 /OUTPUT 1 "VGA_BLANK_N";
    .port_info 11 /OUTPUT 1 "VGA_SYNC_N";
    .port_info 12 /OUTPUT 1 "VGA_HS";
    .port_info 13 /OUTPUT 1 "VGA_VS";
P_00000242e7b6dfa0 .param/l "DIVISOR" 0 2 28, C4<0111101000010010000000>;
P_00000242e7b6dfd8 .param/l "H_RES" 0 2 27, C4<00111100000>;
P_00000242e7b6e010 .param/l "SIZE" 0 2 24, C4<0001000>;
P_00000242e7b6e048 .param/l "STEP" 0 2 25, C4<0000100>;
P_00000242e7b6e080 .param/l "W_RES" 0 2 26, C4<01010000000>;
L_00000242e7b6c510 .functor AND 1, L_00000242e7c78eb0, L_00000242e7c789b0, C4<1>, C4<1>;
L_00000242e7b6c190 .functor AND 1, L_00000242e7b6c510, L_00000242e7c79630, C4<1>, C4<1>;
L_00000242e7b6c900 .functor AND 1, L_00000242e7b6c190, L_00000242e7c79310, C4<1>, C4<1>;
L_00000242e7b6c270 .functor AND 1, L_00000242e7c794f0, L_00000242e7c79db0, C4<1>, C4<1>;
L_00000242e7b6c3c0 .functor AND 1, L_00000242e7b6c270, L_00000242e7c79e50, C4<1>, C4<1>;
L_00000242e7b6c970 .functor AND 1, L_00000242e7b6c3c0, L_00000242e7c78230, C4<1>, C4<1>;
L_00000242e7b6c6d0 .functor AND 1, L_00000242e7c78370, L_00000242e7c78cd0, C4<1>, C4<1>;
L_00000242e7b6c430 .functor AND 1, L_00000242e7b6c6d0, L_00000242e7c79450, C4<1>, C4<1>;
L_00000242e7b6cd60 .functor AND 1, L_00000242e7b6c430, L_00000242e7c796d0, C4<1>, C4<1>;
o00000242e7b76408 .functor BUFZ 1, C4<z>; HiZ drive
v00000242e7bcf520_0 .net "CLOCK_50", 0 0, o00000242e7b76408;  0 drivers
v00000242e7bce760_0 .net "VGA_B", 7 0, L_00000242e7c79130;  1 drivers
L_00000242e7c20088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000242e7bcfc00_0 .net "VGA_BLANK_N", 0 0, L_00000242e7c20088;  1 drivers
v00000242e7bcf5c0_0 .net "VGA_CLK", 0 0, L_00000242e7b6c7b0;  1 drivers
v00000242e7bcf7a0_0 .net "VGA_G", 7 0, L_00000242e7c79950;  1 drivers
v00000242e7bce080_0 .net "VGA_HS", 0 0, L_00000242e7c79270;  1 drivers
v00000242e7bcf340_0 .net "VGA_R", 7 0, L_00000242e7c79090;  1 drivers
L_00000242e7c200d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000242e7bcf8e0_0 .net "VGA_SYNC_N", 0 0, L_00000242e7c200d0;  1 drivers
v00000242e7bce260_0 .net "VGA_VS", 0 0, L_00000242e7c791d0;  1 drivers
L_00000242e7c20820 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v00000242e7bcfa20_0 .net/2u *"_ivl_10", 10 0, L_00000242e7c20820;  1 drivers
v00000242e7bcf980_0 .net *"_ivl_12", 10 0, L_00000242e7c78190;  1 drivers
v00000242e7bce940_0 .net *"_ivl_14", 0 0, L_00000242e7c789b0;  1 drivers
v00000242e7bce120_0 .net *"_ivl_17", 0 0, L_00000242e7b6c510;  1 drivers
v00000242e7bcfac0_0 .net *"_ivl_18", 0 0, L_00000242e7c79630;  1 drivers
v00000242e7bcfb60_0 .net *"_ivl_21", 0 0, L_00000242e7b6c190;  1 drivers
L_00000242e7c20868 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v00000242e7bcfde0_0 .net/2u *"_ivl_22", 10 0, L_00000242e7c20868;  1 drivers
v00000242e7bcfe80_0 .net *"_ivl_24", 10 0, L_00000242e7c78870;  1 drivers
v00000242e7bce1c0_0 .net *"_ivl_26", 0 0, L_00000242e7c79310;  1 drivers
v00000242e7bcff20_0 .net *"_ivl_29", 0 0, L_00000242e7b6c900;  1 drivers
v00000242e7bce300_0 .net *"_ivl_32", 0 0, L_00000242e7c794f0;  1 drivers
L_00000242e7c208b0 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v00000242e7bce3a0_0 .net/2u *"_ivl_34", 10 0, L_00000242e7c208b0;  1 drivers
v00000242e7bce9e0_0 .net *"_ivl_36", 10 0, L_00000242e7c78910;  1 drivers
v00000242e7bce440_0 .net *"_ivl_38", 0 0, L_00000242e7c79db0;  1 drivers
v00000242e7bceb20_0 .net *"_ivl_41", 0 0, L_00000242e7b6c270;  1 drivers
v00000242e7bd0a90_0 .net *"_ivl_42", 0 0, L_00000242e7c79e50;  1 drivers
v00000242e7bd0ef0_0 .net *"_ivl_45", 0 0, L_00000242e7b6c3c0;  1 drivers
L_00000242e7c208f8 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v00000242e7bd1350_0 .net/2u *"_ivl_46", 10 0, L_00000242e7c208f8;  1 drivers
v00000242e7bd0130_0 .net *"_ivl_48", 10 0, L_00000242e7c78af0;  1 drivers
v00000242e7bd1cb0_0 .net *"_ivl_50", 0 0, L_00000242e7c78230;  1 drivers
v00000242e7bd1170_0 .net *"_ivl_53", 0 0, L_00000242e7b6c970;  1 drivers
v00000242e7bd0c70_0 .net *"_ivl_56", 0 0, L_00000242e7c78370;  1 drivers
L_00000242e7c20940 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v00000242e7bd1e90_0 .net/2u *"_ivl_58", 10 0, L_00000242e7c20940;  1 drivers
v00000242e7bd1d50_0 .net *"_ivl_60", 10 0, L_00000242e7c78d70;  1 drivers
v00000242e7bd01d0_0 .net *"_ivl_62", 0 0, L_00000242e7c78cd0;  1 drivers
v00000242e7bd17b0_0 .net *"_ivl_65", 0 0, L_00000242e7b6c6d0;  1 drivers
v00000242e7bd18f0_0 .net *"_ivl_66", 0 0, L_00000242e7c79450;  1 drivers
v00000242e7bd1f30_0 .net *"_ivl_69", 0 0, L_00000242e7b6c430;  1 drivers
L_00000242e7c20988 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v00000242e7bd1490_0 .net/2u *"_ivl_70", 10 0, L_00000242e7c20988;  1 drivers
v00000242e7bd1b70_0 .net *"_ivl_72", 10 0, L_00000242e7c79bd0;  1 drivers
v00000242e7bd03b0_0 .net *"_ivl_74", 0 0, L_00000242e7c796d0;  1 drivers
v00000242e7bd1530_0 .net *"_ivl_77", 0 0, L_00000242e7b6cd60;  1 drivers
v00000242e7bd1df0_0 .net *"_ivl_8", 0 0, L_00000242e7c78eb0;  1 drivers
v00000242e7bd1210_0 .var "ball_direction", 1 0;
v00000242e7bd0f90_0 .var "ball_x", 10 0;
v00000242e7bd15d0_0 .var "ball_y", 10 0;
v00000242e7bd0e50_0 .var "blue_data_in", 7 0;
L_00000242e7c20790 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000242e7bd1850_0 .net "blue_in", 7 0, L_00000242e7c20790;  1 drivers
v00000242e7bd0d10_0 .net "blue_out", 7 0, v00000242e7b68990_0;  1 drivers
v00000242e7bd04f0_0 .net "blue_vga", 7 0, L_00000242e7c79770;  1 drivers
v00000242e7bd0db0_0 .var "cont", 21 0;
o00000242e7b782f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000242e7bd0770_0 .net "down_but", 0 0, o00000242e7b782f8;  0 drivers
v00000242e7bd0090_0 .var "green_data_in", 7 0;
L_00000242e7c207d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000242e7bd1030_0 .net "green_in", 7 0, L_00000242e7c207d8;  1 drivers
v00000242e7bd12b0_0 .net "green_out", 7 0, v00000242e7b67310_0;  1 drivers
v00000242e7bd13f0_0 .net "green_vga", 7 0, L_00000242e7c782d0;  1 drivers
v00000242e7bd1710_0 .var "last_button", 2 0;
o00000242e7b78388 .functor BUFZ 1, C4<z>; HiZ drive
v00000242e7bd09f0_0 .net "left_but", 0 0, o00000242e7b78388;  0 drivers
v00000242e7bd1670_0 .net "pc_x", 10 0, v00000242e7b57300_0;  1 drivers
v00000242e7bd10d0_0 .net "pc_y", 10 0, v00000242e7bccd90_0;  1 drivers
v00000242e7bd0b30_0 .var "red_data_in", 7 0;
L_00000242e7c20748 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000242e7bd1990_0 .net "red_in", 7 0, L_00000242e7c20748;  1 drivers
v00000242e7bd0270_0 .net "red_out", 7 0, v00000242e7bccf70_0;  1 drivers
v00000242e7bd1a30_0 .net "red_vga", 7 0, L_00000242e7c78e10;  1 drivers
o00000242e7b76558 .functor BUFZ 1, C4<z>; HiZ drive
v00000242e7bd1ad0_0 .net "reset", 0 0, o00000242e7b76558;  0 drivers
o00000242e7b783e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000242e7bd1c10_0 .net "right_but", 0 0, o00000242e7b783e8;  0 drivers
v00000242e7bd0310_0 .var "top_x_coord", 10 0;
v00000242e7bd0950_0 .var "top_y_coord", 10 0;
o00000242e7b78418 .functor BUFZ 1, C4<z>; HiZ drive
v00000242e7bd0450_0 .net "up_but", 0 0, o00000242e7b78418;  0 drivers
v00000242e7bd0bd0_0 .var "write_enable", 0 0;
v00000242e7bd0590_0 .net "x_coord", 10 0, v00000242e7bce620_0;  1 drivers
v00000242e7bd0630_0 .net "x_zera", 10 0, v00000242e7bcce30_0;  1 drivers
v00000242e7bd06d0_0 .net "y_coord", 10 0, v00000242e7bcf160_0;  1 drivers
v00000242e7bd0810_0 .net "y_zera", 10 0, v00000242e7bcd470_0;  1 drivers
L_00000242e7c78eb0 .cmp/ge 11, v00000242e7bcf160_0, v00000242e7bd15d0_0;
L_00000242e7c78190 .arith/sum 11, v00000242e7bd15d0_0, L_00000242e7c20820;
L_00000242e7c789b0 .cmp/ge 11, L_00000242e7c78190, v00000242e7bcf160_0;
L_00000242e7c79630 .cmp/ge 11, v00000242e7bce620_0, v00000242e7bd0f90_0;
L_00000242e7c78870 .arith/sum 11, v00000242e7bd0f90_0, L_00000242e7c20868;
L_00000242e7c79310 .cmp/ge 11, L_00000242e7c78870, v00000242e7bce620_0;
L_00000242e7c78e10 .functor MUXZ 8, v00000242e7bccf70_0, L_00000242e7c20748, L_00000242e7b6c900, C4<>;
L_00000242e7c794f0 .cmp/ge 11, v00000242e7bcf160_0, v00000242e7bd15d0_0;
L_00000242e7c78910 .arith/sum 11, v00000242e7bd15d0_0, L_00000242e7c208b0;
L_00000242e7c79db0 .cmp/ge 11, L_00000242e7c78910, v00000242e7bcf160_0;
L_00000242e7c79e50 .cmp/ge 11, v00000242e7bce620_0, v00000242e7bd0f90_0;
L_00000242e7c78af0 .arith/sum 11, v00000242e7bd0f90_0, L_00000242e7c208f8;
L_00000242e7c78230 .cmp/ge 11, L_00000242e7c78af0, v00000242e7bce620_0;
L_00000242e7c782d0 .functor MUXZ 8, v00000242e7b67310_0, L_00000242e7c207d8, L_00000242e7b6c970, C4<>;
L_00000242e7c78370 .cmp/ge 11, v00000242e7bcf160_0, v00000242e7bd15d0_0;
L_00000242e7c78d70 .arith/sum 11, v00000242e7bd15d0_0, L_00000242e7c20940;
L_00000242e7c78cd0 .cmp/ge 11, L_00000242e7c78d70, v00000242e7bcf160_0;
L_00000242e7c79450 .cmp/ge 11, v00000242e7bce620_0, v00000242e7bd0f90_0;
L_00000242e7c79bd0 .arith/sum 11, v00000242e7bd0f90_0, L_00000242e7c20988;
L_00000242e7c796d0 .cmp/ge 11, L_00000242e7c79bd0, v00000242e7bce620_0;
L_00000242e7c79770 .functor MUXZ 8, v00000242e7b68990_0, L_00000242e7c20790, L_00000242e7b6cd60, C4<>;
S_00000242e7b470a0 .scope module, "blue_buffer" "buffer" 2 116, 3 1 0, S_00000242e7b46e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 11 "data_in_x";
    .port_info 5 /INPUT 11 "data_in_y";
    .port_info 6 /INPUT 11 "data_out_x";
    .port_info 7 /INPUT 11 "data_out_y";
    .port_info 8 /OUTPUT 8 "data_out";
v00000242e7b673b0_0 .net "clock", 0 0, o00000242e7b76408;  alias, 0 drivers
v00000242e7b67090_0 .net "data_in", 7 0, v00000242e7bd0e50_0;  1 drivers
v00000242e7b687b0_0 .net "data_in_x", 10 0, v00000242e7bd0310_0;  1 drivers
v00000242e7b685d0_0 .net "data_in_y", 10 0, v00000242e7bd0950_0;  1 drivers
v00000242e7b68990_0 .var "data_out", 7 0;
v00000242e7b68c10_0 .net "data_out_x", 10 0, v00000242e7bce620_0;  alias, 1 drivers
v00000242e7b66eb0_0 .net "data_out_y", 10 0, v00000242e7bcf160_0;  alias, 1 drivers
v00000242e7b671d0 .array "framebuffer", 76799 0, 7 0;
v00000242e7b67e50_0 .net "reset", 0 0, o00000242e7b76558;  alias, 0 drivers
v00000242e7b68850_0 .net "write_enable", 0 0, v00000242e7bd0bd0_0;  1 drivers
E_00000242e7b65ac0 .event posedge, v00000242e7b673b0_0;
S_00000242e7b4ab50 .scope module, "green_buffer" "buffer" 2 104, 3 1 0, S_00000242e7b46e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 11 "data_in_x";
    .port_info 5 /INPUT 11 "data_in_y";
    .port_info 6 /INPUT 11 "data_out_x";
    .port_info 7 /INPUT 11 "data_out_y";
    .port_info 8 /OUTPUT 8 "data_out";
v00000242e7b67a90_0 .net "clock", 0 0, o00000242e7b76408;  alias, 0 drivers
v00000242e7b68670_0 .net "data_in", 7 0, v00000242e7bd0090_0;  1 drivers
v00000242e7b67ef0_0 .net "data_in_x", 10 0, v00000242e7bd0310_0;  alias, 1 drivers
v00000242e7b688f0_0 .net "data_in_y", 10 0, v00000242e7bd0950_0;  alias, 1 drivers
v00000242e7b67310_0 .var "data_out", 7 0;
v00000242e7b68a30_0 .net "data_out_x", 10 0, v00000242e7bce620_0;  alias, 1 drivers
v00000242e7b68b70_0 .net "data_out_y", 10 0, v00000242e7bcf160_0;  alias, 1 drivers
v00000242e7b68ad0 .array "framebuffer", 76799 0, 7 0;
v00000242e7b67810_0 .net "reset", 0 0, o00000242e7b76558;  alias, 0 drivers
v00000242e7b67950_0 .net "write_enable", 0 0, v00000242e7bd0bd0_0;  alias, 1 drivers
S_00000242e7b4ace0 .scope module, "inst_pinta_cursor" "pinta_cursor" 2 135, 4 1 0, S_00000242e7b46e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 11 "x_cursor";
    .port_info 3 /INPUT 11 "y_cursor";
    .port_info 4 /INPUT 7 "SIZE";
    .port_info 5 /OUTPUT 11 "x_coord";
    .port_info 6 /OUTPUT 11 "y_coord";
L_00000242e7c20700 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000242e7b68030_0 .net "SIZE", 6 0, L_00000242e7c20700;  1 drivers
v00000242e7b680d0_0 .net "clock", 0 0, o00000242e7b76408;  alias, 0 drivers
v00000242e7b68170_0 .net "reset", 0 0, o00000242e7b76558;  alias, 0 drivers
v00000242e7b57300_0 .var "x_coord", 10 0;
v00000242e7b573a0_0 .net "x_cursor", 10 0, v00000242e7bd0f90_0;  1 drivers
v00000242e7bccd90_0 .var "y_coord", 10 0;
v00000242e7bcc750_0 .net "y_cursor", 10 0, v00000242e7bd15d0_0;  1 drivers
S_00000242e7b3ea10 .scope module, "inst_zera_buffer" "zera_buffer" 2 128, 5 1 0, S_00000242e7b46e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 11 "x_coord";
    .port_info 3 /OUTPUT 11 "y_coord";
    .port_info 4 /OUTPUT 1 "zera_buffer";
v00000242e7bcd010_0 .net "clock", 0 0, o00000242e7b76408;  alias, 0 drivers
v00000242e7bcc4d0_0 .net "reset", 0 0, o00000242e7b76558;  alias, 0 drivers
v00000242e7bcce30_0 .var "x_coord", 10 0;
v00000242e7bcd470_0 .var "y_coord", 10 0;
v00000242e7bcd6f0_0 .var "zera_buffer", 0 0;
S_00000242e7b3eba0 .scope module, "red_buffer" "buffer" 2 92, 3 1 0, S_00000242e7b46e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 11 "data_in_x";
    .port_info 5 /INPUT 11 "data_in_y";
    .port_info 6 /INPUT 11 "data_out_x";
    .port_info 7 /INPUT 11 "data_out_y";
    .port_info 8 /OUTPUT 8 "data_out";
v00000242e7bcd1f0_0 .net "clock", 0 0, o00000242e7b76408;  alias, 0 drivers
v00000242e7bcc570_0 .net "data_in", 7 0, v00000242e7bd0b30_0;  1 drivers
v00000242e7bccbb0_0 .net "data_in_x", 10 0, v00000242e7bd0310_0;  alias, 1 drivers
v00000242e7bcd330_0 .net "data_in_y", 10 0, v00000242e7bd0950_0;  alias, 1 drivers
v00000242e7bccf70_0 .var "data_out", 7 0;
v00000242e7bcd0b0_0 .net "data_out_x", 10 0, v00000242e7bce620_0;  alias, 1 drivers
v00000242e7bcdb50_0 .net "data_out_y", 10 0, v00000242e7bcf160_0;  alias, 1 drivers
v00000242e7bcd150 .array "framebuffer", 76799 0, 7 0;
v00000242e7bcd830_0 .net "reset", 0 0, o00000242e7b76558;  alias, 0 drivers
v00000242e7bcd290_0 .net "write_enable", 0 0, v00000242e7bd0bd0_0;  alias, 1 drivers
S_00000242e7b420f0 .scope module, "vga_inst" "vga" 2 74, 6 1 0, S_00000242e7b46e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "top_R";
    .port_info 3 /INPUT 8 "top_G";
    .port_info 4 /INPUT 8 "top_B";
    .port_info 5 /OUTPUT 1 "VGA_CLK";
    .port_info 6 /OUTPUT 8 "VGA_R";
    .port_info 7 /OUTPUT 8 "VGA_G";
    .port_info 8 /OUTPUT 8 "VGA_B";
    .port_info 9 /OUTPUT 1 "VGA_SYNC_N";
    .port_info 10 /OUTPUT 1 "VGA_BLANK_N";
    .port_info 11 /OUTPUT 1 "VGA_HS";
    .port_info 12 /OUTPUT 1 "VGA_VS";
    .port_info 13 /OUTPUT 11 "x_coord";
    .port_info 14 /OUTPUT 11 "y_coord";
L_00000242e7b6c7b0 .functor BUFZ 1, v00000242e7bcf0c0_0, C4<0>, C4<0>, C4<0>;
L_00000242e7b6ca50 .functor AND 1, L_00000242e7c79d10, L_00000242e7c78f50, C4<1>, C4<1>;
L_00000242e7b6c350 .functor AND 1, L_00000242e7b6ca50, L_00000242e7c793b0, C4<1>, C4<1>;
L_00000242e7b6c820 .functor AND 1, L_00000242e7b6c350, L_00000242e7c78b90, C4<1>, C4<1>;
v00000242e7bcd3d0_0 .net "CLOCK_50", 0 0, o00000242e7b76408;  alias, 0 drivers
v00000242e7bcd510_0 .net "VGA_B", 7 0, L_00000242e7c79130;  alias, 1 drivers
v00000242e7bcdbf0_0 .net "VGA_BLANK_N", 0 0, L_00000242e7c20088;  alias, 1 drivers
v00000242e7bcd8d0_0 .net "VGA_CLK", 0 0, L_00000242e7b6c7b0;  alias, 1 drivers
v00000242e7bcd970_0 .net "VGA_G", 7 0, L_00000242e7c79950;  alias, 1 drivers
v00000242e7bcd5b0_0 .net "VGA_HS", 0 0, L_00000242e7c79270;  alias, 1 drivers
v00000242e7bcdc90_0 .net "VGA_R", 7 0, L_00000242e7c79090;  alias, 1 drivers
v00000242e7bcd650_0 .net "VGA_SYNC_N", 0 0, L_00000242e7c200d0;  alias, 1 drivers
v00000242e7bcd790_0 .net "VGA_VS", 0 0, L_00000242e7c791d0;  alias, 1 drivers
L_00000242e7c20160 .functor BUFT 1, C4<00000000000000000000000001100000>, C4<0>, C4<0>, C4<0>;
v00000242e7bcc610_0 .net/2u *"_ivl_10", 31 0, L_00000242e7c20160;  1 drivers
v00000242e7bcc9d0_0 .net *"_ivl_12", 0 0, L_00000242e7c79b30;  1 drivers
L_00000242e7c201a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000242e7bcc6b0_0 .net/2s *"_ivl_14", 1 0, L_00000242e7c201a8;  1 drivers
L_00000242e7c201f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000242e7bcc7f0_0 .net/2s *"_ivl_16", 1 0, L_00000242e7c201f0;  1 drivers
v00000242e7bcda10_0 .net *"_ivl_18", 1 0, L_00000242e7c79c70;  1 drivers
v00000242e7bcc890_0 .net *"_ivl_22", 31 0, L_00000242e7c79f90;  1 drivers
L_00000242e7c20238 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242e7bcc930_0 .net *"_ivl_25", 20 0, L_00000242e7c20238;  1 drivers
L_00000242e7c20280 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000242e7bcdab0_0 .net/2u *"_ivl_26", 31 0, L_00000242e7c20280;  1 drivers
v00000242e7bcca70_0 .net *"_ivl_28", 0 0, L_00000242e7c79ef0;  1 drivers
L_00000242e7c202c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000242e7bcc070_0 .net/2s *"_ivl_30", 1 0, L_00000242e7c202c8;  1 drivers
L_00000242e7c20310 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000242e7bccb10_0 .net/2s *"_ivl_32", 1 0, L_00000242e7c20310;  1 drivers
v00000242e7bcdd30_0 .net *"_ivl_34", 1 0, L_00000242e7c79590;  1 drivers
v00000242e7bcddd0_0 .net *"_ivl_38", 31 0, L_00000242e7c780f0;  1 drivers
L_00000242e7c20358 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242e7bcde70_0 .net *"_ivl_41", 20 0, L_00000242e7c20358;  1 drivers
L_00000242e7c203a0 .functor BUFT 1, C4<00000000000000000000000010000111>, C4<0>, C4<0>, C4<0>;
v00000242e7bcdf10_0 .net/2u *"_ivl_42", 31 0, L_00000242e7c203a0;  1 drivers
v00000242e7bcc250_0 .net *"_ivl_44", 0 0, L_00000242e7c79d10;  1 drivers
v00000242e7bcc110_0 .net *"_ivl_46", 31 0, L_00000242e7c79a90;  1 drivers
L_00000242e7c203e8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242e7bccc50_0 .net *"_ivl_49", 20 0, L_00000242e7c203e8;  1 drivers
L_00000242e7c20430 .functor BUFT 1, C4<00000000000000000000001100010000>, C4<0>, C4<0>, C4<0>;
v00000242e7bcc1b0_0 .net/2u *"_ivl_50", 31 0, L_00000242e7c20430;  1 drivers
v00000242e7bcc2f0_0 .net *"_ivl_52", 0 0, L_00000242e7c78f50;  1 drivers
v00000242e7bcc390_0 .net *"_ivl_55", 0 0, L_00000242e7b6ca50;  1 drivers
v00000242e7bcc430_0 .net *"_ivl_56", 31 0, L_00000242e7c799f0;  1 drivers
L_00000242e7c20478 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242e7bcccf0_0 .net *"_ivl_59", 20 0, L_00000242e7c20478;  1 drivers
v00000242e7bce8a0_0 .net *"_ivl_6", 31 0, L_00000242e7bd08b0;  1 drivers
L_00000242e7c204c0 .functor BUFT 1, C4<00000000000000000000000000100011>, C4<0>, C4<0>, C4<0>;
v00000242e7bced00_0 .net/2u *"_ivl_60", 31 0, L_00000242e7c204c0;  1 drivers
v00000242e7bce4e0_0 .net *"_ivl_62", 0 0, L_00000242e7c793b0;  1 drivers
v00000242e7bce6c0_0 .net *"_ivl_65", 0 0, L_00000242e7b6c350;  1 drivers
v00000242e7bcf840_0 .net *"_ivl_66", 31 0, L_00000242e7c78a50;  1 drivers
L_00000242e7c20508 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242e7bceda0_0 .net *"_ivl_69", 20 0, L_00000242e7c20508;  1 drivers
L_00000242e7c20550 .functor BUFT 1, C4<00000000000000000000001000000011>, C4<0>, C4<0>, C4<0>;
v00000242e7bce580_0 .net/2u *"_ivl_70", 31 0, L_00000242e7c20550;  1 drivers
v00000242e7bcee40_0 .net *"_ivl_72", 0 0, L_00000242e7c78b90;  1 drivers
v00000242e7bcebc0_0 .net *"_ivl_75", 0 0, L_00000242e7b6c820;  1 drivers
L_00000242e7c20598 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000242e7bcf200_0 .net/2s *"_ivl_76", 1 0, L_00000242e7c20598;  1 drivers
L_00000242e7c205e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000242e7bcf2a0_0 .net/2s *"_ivl_78", 1 0, L_00000242e7c205e0;  1 drivers
v00000242e7bceee0_0 .net *"_ivl_80", 1 0, L_00000242e7c78c30;  1 drivers
L_00000242e7c20628 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000242e7bcf660_0 .net/2u *"_ivl_84", 7 0, L_00000242e7c20628;  1 drivers
L_00000242e7c20670 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000242e7bce800_0 .net/2u *"_ivl_88", 7 0, L_00000242e7c20670;  1 drivers
L_00000242e7c20118 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242e7bcea80_0 .net *"_ivl_9", 20 0, L_00000242e7c20118;  1 drivers
L_00000242e7c206b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000242e7bcf3e0_0 .net/2u *"_ivl_92", 7 0, L_00000242e7c206b8;  1 drivers
v00000242e7bcec60_0 .net "active_display", 0 0, L_00000242e7c78ff0;  1 drivers
v00000242e7bcef80_0 .var "h_counter", 10 0;
v00000242e7bcfca0_0 .net "reset", 0 0, o00000242e7b76558;  alias, 0 drivers
v00000242e7bcf480_0 .net "top_B", 7 0, L_00000242e7c79770;  alias, 1 drivers
v00000242e7bcfd40_0 .net "top_G", 7 0, L_00000242e7c782d0;  alias, 1 drivers
v00000242e7bcf700_0 .net "top_R", 7 0, L_00000242e7c78e10;  alias, 1 drivers
v00000242e7bcf020_0 .var "v_counter", 10 0;
v00000242e7bcf0c0_0 .var "vga_clk_aux", 0 0;
v00000242e7bce620_0 .var "x_coord", 10 0;
v00000242e7bcf160_0 .var "y_coord", 10 0;
E_00000242e7b65b80 .event posedge, v00000242e7bcd8d0_0;
L_00000242e7bd08b0 .concat [ 11 21 0 0], v00000242e7bcef80_0, L_00000242e7c20118;
L_00000242e7c79b30 .cmp/gt 32, L_00000242e7c20160, L_00000242e7bd08b0;
L_00000242e7c79c70 .functor MUXZ 2, L_00000242e7c201f0, L_00000242e7c201a8, L_00000242e7c79b30, C4<>;
L_00000242e7c79270 .part L_00000242e7c79c70, 0, 1;
L_00000242e7c79f90 .concat [ 11 21 0 0], v00000242e7bcf020_0, L_00000242e7c20238;
L_00000242e7c79ef0 .cmp/gt 32, L_00000242e7c20280, L_00000242e7c79f90;
L_00000242e7c79590 .functor MUXZ 2, L_00000242e7c20310, L_00000242e7c202c8, L_00000242e7c79ef0, C4<>;
L_00000242e7c791d0 .part L_00000242e7c79590, 0, 1;
L_00000242e7c780f0 .concat [ 11 21 0 0], v00000242e7bcef80_0, L_00000242e7c20358;
L_00000242e7c79d10 .cmp/ge 32, L_00000242e7c780f0, L_00000242e7c203a0;
L_00000242e7c79a90 .concat [ 11 21 0 0], v00000242e7bcef80_0, L_00000242e7c203e8;
L_00000242e7c78f50 .cmp/gt 32, L_00000242e7c20430, L_00000242e7c79a90;
L_00000242e7c799f0 .concat [ 11 21 0 0], v00000242e7bcf020_0, L_00000242e7c20478;
L_00000242e7c793b0 .cmp/ge 32, L_00000242e7c799f0, L_00000242e7c204c0;
L_00000242e7c78a50 .concat [ 11 21 0 0], v00000242e7bcf020_0, L_00000242e7c20508;
L_00000242e7c78b90 .cmp/gt 32, L_00000242e7c20550, L_00000242e7c78a50;
L_00000242e7c78c30 .functor MUXZ 2, L_00000242e7c205e0, L_00000242e7c20598, L_00000242e7b6c820, C4<>;
L_00000242e7c78ff0 .part L_00000242e7c78c30, 0, 1;
L_00000242e7c79090 .functor MUXZ 8, L_00000242e7c20628, L_00000242e7c78e10, L_00000242e7c78ff0, C4<>;
L_00000242e7c79950 .functor MUXZ 8, L_00000242e7c20670, L_00000242e7c782d0, L_00000242e7c78ff0, C4<>;
L_00000242e7c79130 .functor MUXZ 8, L_00000242e7c206b8, L_00000242e7c79770, L_00000242e7c78ff0, C4<>;
    .scope S_00000242e7b420f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000242e7bcf0c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000242e7b420f0;
T_1 ;
    %wait E_00000242e7b65ac0;
    %load/vec4 v00000242e7bcf0c0_0;
    %nor/r;
    %store/vec4 v00000242e7bcf0c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000242e7b420f0;
T_2 ;
    %wait E_00000242e7b65b80;
    %load/vec4 v00000242e7bcfca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000242e7bcef80_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000242e7bcf020_0, 0, 11;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000242e7bcef80_0;
    %addi 1, 0, 11;
    %store/vec4 v00000242e7bcef80_0, 0, 11;
    %load/vec4 v00000242e7bcef80_0;
    %pad/u 32;
    %cmpi/e 800, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000242e7bcef80_0, 0, 11;
    %load/vec4 v00000242e7bcf020_0;
    %addi 1, 0, 11;
    %store/vec4 v00000242e7bcf020_0, 0, 11;
    %load/vec4 v00000242e7bcf020_0;
    %pad/u 32;
    %cmpi/e 525, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000242e7bcf020_0, 0, 11;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %load/vec4 v00000242e7bcef80_0;
    %pad/u 32;
    %cmpi/u 135, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.8, 5;
    %load/vec4 v00000242e7bcef80_0;
    %pad/u 32;
    %cmpi/u 784, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v00000242e7bcef80_0;
    %subi 142, 0, 11;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v00000242e7bce620_0, 0, 11;
    %load/vec4 v00000242e7bcf020_0;
    %pad/u 32;
    %cmpi/u 35, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.11, 5;
    %load/vec4 v00000242e7bcf020_0;
    %pad/u 32;
    %cmpi/u 515, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.11;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000242e7bcf020_0;
    %subi 35, 0, 11;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %store/vec4 v00000242e7bcf160_0, 0, 11;
    %jmp T_2;
    .thread T_2;
    .scope S_00000242e7b3eba0;
T_3 ;
    %wait E_00000242e7b65ac0;
    %load/vec4 v00000242e7bcd830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v00000242e7bcd330_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000242e7bccbb0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000242e7bcd150, 4, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000242e7bcd290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000242e7bcc570_0;
    %load/vec4 v00000242e7bcd330_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000242e7bccbb0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000242e7bcd150, 4, 0;
T_3.2 ;
    %load/vec4 v00000242e7bcdb50_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000242e7bcd0b0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000242e7bcd150, 4;
    %store/vec4 v00000242e7bccf70_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000242e7b4ab50;
T_4 ;
    %wait E_00000242e7b65ac0;
    %load/vec4 v00000242e7b67810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v00000242e7b688f0_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000242e7b67ef0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000242e7b68ad0, 4, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000242e7b67950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000242e7b68670_0;
    %load/vec4 v00000242e7b688f0_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000242e7b67ef0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000242e7b68ad0, 4, 0;
T_4.2 ;
    %load/vec4 v00000242e7b68b70_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000242e7b68a30_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000242e7b68ad0, 4;
    %store/vec4 v00000242e7b67310_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000242e7b470a0;
T_5 ;
    %wait E_00000242e7b65ac0;
    %load/vec4 v00000242e7b67e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v00000242e7b685d0_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000242e7b687b0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000242e7b671d0, 4, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000242e7b68850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000242e7b67090_0;
    %load/vec4 v00000242e7b685d0_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000242e7b687b0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000242e7b671d0, 4, 0;
T_5.2 ;
    %load/vec4 v00000242e7b66eb0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000242e7b68c10_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000242e7b671d0, 4;
    %store/vec4 v00000242e7b68990_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000242e7b3ea10;
T_6 ;
    %wait E_00000242e7b65ac0;
    %load/vec4 v00000242e7bcce30_0;
    %addi 1, 0, 11;
    %store/vec4 v00000242e7bcce30_0, 0, 11;
    %load/vec4 v00000242e7bcce30_0;
    %pad/u 32;
    %cmpi/e 320, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000242e7bcce30_0, 0, 11;
    %load/vec4 v00000242e7bcd470_0;
    %addi 1, 0, 11;
    %store/vec4 v00000242e7bcd470_0, 0, 11;
    %load/vec4 v00000242e7bcd470_0;
    %pad/u 32;
    %cmpi/e 240, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000242e7bcd470_0, 0, 11;
T_6.2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000242e7b4ace0;
T_7 ;
    %wait E_00000242e7b65ac0;
    %load/vec4 v00000242e7b573a0_0;
    %addi 1, 0, 11;
    %store/vec4 v00000242e7b57300_0, 0, 11;
    %load/vec4 v00000242e7b57300_0;
    %load/vec4 v00000242e7b573a0_0;
    %load/vec4 v00000242e7b68030_0;
    %pad/u 11;
    %add;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000242e7b573a0_0;
    %store/vec4 v00000242e7b57300_0, 0, 11;
    %load/vec4 v00000242e7bcc750_0;
    %addi 1, 0, 11;
    %store/vec4 v00000242e7bccd90_0, 0, 11;
    %load/vec4 v00000242e7bccd90_0;
    %load/vec4 v00000242e7bcc750_0;
    %load/vec4 v00000242e7b68030_0;
    %pad/u 11;
    %add;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v00000242e7bcc750_0;
    %store/vec4 v00000242e7bccd90_0, 0, 11;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000242e7b46e20;
T_8 ;
    %wait E_00000242e7b65ac0;
    %load/vec4 v00000242e7bd1ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 316, 0, 11;
    %store/vec4 v00000242e7bd0f90_0, 0, 11;
    %pushi/vec4 236, 0, 11;
    %store/vec4 v00000242e7bd15d0_0, 0, 11;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000242e7bd1710_0, 0, 3;
    %load/vec4 v00000242e7bd0630_0;
    %store/vec4 v00000242e7bd0310_0, 0, 11;
    %load/vec4 v00000242e7bd0810_0;
    %store/vec4 v00000242e7bd0950_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242e7bd0bd0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000242e7bd0b30_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000242e7bd0090_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000242e7bd0e50_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242e7bd0bd0_0, 0, 1;
    %load/vec4 v00000242e7bd1670_0;
    %store/vec4 v00000242e7bd0310_0, 0, 11;
    %load/vec4 v00000242e7bd10d0_0;
    %store/vec4 v00000242e7bd0950_0, 0, 11;
    %load/vec4 v00000242e7bd1990_0;
    %store/vec4 v00000242e7bd0b30_0, 0, 8;
    %load/vec4 v00000242e7bd1030_0;
    %store/vec4 v00000242e7bd0090_0, 0, 8;
    %load/vec4 v00000242e7bd1850_0;
    %store/vec4 v00000242e7bd0e50_0, 0, 8;
    %load/vec4 v00000242e7bd0db0_0;
    %addi 1, 0, 22;
    %store/vec4 v00000242e7bd0db0_0, 0, 22;
    %load/vec4 v00000242e7bd0db0_0;
    %cmpi/e 2000000, 0, 22;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000242e7bd0db0_0, 0, 22;
    %load/vec4 v00000242e7bd0450_0;
    %nor/r;
    %load/vec4 v00000242e7bd0770_0;
    %nor/r;
    %or;
    %load/vec4 v00000242e7bd09f0_0;
    %nor/r;
    %or;
    %load/vec4 v00000242e7bd1c10_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v00000242e7bd0450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000242e7bd1710_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000242e7bd1210_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v00000242e7bd0770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000242e7bd1710_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000242e7bd1210_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v00000242e7bd09f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000242e7bd1710_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000242e7bd1210_0, 0, 2;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v00000242e7bd1c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000242e7bd1710_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000242e7bd1210_0, 0, 2;
T_8.12 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.4 ;
    %load/vec4 v00000242e7bd1710_0;
    %cmpi/ne 7, 0, 3;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v00000242e7bd1710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %jmp T_8.20;
T_8.16 ;
    %load/vec4 v00000242e7bd15d0_0;
    %cmpi/u 4, 0, 11;
    %jmp/0xz  T_8.21, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000242e7bd15d0_0, 0, 11;
    %jmp T_8.22;
T_8.21 ;
    %load/vec4 v00000242e7bd15d0_0;
    %subi 4, 0, 11;
    %store/vec4 v00000242e7bd15d0_0, 0, 11;
T_8.22 ;
    %jmp T_8.20;
T_8.17 ;
    %load/vec4 v00000242e7bd15d0_0;
    %addi 12, 0, 11;
    %cmpi/u 480, 0, 11;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.23, 5;
    %pushi/vec4 472, 0, 11;
    %store/vec4 v00000242e7bd15d0_0, 0, 11;
    %jmp T_8.24;
T_8.23 ;
    %load/vec4 v00000242e7bd15d0_0;
    %addi 4, 0, 11;
    %store/vec4 v00000242e7bd15d0_0, 0, 11;
T_8.24 ;
    %jmp T_8.20;
T_8.18 ;
    %load/vec4 v00000242e7bd0f90_0;
    %cmpi/u 4, 0, 11;
    %flag_or 5, 4;
    %jmp/0xz  T_8.25, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000242e7bd0f90_0, 0, 11;
    %jmp T_8.26;
T_8.25 ;
    %load/vec4 v00000242e7bd0f90_0;
    %subi 4, 0, 11;
    %store/vec4 v00000242e7bd0f90_0, 0, 11;
T_8.26 ;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v00000242e7bd0f90_0;
    %addi 12, 0, 11;
    %cmpi/u 640, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.27, 5;
    %pushi/vec4 632, 0, 11;
    %store/vec4 v00000242e7bd0f90_0, 0, 11;
    %jmp T_8.28;
T_8.27 ;
    %load/vec4 v00000242e7bd0f90_0;
    %addi 4, 0, 11;
    %store/vec4 v00000242e7bd0f90_0, 0, 11;
T_8.28 ;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000242e7bd1710_0, 0, 3;
T_8.14 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\main.v";
    ".\buffer.v";
    ".\pinta_cursor.v";
    ".\zera_buffer.v";
    ".\vga.v";
