

================================================================
== Vitis HLS Report for 'matmul_Pipeline_nopart1_nopart2'
================================================================
* Date:           Fri Jun 24 10:49:39 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.895 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131077|   131077|  1.311 ms|  1.311 ms|  131077|  131077|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nopart1_nopart2  |   131075|   131075|        36|         32|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 32, D = 36, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.89>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 39 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp_sum_V_0_1 = alloca i32 1"   --->   Operation 40 'alloca' 'temp_sum_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp_sum_V_1_1 = alloca i32 1"   --->   Operation 41 'alloca' 'temp_sum_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp_sum_V_2_1 = alloca i32 1"   --->   Operation 42 'alloca' 'temp_sum_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_sum_V_3_1 = alloca i32 1"   --->   Operation 43 'alloca' 'temp_sum_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp_sum_V_4_1 = alloca i32 1"   --->   Operation 44 'alloca' 'temp_sum_V_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp_sum_V_5_1 = alloca i32 1"   --->   Operation 45 'alloca' 'temp_sum_V_5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp_sum_V_6_1 = alloca i32 1"   --->   Operation 46 'alloca' 'temp_sum_V_6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp_sum_V_7_1 = alloca i32 1"   --->   Operation 47 'alloca' 'temp_sum_V_7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%temp_sum_V_8_1 = alloca i32 1"   --->   Operation 48 'alloca' 'temp_sum_V_8_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp_sum_V_9_1 = alloca i32 1"   --->   Operation 49 'alloca' 'temp_sum_V_9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp_sum_V_10_1 = alloca i32 1"   --->   Operation 50 'alloca' 'temp_sum_V_10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp_sum_V_11_1 = alloca i32 1"   --->   Operation 51 'alloca' 'temp_sum_V_11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp_sum_V_12_1 = alloca i32 1"   --->   Operation 52 'alloca' 'temp_sum_V_12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_sum_V_13_1 = alloca i32 1"   --->   Operation 53 'alloca' 'temp_sum_V_13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp_sum_V_14_1 = alloca i32 1"   --->   Operation 54 'alloca' 'temp_sum_V_14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%temp_sum_V_15_1 = alloca i32 1"   --->   Operation 55 'alloca' 'temp_sum_V_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%temp_sum_V_16_1 = alloca i32 1"   --->   Operation 56 'alloca' 'temp_sum_V_16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%temp_sum_V_17_1 = alloca i32 1"   --->   Operation 57 'alloca' 'temp_sum_V_17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%temp_sum_V_18_1 = alloca i32 1"   --->   Operation 58 'alloca' 'temp_sum_V_18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%temp_sum_V_19_1 = alloca i32 1"   --->   Operation 59 'alloca' 'temp_sum_V_19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%temp_sum_V_20_1 = alloca i32 1"   --->   Operation 60 'alloca' 'temp_sum_V_20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%temp_sum_V_21_1 = alloca i32 1"   --->   Operation 61 'alloca' 'temp_sum_V_21_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%temp_sum_V_22_1 = alloca i32 1"   --->   Operation 62 'alloca' 'temp_sum_V_22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_sum_V_23_1 = alloca i32 1"   --->   Operation 63 'alloca' 'temp_sum_V_23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%temp_sum_V_24_1 = alloca i32 1"   --->   Operation 64 'alloca' 'temp_sum_V_24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%temp_sum_V_25_1 = alloca i32 1"   --->   Operation 65 'alloca' 'temp_sum_V_25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%temp_sum_V_26_1 = alloca i32 1"   --->   Operation 66 'alloca' 'temp_sum_V_26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%temp_sum_V_27_1 = alloca i32 1"   --->   Operation 67 'alloca' 'temp_sum_V_27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%temp_sum_V_28_1 = alloca i32 1"   --->   Operation 68 'alloca' 'temp_sum_V_28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%temp_sum_V_29_1 = alloca i32 1"   --->   Operation 69 'alloca' 'temp_sum_V_29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%temp_sum_V_30_1 = alloca i32 1"   --->   Operation 70 'alloca' 'temp_sum_V_30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%temp_sum_V_31_1 = alloca i32 1"   --->   Operation 71 'alloca' 'temp_sum_V_31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%temp_sum_V_32_1 = alloca i32 1"   --->   Operation 72 'alloca' 'temp_sum_V_32_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%temp_sum_V_33_1 = alloca i32 1"   --->   Operation 73 'alloca' 'temp_sum_V_33_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%temp_sum_V_34_1 = alloca i32 1"   --->   Operation 74 'alloca' 'temp_sum_V_34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%temp_sum_V_35_1 = alloca i32 1"   --->   Operation 75 'alloca' 'temp_sum_V_35_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%temp_sum_V_36_1 = alloca i32 1"   --->   Operation 76 'alloca' 'temp_sum_V_36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%temp_sum_V_37_1 = alloca i32 1"   --->   Operation 77 'alloca' 'temp_sum_V_37_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%temp_sum_V_38_1 = alloca i32 1"   --->   Operation 78 'alloca' 'temp_sum_V_38_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%temp_sum_V_39_1 = alloca i32 1"   --->   Operation 79 'alloca' 'temp_sum_V_39_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%temp_sum_V_40_1 = alloca i32 1"   --->   Operation 80 'alloca' 'temp_sum_V_40_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%temp_sum_V_41_1 = alloca i32 1"   --->   Operation 81 'alloca' 'temp_sum_V_41_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%temp_sum_V_42_1 = alloca i32 1"   --->   Operation 82 'alloca' 'temp_sum_V_42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%temp_sum_V_43_1 = alloca i32 1"   --->   Operation 83 'alloca' 'temp_sum_V_43_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%temp_sum_V_44_1 = alloca i32 1"   --->   Operation 84 'alloca' 'temp_sum_V_44_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%temp_sum_V_45_1 = alloca i32 1"   --->   Operation 85 'alloca' 'temp_sum_V_45_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%temp_sum_V_46_1 = alloca i32 1"   --->   Operation 86 'alloca' 'temp_sum_V_46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%temp_sum_V_47_1 = alloca i32 1"   --->   Operation 87 'alloca' 'temp_sum_V_47_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%temp_sum_V_48_1 = alloca i32 1"   --->   Operation 88 'alloca' 'temp_sum_V_48_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%temp_sum_V_49_1 = alloca i32 1"   --->   Operation 89 'alloca' 'temp_sum_V_49_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%temp_sum_V_50_1 = alloca i32 1"   --->   Operation 90 'alloca' 'temp_sum_V_50_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%temp_sum_V_51_1 = alloca i32 1"   --->   Operation 91 'alloca' 'temp_sum_V_51_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%temp_sum_V_52_1 = alloca i32 1"   --->   Operation 92 'alloca' 'temp_sum_V_52_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%temp_sum_V_53_1 = alloca i32 1"   --->   Operation 93 'alloca' 'temp_sum_V_53_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%temp_sum_V_54_1 = alloca i32 1"   --->   Operation 94 'alloca' 'temp_sum_V_54_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%temp_sum_V_55_1 = alloca i32 1"   --->   Operation 95 'alloca' 'temp_sum_V_55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%temp_sum_V_56_1 = alloca i32 1"   --->   Operation 96 'alloca' 'temp_sum_V_56_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%temp_sum_V_57_1 = alloca i32 1"   --->   Operation 97 'alloca' 'temp_sum_V_57_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%temp_sum_V_58_1 = alloca i32 1"   --->   Operation 98 'alloca' 'temp_sum_V_58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%temp_sum_V_59_1 = alloca i32 1"   --->   Operation 99 'alloca' 'temp_sum_V_59_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%temp_sum_V_60_1 = alloca i32 1"   --->   Operation 100 'alloca' 'temp_sum_V_60_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%temp_sum_V_61_1 = alloca i32 1"   --->   Operation 101 'alloca' 'temp_sum_V_61_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%temp_sum_V_62_1 = alloca i32 1"   --->   Operation 102 'alloca' 'temp_sum_V_62_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%temp_sum_V_63_1 = alloca i32 1"   --->   Operation 103 'alloca' 'temp_sum_V_63_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 104 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 105 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 107 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %row"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 108 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %col"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 109 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 110 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 111 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.90ns)   --->   "%icmp_ln68 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 112 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.53ns)   --->   "%add_ln68_1 = add i13 %indvar_flatten_load, i13 1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 113 'add' 'add_ln68_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.preheader, void %.exitStub" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 114 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%col_load = load i7 %col" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 115 'load' 'col_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%row_load = load i7 %row" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 116 'load' 'row_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.31ns)   --->   "%add_ln68 = add i7 %row_load, i7 1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 117 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (1.06ns)   --->   "%icmp_ln72 = icmp_eq  i7 %col_load, i7 64" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 118 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln68)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.80ns)   --->   "%select_ln68 = select i1 %icmp_ln72, i7 0, i7 %col_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 119 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.80ns)   --->   "%select_ln68_1 = select i1 %icmp_ln72, i7 %add_ln68, i7 %row_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 120 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%empty_31 = trunc i7 %select_ln68_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 121 'trunc' 'empty_31' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.06ns)   --->   "%cmp59 = icmp_eq  i7 %select_ln68, i7 0" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 122 'icmp' 'cmp59' <Predicate = (!icmp_ln68)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%empty_32 = trunc i7 %select_ln68" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 123 'trunc' 'empty_32' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_31, i6 %empty_32" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 124 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i12 %tmp_66" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 125 'zext' 'tmp_69_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i16 %A_V, i32 0, i32 %tmp_69_cast" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 126 'getelementptr' 'A_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_32, i6 0"   --->   Operation 127 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i12 %tmp_67"   --->   Operation 128 'zext' 'zext_ln232' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i16 %B_V, i32 0, i32 %zext_ln232"   --->   Operation 129 'getelementptr' 'B_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln232 = or i12 %tmp_67, i12 1"   --->   Operation 130 'or' 'or_ln232' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232"   --->   Operation 131 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%B_V_addr_1 = getelementptr i16 %B_V, i32 0, i32 %tmp_68"   --->   Operation 132 'getelementptr' 'B_V_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.06ns)   --->   "%cmp72 = icmp_eq  i7 %select_ln68, i7 63" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 133 'icmp' 'cmp72' <Predicate = (!icmp_ln68)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [2/2] (2.77ns)   --->   "%A_V_load = load i12 %A_V_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 134 'load' 'A_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 135 [2/2] (2.77ns)   --->   "%B_V_load = load i12 %B_V_addr"   --->   Operation 135 'load' 'B_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.1, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 136 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (2.77ns)   --->   "%B_V_load_1 = load i12 %B_V_addr_1"   --->   Operation 137 'load' 'B_V_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.2, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 138 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.3, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 139 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.4, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 140 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.5, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 141 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.6, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 142 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.7, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 143 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.8, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 144 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.9, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 145 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.10, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 146 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.11, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 147 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.12, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 148 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.13, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 149 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.14, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 150 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.15, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 151 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.16, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 152 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.17, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 153 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.18, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 154 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.19, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 155 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.20, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 156 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.21, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 157 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.22, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 158 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.23, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 159 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.24, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 160 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.25, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 161 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.26, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 162 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.27, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 163 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.28, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 164 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.29, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 165 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.30, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 166 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.31, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 167 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.32, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 168 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.33, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 169 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.34, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 170 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.35, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 171 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.36, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 172 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.37, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 173 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.38, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 174 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.39, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 175 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.40, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 176 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.41, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 177 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.42, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 178 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.43, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 179 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.44, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 180 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.45, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 181 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.46, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 182 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.47, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 183 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.48, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 184 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.49, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 185 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.50, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 186 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.51, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 187 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.52, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 188 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.53, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 189 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.54, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 190 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.55, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 191 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.56, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 192 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.57, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 193 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.58, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 194 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.59, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 195 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.60, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 196 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.61, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 197 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.62, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 198 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split36.63, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 199 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %._crit_edge.63, void" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 200 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (1.31ns)   --->   "%add_ln72 = add i7 %select_ln68, i7 1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 201 'add' 'add_ln72' <Predicate = (!icmp_ln68)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (1.29ns)   --->   "%store_ln68 = store i13 %add_ln68_1, i13 %indvar_flatten" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 202 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.29>
ST_1 : Operation 203 [1/1] (1.29ns)   --->   "%store_ln68 = store i7 %select_ln68_1, i7 %row" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 203 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.29>
ST_1 : Operation 204 [1/1] (1.29ns)   --->   "%store_ln72 = store i7 %add_ln72, i7 %col" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 204 'store' 'store_ln72' <Predicate = (!icmp_ln68)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 3.75>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%or_ln232_1 = or i12 %tmp_67, i12 2"   --->   Operation 205 'or' 'or_ln232_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_1"   --->   Operation 206 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%B_V_addr_2 = getelementptr i16 %B_V, i32 0, i32 %tmp_69"   --->   Operation 207 'getelementptr' 'B_V_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%or_ln232_2 = or i12 %tmp_67, i12 3"   --->   Operation 208 'or' 'or_ln232_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_2"   --->   Operation 209 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%B_V_addr_3 = getelementptr i16 %B_V, i32 0, i32 %tmp_70"   --->   Operation 210 'getelementptr' 'B_V_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 211 [1/2] (2.77ns)   --->   "%A_V_load = load i12 %A_V_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 211 'load' 'A_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 212 [1/2] (2.77ns)   --->   "%B_V_load = load i12 %B_V_addr"   --->   Operation 212 'load' 'B_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 213 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_0)   --->   "%mul_ln885 = mul i16 %B_V_load, i16 %A_V_load"   --->   Operation 213 'mul' 'mul_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 214 [1/2] (2.77ns)   --->   "%B_V_load_1 = load i12 %B_V_addr_1"   --->   Operation 214 'load' 'B_V_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 215 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_1)   --->   "%mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load"   --->   Operation 215 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 216 [2/2] (2.77ns)   --->   "%B_V_load_2 = load i12 %B_V_addr_2"   --->   Operation 216 'load' 'B_V_load_2' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 217 [2/2] (2.77ns)   --->   "%B_V_load_3 = load i12 %B_V_addr_3"   --->   Operation 217 'load' 'B_V_load_3' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 3.75>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%or_ln232_3 = or i12 %tmp_67, i12 4"   --->   Operation 218 'or' 'or_ln232_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_3"   --->   Operation 219 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%B_V_addr_4 = getelementptr i16 %B_V, i32 0, i32 %tmp_71"   --->   Operation 220 'getelementptr' 'B_V_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%or_ln232_4 = or i12 %tmp_67, i12 5"   --->   Operation 221 'or' 'or_ln232_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_4"   --->   Operation 222 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%B_V_addr_5 = getelementptr i16 %B_V, i32 0, i32 %tmp_72"   --->   Operation 223 'getelementptr' 'B_V_addr_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 224 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_0)   --->   "%mul_ln885 = mul i16 %B_V_load, i16 %A_V_load"   --->   Operation 224 'mul' 'mul_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 225 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_1)   --->   "%mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load"   --->   Operation 225 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 226 [1/2] (2.77ns)   --->   "%B_V_load_2 = load i12 %B_V_addr_2"   --->   Operation 226 'load' 'B_V_load_2' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 227 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_2)   --->   "%mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load"   --->   Operation 227 'mul' 'mul_ln885_2' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 228 [1/2] (2.77ns)   --->   "%B_V_load_3 = load i12 %B_V_addr_3"   --->   Operation 228 'load' 'B_V_load_3' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 229 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_3)   --->   "%mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load"   --->   Operation 229 'mul' 'mul_ln885_3' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 230 [2/2] (2.77ns)   --->   "%B_V_load_4 = load i12 %B_V_addr_4"   --->   Operation 230 'load' 'B_V_load_4' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 231 [2/2] (2.77ns)   --->   "%B_V_load_5 = load i12 %B_V_addr_5"   --->   Operation 231 'load' 'B_V_load_5' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 3.75>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%temp_sum_V_0_1_load = load i16 %temp_sum_V_0_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 232 'load' 'temp_sum_V_0_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln232_5 = or i12 %tmp_67, i12 6"   --->   Operation 233 'or' 'or_ln232_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_5"   --->   Operation 234 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%B_V_addr_6 = getelementptr i16 %B_V, i32 0, i32 %tmp_73"   --->   Operation 235 'getelementptr' 'B_V_addr_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%or_ln232_6 = or i12 %tmp_67, i12 7"   --->   Operation 236 'or' 'or_ln232_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_6"   --->   Operation 237 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%B_V_addr_7 = getelementptr i16 %B_V, i32 0, i32 %tmp_74"   --->   Operation 238 'getelementptr' 'B_V_addr_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.62ns)   --->   "%select_ln79 = select i1 %cmp59, i16 0, i16 %temp_sum_V_0_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 239 'select' 'select_ln79' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 240 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_0)   --->   "%mul_ln885 = mul i16 %B_V_load, i16 %A_V_load"   --->   Operation 240 'mul' 'mul_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 241 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_0 = add i16 %mul_ln885, i16 %select_ln79"   --->   Operation 241 'add' 'temp_sum_V_0' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%temp_sum_V_1_1_load = load i16 %temp_sum_V_1_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 242 'load' 'temp_sum_V_1_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.62ns)   --->   "%select_ln79_1 = select i1 %cmp59, i16 0, i16 %temp_sum_V_1_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 243 'select' 'select_ln79_1' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 244 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_1)   --->   "%mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load"   --->   Operation 244 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 245 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_1 = add i16 %mul_ln885_1, i16 %select_ln79_1"   --->   Operation 245 'add' 'temp_sum_V_1' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 246 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_2)   --->   "%mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load"   --->   Operation 246 'mul' 'mul_ln885_2' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 247 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_3)   --->   "%mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load"   --->   Operation 247 'mul' 'mul_ln885_3' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 248 [1/2] (2.77ns)   --->   "%B_V_load_4 = load i12 %B_V_addr_4"   --->   Operation 248 'load' 'B_V_load_4' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 249 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_4)   --->   "%mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load"   --->   Operation 249 'mul' 'mul_ln885_4' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 250 [1/2] (2.77ns)   --->   "%B_V_load_5 = load i12 %B_V_addr_5"   --->   Operation 250 'load' 'B_V_load_5' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 251 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_5)   --->   "%mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load"   --->   Operation 251 'mul' 'mul_ln885_5' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 252 [2/2] (2.77ns)   --->   "%B_V_load_6 = load i12 %B_V_addr_6"   --->   Operation 252 'load' 'B_V_load_6' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 253 [2/2] (2.77ns)   --->   "%B_V_load_7 = load i12 %B_V_addr_7"   --->   Operation 253 'load' 'B_V_load_7' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 1355 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1355 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.53>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_31, i6 0" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 254 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i12 %tmp_5" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 255 'zext' 'tmp_5_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i16 %C_V, i32 0, i32 %tmp_5_cast" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 256 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%or_ln82 = or i12 %tmp_5, i12 1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 257 'or' 'or_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 258 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%C_V_addr_1 = getelementptr i16 %C_V, i32 0, i32 %tmp_6" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 259 'getelementptr' 'C_V_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%or_ln232_7 = or i12 %tmp_67, i12 8"   --->   Operation 260 'or' 'or_ln232_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_7"   --->   Operation 261 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%B_V_addr_8 = getelementptr i16 %B_V, i32 0, i32 %tmp_75"   --->   Operation 262 'getelementptr' 'B_V_addr_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%or_ln232_8 = or i12 %tmp_67, i12 9"   --->   Operation 263 'or' 'or_ln232_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_8"   --->   Operation 264 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%B_V_addr_9 = getelementptr i16 %B_V, i32 0, i32 %tmp_76"   --->   Operation 265 'getelementptr' 'B_V_addr_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 266 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_0 = add i16 %mul_ln885, i16 %select_ln79"   --->   Operation 266 'add' 'temp_sum_V_0' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 267 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_0, i12 %C_V_addr" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 267 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 268 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_5 : Operation 269 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_1 = add i16 %mul_ln885_1, i16 %select_ln79_1"   --->   Operation 269 'add' 'temp_sum_V_1' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 270 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_1, i12 %C_V_addr_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 270 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.2" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 271 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%temp_sum_V_2_1_load = load i16 %temp_sum_V_2_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 272 'load' 'temp_sum_V_2_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.62ns)   --->   "%select_ln79_2 = select i1 %cmp59, i16 0, i16 %temp_sum_V_2_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 273 'select' 'select_ln79_2' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 274 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_2)   --->   "%mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load"   --->   Operation 274 'mul' 'mul_ln885_2' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 275 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_2 = add i16 %mul_ln885_2, i16 %select_ln79_2"   --->   Operation 275 'add' 'temp_sum_V_2' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%temp_sum_V_3_1_load = load i16 %temp_sum_V_3_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 276 'load' 'temp_sum_V_3_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.62ns)   --->   "%select_ln79_3 = select i1 %cmp59, i16 0, i16 %temp_sum_V_3_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 277 'select' 'select_ln79_3' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 278 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_3)   --->   "%mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load"   --->   Operation 278 'mul' 'mul_ln885_3' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 279 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_3 = add i16 %mul_ln885_3, i16 %select_ln79_3"   --->   Operation 279 'add' 'temp_sum_V_3' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 280 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_4)   --->   "%mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load"   --->   Operation 280 'mul' 'mul_ln885_4' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 281 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_5)   --->   "%mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load"   --->   Operation 281 'mul' 'mul_ln885_5' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 282 [1/2] (2.77ns)   --->   "%B_V_load_6 = load i12 %B_V_addr_6"   --->   Operation 282 'load' 'B_V_load_6' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_5 : Operation 283 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_6)   --->   "%mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load"   --->   Operation 283 'mul' 'mul_ln885_6' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 284 [1/2] (2.77ns)   --->   "%B_V_load_7 = load i12 %B_V_addr_7"   --->   Operation 284 'load' 'B_V_load_7' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_5 : Operation 285 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_7)   --->   "%mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load"   --->   Operation 285 'mul' 'mul_ln885_7' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 286 [2/2] (2.77ns)   --->   "%B_V_load_8 = load i12 %B_V_addr_8"   --->   Operation 286 'load' 'B_V_load_8' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_5 : Operation 287 [2/2] (2.77ns)   --->   "%B_V_load_9 = load i12 %B_V_addr_9"   --->   Operation 287 'load' 'B_V_load_9' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_1, i16 %temp_sum_V_1_1"   --->   Operation 288 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_0, i16 %temp_sum_V_0_1"   --->   Operation 289 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.53>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln82_1 = or i12 %tmp_5, i12 2" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 290 'or' 'or_ln82_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 291 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%C_V_addr_2 = getelementptr i16 %C_V, i32 0, i32 %tmp_7" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 292 'getelementptr' 'C_V_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%or_ln82_2 = or i12 %tmp_5, i12 3" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 293 'or' 'or_ln82_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_2" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 294 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%C_V_addr_3 = getelementptr i16 %C_V, i32 0, i32 %tmp_8" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 295 'getelementptr' 'C_V_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%or_ln232_9 = or i12 %tmp_67, i12 10"   --->   Operation 296 'or' 'or_ln232_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_9"   --->   Operation 297 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%B_V_addr_10 = getelementptr i16 %B_V, i32 0, i32 %tmp_77"   --->   Operation 298 'getelementptr' 'B_V_addr_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln232_10 = or i12 %tmp_67, i12 11"   --->   Operation 299 'or' 'or_ln232_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_10"   --->   Operation 300 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%B_V_addr_11 = getelementptr i16 %B_V, i32 0, i32 %tmp_78"   --->   Operation 301 'getelementptr' 'B_V_addr_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 302 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_2 = add i16 %mul_ln885_2, i16 %select_ln79_2"   --->   Operation 302 'add' 'temp_sum_V_2' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 303 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_2, i12 %C_V_addr_2" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 303 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.3" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 304 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_6 : Operation 305 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_3 = add i16 %mul_ln885_3, i16 %select_ln79_3"   --->   Operation 305 'add' 'temp_sum_V_3' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 306 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_3, i12 %C_V_addr_3" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 306 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.4" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 307 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%temp_sum_V_4_1_load = load i16 %temp_sum_V_4_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 308 'load' 'temp_sum_V_4_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.62ns)   --->   "%select_ln79_4 = select i1 %cmp59, i16 0, i16 %temp_sum_V_4_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 309 'select' 'select_ln79_4' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 310 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_4)   --->   "%mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load"   --->   Operation 310 'mul' 'mul_ln885_4' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 311 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_4 = add i16 %mul_ln885_4, i16 %select_ln79_4"   --->   Operation 311 'add' 'temp_sum_V_4' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%temp_sum_V_5_1_load = load i16 %temp_sum_V_5_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 312 'load' 'temp_sum_V_5_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.62ns)   --->   "%select_ln79_5 = select i1 %cmp59, i16 0, i16 %temp_sum_V_5_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 313 'select' 'select_ln79_5' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 314 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_5)   --->   "%mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load"   --->   Operation 314 'mul' 'mul_ln885_5' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 315 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_5 = add i16 %mul_ln885_5, i16 %select_ln79_5"   --->   Operation 315 'add' 'temp_sum_V_5' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 316 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_6)   --->   "%mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load"   --->   Operation 316 'mul' 'mul_ln885_6' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 317 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_7)   --->   "%mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load"   --->   Operation 317 'mul' 'mul_ln885_7' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 318 [1/2] (2.77ns)   --->   "%B_V_load_8 = load i12 %B_V_addr_8"   --->   Operation 318 'load' 'B_V_load_8' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 319 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_8)   --->   "%mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load"   --->   Operation 319 'mul' 'mul_ln885_8' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 320 [1/2] (2.77ns)   --->   "%B_V_load_9 = load i12 %B_V_addr_9"   --->   Operation 320 'load' 'B_V_load_9' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 321 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_9)   --->   "%mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load"   --->   Operation 321 'mul' 'mul_ln885_9' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 322 [2/2] (2.77ns)   --->   "%B_V_load_10 = load i12 %B_V_addr_10"   --->   Operation 322 'load' 'B_V_load_10' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 323 [2/2] (2.77ns)   --->   "%B_V_load_11 = load i12 %B_V_addr_11"   --->   Operation 323 'load' 'B_V_load_11' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_3, i16 %temp_sum_V_3_1"   --->   Operation 324 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_2, i16 %temp_sum_V_2_1"   --->   Operation 325 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.53>
ST_7 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln82_3 = or i12 %tmp_5, i12 4" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 326 'or' 'or_ln82_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_3" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 327 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "%C_V_addr_4 = getelementptr i16 %C_V, i32 0, i32 %tmp_9" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 328 'getelementptr' 'C_V_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "%or_ln82_4 = or i12 %tmp_5, i12 5" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 329 'or' 'or_ln82_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_4" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 330 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%C_V_addr_5 = getelementptr i16 %C_V, i32 0, i32 %tmp_s" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 331 'getelementptr' 'C_V_addr_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "%or_ln232_11 = or i12 %tmp_67, i12 12"   --->   Operation 332 'or' 'or_ln232_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_11"   --->   Operation 333 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%B_V_addr_12 = getelementptr i16 %B_V, i32 0, i32 %tmp_79"   --->   Operation 334 'getelementptr' 'B_V_addr_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln232_12 = or i12 %tmp_67, i12 13"   --->   Operation 335 'or' 'or_ln232_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_12"   --->   Operation 336 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 337 [1/1] (0.00ns)   --->   "%B_V_addr_13 = getelementptr i16 %B_V, i32 0, i32 %tmp_80"   --->   Operation 337 'getelementptr' 'B_V_addr_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 338 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_4 = add i16 %mul_ln885_4, i16 %select_ln79_4"   --->   Operation 338 'add' 'temp_sum_V_4' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 339 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_4, i12 %C_V_addr_4" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 339 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.5" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 340 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_7 : Operation 341 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_5 = add i16 %mul_ln885_5, i16 %select_ln79_5"   --->   Operation 341 'add' 'temp_sum_V_5' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 342 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_5, i12 %C_V_addr_5" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 342 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.6" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 343 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%temp_sum_V_6_1_load = load i16 %temp_sum_V_6_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 344 'load' 'temp_sum_V_6_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (0.62ns)   --->   "%select_ln79_6 = select i1 %cmp59, i16 0, i16 %temp_sum_V_6_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 345 'select' 'select_ln79_6' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 346 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_6)   --->   "%mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load"   --->   Operation 346 'mul' 'mul_ln885_6' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 347 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_6 = add i16 %mul_ln885_6, i16 %select_ln79_6"   --->   Operation 347 'add' 'temp_sum_V_6' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%temp_sum_V_7_1_load = load i16 %temp_sum_V_7_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 348 'load' 'temp_sum_V_7_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (0.62ns)   --->   "%select_ln79_7 = select i1 %cmp59, i16 0, i16 %temp_sum_V_7_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 349 'select' 'select_ln79_7' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 350 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_7)   --->   "%mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load"   --->   Operation 350 'mul' 'mul_ln885_7' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 351 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_7 = add i16 %mul_ln885_7, i16 %select_ln79_7"   --->   Operation 351 'add' 'temp_sum_V_7' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 352 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_8)   --->   "%mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load"   --->   Operation 352 'mul' 'mul_ln885_8' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 353 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_9)   --->   "%mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load"   --->   Operation 353 'mul' 'mul_ln885_9' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 354 [1/2] (2.77ns)   --->   "%B_V_load_10 = load i12 %B_V_addr_10"   --->   Operation 354 'load' 'B_V_load_10' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 355 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_10)   --->   "%mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load"   --->   Operation 355 'mul' 'mul_ln885_10' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 356 [1/2] (2.77ns)   --->   "%B_V_load_11 = load i12 %B_V_addr_11"   --->   Operation 356 'load' 'B_V_load_11' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 357 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_11)   --->   "%mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load"   --->   Operation 357 'mul' 'mul_ln885_11' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 358 [2/2] (2.77ns)   --->   "%B_V_load_12 = load i12 %B_V_addr_12"   --->   Operation 358 'load' 'B_V_load_12' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 359 [2/2] (2.77ns)   --->   "%B_V_load_13 = load i12 %B_V_addr_13"   --->   Operation 359 'load' 'B_V_load_13' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_5, i16 %temp_sum_V_5_1"   --->   Operation 360 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_4, i16 %temp_sum_V_4_1"   --->   Operation 361 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.53>
ST_8 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln82_5 = or i12 %tmp_5, i12 6" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 362 'or' 'or_ln82_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_5" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 363 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 364 [1/1] (0.00ns)   --->   "%C_V_addr_6 = getelementptr i16 %C_V, i32 0, i32 %tmp_3" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 364 'getelementptr' 'C_V_addr_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 365 [1/1] (0.00ns)   --->   "%or_ln82_6 = or i12 %tmp_5, i12 7" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 365 'or' 'or_ln82_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_6" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 366 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 367 [1/1] (0.00ns)   --->   "%C_V_addr_7 = getelementptr i16 %C_V, i32 0, i32 %tmp_4" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 367 'getelementptr' 'C_V_addr_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "%or_ln232_13 = or i12 %tmp_67, i12 14"   --->   Operation 368 'or' 'or_ln232_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_13"   --->   Operation 369 'bitconcatenate' 'tmp_81' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 370 [1/1] (0.00ns)   --->   "%B_V_addr_14 = getelementptr i16 %B_V, i32 0, i32 %tmp_81"   --->   Operation 370 'getelementptr' 'B_V_addr_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 371 [1/1] (0.00ns)   --->   "%or_ln232_14 = or i12 %tmp_67, i12 15"   --->   Operation 371 'or' 'or_ln232_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_14"   --->   Operation 372 'bitconcatenate' 'tmp_82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 373 [1/1] (0.00ns)   --->   "%B_V_addr_15 = getelementptr i16 %B_V, i32 0, i32 %tmp_82"   --->   Operation 373 'getelementptr' 'B_V_addr_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 374 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_6 = add i16 %mul_ln885_6, i16 %select_ln79_6"   --->   Operation 374 'add' 'temp_sum_V_6' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 375 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_6, i12 %C_V_addr_6" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 375 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.7" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 376 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_8 : Operation 377 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_7 = add i16 %mul_ln885_7, i16 %select_ln79_7"   --->   Operation 377 'add' 'temp_sum_V_7' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 378 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_7, i12 %C_V_addr_7" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 378 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.8" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 379 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_8 : Operation 380 [1/1] (0.00ns)   --->   "%temp_sum_V_8_1_load = load i16 %temp_sum_V_8_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 380 'load' 'temp_sum_V_8_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_8 : Operation 381 [1/1] (0.62ns)   --->   "%select_ln79_8 = select i1 %cmp59, i16 0, i16 %temp_sum_V_8_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 381 'select' 'select_ln79_8' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 382 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_8)   --->   "%mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load"   --->   Operation 382 'mul' 'mul_ln885_8' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 383 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_8 = add i16 %mul_ln885_8, i16 %select_ln79_8"   --->   Operation 383 'add' 'temp_sum_V_8' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 384 [1/1] (0.00ns)   --->   "%temp_sum_V_9_1_load = load i16 %temp_sum_V_9_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 384 'load' 'temp_sum_V_9_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_8 : Operation 385 [1/1] (0.62ns)   --->   "%select_ln79_9 = select i1 %cmp59, i16 0, i16 %temp_sum_V_9_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 385 'select' 'select_ln79_9' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 386 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_9)   --->   "%mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load"   --->   Operation 386 'mul' 'mul_ln885_9' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 387 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_9 = add i16 %mul_ln885_9, i16 %select_ln79_9"   --->   Operation 387 'add' 'temp_sum_V_9' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 388 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_10)   --->   "%mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load"   --->   Operation 388 'mul' 'mul_ln885_10' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 389 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_11)   --->   "%mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load"   --->   Operation 389 'mul' 'mul_ln885_11' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 390 [1/2] (2.77ns)   --->   "%B_V_load_12 = load i12 %B_V_addr_12"   --->   Operation 390 'load' 'B_V_load_12' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 391 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_12)   --->   "%mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load"   --->   Operation 391 'mul' 'mul_ln885_12' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 392 [1/2] (2.77ns)   --->   "%B_V_load_13 = load i12 %B_V_addr_13"   --->   Operation 392 'load' 'B_V_load_13' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 393 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_13)   --->   "%mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load"   --->   Operation 393 'mul' 'mul_ln885_13' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 394 [2/2] (2.77ns)   --->   "%B_V_load_14 = load i12 %B_V_addr_14"   --->   Operation 394 'load' 'B_V_load_14' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 395 [2/2] (2.77ns)   --->   "%B_V_load_15 = load i12 %B_V_addr_15"   --->   Operation 395 'load' 'B_V_load_15' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_7, i16 %temp_sum_V_7_1"   --->   Operation 396 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_6, i16 %temp_sum_V_6_1"   --->   Operation 397 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.53>
ST_9 : Operation 398 [1/1] (0.00ns)   --->   "%or_ln82_7 = or i12 %tmp_5, i12 8" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 398 'or' 'or_ln82_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_7" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 399 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%C_V_addr_8 = getelementptr i16 %C_V, i32 0, i32 %tmp_10" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 400 'getelementptr' 'C_V_addr_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%or_ln82_8 = or i12 %tmp_5, i12 9" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 401 'or' 'or_ln82_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_8" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 402 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (0.00ns)   --->   "%C_V_addr_9 = getelementptr i16 %C_V, i32 0, i32 %tmp_11" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 403 'getelementptr' 'C_V_addr_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 404 [1/1] (0.00ns)   --->   "%or_ln232_15 = or i12 %tmp_67, i12 16"   --->   Operation 404 'or' 'or_ln232_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_15"   --->   Operation 405 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "%B_V_addr_16 = getelementptr i16 %B_V, i32 0, i32 %tmp_83"   --->   Operation 406 'getelementptr' 'B_V_addr_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 407 [1/1] (0.00ns)   --->   "%or_ln232_16 = or i12 %tmp_67, i12 17"   --->   Operation 407 'or' 'or_ln232_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_16"   --->   Operation 408 'bitconcatenate' 'tmp_84' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 409 [1/1] (0.00ns)   --->   "%B_V_addr_17 = getelementptr i16 %B_V, i32 0, i32 %tmp_84"   --->   Operation 409 'getelementptr' 'B_V_addr_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 410 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_8 = add i16 %mul_ln885_8, i16 %select_ln79_8"   --->   Operation 410 'add' 'temp_sum_V_8' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 411 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_8, i12 %C_V_addr_8" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 411 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.9" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 412 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_9 : Operation 413 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_9 = add i16 %mul_ln885_9, i16 %select_ln79_9"   --->   Operation 413 'add' 'temp_sum_V_9' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 414 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_9, i12 %C_V_addr_9" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 414 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.10" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 415 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_9 : Operation 416 [1/1] (0.00ns)   --->   "%temp_sum_V_10_1_load = load i16 %temp_sum_V_10_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 416 'load' 'temp_sum_V_10_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_9 : Operation 417 [1/1] (0.62ns)   --->   "%select_ln79_10 = select i1 %cmp59, i16 0, i16 %temp_sum_V_10_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 417 'select' 'select_ln79_10' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 418 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_10)   --->   "%mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load"   --->   Operation 418 'mul' 'mul_ln885_10' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 419 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_10 = add i16 %mul_ln885_10, i16 %select_ln79_10"   --->   Operation 419 'add' 'temp_sum_V_10' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%temp_sum_V_11_1_load = load i16 %temp_sum_V_11_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 420 'load' 'temp_sum_V_11_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.62ns)   --->   "%select_ln79_11 = select i1 %cmp59, i16 0, i16 %temp_sum_V_11_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 421 'select' 'select_ln79_11' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 422 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_11)   --->   "%mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load"   --->   Operation 422 'mul' 'mul_ln885_11' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 423 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_11 = add i16 %mul_ln885_11, i16 %select_ln79_11"   --->   Operation 423 'add' 'temp_sum_V_11' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 424 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_12)   --->   "%mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load"   --->   Operation 424 'mul' 'mul_ln885_12' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 425 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_13)   --->   "%mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load"   --->   Operation 425 'mul' 'mul_ln885_13' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 426 [1/2] (2.77ns)   --->   "%B_V_load_14 = load i12 %B_V_addr_14"   --->   Operation 426 'load' 'B_V_load_14' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 427 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_14)   --->   "%mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load"   --->   Operation 427 'mul' 'mul_ln885_14' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 428 [1/2] (2.77ns)   --->   "%B_V_load_15 = load i12 %B_V_addr_15"   --->   Operation 428 'load' 'B_V_load_15' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 429 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_15)   --->   "%mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load"   --->   Operation 429 'mul' 'mul_ln885_15' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 430 [2/2] (2.77ns)   --->   "%B_V_load_16 = load i12 %B_V_addr_16"   --->   Operation 430 'load' 'B_V_load_16' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 431 [2/2] (2.77ns)   --->   "%B_V_load_17 = load i12 %B_V_addr_17"   --->   Operation 431 'load' 'B_V_load_17' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_9, i16 %temp_sum_V_9_1"   --->   Operation 432 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_8, i16 %temp_sum_V_8_1"   --->   Operation 433 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.53>
ST_10 : Operation 434 [1/1] (0.00ns)   --->   "%or_ln82_9 = or i12 %tmp_5, i12 10" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 434 'or' 'or_ln82_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_9" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 435 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 436 [1/1] (0.00ns)   --->   "%C_V_addr_10 = getelementptr i16 %C_V, i32 0, i32 %tmp_12" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 436 'getelementptr' 'C_V_addr_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 437 [1/1] (0.00ns)   --->   "%or_ln82_10 = or i12 %tmp_5, i12 11" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 437 'or' 'or_ln82_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_10" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 438 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 439 [1/1] (0.00ns)   --->   "%C_V_addr_11 = getelementptr i16 %C_V, i32 0, i32 %tmp_13" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 439 'getelementptr' 'C_V_addr_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 440 [1/1] (0.00ns)   --->   "%or_ln232_17 = or i12 %tmp_67, i12 18"   --->   Operation 440 'or' 'or_ln232_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_17"   --->   Operation 441 'bitconcatenate' 'tmp_85' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 442 [1/1] (0.00ns)   --->   "%B_V_addr_18 = getelementptr i16 %B_V, i32 0, i32 %tmp_85"   --->   Operation 442 'getelementptr' 'B_V_addr_18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 443 [1/1] (0.00ns)   --->   "%or_ln232_18 = or i12 %tmp_67, i12 19"   --->   Operation 443 'or' 'or_ln232_18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_18"   --->   Operation 444 'bitconcatenate' 'tmp_86' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 445 [1/1] (0.00ns)   --->   "%B_V_addr_19 = getelementptr i16 %B_V, i32 0, i32 %tmp_86"   --->   Operation 445 'getelementptr' 'B_V_addr_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 446 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_10 = add i16 %mul_ln885_10, i16 %select_ln79_10"   --->   Operation 446 'add' 'temp_sum_V_10' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 447 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_10, i12 %C_V_addr_10" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 447 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.11" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 448 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_10 : Operation 449 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_11 = add i16 %mul_ln885_11, i16 %select_ln79_11"   --->   Operation 449 'add' 'temp_sum_V_11' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 450 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_11, i12 %C_V_addr_11" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 450 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.12" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 451 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_10 : Operation 452 [1/1] (0.00ns)   --->   "%temp_sum_V_12_1_load = load i16 %temp_sum_V_12_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 452 'load' 'temp_sum_V_12_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_10 : Operation 453 [1/1] (0.62ns)   --->   "%select_ln79_12 = select i1 %cmp59, i16 0, i16 %temp_sum_V_12_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 453 'select' 'select_ln79_12' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 454 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_12)   --->   "%mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load"   --->   Operation 454 'mul' 'mul_ln885_12' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 455 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_12 = add i16 %mul_ln885_12, i16 %select_ln79_12"   --->   Operation 455 'add' 'temp_sum_V_12' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 456 [1/1] (0.00ns)   --->   "%temp_sum_V_13_1_load = load i16 %temp_sum_V_13_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 456 'load' 'temp_sum_V_13_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_10 : Operation 457 [1/1] (0.62ns)   --->   "%select_ln79_13 = select i1 %cmp59, i16 0, i16 %temp_sum_V_13_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 457 'select' 'select_ln79_13' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 458 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_13)   --->   "%mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load"   --->   Operation 458 'mul' 'mul_ln885_13' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 459 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_13 = add i16 %mul_ln885_13, i16 %select_ln79_13"   --->   Operation 459 'add' 'temp_sum_V_13' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 460 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_14)   --->   "%mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load"   --->   Operation 460 'mul' 'mul_ln885_14' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 461 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_15)   --->   "%mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load"   --->   Operation 461 'mul' 'mul_ln885_15' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 462 [1/2] (2.77ns)   --->   "%B_V_load_16 = load i12 %B_V_addr_16"   --->   Operation 462 'load' 'B_V_load_16' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 463 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_16)   --->   "%mul_ln885_16 = mul i16 %B_V_load_16, i16 %A_V_load"   --->   Operation 463 'mul' 'mul_ln885_16' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 464 [1/2] (2.77ns)   --->   "%B_V_load_17 = load i12 %B_V_addr_17"   --->   Operation 464 'load' 'B_V_load_17' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 465 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_17)   --->   "%mul_ln885_17 = mul i16 %B_V_load_17, i16 %A_V_load"   --->   Operation 465 'mul' 'mul_ln885_17' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 466 [2/2] (2.77ns)   --->   "%B_V_load_18 = load i12 %B_V_addr_18"   --->   Operation 466 'load' 'B_V_load_18' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 467 [2/2] (2.77ns)   --->   "%B_V_load_19 = load i12 %B_V_addr_19"   --->   Operation 467 'load' 'B_V_load_19' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_11, i16 %temp_sum_V_11_1"   --->   Operation 468 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_10, i16 %temp_sum_V_10_1"   --->   Operation 469 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.53>
ST_11 : Operation 470 [1/1] (0.00ns)   --->   "%or_ln82_11 = or i12 %tmp_5, i12 12" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 470 'or' 'or_ln82_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_11" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 471 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 472 [1/1] (0.00ns)   --->   "%C_V_addr_12 = getelementptr i16 %C_V, i32 0, i32 %tmp_14" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 472 'getelementptr' 'C_V_addr_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 473 [1/1] (0.00ns)   --->   "%or_ln82_12 = or i12 %tmp_5, i12 13" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 473 'or' 'or_ln82_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_12" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 474 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 475 [1/1] (0.00ns)   --->   "%C_V_addr_13 = getelementptr i16 %C_V, i32 0, i32 %tmp_15" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 475 'getelementptr' 'C_V_addr_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 476 [1/1] (0.00ns)   --->   "%or_ln232_19 = or i12 %tmp_67, i12 20"   --->   Operation 476 'or' 'or_ln232_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_19"   --->   Operation 477 'bitconcatenate' 'tmp_87' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 478 [1/1] (0.00ns)   --->   "%B_V_addr_20 = getelementptr i16 %B_V, i32 0, i32 %tmp_87"   --->   Operation 478 'getelementptr' 'B_V_addr_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%or_ln232_20 = or i12 %tmp_67, i12 21"   --->   Operation 479 'or' 'or_ln232_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_20"   --->   Operation 480 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 481 [1/1] (0.00ns)   --->   "%B_V_addr_21 = getelementptr i16 %B_V, i32 0, i32 %tmp_88"   --->   Operation 481 'getelementptr' 'B_V_addr_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 482 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_12 = add i16 %mul_ln885_12, i16 %select_ln79_12"   --->   Operation 482 'add' 'temp_sum_V_12' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 483 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_12, i12 %C_V_addr_12" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 483 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.13" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 484 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_11 : Operation 485 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_13 = add i16 %mul_ln885_13, i16 %select_ln79_13"   --->   Operation 485 'add' 'temp_sum_V_13' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 486 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_13, i12 %C_V_addr_13" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 486 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.14" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 487 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_11 : Operation 488 [1/1] (0.00ns)   --->   "%temp_sum_V_14_1_load = load i16 %temp_sum_V_14_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 488 'load' 'temp_sum_V_14_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_11 : Operation 489 [1/1] (0.62ns)   --->   "%select_ln79_14 = select i1 %cmp59, i16 0, i16 %temp_sum_V_14_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 489 'select' 'select_ln79_14' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 490 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_14)   --->   "%mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load"   --->   Operation 490 'mul' 'mul_ln885_14' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 491 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_14 = add i16 %mul_ln885_14, i16 %select_ln79_14"   --->   Operation 491 'add' 'temp_sum_V_14' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 492 [1/1] (0.00ns)   --->   "%temp_sum_V_15_1_load = load i16 %temp_sum_V_15_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 492 'load' 'temp_sum_V_15_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_11 : Operation 493 [1/1] (0.62ns)   --->   "%select_ln79_15 = select i1 %cmp59, i16 0, i16 %temp_sum_V_15_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 493 'select' 'select_ln79_15' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 494 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_15)   --->   "%mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load"   --->   Operation 494 'mul' 'mul_ln885_15' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 495 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_15 = add i16 %mul_ln885_15, i16 %select_ln79_15"   --->   Operation 495 'add' 'temp_sum_V_15' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 496 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_16)   --->   "%mul_ln885_16 = mul i16 %B_V_load_16, i16 %A_V_load"   --->   Operation 496 'mul' 'mul_ln885_16' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 497 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_17)   --->   "%mul_ln885_17 = mul i16 %B_V_load_17, i16 %A_V_load"   --->   Operation 497 'mul' 'mul_ln885_17' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 498 [1/2] (2.77ns)   --->   "%B_V_load_18 = load i12 %B_V_addr_18"   --->   Operation 498 'load' 'B_V_load_18' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 499 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_18)   --->   "%mul_ln885_18 = mul i16 %B_V_load_18, i16 %A_V_load"   --->   Operation 499 'mul' 'mul_ln885_18' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 500 [1/2] (2.77ns)   --->   "%B_V_load_19 = load i12 %B_V_addr_19"   --->   Operation 500 'load' 'B_V_load_19' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 501 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_19)   --->   "%mul_ln885_19 = mul i16 %B_V_load_19, i16 %A_V_load"   --->   Operation 501 'mul' 'mul_ln885_19' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 502 [2/2] (2.77ns)   --->   "%B_V_load_20 = load i12 %B_V_addr_20"   --->   Operation 502 'load' 'B_V_load_20' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 503 [2/2] (2.77ns)   --->   "%B_V_load_21 = load i12 %B_V_addr_21"   --->   Operation 503 'load' 'B_V_load_21' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 504 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_13, i16 %temp_sum_V_13_1"   --->   Operation 504 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 505 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_12, i16 %temp_sum_V_12_1"   --->   Operation 505 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.53>
ST_12 : Operation 506 [1/1] (0.00ns)   --->   "%or_ln82_13 = or i12 %tmp_5, i12 14" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 506 'or' 'or_ln82_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_13" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 507 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (0.00ns)   --->   "%C_V_addr_14 = getelementptr i16 %C_V, i32 0, i32 %tmp_16" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 508 'getelementptr' 'C_V_addr_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (0.00ns)   --->   "%or_ln82_14 = or i12 %tmp_5, i12 15" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 509 'or' 'or_ln82_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_14" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 510 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 511 [1/1] (0.00ns)   --->   "%C_V_addr_15 = getelementptr i16 %C_V, i32 0, i32 %tmp_17" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 511 'getelementptr' 'C_V_addr_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 512 [1/1] (0.00ns)   --->   "%or_ln232_21 = or i12 %tmp_67, i12 22"   --->   Operation 512 'or' 'or_ln232_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_21"   --->   Operation 513 'bitconcatenate' 'tmp_89' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 514 [1/1] (0.00ns)   --->   "%B_V_addr_22 = getelementptr i16 %B_V, i32 0, i32 %tmp_89"   --->   Operation 514 'getelementptr' 'B_V_addr_22' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 515 [1/1] (0.00ns)   --->   "%or_ln232_22 = or i12 %tmp_67, i12 23"   --->   Operation 515 'or' 'or_ln232_22' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_22"   --->   Operation 516 'bitconcatenate' 'tmp_90' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 517 [1/1] (0.00ns)   --->   "%B_V_addr_23 = getelementptr i16 %B_V, i32 0, i32 %tmp_90"   --->   Operation 517 'getelementptr' 'B_V_addr_23' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 518 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_14 = add i16 %mul_ln885_14, i16 %select_ln79_14"   --->   Operation 518 'add' 'temp_sum_V_14' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 519 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_14, i12 %C_V_addr_14" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 519 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_12 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.15" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 520 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_12 : Operation 521 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_15 = add i16 %mul_ln885_15, i16 %select_ln79_15"   --->   Operation 521 'add' 'temp_sum_V_15' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 522 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_15, i12 %C_V_addr_15" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 522 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_12 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.16" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 523 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_12 : Operation 524 [1/1] (0.00ns)   --->   "%temp_sum_V_16_1_load = load i16 %temp_sum_V_16_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 524 'load' 'temp_sum_V_16_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_12 : Operation 525 [1/1] (0.62ns)   --->   "%select_ln79_16 = select i1 %cmp59, i16 0, i16 %temp_sum_V_16_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 525 'select' 'select_ln79_16' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 526 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_16)   --->   "%mul_ln885_16 = mul i16 %B_V_load_16, i16 %A_V_load"   --->   Operation 526 'mul' 'mul_ln885_16' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 527 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_16 = add i16 %mul_ln885_16, i16 %select_ln79_16"   --->   Operation 527 'add' 'temp_sum_V_16' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 528 [1/1] (0.00ns)   --->   "%temp_sum_V_17_1_load = load i16 %temp_sum_V_17_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 528 'load' 'temp_sum_V_17_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_12 : Operation 529 [1/1] (0.62ns)   --->   "%select_ln79_17 = select i1 %cmp59, i16 0, i16 %temp_sum_V_17_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 529 'select' 'select_ln79_17' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 530 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_17)   --->   "%mul_ln885_17 = mul i16 %B_V_load_17, i16 %A_V_load"   --->   Operation 530 'mul' 'mul_ln885_17' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 531 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_17 = add i16 %mul_ln885_17, i16 %select_ln79_17"   --->   Operation 531 'add' 'temp_sum_V_17' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 532 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_18)   --->   "%mul_ln885_18 = mul i16 %B_V_load_18, i16 %A_V_load"   --->   Operation 532 'mul' 'mul_ln885_18' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 533 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_19)   --->   "%mul_ln885_19 = mul i16 %B_V_load_19, i16 %A_V_load"   --->   Operation 533 'mul' 'mul_ln885_19' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 534 [1/2] (2.77ns)   --->   "%B_V_load_20 = load i12 %B_V_addr_20"   --->   Operation 534 'load' 'B_V_load_20' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_12 : Operation 535 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_20)   --->   "%mul_ln885_20 = mul i16 %B_V_load_20, i16 %A_V_load"   --->   Operation 535 'mul' 'mul_ln885_20' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 536 [1/2] (2.77ns)   --->   "%B_V_load_21 = load i12 %B_V_addr_21"   --->   Operation 536 'load' 'B_V_load_21' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_12 : Operation 537 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_21)   --->   "%mul_ln885_21 = mul i16 %B_V_load_21, i16 %A_V_load"   --->   Operation 537 'mul' 'mul_ln885_21' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 538 [2/2] (2.77ns)   --->   "%B_V_load_22 = load i12 %B_V_addr_22"   --->   Operation 538 'load' 'B_V_load_22' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_12 : Operation 539 [2/2] (2.77ns)   --->   "%B_V_load_23 = load i12 %B_V_addr_23"   --->   Operation 539 'load' 'B_V_load_23' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_12 : Operation 540 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_15, i16 %temp_sum_V_15_1"   --->   Operation 540 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_12 : Operation 541 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_14, i16 %temp_sum_V_14_1"   --->   Operation 541 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 4.53>
ST_13 : Operation 542 [1/1] (0.00ns)   --->   "%or_ln82_15 = or i12 %tmp_5, i12 16" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 542 'or' 'or_ln82_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_15" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 543 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 544 [1/1] (0.00ns)   --->   "%C_V_addr_16 = getelementptr i16 %C_V, i32 0, i32 %tmp_18" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 544 'getelementptr' 'C_V_addr_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 545 [1/1] (0.00ns)   --->   "%or_ln82_16 = or i12 %tmp_5, i12 17" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 545 'or' 'or_ln82_16' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_16" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 546 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 547 [1/1] (0.00ns)   --->   "%C_V_addr_17 = getelementptr i16 %C_V, i32 0, i32 %tmp_19" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 547 'getelementptr' 'C_V_addr_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 548 [1/1] (0.00ns)   --->   "%or_ln232_23 = or i12 %tmp_67, i12 24"   --->   Operation 548 'or' 'or_ln232_23' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_23"   --->   Operation 549 'bitconcatenate' 'tmp_91' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 550 [1/1] (0.00ns)   --->   "%B_V_addr_24 = getelementptr i16 %B_V, i32 0, i32 %tmp_91"   --->   Operation 550 'getelementptr' 'B_V_addr_24' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 551 [1/1] (0.00ns)   --->   "%or_ln232_24 = or i12 %tmp_67, i12 25"   --->   Operation 551 'or' 'or_ln232_24' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_24"   --->   Operation 552 'bitconcatenate' 'tmp_92' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 553 [1/1] (0.00ns)   --->   "%B_V_addr_25 = getelementptr i16 %B_V, i32 0, i32 %tmp_92"   --->   Operation 553 'getelementptr' 'B_V_addr_25' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 554 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_16 = add i16 %mul_ln885_16, i16 %select_ln79_16"   --->   Operation 554 'add' 'temp_sum_V_16' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 555 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_16, i12 %C_V_addr_16" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 555 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_13 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.17" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 556 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_13 : Operation 557 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_17 = add i16 %mul_ln885_17, i16 %select_ln79_17"   --->   Operation 557 'add' 'temp_sum_V_17' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 558 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_17, i12 %C_V_addr_17" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 558 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_13 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.18" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 559 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_13 : Operation 560 [1/1] (0.00ns)   --->   "%temp_sum_V_18_1_load = load i16 %temp_sum_V_18_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 560 'load' 'temp_sum_V_18_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_13 : Operation 561 [1/1] (0.62ns)   --->   "%select_ln79_18 = select i1 %cmp59, i16 0, i16 %temp_sum_V_18_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 561 'select' 'select_ln79_18' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 562 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_18)   --->   "%mul_ln885_18 = mul i16 %B_V_load_18, i16 %A_V_load"   --->   Operation 562 'mul' 'mul_ln885_18' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 563 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_18 = add i16 %mul_ln885_18, i16 %select_ln79_18"   --->   Operation 563 'add' 'temp_sum_V_18' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 564 [1/1] (0.00ns)   --->   "%temp_sum_V_19_1_load = load i16 %temp_sum_V_19_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 564 'load' 'temp_sum_V_19_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_13 : Operation 565 [1/1] (0.62ns)   --->   "%select_ln79_19 = select i1 %cmp59, i16 0, i16 %temp_sum_V_19_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 565 'select' 'select_ln79_19' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 566 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_19)   --->   "%mul_ln885_19 = mul i16 %B_V_load_19, i16 %A_V_load"   --->   Operation 566 'mul' 'mul_ln885_19' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 567 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_19 = add i16 %mul_ln885_19, i16 %select_ln79_19"   --->   Operation 567 'add' 'temp_sum_V_19' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 568 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_20)   --->   "%mul_ln885_20 = mul i16 %B_V_load_20, i16 %A_V_load"   --->   Operation 568 'mul' 'mul_ln885_20' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 569 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_21)   --->   "%mul_ln885_21 = mul i16 %B_V_load_21, i16 %A_V_load"   --->   Operation 569 'mul' 'mul_ln885_21' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 570 [1/2] (2.77ns)   --->   "%B_V_load_22 = load i12 %B_V_addr_22"   --->   Operation 570 'load' 'B_V_load_22' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_13 : Operation 571 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_22)   --->   "%mul_ln885_22 = mul i16 %B_V_load_22, i16 %A_V_load"   --->   Operation 571 'mul' 'mul_ln885_22' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 572 [1/2] (2.77ns)   --->   "%B_V_load_23 = load i12 %B_V_addr_23"   --->   Operation 572 'load' 'B_V_load_23' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_13 : Operation 573 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_23)   --->   "%mul_ln885_23 = mul i16 %B_V_load_23, i16 %A_V_load"   --->   Operation 573 'mul' 'mul_ln885_23' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 574 [2/2] (2.77ns)   --->   "%B_V_load_24 = load i12 %B_V_addr_24"   --->   Operation 574 'load' 'B_V_load_24' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_13 : Operation 575 [2/2] (2.77ns)   --->   "%B_V_load_25 = load i12 %B_V_addr_25"   --->   Operation 575 'load' 'B_V_load_25' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_13 : Operation 576 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_17, i16 %temp_sum_V_17_1"   --->   Operation 576 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 577 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_16, i16 %temp_sum_V_16_1"   --->   Operation 577 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 4.53>
ST_14 : Operation 578 [1/1] (0.00ns)   --->   "%or_ln82_17 = or i12 %tmp_5, i12 18" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 578 'or' 'or_ln82_17' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_17" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 579 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 580 [1/1] (0.00ns)   --->   "%C_V_addr_18 = getelementptr i16 %C_V, i32 0, i32 %tmp_20" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 580 'getelementptr' 'C_V_addr_18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 581 [1/1] (0.00ns)   --->   "%or_ln82_18 = or i12 %tmp_5, i12 19" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 581 'or' 'or_ln82_18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_18" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 582 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 583 [1/1] (0.00ns)   --->   "%C_V_addr_19 = getelementptr i16 %C_V, i32 0, i32 %tmp_21" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 583 'getelementptr' 'C_V_addr_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 584 [1/1] (0.00ns)   --->   "%or_ln232_25 = or i12 %tmp_67, i12 26"   --->   Operation 584 'or' 'or_ln232_25' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_25"   --->   Operation 585 'bitconcatenate' 'tmp_93' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 586 [1/1] (0.00ns)   --->   "%B_V_addr_26 = getelementptr i16 %B_V, i32 0, i32 %tmp_93"   --->   Operation 586 'getelementptr' 'B_V_addr_26' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 587 [1/1] (0.00ns)   --->   "%or_ln232_26 = or i12 %tmp_67, i12 27"   --->   Operation 587 'or' 'or_ln232_26' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_26"   --->   Operation 588 'bitconcatenate' 'tmp_94' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 589 [1/1] (0.00ns)   --->   "%B_V_addr_27 = getelementptr i16 %B_V, i32 0, i32 %tmp_94"   --->   Operation 589 'getelementptr' 'B_V_addr_27' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 590 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_18 = add i16 %mul_ln885_18, i16 %select_ln79_18"   --->   Operation 590 'add' 'temp_sum_V_18' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 591 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_18, i12 %C_V_addr_18" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 591 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_14 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.19" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 592 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_14 : Operation 593 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_19 = add i16 %mul_ln885_19, i16 %select_ln79_19"   --->   Operation 593 'add' 'temp_sum_V_19' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 594 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_19, i12 %C_V_addr_19" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 594 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_14 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.20" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 595 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_14 : Operation 596 [1/1] (0.00ns)   --->   "%temp_sum_V_20_1_load = load i16 %temp_sum_V_20_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 596 'load' 'temp_sum_V_20_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_14 : Operation 597 [1/1] (0.62ns)   --->   "%select_ln79_20 = select i1 %cmp59, i16 0, i16 %temp_sum_V_20_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 597 'select' 'select_ln79_20' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 598 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_20)   --->   "%mul_ln885_20 = mul i16 %B_V_load_20, i16 %A_V_load"   --->   Operation 598 'mul' 'mul_ln885_20' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 599 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_20 = add i16 %mul_ln885_20, i16 %select_ln79_20"   --->   Operation 599 'add' 'temp_sum_V_20' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 600 [1/1] (0.00ns)   --->   "%temp_sum_V_21_1_load = load i16 %temp_sum_V_21_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 600 'load' 'temp_sum_V_21_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_14 : Operation 601 [1/1] (0.62ns)   --->   "%select_ln79_21 = select i1 %cmp59, i16 0, i16 %temp_sum_V_21_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 601 'select' 'select_ln79_21' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 602 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_21)   --->   "%mul_ln885_21 = mul i16 %B_V_load_21, i16 %A_V_load"   --->   Operation 602 'mul' 'mul_ln885_21' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 603 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_21 = add i16 %mul_ln885_21, i16 %select_ln79_21"   --->   Operation 603 'add' 'temp_sum_V_21' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 604 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_22)   --->   "%mul_ln885_22 = mul i16 %B_V_load_22, i16 %A_V_load"   --->   Operation 604 'mul' 'mul_ln885_22' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 605 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_23)   --->   "%mul_ln885_23 = mul i16 %B_V_load_23, i16 %A_V_load"   --->   Operation 605 'mul' 'mul_ln885_23' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 606 [1/2] (2.77ns)   --->   "%B_V_load_24 = load i12 %B_V_addr_24"   --->   Operation 606 'load' 'B_V_load_24' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_14 : Operation 607 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_24)   --->   "%mul_ln885_24 = mul i16 %B_V_load_24, i16 %A_V_load"   --->   Operation 607 'mul' 'mul_ln885_24' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 608 [1/2] (2.77ns)   --->   "%B_V_load_25 = load i12 %B_V_addr_25"   --->   Operation 608 'load' 'B_V_load_25' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_14 : Operation 609 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_25)   --->   "%mul_ln885_25 = mul i16 %B_V_load_25, i16 %A_V_load"   --->   Operation 609 'mul' 'mul_ln885_25' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 610 [2/2] (2.77ns)   --->   "%B_V_load_26 = load i12 %B_V_addr_26"   --->   Operation 610 'load' 'B_V_load_26' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_14 : Operation 611 [2/2] (2.77ns)   --->   "%B_V_load_27 = load i12 %B_V_addr_27"   --->   Operation 611 'load' 'B_V_load_27' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_14 : Operation 612 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_19, i16 %temp_sum_V_19_1"   --->   Operation 612 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 613 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_18, i16 %temp_sum_V_18_1"   --->   Operation 613 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.53>
ST_15 : Operation 614 [1/1] (0.00ns)   --->   "%or_ln82_19 = or i12 %tmp_5, i12 20" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 614 'or' 'or_ln82_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_19" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 615 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 616 [1/1] (0.00ns)   --->   "%C_V_addr_20 = getelementptr i16 %C_V, i32 0, i32 %tmp_22" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 616 'getelementptr' 'C_V_addr_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 617 [1/1] (0.00ns)   --->   "%or_ln82_20 = or i12 %tmp_5, i12 21" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 617 'or' 'or_ln82_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_20" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 618 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 619 [1/1] (0.00ns)   --->   "%C_V_addr_21 = getelementptr i16 %C_V, i32 0, i32 %tmp_23" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 619 'getelementptr' 'C_V_addr_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 620 [1/1] (0.00ns)   --->   "%or_ln232_27 = or i12 %tmp_67, i12 28"   --->   Operation 620 'or' 'or_ln232_27' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_27"   --->   Operation 621 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 622 [1/1] (0.00ns)   --->   "%B_V_addr_28 = getelementptr i16 %B_V, i32 0, i32 %tmp_95"   --->   Operation 622 'getelementptr' 'B_V_addr_28' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 623 [1/1] (0.00ns)   --->   "%or_ln232_28 = or i12 %tmp_67, i12 29"   --->   Operation 623 'or' 'or_ln232_28' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_28"   --->   Operation 624 'bitconcatenate' 'tmp_96' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 625 [1/1] (0.00ns)   --->   "%B_V_addr_29 = getelementptr i16 %B_V, i32 0, i32 %tmp_96"   --->   Operation 625 'getelementptr' 'B_V_addr_29' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 626 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_20 = add i16 %mul_ln885_20, i16 %select_ln79_20"   --->   Operation 626 'add' 'temp_sum_V_20' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 627 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_20, i12 %C_V_addr_20" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 627 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_15 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.21" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 628 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_15 : Operation 629 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_21 = add i16 %mul_ln885_21, i16 %select_ln79_21"   --->   Operation 629 'add' 'temp_sum_V_21' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 630 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_21, i12 %C_V_addr_21" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 630 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_15 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.22" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 631 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_15 : Operation 632 [1/1] (0.00ns)   --->   "%temp_sum_V_22_1_load = load i16 %temp_sum_V_22_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 632 'load' 'temp_sum_V_22_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_15 : Operation 633 [1/1] (0.62ns)   --->   "%select_ln79_22 = select i1 %cmp59, i16 0, i16 %temp_sum_V_22_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 633 'select' 'select_ln79_22' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 634 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_22)   --->   "%mul_ln885_22 = mul i16 %B_V_load_22, i16 %A_V_load"   --->   Operation 634 'mul' 'mul_ln885_22' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 635 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_22 = add i16 %mul_ln885_22, i16 %select_ln79_22"   --->   Operation 635 'add' 'temp_sum_V_22' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 636 [1/1] (0.00ns)   --->   "%temp_sum_V_23_1_load = load i16 %temp_sum_V_23_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 636 'load' 'temp_sum_V_23_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_15 : Operation 637 [1/1] (0.62ns)   --->   "%select_ln79_23 = select i1 %cmp59, i16 0, i16 %temp_sum_V_23_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 637 'select' 'select_ln79_23' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 638 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_23)   --->   "%mul_ln885_23 = mul i16 %B_V_load_23, i16 %A_V_load"   --->   Operation 638 'mul' 'mul_ln885_23' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 639 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_23 = add i16 %mul_ln885_23, i16 %select_ln79_23"   --->   Operation 639 'add' 'temp_sum_V_23' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 640 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_24)   --->   "%mul_ln885_24 = mul i16 %B_V_load_24, i16 %A_V_load"   --->   Operation 640 'mul' 'mul_ln885_24' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 641 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_25)   --->   "%mul_ln885_25 = mul i16 %B_V_load_25, i16 %A_V_load"   --->   Operation 641 'mul' 'mul_ln885_25' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 642 [1/2] (2.77ns)   --->   "%B_V_load_26 = load i12 %B_V_addr_26"   --->   Operation 642 'load' 'B_V_load_26' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_15 : Operation 643 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_26)   --->   "%mul_ln885_26 = mul i16 %B_V_load_26, i16 %A_V_load"   --->   Operation 643 'mul' 'mul_ln885_26' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 644 [1/2] (2.77ns)   --->   "%B_V_load_27 = load i12 %B_V_addr_27"   --->   Operation 644 'load' 'B_V_load_27' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_15 : Operation 645 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_27)   --->   "%mul_ln885_27 = mul i16 %B_V_load_27, i16 %A_V_load"   --->   Operation 645 'mul' 'mul_ln885_27' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 646 [2/2] (2.77ns)   --->   "%B_V_load_28 = load i12 %B_V_addr_28"   --->   Operation 646 'load' 'B_V_load_28' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_15 : Operation 647 [2/2] (2.77ns)   --->   "%B_V_load_29 = load i12 %B_V_addr_29"   --->   Operation 647 'load' 'B_V_load_29' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_15 : Operation 648 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_21, i16 %temp_sum_V_21_1"   --->   Operation 648 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 649 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_20, i16 %temp_sum_V_20_1"   --->   Operation 649 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.53>
ST_16 : Operation 650 [1/1] (0.00ns)   --->   "%or_ln82_21 = or i12 %tmp_5, i12 22" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 650 'or' 'or_ln82_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_21" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 651 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 652 [1/1] (0.00ns)   --->   "%C_V_addr_22 = getelementptr i16 %C_V, i32 0, i32 %tmp_24" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 652 'getelementptr' 'C_V_addr_22' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 653 [1/1] (0.00ns)   --->   "%or_ln82_22 = or i12 %tmp_5, i12 23" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 653 'or' 'or_ln82_22' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_22" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 654 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 655 [1/1] (0.00ns)   --->   "%C_V_addr_23 = getelementptr i16 %C_V, i32 0, i32 %tmp_25" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 655 'getelementptr' 'C_V_addr_23' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 656 [1/1] (0.00ns)   --->   "%or_ln232_29 = or i12 %tmp_67, i12 30"   --->   Operation 656 'or' 'or_ln232_29' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_29"   --->   Operation 657 'bitconcatenate' 'tmp_97' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 658 [1/1] (0.00ns)   --->   "%B_V_addr_30 = getelementptr i16 %B_V, i32 0, i32 %tmp_97"   --->   Operation 658 'getelementptr' 'B_V_addr_30' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 659 [1/1] (0.00ns)   --->   "%or_ln232_30 = or i12 %tmp_67, i12 31"   --->   Operation 659 'or' 'or_ln232_30' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_30"   --->   Operation 660 'bitconcatenate' 'tmp_98' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 661 [1/1] (0.00ns)   --->   "%B_V_addr_31 = getelementptr i16 %B_V, i32 0, i32 %tmp_98"   --->   Operation 661 'getelementptr' 'B_V_addr_31' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 662 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_22 = add i16 %mul_ln885_22, i16 %select_ln79_22"   --->   Operation 662 'add' 'temp_sum_V_22' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 663 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_22, i12 %C_V_addr_22" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 663 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_16 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.23" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 664 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_16 : Operation 665 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_23 = add i16 %mul_ln885_23, i16 %select_ln79_23"   --->   Operation 665 'add' 'temp_sum_V_23' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 666 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_23, i12 %C_V_addr_23" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 666 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_16 : Operation 667 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.24" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 667 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_16 : Operation 668 [1/1] (0.00ns)   --->   "%temp_sum_V_24_1_load = load i16 %temp_sum_V_24_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 668 'load' 'temp_sum_V_24_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_16 : Operation 669 [1/1] (0.62ns)   --->   "%select_ln79_24 = select i1 %cmp59, i16 0, i16 %temp_sum_V_24_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 669 'select' 'select_ln79_24' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 670 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_24)   --->   "%mul_ln885_24 = mul i16 %B_V_load_24, i16 %A_V_load"   --->   Operation 670 'mul' 'mul_ln885_24' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 671 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_24 = add i16 %mul_ln885_24, i16 %select_ln79_24"   --->   Operation 671 'add' 'temp_sum_V_24' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 672 [1/1] (0.00ns)   --->   "%temp_sum_V_25_1_load = load i16 %temp_sum_V_25_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 672 'load' 'temp_sum_V_25_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_16 : Operation 673 [1/1] (0.62ns)   --->   "%select_ln79_25 = select i1 %cmp59, i16 0, i16 %temp_sum_V_25_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 673 'select' 'select_ln79_25' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 674 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_25)   --->   "%mul_ln885_25 = mul i16 %B_V_load_25, i16 %A_V_load"   --->   Operation 674 'mul' 'mul_ln885_25' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 675 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_25 = add i16 %mul_ln885_25, i16 %select_ln79_25"   --->   Operation 675 'add' 'temp_sum_V_25' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 676 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_26)   --->   "%mul_ln885_26 = mul i16 %B_V_load_26, i16 %A_V_load"   --->   Operation 676 'mul' 'mul_ln885_26' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 677 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_27)   --->   "%mul_ln885_27 = mul i16 %B_V_load_27, i16 %A_V_load"   --->   Operation 677 'mul' 'mul_ln885_27' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 678 [1/2] (2.77ns)   --->   "%B_V_load_28 = load i12 %B_V_addr_28"   --->   Operation 678 'load' 'B_V_load_28' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_16 : Operation 679 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_28)   --->   "%mul_ln885_28 = mul i16 %B_V_load_28, i16 %A_V_load"   --->   Operation 679 'mul' 'mul_ln885_28' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 680 [1/2] (2.77ns)   --->   "%B_V_load_29 = load i12 %B_V_addr_29"   --->   Operation 680 'load' 'B_V_load_29' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_16 : Operation 681 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_29)   --->   "%mul_ln885_29 = mul i16 %B_V_load_29, i16 %A_V_load"   --->   Operation 681 'mul' 'mul_ln885_29' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 682 [2/2] (2.77ns)   --->   "%B_V_load_30 = load i12 %B_V_addr_30"   --->   Operation 682 'load' 'B_V_load_30' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_16 : Operation 683 [2/2] (2.77ns)   --->   "%B_V_load_31 = load i12 %B_V_addr_31"   --->   Operation 683 'load' 'B_V_load_31' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_16 : Operation 684 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_23, i16 %temp_sum_V_23_1"   --->   Operation 684 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_16 : Operation 685 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_22, i16 %temp_sum_V_22_1"   --->   Operation 685 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 4.53>
ST_17 : Operation 686 [1/1] (0.00ns)   --->   "%or_ln82_23 = or i12 %tmp_5, i12 24" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 686 'or' 'or_ln82_23' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_23" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 687 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 688 [1/1] (0.00ns)   --->   "%C_V_addr_24 = getelementptr i16 %C_V, i32 0, i32 %tmp_26" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 688 'getelementptr' 'C_V_addr_24' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 689 [1/1] (0.00ns)   --->   "%or_ln82_24 = or i12 %tmp_5, i12 25" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 689 'or' 'or_ln82_24' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_24" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 690 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 691 [1/1] (0.00ns)   --->   "%C_V_addr_25 = getelementptr i16 %C_V, i32 0, i32 %tmp_27" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 691 'getelementptr' 'C_V_addr_25' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 692 [1/1] (0.00ns)   --->   "%or_ln232_31 = or i12 %tmp_67, i12 32"   --->   Operation 692 'or' 'or_ln232_31' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_31"   --->   Operation 693 'bitconcatenate' 'tmp_99' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 694 [1/1] (0.00ns)   --->   "%B_V_addr_32 = getelementptr i16 %B_V, i32 0, i32 %tmp_99"   --->   Operation 694 'getelementptr' 'B_V_addr_32' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 695 [1/1] (0.00ns)   --->   "%or_ln232_32 = or i12 %tmp_67, i12 33"   --->   Operation 695 'or' 'or_ln232_32' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_32"   --->   Operation 696 'bitconcatenate' 'tmp_100' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 697 [1/1] (0.00ns)   --->   "%B_V_addr_33 = getelementptr i16 %B_V, i32 0, i32 %tmp_100"   --->   Operation 697 'getelementptr' 'B_V_addr_33' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 698 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_24 = add i16 %mul_ln885_24, i16 %select_ln79_24"   --->   Operation 698 'add' 'temp_sum_V_24' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 699 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_24, i12 %C_V_addr_24" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 699 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_17 : Operation 700 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.25" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 700 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_17 : Operation 701 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_25 = add i16 %mul_ln885_25, i16 %select_ln79_25"   --->   Operation 701 'add' 'temp_sum_V_25' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 702 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_25, i12 %C_V_addr_25" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 702 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_17 : Operation 703 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.26" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 703 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_17 : Operation 704 [1/1] (0.00ns)   --->   "%temp_sum_V_26_1_load = load i16 %temp_sum_V_26_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 704 'load' 'temp_sum_V_26_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_17 : Operation 705 [1/1] (0.62ns)   --->   "%select_ln79_26 = select i1 %cmp59, i16 0, i16 %temp_sum_V_26_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 705 'select' 'select_ln79_26' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 706 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_26)   --->   "%mul_ln885_26 = mul i16 %B_V_load_26, i16 %A_V_load"   --->   Operation 706 'mul' 'mul_ln885_26' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 707 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_26 = add i16 %mul_ln885_26, i16 %select_ln79_26"   --->   Operation 707 'add' 'temp_sum_V_26' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 708 [1/1] (0.00ns)   --->   "%temp_sum_V_27_1_load = load i16 %temp_sum_V_27_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 708 'load' 'temp_sum_V_27_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_17 : Operation 709 [1/1] (0.62ns)   --->   "%select_ln79_27 = select i1 %cmp59, i16 0, i16 %temp_sum_V_27_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 709 'select' 'select_ln79_27' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 710 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_27)   --->   "%mul_ln885_27 = mul i16 %B_V_load_27, i16 %A_V_load"   --->   Operation 710 'mul' 'mul_ln885_27' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 711 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_27 = add i16 %mul_ln885_27, i16 %select_ln79_27"   --->   Operation 711 'add' 'temp_sum_V_27' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 712 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_28)   --->   "%mul_ln885_28 = mul i16 %B_V_load_28, i16 %A_V_load"   --->   Operation 712 'mul' 'mul_ln885_28' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 713 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_29)   --->   "%mul_ln885_29 = mul i16 %B_V_load_29, i16 %A_V_load"   --->   Operation 713 'mul' 'mul_ln885_29' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 714 [1/2] (2.77ns)   --->   "%B_V_load_30 = load i12 %B_V_addr_30"   --->   Operation 714 'load' 'B_V_load_30' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_17 : Operation 715 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_30)   --->   "%mul_ln885_30 = mul i16 %B_V_load_30, i16 %A_V_load"   --->   Operation 715 'mul' 'mul_ln885_30' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 716 [1/2] (2.77ns)   --->   "%B_V_load_31 = load i12 %B_V_addr_31"   --->   Operation 716 'load' 'B_V_load_31' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_17 : Operation 717 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_31)   --->   "%mul_ln885_31 = mul i16 %B_V_load_31, i16 %A_V_load"   --->   Operation 717 'mul' 'mul_ln885_31' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 718 [2/2] (2.77ns)   --->   "%B_V_load_32 = load i12 %B_V_addr_32"   --->   Operation 718 'load' 'B_V_load_32' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_17 : Operation 719 [2/2] (2.77ns)   --->   "%B_V_load_33 = load i12 %B_V_addr_33"   --->   Operation 719 'load' 'B_V_load_33' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_17 : Operation 720 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_25, i16 %temp_sum_V_25_1"   --->   Operation 720 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_17 : Operation 721 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_24, i16 %temp_sum_V_24_1"   --->   Operation 721 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 4.53>
ST_18 : Operation 722 [1/1] (0.00ns)   --->   "%or_ln82_25 = or i12 %tmp_5, i12 26" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 722 'or' 'or_ln82_25' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_18 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_25" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 723 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_18 : Operation 724 [1/1] (0.00ns)   --->   "%C_V_addr_26 = getelementptr i16 %C_V, i32 0, i32 %tmp_28" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 724 'getelementptr' 'C_V_addr_26' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_18 : Operation 725 [1/1] (0.00ns)   --->   "%or_ln82_26 = or i12 %tmp_5, i12 27" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 725 'or' 'or_ln82_26' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_18 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_26" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 726 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_18 : Operation 727 [1/1] (0.00ns)   --->   "%C_V_addr_27 = getelementptr i16 %C_V, i32 0, i32 %tmp_29" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 727 'getelementptr' 'C_V_addr_27' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_18 : Operation 728 [1/1] (0.00ns)   --->   "%or_ln232_33 = or i12 %tmp_67, i12 34"   --->   Operation 728 'or' 'or_ln232_33' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_18 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_33"   --->   Operation 729 'bitconcatenate' 'tmp_101' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_18 : Operation 730 [1/1] (0.00ns)   --->   "%B_V_addr_34 = getelementptr i16 %B_V, i32 0, i32 %tmp_101"   --->   Operation 730 'getelementptr' 'B_V_addr_34' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_18 : Operation 731 [1/1] (0.00ns)   --->   "%or_ln232_34 = or i12 %tmp_67, i12 35"   --->   Operation 731 'or' 'or_ln232_34' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_18 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_34"   --->   Operation 732 'bitconcatenate' 'tmp_102' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_18 : Operation 733 [1/1] (0.00ns)   --->   "%B_V_addr_35 = getelementptr i16 %B_V, i32 0, i32 %tmp_102"   --->   Operation 733 'getelementptr' 'B_V_addr_35' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_18 : Operation 734 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_26 = add i16 %mul_ln885_26, i16 %select_ln79_26"   --->   Operation 734 'add' 'temp_sum_V_26' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 735 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_26, i12 %C_V_addr_26" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 735 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_18 : Operation 736 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.27" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 736 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_18 : Operation 737 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_27 = add i16 %mul_ln885_27, i16 %select_ln79_27"   --->   Operation 737 'add' 'temp_sum_V_27' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 738 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_27, i12 %C_V_addr_27" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 738 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_18 : Operation 739 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.28" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 739 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_18 : Operation 740 [1/1] (0.00ns)   --->   "%temp_sum_V_28_1_load = load i16 %temp_sum_V_28_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 740 'load' 'temp_sum_V_28_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_18 : Operation 741 [1/1] (0.62ns)   --->   "%select_ln79_28 = select i1 %cmp59, i16 0, i16 %temp_sum_V_28_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 741 'select' 'select_ln79_28' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 742 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_28)   --->   "%mul_ln885_28 = mul i16 %B_V_load_28, i16 %A_V_load"   --->   Operation 742 'mul' 'mul_ln885_28' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 743 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_28 = add i16 %mul_ln885_28, i16 %select_ln79_28"   --->   Operation 743 'add' 'temp_sum_V_28' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 744 [1/1] (0.00ns)   --->   "%temp_sum_V_29_1_load = load i16 %temp_sum_V_29_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 744 'load' 'temp_sum_V_29_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_18 : Operation 745 [1/1] (0.62ns)   --->   "%select_ln79_29 = select i1 %cmp59, i16 0, i16 %temp_sum_V_29_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 745 'select' 'select_ln79_29' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 746 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_29)   --->   "%mul_ln885_29 = mul i16 %B_V_load_29, i16 %A_V_load"   --->   Operation 746 'mul' 'mul_ln885_29' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 747 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_29 = add i16 %mul_ln885_29, i16 %select_ln79_29"   --->   Operation 747 'add' 'temp_sum_V_29' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 748 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_30)   --->   "%mul_ln885_30 = mul i16 %B_V_load_30, i16 %A_V_load"   --->   Operation 748 'mul' 'mul_ln885_30' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 749 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_31)   --->   "%mul_ln885_31 = mul i16 %B_V_load_31, i16 %A_V_load"   --->   Operation 749 'mul' 'mul_ln885_31' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 750 [1/2] (2.77ns)   --->   "%B_V_load_32 = load i12 %B_V_addr_32"   --->   Operation 750 'load' 'B_V_load_32' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_18 : Operation 751 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_32)   --->   "%mul_ln885_32 = mul i16 %B_V_load_32, i16 %A_V_load"   --->   Operation 751 'mul' 'mul_ln885_32' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 752 [1/2] (2.77ns)   --->   "%B_V_load_33 = load i12 %B_V_addr_33"   --->   Operation 752 'load' 'B_V_load_33' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_18 : Operation 753 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_33)   --->   "%mul_ln885_33 = mul i16 %B_V_load_33, i16 %A_V_load"   --->   Operation 753 'mul' 'mul_ln885_33' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 754 [2/2] (2.77ns)   --->   "%B_V_load_34 = load i12 %B_V_addr_34"   --->   Operation 754 'load' 'B_V_load_34' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_18 : Operation 755 [2/2] (2.77ns)   --->   "%B_V_load_35 = load i12 %B_V_addr_35"   --->   Operation 755 'load' 'B_V_load_35' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_18 : Operation 756 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_27, i16 %temp_sum_V_27_1"   --->   Operation 756 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_18 : Operation 757 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_26, i16 %temp_sum_V_26_1"   --->   Operation 757 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 4.53>
ST_19 : Operation 758 [1/1] (0.00ns)   --->   "%or_ln82_27 = or i12 %tmp_5, i12 28" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 758 'or' 'or_ln82_27' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_19 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_27" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 759 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_19 : Operation 760 [1/1] (0.00ns)   --->   "%C_V_addr_28 = getelementptr i16 %C_V, i32 0, i32 %tmp_30" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 760 'getelementptr' 'C_V_addr_28' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_19 : Operation 761 [1/1] (0.00ns)   --->   "%or_ln82_28 = or i12 %tmp_5, i12 29" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 761 'or' 'or_ln82_28' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_19 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_28" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 762 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_19 : Operation 763 [1/1] (0.00ns)   --->   "%C_V_addr_29 = getelementptr i16 %C_V, i32 0, i32 %tmp_31" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 763 'getelementptr' 'C_V_addr_29' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_19 : Operation 764 [1/1] (0.00ns)   --->   "%or_ln232_35 = or i12 %tmp_67, i12 36"   --->   Operation 764 'or' 'or_ln232_35' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_19 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_35"   --->   Operation 765 'bitconcatenate' 'tmp_103' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_19 : Operation 766 [1/1] (0.00ns)   --->   "%B_V_addr_36 = getelementptr i16 %B_V, i32 0, i32 %tmp_103"   --->   Operation 766 'getelementptr' 'B_V_addr_36' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_19 : Operation 767 [1/1] (0.00ns)   --->   "%or_ln232_36 = or i12 %tmp_67, i12 37"   --->   Operation 767 'or' 'or_ln232_36' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_19 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_36"   --->   Operation 768 'bitconcatenate' 'tmp_104' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_19 : Operation 769 [1/1] (0.00ns)   --->   "%B_V_addr_37 = getelementptr i16 %B_V, i32 0, i32 %tmp_104"   --->   Operation 769 'getelementptr' 'B_V_addr_37' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_19 : Operation 770 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_28 = add i16 %mul_ln885_28, i16 %select_ln79_28"   --->   Operation 770 'add' 'temp_sum_V_28' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 771 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_28, i12 %C_V_addr_28" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 771 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_19 : Operation 772 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.29" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 772 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_19 : Operation 773 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_29 = add i16 %mul_ln885_29, i16 %select_ln79_29"   --->   Operation 773 'add' 'temp_sum_V_29' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 774 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_29, i12 %C_V_addr_29" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 774 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_19 : Operation 775 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.30" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 775 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_19 : Operation 776 [1/1] (0.00ns)   --->   "%temp_sum_V_30_1_load = load i16 %temp_sum_V_30_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 776 'load' 'temp_sum_V_30_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_19 : Operation 777 [1/1] (0.62ns)   --->   "%select_ln79_30 = select i1 %cmp59, i16 0, i16 %temp_sum_V_30_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 777 'select' 'select_ln79_30' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 778 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_30)   --->   "%mul_ln885_30 = mul i16 %B_V_load_30, i16 %A_V_load"   --->   Operation 778 'mul' 'mul_ln885_30' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 779 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_30 = add i16 %mul_ln885_30, i16 %select_ln79_30"   --->   Operation 779 'add' 'temp_sum_V_30' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 780 [1/1] (0.00ns)   --->   "%temp_sum_V_31_1_load = load i16 %temp_sum_V_31_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 780 'load' 'temp_sum_V_31_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_19 : Operation 781 [1/1] (0.62ns)   --->   "%select_ln79_31 = select i1 %cmp59, i16 0, i16 %temp_sum_V_31_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 781 'select' 'select_ln79_31' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 782 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_31)   --->   "%mul_ln885_31 = mul i16 %B_V_load_31, i16 %A_V_load"   --->   Operation 782 'mul' 'mul_ln885_31' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 783 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_31 = add i16 %mul_ln885_31, i16 %select_ln79_31"   --->   Operation 783 'add' 'temp_sum_V_31' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 784 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_32)   --->   "%mul_ln885_32 = mul i16 %B_V_load_32, i16 %A_V_load"   --->   Operation 784 'mul' 'mul_ln885_32' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 785 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_33)   --->   "%mul_ln885_33 = mul i16 %B_V_load_33, i16 %A_V_load"   --->   Operation 785 'mul' 'mul_ln885_33' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 786 [1/2] (2.77ns)   --->   "%B_V_load_34 = load i12 %B_V_addr_34"   --->   Operation 786 'load' 'B_V_load_34' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_19 : Operation 787 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_34)   --->   "%mul_ln885_34 = mul i16 %B_V_load_34, i16 %A_V_load"   --->   Operation 787 'mul' 'mul_ln885_34' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 788 [1/2] (2.77ns)   --->   "%B_V_load_35 = load i12 %B_V_addr_35"   --->   Operation 788 'load' 'B_V_load_35' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_19 : Operation 789 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_35)   --->   "%mul_ln885_35 = mul i16 %B_V_load_35, i16 %A_V_load"   --->   Operation 789 'mul' 'mul_ln885_35' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 790 [2/2] (2.77ns)   --->   "%B_V_load_36 = load i12 %B_V_addr_36"   --->   Operation 790 'load' 'B_V_load_36' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_19 : Operation 791 [2/2] (2.77ns)   --->   "%B_V_load_37 = load i12 %B_V_addr_37"   --->   Operation 791 'load' 'B_V_load_37' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_19 : Operation 792 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_29, i16 %temp_sum_V_29_1"   --->   Operation 792 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_19 : Operation 793 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_28, i16 %temp_sum_V_28_1"   --->   Operation 793 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 4.53>
ST_20 : Operation 794 [1/1] (0.00ns)   --->   "%or_ln82_29 = or i12 %tmp_5, i12 30" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 794 'or' 'or_ln82_29' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_29" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 795 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 796 [1/1] (0.00ns)   --->   "%C_V_addr_30 = getelementptr i16 %C_V, i32 0, i32 %tmp_32" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 796 'getelementptr' 'C_V_addr_30' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 797 [1/1] (0.00ns)   --->   "%or_ln82_30 = or i12 %tmp_5, i12 31" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 797 'or' 'or_ln82_30' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_30" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 798 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 799 [1/1] (0.00ns)   --->   "%C_V_addr_31 = getelementptr i16 %C_V, i32 0, i32 %tmp_33" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 799 'getelementptr' 'C_V_addr_31' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 800 [1/1] (0.00ns)   --->   "%or_ln232_37 = or i12 %tmp_67, i12 38"   --->   Operation 800 'or' 'or_ln232_37' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_37"   --->   Operation 801 'bitconcatenate' 'tmp_105' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 802 [1/1] (0.00ns)   --->   "%B_V_addr_38 = getelementptr i16 %B_V, i32 0, i32 %tmp_105"   --->   Operation 802 'getelementptr' 'B_V_addr_38' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 803 [1/1] (0.00ns)   --->   "%or_ln232_38 = or i12 %tmp_67, i12 39"   --->   Operation 803 'or' 'or_ln232_38' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_38"   --->   Operation 804 'bitconcatenate' 'tmp_106' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 805 [1/1] (0.00ns)   --->   "%B_V_addr_39 = getelementptr i16 %B_V, i32 0, i32 %tmp_106"   --->   Operation 805 'getelementptr' 'B_V_addr_39' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 806 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_30 = add i16 %mul_ln885_30, i16 %select_ln79_30"   --->   Operation 806 'add' 'temp_sum_V_30' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 807 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_30, i12 %C_V_addr_30" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 807 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_20 : Operation 808 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.31" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 808 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_20 : Operation 809 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_31 = add i16 %mul_ln885_31, i16 %select_ln79_31"   --->   Operation 809 'add' 'temp_sum_V_31' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 810 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_31, i12 %C_V_addr_31" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 810 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_20 : Operation 811 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.32" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 811 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_20 : Operation 812 [1/1] (0.00ns)   --->   "%temp_sum_V_32_1_load = load i16 %temp_sum_V_32_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 812 'load' 'temp_sum_V_32_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_20 : Operation 813 [1/1] (0.62ns)   --->   "%select_ln79_32 = select i1 %cmp59, i16 0, i16 %temp_sum_V_32_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 813 'select' 'select_ln79_32' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 814 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_32)   --->   "%mul_ln885_32 = mul i16 %B_V_load_32, i16 %A_V_load"   --->   Operation 814 'mul' 'mul_ln885_32' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 815 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_32 = add i16 %mul_ln885_32, i16 %select_ln79_32"   --->   Operation 815 'add' 'temp_sum_V_32' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 816 [1/1] (0.00ns)   --->   "%temp_sum_V_33_1_load = load i16 %temp_sum_V_33_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 816 'load' 'temp_sum_V_33_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_20 : Operation 817 [1/1] (0.62ns)   --->   "%select_ln79_33 = select i1 %cmp59, i16 0, i16 %temp_sum_V_33_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 817 'select' 'select_ln79_33' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 818 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_33)   --->   "%mul_ln885_33 = mul i16 %B_V_load_33, i16 %A_V_load"   --->   Operation 818 'mul' 'mul_ln885_33' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 819 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_33 = add i16 %mul_ln885_33, i16 %select_ln79_33"   --->   Operation 819 'add' 'temp_sum_V_33' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 820 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_34)   --->   "%mul_ln885_34 = mul i16 %B_V_load_34, i16 %A_V_load"   --->   Operation 820 'mul' 'mul_ln885_34' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 821 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_35)   --->   "%mul_ln885_35 = mul i16 %B_V_load_35, i16 %A_V_load"   --->   Operation 821 'mul' 'mul_ln885_35' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 822 [1/2] (2.77ns)   --->   "%B_V_load_36 = load i12 %B_V_addr_36"   --->   Operation 822 'load' 'B_V_load_36' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_20 : Operation 823 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_36)   --->   "%mul_ln885_36 = mul i16 %B_V_load_36, i16 %A_V_load"   --->   Operation 823 'mul' 'mul_ln885_36' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 824 [1/2] (2.77ns)   --->   "%B_V_load_37 = load i12 %B_V_addr_37"   --->   Operation 824 'load' 'B_V_load_37' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_20 : Operation 825 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_37)   --->   "%mul_ln885_37 = mul i16 %B_V_load_37, i16 %A_V_load"   --->   Operation 825 'mul' 'mul_ln885_37' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 826 [2/2] (2.77ns)   --->   "%B_V_load_38 = load i12 %B_V_addr_38"   --->   Operation 826 'load' 'B_V_load_38' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_20 : Operation 827 [2/2] (2.77ns)   --->   "%B_V_load_39 = load i12 %B_V_addr_39"   --->   Operation 827 'load' 'B_V_load_39' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_20 : Operation 828 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_31, i16 %temp_sum_V_31_1"   --->   Operation 828 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_20 : Operation 829 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_30, i16 %temp_sum_V_30_1"   --->   Operation 829 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 4.53>
ST_21 : Operation 830 [1/1] (0.00ns)   --->   "%or_ln82_31 = or i12 %tmp_5, i12 32" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 830 'or' 'or_ln82_31' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_31" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 831 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 832 [1/1] (0.00ns)   --->   "%C_V_addr_32 = getelementptr i16 %C_V, i32 0, i32 %tmp_34" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 832 'getelementptr' 'C_V_addr_32' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 833 [1/1] (0.00ns)   --->   "%or_ln82_32 = or i12 %tmp_5, i12 33" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 833 'or' 'or_ln82_32' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_32" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 834 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 835 [1/1] (0.00ns)   --->   "%C_V_addr_33 = getelementptr i16 %C_V, i32 0, i32 %tmp_35" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 835 'getelementptr' 'C_V_addr_33' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 836 [1/1] (0.00ns)   --->   "%or_ln232_39 = or i12 %tmp_67, i12 40"   --->   Operation 836 'or' 'or_ln232_39' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_39"   --->   Operation 837 'bitconcatenate' 'tmp_107' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 838 [1/1] (0.00ns)   --->   "%B_V_addr_40 = getelementptr i16 %B_V, i32 0, i32 %tmp_107"   --->   Operation 838 'getelementptr' 'B_V_addr_40' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 839 [1/1] (0.00ns)   --->   "%or_ln232_40 = or i12 %tmp_67, i12 41"   --->   Operation 839 'or' 'or_ln232_40' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_40"   --->   Operation 840 'bitconcatenate' 'tmp_108' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 841 [1/1] (0.00ns)   --->   "%B_V_addr_41 = getelementptr i16 %B_V, i32 0, i32 %tmp_108"   --->   Operation 841 'getelementptr' 'B_V_addr_41' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 842 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_32 = add i16 %mul_ln885_32, i16 %select_ln79_32"   --->   Operation 842 'add' 'temp_sum_V_32' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 843 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_32, i12 %C_V_addr_32" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 843 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_21 : Operation 844 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.33" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 844 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_21 : Operation 845 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_33 = add i16 %mul_ln885_33, i16 %select_ln79_33"   --->   Operation 845 'add' 'temp_sum_V_33' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 846 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_33, i12 %C_V_addr_33" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 846 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_21 : Operation 847 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.34" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 847 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_21 : Operation 848 [1/1] (0.00ns)   --->   "%temp_sum_V_34_1_load = load i16 %temp_sum_V_34_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 848 'load' 'temp_sum_V_34_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_21 : Operation 849 [1/1] (0.62ns)   --->   "%select_ln79_34 = select i1 %cmp59, i16 0, i16 %temp_sum_V_34_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 849 'select' 'select_ln79_34' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 850 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_34)   --->   "%mul_ln885_34 = mul i16 %B_V_load_34, i16 %A_V_load"   --->   Operation 850 'mul' 'mul_ln885_34' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 851 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_34 = add i16 %mul_ln885_34, i16 %select_ln79_34"   --->   Operation 851 'add' 'temp_sum_V_34' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 852 [1/1] (0.00ns)   --->   "%temp_sum_V_35_1_load = load i16 %temp_sum_V_35_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 852 'load' 'temp_sum_V_35_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_21 : Operation 853 [1/1] (0.62ns)   --->   "%select_ln79_35 = select i1 %cmp59, i16 0, i16 %temp_sum_V_35_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 853 'select' 'select_ln79_35' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 854 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_35)   --->   "%mul_ln885_35 = mul i16 %B_V_load_35, i16 %A_V_load"   --->   Operation 854 'mul' 'mul_ln885_35' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 855 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_35 = add i16 %mul_ln885_35, i16 %select_ln79_35"   --->   Operation 855 'add' 'temp_sum_V_35' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 856 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_36)   --->   "%mul_ln885_36 = mul i16 %B_V_load_36, i16 %A_V_load"   --->   Operation 856 'mul' 'mul_ln885_36' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 857 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_37)   --->   "%mul_ln885_37 = mul i16 %B_V_load_37, i16 %A_V_load"   --->   Operation 857 'mul' 'mul_ln885_37' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 858 [1/2] (2.77ns)   --->   "%B_V_load_38 = load i12 %B_V_addr_38"   --->   Operation 858 'load' 'B_V_load_38' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_21 : Operation 859 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_38)   --->   "%mul_ln885_38 = mul i16 %B_V_load_38, i16 %A_V_load"   --->   Operation 859 'mul' 'mul_ln885_38' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 860 [1/2] (2.77ns)   --->   "%B_V_load_39 = load i12 %B_V_addr_39"   --->   Operation 860 'load' 'B_V_load_39' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_21 : Operation 861 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_39)   --->   "%mul_ln885_39 = mul i16 %B_V_load_39, i16 %A_V_load"   --->   Operation 861 'mul' 'mul_ln885_39' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 862 [2/2] (2.77ns)   --->   "%B_V_load_40 = load i12 %B_V_addr_40"   --->   Operation 862 'load' 'B_V_load_40' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_21 : Operation 863 [2/2] (2.77ns)   --->   "%B_V_load_41 = load i12 %B_V_addr_41"   --->   Operation 863 'load' 'B_V_load_41' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_21 : Operation 864 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_33, i16 %temp_sum_V_33_1"   --->   Operation 864 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_21 : Operation 865 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_32, i16 %temp_sum_V_32_1"   --->   Operation 865 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 4.53>
ST_22 : Operation 866 [1/1] (0.00ns)   --->   "%or_ln82_33 = or i12 %tmp_5, i12 34" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 866 'or' 'or_ln82_33' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_33" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 867 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 868 [1/1] (0.00ns)   --->   "%C_V_addr_34 = getelementptr i16 %C_V, i32 0, i32 %tmp_36" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 868 'getelementptr' 'C_V_addr_34' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 869 [1/1] (0.00ns)   --->   "%or_ln82_34 = or i12 %tmp_5, i12 35" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 869 'or' 'or_ln82_34' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_34" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 870 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 871 [1/1] (0.00ns)   --->   "%C_V_addr_35 = getelementptr i16 %C_V, i32 0, i32 %tmp_37" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 871 'getelementptr' 'C_V_addr_35' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 872 [1/1] (0.00ns)   --->   "%or_ln232_41 = or i12 %tmp_67, i12 42"   --->   Operation 872 'or' 'or_ln232_41' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_41"   --->   Operation 873 'bitconcatenate' 'tmp_109' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 874 [1/1] (0.00ns)   --->   "%B_V_addr_42 = getelementptr i16 %B_V, i32 0, i32 %tmp_109"   --->   Operation 874 'getelementptr' 'B_V_addr_42' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 875 [1/1] (0.00ns)   --->   "%or_ln232_42 = or i12 %tmp_67, i12 43"   --->   Operation 875 'or' 'or_ln232_42' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_42"   --->   Operation 876 'bitconcatenate' 'tmp_110' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 877 [1/1] (0.00ns)   --->   "%B_V_addr_43 = getelementptr i16 %B_V, i32 0, i32 %tmp_110"   --->   Operation 877 'getelementptr' 'B_V_addr_43' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 878 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_34 = add i16 %mul_ln885_34, i16 %select_ln79_34"   --->   Operation 878 'add' 'temp_sum_V_34' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 879 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_34, i12 %C_V_addr_34" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 879 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_22 : Operation 880 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.35" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 880 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_22 : Operation 881 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_35 = add i16 %mul_ln885_35, i16 %select_ln79_35"   --->   Operation 881 'add' 'temp_sum_V_35' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 882 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_35, i12 %C_V_addr_35" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 882 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_22 : Operation 883 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.36" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 883 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_22 : Operation 884 [1/1] (0.00ns)   --->   "%temp_sum_V_36_1_load = load i16 %temp_sum_V_36_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 884 'load' 'temp_sum_V_36_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_22 : Operation 885 [1/1] (0.62ns)   --->   "%select_ln79_36 = select i1 %cmp59, i16 0, i16 %temp_sum_V_36_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 885 'select' 'select_ln79_36' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 886 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_36)   --->   "%mul_ln885_36 = mul i16 %B_V_load_36, i16 %A_V_load"   --->   Operation 886 'mul' 'mul_ln885_36' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 887 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_36 = add i16 %mul_ln885_36, i16 %select_ln79_36"   --->   Operation 887 'add' 'temp_sum_V_36' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 888 [1/1] (0.00ns)   --->   "%temp_sum_V_37_1_load = load i16 %temp_sum_V_37_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 888 'load' 'temp_sum_V_37_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_22 : Operation 889 [1/1] (0.62ns)   --->   "%select_ln79_37 = select i1 %cmp59, i16 0, i16 %temp_sum_V_37_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 889 'select' 'select_ln79_37' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 890 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_37)   --->   "%mul_ln885_37 = mul i16 %B_V_load_37, i16 %A_V_load"   --->   Operation 890 'mul' 'mul_ln885_37' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 891 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_37 = add i16 %mul_ln885_37, i16 %select_ln79_37"   --->   Operation 891 'add' 'temp_sum_V_37' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 892 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_38)   --->   "%mul_ln885_38 = mul i16 %B_V_load_38, i16 %A_V_load"   --->   Operation 892 'mul' 'mul_ln885_38' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 893 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_39)   --->   "%mul_ln885_39 = mul i16 %B_V_load_39, i16 %A_V_load"   --->   Operation 893 'mul' 'mul_ln885_39' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 894 [1/2] (2.77ns)   --->   "%B_V_load_40 = load i12 %B_V_addr_40"   --->   Operation 894 'load' 'B_V_load_40' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_22 : Operation 895 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_40)   --->   "%mul_ln885_40 = mul i16 %B_V_load_40, i16 %A_V_load"   --->   Operation 895 'mul' 'mul_ln885_40' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 896 [1/2] (2.77ns)   --->   "%B_V_load_41 = load i12 %B_V_addr_41"   --->   Operation 896 'load' 'B_V_load_41' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_22 : Operation 897 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_41)   --->   "%mul_ln885_41 = mul i16 %B_V_load_41, i16 %A_V_load"   --->   Operation 897 'mul' 'mul_ln885_41' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 898 [2/2] (2.77ns)   --->   "%B_V_load_42 = load i12 %B_V_addr_42"   --->   Operation 898 'load' 'B_V_load_42' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_22 : Operation 899 [2/2] (2.77ns)   --->   "%B_V_load_43 = load i12 %B_V_addr_43"   --->   Operation 899 'load' 'B_V_load_43' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_22 : Operation 900 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_35, i16 %temp_sum_V_35_1"   --->   Operation 900 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_22 : Operation 901 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_34, i16 %temp_sum_V_34_1"   --->   Operation 901 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 4.53>
ST_23 : Operation 902 [1/1] (0.00ns)   --->   "%or_ln82_35 = or i12 %tmp_5, i12 36" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 902 'or' 'or_ln82_35' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_35" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 903 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 904 [1/1] (0.00ns)   --->   "%C_V_addr_36 = getelementptr i16 %C_V, i32 0, i32 %tmp_38" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 904 'getelementptr' 'C_V_addr_36' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 905 [1/1] (0.00ns)   --->   "%or_ln82_36 = or i12 %tmp_5, i12 37" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 905 'or' 'or_ln82_36' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_36" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 906 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 907 [1/1] (0.00ns)   --->   "%C_V_addr_37 = getelementptr i16 %C_V, i32 0, i32 %tmp_39" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 907 'getelementptr' 'C_V_addr_37' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 908 [1/1] (0.00ns)   --->   "%or_ln232_43 = or i12 %tmp_67, i12 44"   --->   Operation 908 'or' 'or_ln232_43' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_43"   --->   Operation 909 'bitconcatenate' 'tmp_111' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 910 [1/1] (0.00ns)   --->   "%B_V_addr_44 = getelementptr i16 %B_V, i32 0, i32 %tmp_111"   --->   Operation 910 'getelementptr' 'B_V_addr_44' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 911 [1/1] (0.00ns)   --->   "%or_ln232_44 = or i12 %tmp_67, i12 45"   --->   Operation 911 'or' 'or_ln232_44' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_44"   --->   Operation 912 'bitconcatenate' 'tmp_112' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 913 [1/1] (0.00ns)   --->   "%B_V_addr_45 = getelementptr i16 %B_V, i32 0, i32 %tmp_112"   --->   Operation 913 'getelementptr' 'B_V_addr_45' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 914 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_36 = add i16 %mul_ln885_36, i16 %select_ln79_36"   --->   Operation 914 'add' 'temp_sum_V_36' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 915 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_36, i12 %C_V_addr_36" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 915 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_23 : Operation 916 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.37" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 916 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_23 : Operation 917 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_37 = add i16 %mul_ln885_37, i16 %select_ln79_37"   --->   Operation 917 'add' 'temp_sum_V_37' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 918 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_37, i12 %C_V_addr_37" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 918 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_23 : Operation 919 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.38" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 919 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_23 : Operation 920 [1/1] (0.00ns)   --->   "%temp_sum_V_38_1_load = load i16 %temp_sum_V_38_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 920 'load' 'temp_sum_V_38_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_23 : Operation 921 [1/1] (0.62ns)   --->   "%select_ln79_38 = select i1 %cmp59, i16 0, i16 %temp_sum_V_38_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 921 'select' 'select_ln79_38' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 922 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_38)   --->   "%mul_ln885_38 = mul i16 %B_V_load_38, i16 %A_V_load"   --->   Operation 922 'mul' 'mul_ln885_38' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 923 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_38 = add i16 %mul_ln885_38, i16 %select_ln79_38"   --->   Operation 923 'add' 'temp_sum_V_38' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 924 [1/1] (0.00ns)   --->   "%temp_sum_V_39_1_load = load i16 %temp_sum_V_39_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 924 'load' 'temp_sum_V_39_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_23 : Operation 925 [1/1] (0.62ns)   --->   "%select_ln79_39 = select i1 %cmp59, i16 0, i16 %temp_sum_V_39_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 925 'select' 'select_ln79_39' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 926 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_39)   --->   "%mul_ln885_39 = mul i16 %B_V_load_39, i16 %A_V_load"   --->   Operation 926 'mul' 'mul_ln885_39' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 927 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_39 = add i16 %mul_ln885_39, i16 %select_ln79_39"   --->   Operation 927 'add' 'temp_sum_V_39' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 928 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_40)   --->   "%mul_ln885_40 = mul i16 %B_V_load_40, i16 %A_V_load"   --->   Operation 928 'mul' 'mul_ln885_40' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 929 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_41)   --->   "%mul_ln885_41 = mul i16 %B_V_load_41, i16 %A_V_load"   --->   Operation 929 'mul' 'mul_ln885_41' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 930 [1/2] (2.77ns)   --->   "%B_V_load_42 = load i12 %B_V_addr_42"   --->   Operation 930 'load' 'B_V_load_42' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_23 : Operation 931 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_42)   --->   "%mul_ln885_42 = mul i16 %B_V_load_42, i16 %A_V_load"   --->   Operation 931 'mul' 'mul_ln885_42' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 932 [1/2] (2.77ns)   --->   "%B_V_load_43 = load i12 %B_V_addr_43"   --->   Operation 932 'load' 'B_V_load_43' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_23 : Operation 933 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_43)   --->   "%mul_ln885_43 = mul i16 %B_V_load_43, i16 %A_V_load"   --->   Operation 933 'mul' 'mul_ln885_43' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 934 [2/2] (2.77ns)   --->   "%B_V_load_44 = load i12 %B_V_addr_44"   --->   Operation 934 'load' 'B_V_load_44' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_23 : Operation 935 [2/2] (2.77ns)   --->   "%B_V_load_45 = load i12 %B_V_addr_45"   --->   Operation 935 'load' 'B_V_load_45' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_23 : Operation 936 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_37, i16 %temp_sum_V_37_1"   --->   Operation 936 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_23 : Operation 937 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_36, i16 %temp_sum_V_36_1"   --->   Operation 937 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 4.53>
ST_24 : Operation 938 [1/1] (0.00ns)   --->   "%or_ln82_37 = or i12 %tmp_5, i12 38" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 938 'or' 'or_ln82_37' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_24 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_37" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 939 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_24 : Operation 940 [1/1] (0.00ns)   --->   "%C_V_addr_38 = getelementptr i16 %C_V, i32 0, i32 %tmp_40" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 940 'getelementptr' 'C_V_addr_38' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_24 : Operation 941 [1/1] (0.00ns)   --->   "%or_ln82_38 = or i12 %tmp_5, i12 39" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 941 'or' 'or_ln82_38' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_24 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_38" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 942 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_24 : Operation 943 [1/1] (0.00ns)   --->   "%C_V_addr_39 = getelementptr i16 %C_V, i32 0, i32 %tmp_41" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 943 'getelementptr' 'C_V_addr_39' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_24 : Operation 944 [1/1] (0.00ns)   --->   "%or_ln232_45 = or i12 %tmp_67, i12 46"   --->   Operation 944 'or' 'or_ln232_45' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_24 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_45"   --->   Operation 945 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_24 : Operation 946 [1/1] (0.00ns)   --->   "%B_V_addr_46 = getelementptr i16 %B_V, i32 0, i32 %tmp_113"   --->   Operation 946 'getelementptr' 'B_V_addr_46' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_24 : Operation 947 [1/1] (0.00ns)   --->   "%or_ln232_46 = or i12 %tmp_67, i12 47"   --->   Operation 947 'or' 'or_ln232_46' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_24 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_46"   --->   Operation 948 'bitconcatenate' 'tmp_114' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_24 : Operation 949 [1/1] (0.00ns)   --->   "%B_V_addr_47 = getelementptr i16 %B_V, i32 0, i32 %tmp_114"   --->   Operation 949 'getelementptr' 'B_V_addr_47' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_24 : Operation 950 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_38 = add i16 %mul_ln885_38, i16 %select_ln79_38"   --->   Operation 950 'add' 'temp_sum_V_38' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 951 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_38, i12 %C_V_addr_38" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 951 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_24 : Operation 952 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.39" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 952 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_24 : Operation 953 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_39 = add i16 %mul_ln885_39, i16 %select_ln79_39"   --->   Operation 953 'add' 'temp_sum_V_39' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 954 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_39, i12 %C_V_addr_39" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 954 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_24 : Operation 955 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.40" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 955 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_24 : Operation 956 [1/1] (0.00ns)   --->   "%temp_sum_V_40_1_load = load i16 %temp_sum_V_40_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 956 'load' 'temp_sum_V_40_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_24 : Operation 957 [1/1] (0.62ns)   --->   "%select_ln79_40 = select i1 %cmp59, i16 0, i16 %temp_sum_V_40_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 957 'select' 'select_ln79_40' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 958 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_40)   --->   "%mul_ln885_40 = mul i16 %B_V_load_40, i16 %A_V_load"   --->   Operation 958 'mul' 'mul_ln885_40' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 959 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_40 = add i16 %mul_ln885_40, i16 %select_ln79_40"   --->   Operation 959 'add' 'temp_sum_V_40' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 960 [1/1] (0.00ns)   --->   "%temp_sum_V_41_1_load = load i16 %temp_sum_V_41_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 960 'load' 'temp_sum_V_41_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_24 : Operation 961 [1/1] (0.62ns)   --->   "%select_ln79_41 = select i1 %cmp59, i16 0, i16 %temp_sum_V_41_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 961 'select' 'select_ln79_41' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 962 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_41)   --->   "%mul_ln885_41 = mul i16 %B_V_load_41, i16 %A_V_load"   --->   Operation 962 'mul' 'mul_ln885_41' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 963 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_41 = add i16 %mul_ln885_41, i16 %select_ln79_41"   --->   Operation 963 'add' 'temp_sum_V_41' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 964 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_42)   --->   "%mul_ln885_42 = mul i16 %B_V_load_42, i16 %A_V_load"   --->   Operation 964 'mul' 'mul_ln885_42' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 965 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_43)   --->   "%mul_ln885_43 = mul i16 %B_V_load_43, i16 %A_V_load"   --->   Operation 965 'mul' 'mul_ln885_43' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 966 [1/2] (2.77ns)   --->   "%B_V_load_44 = load i12 %B_V_addr_44"   --->   Operation 966 'load' 'B_V_load_44' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_24 : Operation 967 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_44)   --->   "%mul_ln885_44 = mul i16 %B_V_load_44, i16 %A_V_load"   --->   Operation 967 'mul' 'mul_ln885_44' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 968 [1/2] (2.77ns)   --->   "%B_V_load_45 = load i12 %B_V_addr_45"   --->   Operation 968 'load' 'B_V_load_45' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_24 : Operation 969 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_45)   --->   "%mul_ln885_45 = mul i16 %B_V_load_45, i16 %A_V_load"   --->   Operation 969 'mul' 'mul_ln885_45' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 970 [2/2] (2.77ns)   --->   "%B_V_load_46 = load i12 %B_V_addr_46"   --->   Operation 970 'load' 'B_V_load_46' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_24 : Operation 971 [2/2] (2.77ns)   --->   "%B_V_load_47 = load i12 %B_V_addr_47"   --->   Operation 971 'load' 'B_V_load_47' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_24 : Operation 972 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_39, i16 %temp_sum_V_39_1"   --->   Operation 972 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_24 : Operation 973 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_38, i16 %temp_sum_V_38_1"   --->   Operation 973 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 4.53>
ST_25 : Operation 974 [1/1] (0.00ns)   --->   "%or_ln82_39 = or i12 %tmp_5, i12 40" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 974 'or' 'or_ln82_39' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_39" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 975 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 976 [1/1] (0.00ns)   --->   "%C_V_addr_40 = getelementptr i16 %C_V, i32 0, i32 %tmp_42" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 976 'getelementptr' 'C_V_addr_40' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 977 [1/1] (0.00ns)   --->   "%or_ln82_40 = or i12 %tmp_5, i12 41" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 977 'or' 'or_ln82_40' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_40" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 978 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 979 [1/1] (0.00ns)   --->   "%C_V_addr_41 = getelementptr i16 %C_V, i32 0, i32 %tmp_43" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 979 'getelementptr' 'C_V_addr_41' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 980 [1/1] (0.00ns)   --->   "%or_ln232_47 = or i12 %tmp_67, i12 48"   --->   Operation 980 'or' 'or_ln232_47' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_47"   --->   Operation 981 'bitconcatenate' 'tmp_115' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 982 [1/1] (0.00ns)   --->   "%B_V_addr_48 = getelementptr i16 %B_V, i32 0, i32 %tmp_115"   --->   Operation 982 'getelementptr' 'B_V_addr_48' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 983 [1/1] (0.00ns)   --->   "%or_ln232_48 = or i12 %tmp_67, i12 49"   --->   Operation 983 'or' 'or_ln232_48' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_48"   --->   Operation 984 'bitconcatenate' 'tmp_116' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 985 [1/1] (0.00ns)   --->   "%B_V_addr_49 = getelementptr i16 %B_V, i32 0, i32 %tmp_116"   --->   Operation 985 'getelementptr' 'B_V_addr_49' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 986 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_40 = add i16 %mul_ln885_40, i16 %select_ln79_40"   --->   Operation 986 'add' 'temp_sum_V_40' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 987 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_40, i12 %C_V_addr_40" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 987 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_25 : Operation 988 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.41" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 988 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_25 : Operation 989 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_41 = add i16 %mul_ln885_41, i16 %select_ln79_41"   --->   Operation 989 'add' 'temp_sum_V_41' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 990 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_41, i12 %C_V_addr_41" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 990 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_25 : Operation 991 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.42" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 991 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_25 : Operation 992 [1/1] (0.00ns)   --->   "%temp_sum_V_42_1_load = load i16 %temp_sum_V_42_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 992 'load' 'temp_sum_V_42_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_25 : Operation 993 [1/1] (0.62ns)   --->   "%select_ln79_42 = select i1 %cmp59, i16 0, i16 %temp_sum_V_42_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 993 'select' 'select_ln79_42' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 994 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_42)   --->   "%mul_ln885_42 = mul i16 %B_V_load_42, i16 %A_V_load"   --->   Operation 994 'mul' 'mul_ln885_42' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 995 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_42 = add i16 %mul_ln885_42, i16 %select_ln79_42"   --->   Operation 995 'add' 'temp_sum_V_42' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 996 [1/1] (0.00ns)   --->   "%temp_sum_V_43_1_load = load i16 %temp_sum_V_43_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 996 'load' 'temp_sum_V_43_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_25 : Operation 997 [1/1] (0.62ns)   --->   "%select_ln79_43 = select i1 %cmp59, i16 0, i16 %temp_sum_V_43_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 997 'select' 'select_ln79_43' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 998 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_43)   --->   "%mul_ln885_43 = mul i16 %B_V_load_43, i16 %A_V_load"   --->   Operation 998 'mul' 'mul_ln885_43' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 999 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_43 = add i16 %mul_ln885_43, i16 %select_ln79_43"   --->   Operation 999 'add' 'temp_sum_V_43' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1000 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_44)   --->   "%mul_ln885_44 = mul i16 %B_V_load_44, i16 %A_V_load"   --->   Operation 1000 'mul' 'mul_ln885_44' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1001 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_45)   --->   "%mul_ln885_45 = mul i16 %B_V_load_45, i16 %A_V_load"   --->   Operation 1001 'mul' 'mul_ln885_45' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1002 [1/2] (2.77ns)   --->   "%B_V_load_46 = load i12 %B_V_addr_46"   --->   Operation 1002 'load' 'B_V_load_46' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_25 : Operation 1003 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_46)   --->   "%mul_ln885_46 = mul i16 %B_V_load_46, i16 %A_V_load"   --->   Operation 1003 'mul' 'mul_ln885_46' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1004 [1/2] (2.77ns)   --->   "%B_V_load_47 = load i12 %B_V_addr_47"   --->   Operation 1004 'load' 'B_V_load_47' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_25 : Operation 1005 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_47)   --->   "%mul_ln885_47 = mul i16 %B_V_load_47, i16 %A_V_load"   --->   Operation 1005 'mul' 'mul_ln885_47' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1006 [2/2] (2.77ns)   --->   "%B_V_load_48 = load i12 %B_V_addr_48"   --->   Operation 1006 'load' 'B_V_load_48' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_25 : Operation 1007 [2/2] (2.77ns)   --->   "%B_V_load_49 = load i12 %B_V_addr_49"   --->   Operation 1007 'load' 'B_V_load_49' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_25 : Operation 1008 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_41, i16 %temp_sum_V_41_1"   --->   Operation 1008 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 1009 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_40, i16 %temp_sum_V_40_1"   --->   Operation 1009 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 4.53>
ST_26 : Operation 1010 [1/1] (0.00ns)   --->   "%or_ln82_41 = or i12 %tmp_5, i12 42" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1010 'or' 'or_ln82_41' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_26 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_41" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1011 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_26 : Operation 1012 [1/1] (0.00ns)   --->   "%C_V_addr_42 = getelementptr i16 %C_V, i32 0, i32 %tmp_44" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1012 'getelementptr' 'C_V_addr_42' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_26 : Operation 1013 [1/1] (0.00ns)   --->   "%or_ln82_42 = or i12 %tmp_5, i12 43" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1013 'or' 'or_ln82_42' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_26 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_42" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1014 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_26 : Operation 1015 [1/1] (0.00ns)   --->   "%C_V_addr_43 = getelementptr i16 %C_V, i32 0, i32 %tmp_45" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1015 'getelementptr' 'C_V_addr_43' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_26 : Operation 1016 [1/1] (0.00ns)   --->   "%or_ln232_49 = or i12 %tmp_67, i12 50"   --->   Operation 1016 'or' 'or_ln232_49' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_26 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_49"   --->   Operation 1017 'bitconcatenate' 'tmp_117' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_26 : Operation 1018 [1/1] (0.00ns)   --->   "%B_V_addr_50 = getelementptr i16 %B_V, i32 0, i32 %tmp_117"   --->   Operation 1018 'getelementptr' 'B_V_addr_50' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_26 : Operation 1019 [1/1] (0.00ns)   --->   "%or_ln232_50 = or i12 %tmp_67, i12 51"   --->   Operation 1019 'or' 'or_ln232_50' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_26 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_50"   --->   Operation 1020 'bitconcatenate' 'tmp_118' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_26 : Operation 1021 [1/1] (0.00ns)   --->   "%B_V_addr_51 = getelementptr i16 %B_V, i32 0, i32 %tmp_118"   --->   Operation 1021 'getelementptr' 'B_V_addr_51' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_26 : Operation 1022 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_42 = add i16 %mul_ln885_42, i16 %select_ln79_42"   --->   Operation 1022 'add' 'temp_sum_V_42' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1023 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_42, i12 %C_V_addr_42" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1023 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_26 : Operation 1024 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.43" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1024 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_26 : Operation 1025 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_43 = add i16 %mul_ln885_43, i16 %select_ln79_43"   --->   Operation 1025 'add' 'temp_sum_V_43' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1026 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_43, i12 %C_V_addr_43" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1026 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_26 : Operation 1027 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.44" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1027 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_26 : Operation 1028 [1/1] (0.00ns)   --->   "%temp_sum_V_44_1_load = load i16 %temp_sum_V_44_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1028 'load' 'temp_sum_V_44_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_26 : Operation 1029 [1/1] (0.62ns)   --->   "%select_ln79_44 = select i1 %cmp59, i16 0, i16 %temp_sum_V_44_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1029 'select' 'select_ln79_44' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1030 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_44)   --->   "%mul_ln885_44 = mul i16 %B_V_load_44, i16 %A_V_load"   --->   Operation 1030 'mul' 'mul_ln885_44' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1031 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_44 = add i16 %mul_ln885_44, i16 %select_ln79_44"   --->   Operation 1031 'add' 'temp_sum_V_44' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1032 [1/1] (0.00ns)   --->   "%temp_sum_V_45_1_load = load i16 %temp_sum_V_45_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1032 'load' 'temp_sum_V_45_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_26 : Operation 1033 [1/1] (0.62ns)   --->   "%select_ln79_45 = select i1 %cmp59, i16 0, i16 %temp_sum_V_45_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1033 'select' 'select_ln79_45' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1034 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_45)   --->   "%mul_ln885_45 = mul i16 %B_V_load_45, i16 %A_V_load"   --->   Operation 1034 'mul' 'mul_ln885_45' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1035 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_45 = add i16 %mul_ln885_45, i16 %select_ln79_45"   --->   Operation 1035 'add' 'temp_sum_V_45' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1036 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_46)   --->   "%mul_ln885_46 = mul i16 %B_V_load_46, i16 %A_V_load"   --->   Operation 1036 'mul' 'mul_ln885_46' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1037 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_47)   --->   "%mul_ln885_47 = mul i16 %B_V_load_47, i16 %A_V_load"   --->   Operation 1037 'mul' 'mul_ln885_47' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1038 [1/2] (2.77ns)   --->   "%B_V_load_48 = load i12 %B_V_addr_48"   --->   Operation 1038 'load' 'B_V_load_48' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_26 : Operation 1039 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_48)   --->   "%mul_ln885_48 = mul i16 %B_V_load_48, i16 %A_V_load"   --->   Operation 1039 'mul' 'mul_ln885_48' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1040 [1/2] (2.77ns)   --->   "%B_V_load_49 = load i12 %B_V_addr_49"   --->   Operation 1040 'load' 'B_V_load_49' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_26 : Operation 1041 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_49)   --->   "%mul_ln885_49 = mul i16 %B_V_load_49, i16 %A_V_load"   --->   Operation 1041 'mul' 'mul_ln885_49' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1042 [2/2] (2.77ns)   --->   "%B_V_load_50 = load i12 %B_V_addr_50"   --->   Operation 1042 'load' 'B_V_load_50' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_26 : Operation 1043 [2/2] (2.77ns)   --->   "%B_V_load_51 = load i12 %B_V_addr_51"   --->   Operation 1043 'load' 'B_V_load_51' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_26 : Operation 1044 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_43, i16 %temp_sum_V_43_1"   --->   Operation 1044 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_26 : Operation 1045 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_42, i16 %temp_sum_V_42_1"   --->   Operation 1045 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 4.53>
ST_27 : Operation 1046 [1/1] (0.00ns)   --->   "%or_ln82_43 = or i12 %tmp_5, i12 44" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1046 'or' 'or_ln82_43' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_43" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1047 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 1048 [1/1] (0.00ns)   --->   "%C_V_addr_44 = getelementptr i16 %C_V, i32 0, i32 %tmp_46" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1048 'getelementptr' 'C_V_addr_44' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 1049 [1/1] (0.00ns)   --->   "%or_ln82_44 = or i12 %tmp_5, i12 45" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1049 'or' 'or_ln82_44' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_44" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1050 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 1051 [1/1] (0.00ns)   --->   "%C_V_addr_45 = getelementptr i16 %C_V, i32 0, i32 %tmp_47" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1051 'getelementptr' 'C_V_addr_45' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 1052 [1/1] (0.00ns)   --->   "%or_ln232_51 = or i12 %tmp_67, i12 52"   --->   Operation 1052 'or' 'or_ln232_51' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_51"   --->   Operation 1053 'bitconcatenate' 'tmp_119' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 1054 [1/1] (0.00ns)   --->   "%B_V_addr_52 = getelementptr i16 %B_V, i32 0, i32 %tmp_119"   --->   Operation 1054 'getelementptr' 'B_V_addr_52' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 1055 [1/1] (0.00ns)   --->   "%or_ln232_52 = or i12 %tmp_67, i12 53"   --->   Operation 1055 'or' 'or_ln232_52' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_52"   --->   Operation 1056 'bitconcatenate' 'tmp_120' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 1057 [1/1] (0.00ns)   --->   "%B_V_addr_53 = getelementptr i16 %B_V, i32 0, i32 %tmp_120"   --->   Operation 1057 'getelementptr' 'B_V_addr_53' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 1058 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_44 = add i16 %mul_ln885_44, i16 %select_ln79_44"   --->   Operation 1058 'add' 'temp_sum_V_44' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1059 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_44, i12 %C_V_addr_44" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1059 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_27 : Operation 1060 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.45" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1060 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_27 : Operation 1061 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_45 = add i16 %mul_ln885_45, i16 %select_ln79_45"   --->   Operation 1061 'add' 'temp_sum_V_45' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1062 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_45, i12 %C_V_addr_45" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1062 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_27 : Operation 1063 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.46" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1063 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_27 : Operation 1064 [1/1] (0.00ns)   --->   "%temp_sum_V_46_1_load = load i16 %temp_sum_V_46_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1064 'load' 'temp_sum_V_46_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_27 : Operation 1065 [1/1] (0.62ns)   --->   "%select_ln79_46 = select i1 %cmp59, i16 0, i16 %temp_sum_V_46_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1065 'select' 'select_ln79_46' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1066 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_46)   --->   "%mul_ln885_46 = mul i16 %B_V_load_46, i16 %A_V_load"   --->   Operation 1066 'mul' 'mul_ln885_46' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1067 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_46 = add i16 %mul_ln885_46, i16 %select_ln79_46"   --->   Operation 1067 'add' 'temp_sum_V_46' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1068 [1/1] (0.00ns)   --->   "%temp_sum_V_47_1_load = load i16 %temp_sum_V_47_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1068 'load' 'temp_sum_V_47_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_27 : Operation 1069 [1/1] (0.62ns)   --->   "%select_ln79_47 = select i1 %cmp59, i16 0, i16 %temp_sum_V_47_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1069 'select' 'select_ln79_47' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1070 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_47)   --->   "%mul_ln885_47 = mul i16 %B_V_load_47, i16 %A_V_load"   --->   Operation 1070 'mul' 'mul_ln885_47' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1071 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_47 = add i16 %mul_ln885_47, i16 %select_ln79_47"   --->   Operation 1071 'add' 'temp_sum_V_47' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1072 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_48)   --->   "%mul_ln885_48 = mul i16 %B_V_load_48, i16 %A_V_load"   --->   Operation 1072 'mul' 'mul_ln885_48' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1073 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_49)   --->   "%mul_ln885_49 = mul i16 %B_V_load_49, i16 %A_V_load"   --->   Operation 1073 'mul' 'mul_ln885_49' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1074 [1/2] (2.77ns)   --->   "%B_V_load_50 = load i12 %B_V_addr_50"   --->   Operation 1074 'load' 'B_V_load_50' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_27 : Operation 1075 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_50)   --->   "%mul_ln885_50 = mul i16 %B_V_load_50, i16 %A_V_load"   --->   Operation 1075 'mul' 'mul_ln885_50' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1076 [1/2] (2.77ns)   --->   "%B_V_load_51 = load i12 %B_V_addr_51"   --->   Operation 1076 'load' 'B_V_load_51' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_27 : Operation 1077 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_51)   --->   "%mul_ln885_51 = mul i16 %B_V_load_51, i16 %A_V_load"   --->   Operation 1077 'mul' 'mul_ln885_51' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1078 [2/2] (2.77ns)   --->   "%B_V_load_52 = load i12 %B_V_addr_52"   --->   Operation 1078 'load' 'B_V_load_52' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_27 : Operation 1079 [2/2] (2.77ns)   --->   "%B_V_load_53 = load i12 %B_V_addr_53"   --->   Operation 1079 'load' 'B_V_load_53' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_27 : Operation 1080 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_45, i16 %temp_sum_V_45_1"   --->   Operation 1080 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_27 : Operation 1081 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_44, i16 %temp_sum_V_44_1"   --->   Operation 1081 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 4.53>
ST_28 : Operation 1082 [1/1] (0.00ns)   --->   "%or_ln82_45 = or i12 %tmp_5, i12 46" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1082 'or' 'or_ln82_45' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_28 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_45" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1083 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_28 : Operation 1084 [1/1] (0.00ns)   --->   "%C_V_addr_46 = getelementptr i16 %C_V, i32 0, i32 %tmp_48" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1084 'getelementptr' 'C_V_addr_46' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_28 : Operation 1085 [1/1] (0.00ns)   --->   "%or_ln82_46 = or i12 %tmp_5, i12 47" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1085 'or' 'or_ln82_46' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_28 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_46" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1086 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_28 : Operation 1087 [1/1] (0.00ns)   --->   "%C_V_addr_47 = getelementptr i16 %C_V, i32 0, i32 %tmp_49" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1087 'getelementptr' 'C_V_addr_47' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_28 : Operation 1088 [1/1] (0.00ns)   --->   "%or_ln232_53 = or i12 %tmp_67, i12 54"   --->   Operation 1088 'or' 'or_ln232_53' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_28 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_53"   --->   Operation 1089 'bitconcatenate' 'tmp_121' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_28 : Operation 1090 [1/1] (0.00ns)   --->   "%B_V_addr_54 = getelementptr i16 %B_V, i32 0, i32 %tmp_121"   --->   Operation 1090 'getelementptr' 'B_V_addr_54' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_28 : Operation 1091 [1/1] (0.00ns)   --->   "%or_ln232_54 = or i12 %tmp_67, i12 55"   --->   Operation 1091 'or' 'or_ln232_54' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_28 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_54"   --->   Operation 1092 'bitconcatenate' 'tmp_122' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_28 : Operation 1093 [1/1] (0.00ns)   --->   "%B_V_addr_55 = getelementptr i16 %B_V, i32 0, i32 %tmp_122"   --->   Operation 1093 'getelementptr' 'B_V_addr_55' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_28 : Operation 1094 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_46 = add i16 %mul_ln885_46, i16 %select_ln79_46"   --->   Operation 1094 'add' 'temp_sum_V_46' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1095 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_46, i12 %C_V_addr_46" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1095 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_28 : Operation 1096 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.47" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1096 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_28 : Operation 1097 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_47 = add i16 %mul_ln885_47, i16 %select_ln79_47"   --->   Operation 1097 'add' 'temp_sum_V_47' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1098 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_47, i12 %C_V_addr_47" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1098 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_28 : Operation 1099 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.48" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1099 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_28 : Operation 1100 [1/1] (0.00ns)   --->   "%temp_sum_V_48_1_load = load i16 %temp_sum_V_48_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1100 'load' 'temp_sum_V_48_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_28 : Operation 1101 [1/1] (0.62ns)   --->   "%select_ln79_48 = select i1 %cmp59, i16 0, i16 %temp_sum_V_48_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1101 'select' 'select_ln79_48' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1102 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_48)   --->   "%mul_ln885_48 = mul i16 %B_V_load_48, i16 %A_V_load"   --->   Operation 1102 'mul' 'mul_ln885_48' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1103 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_48 = add i16 %mul_ln885_48, i16 %select_ln79_48"   --->   Operation 1103 'add' 'temp_sum_V_48' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1104 [1/1] (0.00ns)   --->   "%temp_sum_V_49_1_load = load i16 %temp_sum_V_49_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1104 'load' 'temp_sum_V_49_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_28 : Operation 1105 [1/1] (0.62ns)   --->   "%select_ln79_49 = select i1 %cmp59, i16 0, i16 %temp_sum_V_49_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1105 'select' 'select_ln79_49' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1106 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_49)   --->   "%mul_ln885_49 = mul i16 %B_V_load_49, i16 %A_V_load"   --->   Operation 1106 'mul' 'mul_ln885_49' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1107 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_49 = add i16 %mul_ln885_49, i16 %select_ln79_49"   --->   Operation 1107 'add' 'temp_sum_V_49' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1108 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_50)   --->   "%mul_ln885_50 = mul i16 %B_V_load_50, i16 %A_V_load"   --->   Operation 1108 'mul' 'mul_ln885_50' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1109 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_51)   --->   "%mul_ln885_51 = mul i16 %B_V_load_51, i16 %A_V_load"   --->   Operation 1109 'mul' 'mul_ln885_51' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1110 [1/2] (2.77ns)   --->   "%B_V_load_52 = load i12 %B_V_addr_52"   --->   Operation 1110 'load' 'B_V_load_52' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_28 : Operation 1111 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_52)   --->   "%mul_ln885_52 = mul i16 %B_V_load_52, i16 %A_V_load"   --->   Operation 1111 'mul' 'mul_ln885_52' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1112 [1/2] (2.77ns)   --->   "%B_V_load_53 = load i12 %B_V_addr_53"   --->   Operation 1112 'load' 'B_V_load_53' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_28 : Operation 1113 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_53)   --->   "%mul_ln885_53 = mul i16 %B_V_load_53, i16 %A_V_load"   --->   Operation 1113 'mul' 'mul_ln885_53' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1114 [2/2] (2.77ns)   --->   "%B_V_load_54 = load i12 %B_V_addr_54"   --->   Operation 1114 'load' 'B_V_load_54' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_28 : Operation 1115 [2/2] (2.77ns)   --->   "%B_V_load_55 = load i12 %B_V_addr_55"   --->   Operation 1115 'load' 'B_V_load_55' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_28 : Operation 1116 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_47, i16 %temp_sum_V_47_1"   --->   Operation 1116 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_28 : Operation 1117 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_46, i16 %temp_sum_V_46_1"   --->   Operation 1117 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 4.53>
ST_29 : Operation 1118 [1/1] (0.00ns)   --->   "%or_ln82_47 = or i12 %tmp_5, i12 48" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1118 'or' 'or_ln82_47' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_29 : Operation 1119 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_47" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1119 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_29 : Operation 1120 [1/1] (0.00ns)   --->   "%C_V_addr_48 = getelementptr i16 %C_V, i32 0, i32 %tmp_50" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1120 'getelementptr' 'C_V_addr_48' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_29 : Operation 1121 [1/1] (0.00ns)   --->   "%or_ln82_48 = or i12 %tmp_5, i12 49" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1121 'or' 'or_ln82_48' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_29 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_48" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1122 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_29 : Operation 1123 [1/1] (0.00ns)   --->   "%C_V_addr_49 = getelementptr i16 %C_V, i32 0, i32 %tmp_51" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1123 'getelementptr' 'C_V_addr_49' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_29 : Operation 1124 [1/1] (0.00ns)   --->   "%or_ln232_55 = or i12 %tmp_67, i12 56"   --->   Operation 1124 'or' 'or_ln232_55' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_29 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_55"   --->   Operation 1125 'bitconcatenate' 'tmp_123' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_29 : Operation 1126 [1/1] (0.00ns)   --->   "%B_V_addr_56 = getelementptr i16 %B_V, i32 0, i32 %tmp_123"   --->   Operation 1126 'getelementptr' 'B_V_addr_56' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_29 : Operation 1127 [1/1] (0.00ns)   --->   "%or_ln232_56 = or i12 %tmp_67, i12 57"   --->   Operation 1127 'or' 'or_ln232_56' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_29 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_56"   --->   Operation 1128 'bitconcatenate' 'tmp_124' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_29 : Operation 1129 [1/1] (0.00ns)   --->   "%B_V_addr_57 = getelementptr i16 %B_V, i32 0, i32 %tmp_124"   --->   Operation 1129 'getelementptr' 'B_V_addr_57' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_29 : Operation 1130 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_48 = add i16 %mul_ln885_48, i16 %select_ln79_48"   --->   Operation 1130 'add' 'temp_sum_V_48' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1131 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_48, i12 %C_V_addr_48" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1131 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_29 : Operation 1132 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.49" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1132 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_29 : Operation 1133 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_49 = add i16 %mul_ln885_49, i16 %select_ln79_49"   --->   Operation 1133 'add' 'temp_sum_V_49' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1134 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_49, i12 %C_V_addr_49" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1134 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_29 : Operation 1135 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.50" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1135 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_29 : Operation 1136 [1/1] (0.00ns)   --->   "%temp_sum_V_50_1_load = load i16 %temp_sum_V_50_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1136 'load' 'temp_sum_V_50_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_29 : Operation 1137 [1/1] (0.62ns)   --->   "%select_ln79_50 = select i1 %cmp59, i16 0, i16 %temp_sum_V_50_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1137 'select' 'select_ln79_50' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1138 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_50)   --->   "%mul_ln885_50 = mul i16 %B_V_load_50, i16 %A_V_load"   --->   Operation 1138 'mul' 'mul_ln885_50' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1139 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_50 = add i16 %mul_ln885_50, i16 %select_ln79_50"   --->   Operation 1139 'add' 'temp_sum_V_50' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1140 [1/1] (0.00ns)   --->   "%temp_sum_V_51_1_load = load i16 %temp_sum_V_51_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1140 'load' 'temp_sum_V_51_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_29 : Operation 1141 [1/1] (0.62ns)   --->   "%select_ln79_51 = select i1 %cmp59, i16 0, i16 %temp_sum_V_51_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1141 'select' 'select_ln79_51' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1142 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_51)   --->   "%mul_ln885_51 = mul i16 %B_V_load_51, i16 %A_V_load"   --->   Operation 1142 'mul' 'mul_ln885_51' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1143 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_51 = add i16 %mul_ln885_51, i16 %select_ln79_51"   --->   Operation 1143 'add' 'temp_sum_V_51' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1144 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_52)   --->   "%mul_ln885_52 = mul i16 %B_V_load_52, i16 %A_V_load"   --->   Operation 1144 'mul' 'mul_ln885_52' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1145 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_53)   --->   "%mul_ln885_53 = mul i16 %B_V_load_53, i16 %A_V_load"   --->   Operation 1145 'mul' 'mul_ln885_53' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1146 [1/2] (2.77ns)   --->   "%B_V_load_54 = load i12 %B_V_addr_54"   --->   Operation 1146 'load' 'B_V_load_54' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_29 : Operation 1147 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_54)   --->   "%mul_ln885_54 = mul i16 %B_V_load_54, i16 %A_V_load"   --->   Operation 1147 'mul' 'mul_ln885_54' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1148 [1/2] (2.77ns)   --->   "%B_V_load_55 = load i12 %B_V_addr_55"   --->   Operation 1148 'load' 'B_V_load_55' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_29 : Operation 1149 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_55)   --->   "%mul_ln885_55 = mul i16 %B_V_load_55, i16 %A_V_load"   --->   Operation 1149 'mul' 'mul_ln885_55' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1150 [2/2] (2.77ns)   --->   "%B_V_load_56 = load i12 %B_V_addr_56"   --->   Operation 1150 'load' 'B_V_load_56' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_29 : Operation 1151 [2/2] (2.77ns)   --->   "%B_V_load_57 = load i12 %B_V_addr_57"   --->   Operation 1151 'load' 'B_V_load_57' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_29 : Operation 1152 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_49, i16 %temp_sum_V_49_1"   --->   Operation 1152 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_29 : Operation 1153 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_48, i16 %temp_sum_V_48_1"   --->   Operation 1153 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 4.53>
ST_30 : Operation 1154 [1/1] (0.00ns)   --->   "%or_ln82_49 = or i12 %tmp_5, i12 50" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1154 'or' 'or_ln82_49' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_30 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_49" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1155 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_30 : Operation 1156 [1/1] (0.00ns)   --->   "%C_V_addr_50 = getelementptr i16 %C_V, i32 0, i32 %tmp_52" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1156 'getelementptr' 'C_V_addr_50' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_30 : Operation 1157 [1/1] (0.00ns)   --->   "%or_ln82_50 = or i12 %tmp_5, i12 51" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1157 'or' 'or_ln82_50' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_30 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_50" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1158 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_30 : Operation 1159 [1/1] (0.00ns)   --->   "%C_V_addr_51 = getelementptr i16 %C_V, i32 0, i32 %tmp_53" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1159 'getelementptr' 'C_V_addr_51' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_30 : Operation 1160 [1/1] (0.00ns)   --->   "%or_ln232_57 = or i12 %tmp_67, i12 58"   --->   Operation 1160 'or' 'or_ln232_57' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_30 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_57"   --->   Operation 1161 'bitconcatenate' 'tmp_125' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_30 : Operation 1162 [1/1] (0.00ns)   --->   "%B_V_addr_58 = getelementptr i16 %B_V, i32 0, i32 %tmp_125"   --->   Operation 1162 'getelementptr' 'B_V_addr_58' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_30 : Operation 1163 [1/1] (0.00ns)   --->   "%or_ln232_58 = or i12 %tmp_67, i12 59"   --->   Operation 1163 'or' 'or_ln232_58' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_30 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_58"   --->   Operation 1164 'bitconcatenate' 'tmp_126' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_30 : Operation 1165 [1/1] (0.00ns)   --->   "%B_V_addr_59 = getelementptr i16 %B_V, i32 0, i32 %tmp_126"   --->   Operation 1165 'getelementptr' 'B_V_addr_59' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_30 : Operation 1166 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_50 = add i16 %mul_ln885_50, i16 %select_ln79_50"   --->   Operation 1166 'add' 'temp_sum_V_50' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1167 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_50, i12 %C_V_addr_50" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1167 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_30 : Operation 1168 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.51" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1168 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_30 : Operation 1169 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_51 = add i16 %mul_ln885_51, i16 %select_ln79_51"   --->   Operation 1169 'add' 'temp_sum_V_51' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1170 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_51, i12 %C_V_addr_51" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1170 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_30 : Operation 1171 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.52" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1171 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_30 : Operation 1172 [1/1] (0.00ns)   --->   "%temp_sum_V_52_1_load = load i16 %temp_sum_V_52_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1172 'load' 'temp_sum_V_52_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_30 : Operation 1173 [1/1] (0.62ns)   --->   "%select_ln79_52 = select i1 %cmp59, i16 0, i16 %temp_sum_V_52_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1173 'select' 'select_ln79_52' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1174 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_52)   --->   "%mul_ln885_52 = mul i16 %B_V_load_52, i16 %A_V_load"   --->   Operation 1174 'mul' 'mul_ln885_52' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1175 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_52 = add i16 %mul_ln885_52, i16 %select_ln79_52"   --->   Operation 1175 'add' 'temp_sum_V_52' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1176 [1/1] (0.00ns)   --->   "%temp_sum_V_53_1_load = load i16 %temp_sum_V_53_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1176 'load' 'temp_sum_V_53_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_30 : Operation 1177 [1/1] (0.62ns)   --->   "%select_ln79_53 = select i1 %cmp59, i16 0, i16 %temp_sum_V_53_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1177 'select' 'select_ln79_53' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1178 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_53)   --->   "%mul_ln885_53 = mul i16 %B_V_load_53, i16 %A_V_load"   --->   Operation 1178 'mul' 'mul_ln885_53' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1179 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_53 = add i16 %mul_ln885_53, i16 %select_ln79_53"   --->   Operation 1179 'add' 'temp_sum_V_53' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1180 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_54)   --->   "%mul_ln885_54 = mul i16 %B_V_load_54, i16 %A_V_load"   --->   Operation 1180 'mul' 'mul_ln885_54' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1181 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_55)   --->   "%mul_ln885_55 = mul i16 %B_V_load_55, i16 %A_V_load"   --->   Operation 1181 'mul' 'mul_ln885_55' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1182 [1/2] (2.77ns)   --->   "%B_V_load_56 = load i12 %B_V_addr_56"   --->   Operation 1182 'load' 'B_V_load_56' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_30 : Operation 1183 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_56)   --->   "%mul_ln885_56 = mul i16 %B_V_load_56, i16 %A_V_load"   --->   Operation 1183 'mul' 'mul_ln885_56' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1184 [1/2] (2.77ns)   --->   "%B_V_load_57 = load i12 %B_V_addr_57"   --->   Operation 1184 'load' 'B_V_load_57' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_30 : Operation 1185 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_57)   --->   "%mul_ln885_57 = mul i16 %B_V_load_57, i16 %A_V_load"   --->   Operation 1185 'mul' 'mul_ln885_57' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1186 [2/2] (2.77ns)   --->   "%B_V_load_58 = load i12 %B_V_addr_58"   --->   Operation 1186 'load' 'B_V_load_58' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_30 : Operation 1187 [2/2] (2.77ns)   --->   "%B_V_load_59 = load i12 %B_V_addr_59"   --->   Operation 1187 'load' 'B_V_load_59' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_30 : Operation 1188 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_51, i16 %temp_sum_V_51_1"   --->   Operation 1188 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_30 : Operation 1189 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_50, i16 %temp_sum_V_50_1"   --->   Operation 1189 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 4.53>
ST_31 : Operation 1190 [1/1] (0.00ns)   --->   "%or_ln82_51 = or i12 %tmp_5, i12 52" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1190 'or' 'or_ln82_51' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_31 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_51" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1191 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_31 : Operation 1192 [1/1] (0.00ns)   --->   "%C_V_addr_52 = getelementptr i16 %C_V, i32 0, i32 %tmp_54" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1192 'getelementptr' 'C_V_addr_52' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_31 : Operation 1193 [1/1] (0.00ns)   --->   "%or_ln82_52 = or i12 %tmp_5, i12 53" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1193 'or' 'or_ln82_52' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_31 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_52" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1194 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_31 : Operation 1195 [1/1] (0.00ns)   --->   "%C_V_addr_53 = getelementptr i16 %C_V, i32 0, i32 %tmp_55" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1195 'getelementptr' 'C_V_addr_53' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_31 : Operation 1196 [1/1] (0.00ns)   --->   "%or_ln232_59 = or i12 %tmp_67, i12 60"   --->   Operation 1196 'or' 'or_ln232_59' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_31 : Operation 1197 [1/1] (0.00ns)   --->   "%tmp_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_59"   --->   Operation 1197 'bitconcatenate' 'tmp_127' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_31 : Operation 1198 [1/1] (0.00ns)   --->   "%B_V_addr_60 = getelementptr i16 %B_V, i32 0, i32 %tmp_127"   --->   Operation 1198 'getelementptr' 'B_V_addr_60' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_31 : Operation 1199 [1/1] (0.00ns)   --->   "%or_ln232_60 = or i12 %tmp_67, i12 61"   --->   Operation 1199 'or' 'or_ln232_60' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_31 : Operation 1200 [1/1] (0.00ns)   --->   "%tmp_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_60"   --->   Operation 1200 'bitconcatenate' 'tmp_128' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_31 : Operation 1201 [1/1] (0.00ns)   --->   "%B_V_addr_61 = getelementptr i16 %B_V, i32 0, i32 %tmp_128"   --->   Operation 1201 'getelementptr' 'B_V_addr_61' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_31 : Operation 1202 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_52 = add i16 %mul_ln885_52, i16 %select_ln79_52"   --->   Operation 1202 'add' 'temp_sum_V_52' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1203 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_52, i12 %C_V_addr_52" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1203 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_31 : Operation 1204 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.53" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1204 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_31 : Operation 1205 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_53 = add i16 %mul_ln885_53, i16 %select_ln79_53"   --->   Operation 1205 'add' 'temp_sum_V_53' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1206 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_53, i12 %C_V_addr_53" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1206 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_31 : Operation 1207 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.54" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1207 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_31 : Operation 1208 [1/1] (0.00ns)   --->   "%temp_sum_V_54_1_load = load i16 %temp_sum_V_54_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1208 'load' 'temp_sum_V_54_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_31 : Operation 1209 [1/1] (0.62ns)   --->   "%select_ln79_54 = select i1 %cmp59, i16 0, i16 %temp_sum_V_54_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1209 'select' 'select_ln79_54' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1210 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_54)   --->   "%mul_ln885_54 = mul i16 %B_V_load_54, i16 %A_V_load"   --->   Operation 1210 'mul' 'mul_ln885_54' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1211 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_54 = add i16 %mul_ln885_54, i16 %select_ln79_54"   --->   Operation 1211 'add' 'temp_sum_V_54' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1212 [1/1] (0.00ns)   --->   "%temp_sum_V_55_1_load = load i16 %temp_sum_V_55_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1212 'load' 'temp_sum_V_55_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_31 : Operation 1213 [1/1] (0.62ns)   --->   "%select_ln79_55 = select i1 %cmp59, i16 0, i16 %temp_sum_V_55_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1213 'select' 'select_ln79_55' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1214 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_55)   --->   "%mul_ln885_55 = mul i16 %B_V_load_55, i16 %A_V_load"   --->   Operation 1214 'mul' 'mul_ln885_55' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1215 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_55 = add i16 %mul_ln885_55, i16 %select_ln79_55"   --->   Operation 1215 'add' 'temp_sum_V_55' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1216 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_56)   --->   "%mul_ln885_56 = mul i16 %B_V_load_56, i16 %A_V_load"   --->   Operation 1216 'mul' 'mul_ln885_56' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1217 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_57)   --->   "%mul_ln885_57 = mul i16 %B_V_load_57, i16 %A_V_load"   --->   Operation 1217 'mul' 'mul_ln885_57' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1218 [1/2] (2.77ns)   --->   "%B_V_load_58 = load i12 %B_V_addr_58"   --->   Operation 1218 'load' 'B_V_load_58' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_31 : Operation 1219 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_58)   --->   "%mul_ln885_58 = mul i16 %B_V_load_58, i16 %A_V_load"   --->   Operation 1219 'mul' 'mul_ln885_58' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1220 [1/2] (2.77ns)   --->   "%B_V_load_59 = load i12 %B_V_addr_59"   --->   Operation 1220 'load' 'B_V_load_59' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_31 : Operation 1221 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_59)   --->   "%mul_ln885_59 = mul i16 %B_V_load_59, i16 %A_V_load"   --->   Operation 1221 'mul' 'mul_ln885_59' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1222 [2/2] (2.77ns)   --->   "%B_V_load_60 = load i12 %B_V_addr_60"   --->   Operation 1222 'load' 'B_V_load_60' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_31 : Operation 1223 [2/2] (2.77ns)   --->   "%B_V_load_61 = load i12 %B_V_addr_61"   --->   Operation 1223 'load' 'B_V_load_61' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_31 : Operation 1224 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_53, i16 %temp_sum_V_53_1"   --->   Operation 1224 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_31 : Operation 1225 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_52, i16 %temp_sum_V_52_1"   --->   Operation 1225 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 4.53>
ST_32 : Operation 1226 [1/1] (0.00ns)   --->   "%or_ln82_53 = or i12 %tmp_5, i12 54" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1226 'or' 'or_ln82_53' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_32 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_53" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1227 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_32 : Operation 1228 [1/1] (0.00ns)   --->   "%C_V_addr_54 = getelementptr i16 %C_V, i32 0, i32 %tmp_56" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1228 'getelementptr' 'C_V_addr_54' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_32 : Operation 1229 [1/1] (0.00ns)   --->   "%or_ln82_54 = or i12 %tmp_5, i12 55" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1229 'or' 'or_ln82_54' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_32 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_54" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1230 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_32 : Operation 1231 [1/1] (0.00ns)   --->   "%C_V_addr_55 = getelementptr i16 %C_V, i32 0, i32 %tmp_57" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1231 'getelementptr' 'C_V_addr_55' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_32 : Operation 1232 [1/1] (0.00ns)   --->   "%or_ln232_61 = or i12 %tmp_67, i12 62"   --->   Operation 1232 'or' 'or_ln232_61' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_32 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_61"   --->   Operation 1233 'bitconcatenate' 'tmp_129' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_32 : Operation 1234 [1/1] (0.00ns)   --->   "%B_V_addr_62 = getelementptr i16 %B_V, i32 0, i32 %tmp_129"   --->   Operation 1234 'getelementptr' 'B_V_addr_62' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_32 : Operation 1235 [1/1] (0.00ns)   --->   "%or_ln232_62 = or i12 %tmp_67, i12 63"   --->   Operation 1235 'or' 'or_ln232_62' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_32 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln232_62"   --->   Operation 1236 'bitconcatenate' 'tmp_130' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_32 : Operation 1237 [1/1] (0.00ns)   --->   "%B_V_addr_63 = getelementptr i16 %B_V, i32 0, i32 %tmp_130"   --->   Operation 1237 'getelementptr' 'B_V_addr_63' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_32 : Operation 1238 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_54 = add i16 %mul_ln885_54, i16 %select_ln79_54"   --->   Operation 1238 'add' 'temp_sum_V_54' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1239 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_54, i12 %C_V_addr_54" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1239 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_32 : Operation 1240 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.55" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1240 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_32 : Operation 1241 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_55 = add i16 %mul_ln885_55, i16 %select_ln79_55"   --->   Operation 1241 'add' 'temp_sum_V_55' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1242 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_55, i12 %C_V_addr_55" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1242 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_32 : Operation 1243 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.56" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1243 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_32 : Operation 1244 [1/1] (0.00ns)   --->   "%temp_sum_V_56_1_load = load i16 %temp_sum_V_56_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1244 'load' 'temp_sum_V_56_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_32 : Operation 1245 [1/1] (0.62ns)   --->   "%select_ln79_56 = select i1 %cmp59, i16 0, i16 %temp_sum_V_56_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1245 'select' 'select_ln79_56' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1246 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_56)   --->   "%mul_ln885_56 = mul i16 %B_V_load_56, i16 %A_V_load"   --->   Operation 1246 'mul' 'mul_ln885_56' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1247 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_56 = add i16 %mul_ln885_56, i16 %select_ln79_56"   --->   Operation 1247 'add' 'temp_sum_V_56' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1248 [1/1] (0.00ns)   --->   "%temp_sum_V_57_1_load = load i16 %temp_sum_V_57_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1248 'load' 'temp_sum_V_57_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_32 : Operation 1249 [1/1] (0.62ns)   --->   "%select_ln79_57 = select i1 %cmp59, i16 0, i16 %temp_sum_V_57_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1249 'select' 'select_ln79_57' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1250 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_57)   --->   "%mul_ln885_57 = mul i16 %B_V_load_57, i16 %A_V_load"   --->   Operation 1250 'mul' 'mul_ln885_57' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1251 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_57 = add i16 %mul_ln885_57, i16 %select_ln79_57"   --->   Operation 1251 'add' 'temp_sum_V_57' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1252 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_58)   --->   "%mul_ln885_58 = mul i16 %B_V_load_58, i16 %A_V_load"   --->   Operation 1252 'mul' 'mul_ln885_58' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1253 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_59)   --->   "%mul_ln885_59 = mul i16 %B_V_load_59, i16 %A_V_load"   --->   Operation 1253 'mul' 'mul_ln885_59' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1254 [1/2] (2.77ns)   --->   "%B_V_load_60 = load i12 %B_V_addr_60"   --->   Operation 1254 'load' 'B_V_load_60' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_32 : Operation 1255 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_60)   --->   "%mul_ln885_60 = mul i16 %B_V_load_60, i16 %A_V_load"   --->   Operation 1255 'mul' 'mul_ln885_60' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1256 [1/2] (2.77ns)   --->   "%B_V_load_61 = load i12 %B_V_addr_61"   --->   Operation 1256 'load' 'B_V_load_61' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_32 : Operation 1257 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_61)   --->   "%mul_ln885_61 = mul i16 %B_V_load_61, i16 %A_V_load"   --->   Operation 1257 'mul' 'mul_ln885_61' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1258 [2/2] (2.77ns)   --->   "%B_V_load_62 = load i12 %B_V_addr_62"   --->   Operation 1258 'load' 'B_V_load_62' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_32 : Operation 1259 [2/2] (2.77ns)   --->   "%B_V_load_63 = load i12 %B_V_addr_63"   --->   Operation 1259 'load' 'B_V_load_63' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_32 : Operation 1260 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_55, i16 %temp_sum_V_55_1"   --->   Operation 1260 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_32 : Operation 1261 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_54, i16 %temp_sum_V_54_1"   --->   Operation 1261 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 4.53>
ST_33 : Operation 1262 [1/1] (0.00ns)   --->   "%or_ln82_55 = or i12 %tmp_5, i12 56" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1262 'or' 'or_ln82_55' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_55" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1263 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1264 [1/1] (0.00ns)   --->   "%C_V_addr_56 = getelementptr i16 %C_V, i32 0, i32 %tmp_58" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1264 'getelementptr' 'C_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1265 [1/1] (0.00ns)   --->   "%or_ln82_56 = or i12 %tmp_5, i12 57" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1265 'or' 'or_ln82_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_56" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1266 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1267 [1/1] (0.00ns)   --->   "%C_V_addr_57 = getelementptr i16 %C_V, i32 0, i32 %tmp_59" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1267 'getelementptr' 'C_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1268 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_56 = add i16 %mul_ln885_56, i16 %select_ln79_56"   --->   Operation 1268 'add' 'temp_sum_V_56' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1269 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_56, i12 %C_V_addr_56" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1269 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_33 : Operation 1270 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.57" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1270 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_33 : Operation 1271 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_57 = add i16 %mul_ln885_57, i16 %select_ln79_57"   --->   Operation 1271 'add' 'temp_sum_V_57' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1272 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_57, i12 %C_V_addr_57" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1272 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_33 : Operation 1273 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.58" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1273 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_33 : Operation 1274 [1/1] (0.00ns)   --->   "%temp_sum_V_58_1_load = load i16 %temp_sum_V_58_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1274 'load' 'temp_sum_V_58_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_33 : Operation 1275 [1/1] (0.62ns)   --->   "%select_ln79_58 = select i1 %cmp59, i16 0, i16 %temp_sum_V_58_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1275 'select' 'select_ln79_58' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1276 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_58)   --->   "%mul_ln885_58 = mul i16 %B_V_load_58, i16 %A_V_load"   --->   Operation 1276 'mul' 'mul_ln885_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1277 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_58 = add i16 %mul_ln885_58, i16 %select_ln79_58"   --->   Operation 1277 'add' 'temp_sum_V_58' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1278 [1/1] (0.00ns)   --->   "%temp_sum_V_59_1_load = load i16 %temp_sum_V_59_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1278 'load' 'temp_sum_V_59_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_33 : Operation 1279 [1/1] (0.62ns)   --->   "%select_ln79_59 = select i1 %cmp59, i16 0, i16 %temp_sum_V_59_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1279 'select' 'select_ln79_59' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1280 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_59)   --->   "%mul_ln885_59 = mul i16 %B_V_load_59, i16 %A_V_load"   --->   Operation 1280 'mul' 'mul_ln885_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1281 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_59 = add i16 %mul_ln885_59, i16 %select_ln79_59"   --->   Operation 1281 'add' 'temp_sum_V_59' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1282 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_60)   --->   "%mul_ln885_60 = mul i16 %B_V_load_60, i16 %A_V_load"   --->   Operation 1282 'mul' 'mul_ln885_60' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1283 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_61)   --->   "%mul_ln885_61 = mul i16 %B_V_load_61, i16 %A_V_load"   --->   Operation 1283 'mul' 'mul_ln885_61' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1284 [1/2] (2.77ns)   --->   "%B_V_load_62 = load i12 %B_V_addr_62"   --->   Operation 1284 'load' 'B_V_load_62' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_33 : Operation 1285 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_62)   --->   "%mul_ln885_62 = mul i16 %B_V_load_62, i16 %A_V_load"   --->   Operation 1285 'mul' 'mul_ln885_62' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1286 [1/2] (2.77ns)   --->   "%B_V_load_63 = load i12 %B_V_addr_63"   --->   Operation 1286 'load' 'B_V_load_63' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 4096> <RAM>
ST_33 : Operation 1287 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_63)   --->   "%mul_ln885_63 = mul i16 %B_V_load_63, i16 %A_V_load"   --->   Operation 1287 'mul' 'mul_ln885_63' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1288 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_57, i16 %temp_sum_V_57_1"   --->   Operation 1288 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1289 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_56, i16 %temp_sum_V_56_1"   --->   Operation 1289 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 4.53>
ST_34 : Operation 1290 [1/1] (0.00ns)   --->   "%or_ln82_57 = or i12 %tmp_5, i12 58" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1290 'or' 'or_ln82_57' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_57" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1291 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1292 [1/1] (0.00ns)   --->   "%C_V_addr_58 = getelementptr i16 %C_V, i32 0, i32 %tmp_60" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1292 'getelementptr' 'C_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1293 [1/1] (0.00ns)   --->   "%or_ln82_58 = or i12 %tmp_5, i12 59" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1293 'or' 'or_ln82_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1294 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_58" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1294 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1295 [1/1] (0.00ns)   --->   "%C_V_addr_59 = getelementptr i16 %C_V, i32 0, i32 %tmp_61" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1295 'getelementptr' 'C_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1296 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_58 = add i16 %mul_ln885_58, i16 %select_ln79_58"   --->   Operation 1296 'add' 'temp_sum_V_58' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1297 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_58, i12 %C_V_addr_58" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1297 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_34 : Operation 1298 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.59" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1298 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_34 : Operation 1299 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_59 = add i16 %mul_ln885_59, i16 %select_ln79_59"   --->   Operation 1299 'add' 'temp_sum_V_59' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1300 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_59, i12 %C_V_addr_59" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1300 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_34 : Operation 1301 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.60" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1301 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_34 : Operation 1302 [1/1] (0.00ns)   --->   "%temp_sum_V_60_1_load = load i16 %temp_sum_V_60_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1302 'load' 'temp_sum_V_60_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_34 : Operation 1303 [1/1] (0.62ns)   --->   "%select_ln79_60 = select i1 %cmp59, i16 0, i16 %temp_sum_V_60_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1303 'select' 'select_ln79_60' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1304 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_60)   --->   "%mul_ln885_60 = mul i16 %B_V_load_60, i16 %A_V_load"   --->   Operation 1304 'mul' 'mul_ln885_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1305 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_60 = add i16 %mul_ln885_60, i16 %select_ln79_60"   --->   Operation 1305 'add' 'temp_sum_V_60' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1306 [1/1] (0.00ns)   --->   "%temp_sum_V_61_1_load = load i16 %temp_sum_V_61_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1306 'load' 'temp_sum_V_61_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_34 : Operation 1307 [1/1] (0.62ns)   --->   "%select_ln79_61 = select i1 %cmp59, i16 0, i16 %temp_sum_V_61_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1307 'select' 'select_ln79_61' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1308 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_61)   --->   "%mul_ln885_61 = mul i16 %B_V_load_61, i16 %A_V_load"   --->   Operation 1308 'mul' 'mul_ln885_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1309 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_61 = add i16 %mul_ln885_61, i16 %select_ln79_61"   --->   Operation 1309 'add' 'temp_sum_V_61' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1310 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_62)   --->   "%mul_ln885_62 = mul i16 %B_V_load_62, i16 %A_V_load"   --->   Operation 1310 'mul' 'mul_ln885_62' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1311 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_63)   --->   "%mul_ln885_63 = mul i16 %B_V_load_63, i16 %A_V_load"   --->   Operation 1311 'mul' 'mul_ln885_63' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1312 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_59, i16 %temp_sum_V_59_1"   --->   Operation 1312 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1313 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_58, i16 %temp_sum_V_58_1"   --->   Operation 1313 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 4.53>
ST_35 : Operation 1314 [1/1] (0.00ns)   --->   "%or_ln82_59 = or i12 %tmp_5, i12 60" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1314 'or' 'or_ln82_59' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1315 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_59" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1315 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1316 [1/1] (0.00ns)   --->   "%C_V_addr_60 = getelementptr i16 %C_V, i32 0, i32 %tmp_62" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1316 'getelementptr' 'C_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1317 [1/1] (0.00ns)   --->   "%or_ln82_60 = or i12 %tmp_5, i12 61" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1317 'or' 'or_ln82_60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1318 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_60" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1318 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1319 [1/1] (0.00ns)   --->   "%C_V_addr_61 = getelementptr i16 %C_V, i32 0, i32 %tmp_63" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1319 'getelementptr' 'C_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1320 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_60 = add i16 %mul_ln885_60, i16 %select_ln79_60"   --->   Operation 1320 'add' 'temp_sum_V_60' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1321 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_60, i12 %C_V_addr_60" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1321 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_35 : Operation 1322 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.61" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1322 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_35 : Operation 1323 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_61 = add i16 %mul_ln885_61, i16 %select_ln79_61"   --->   Operation 1323 'add' 'temp_sum_V_61' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1324 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_61, i12 %C_V_addr_61" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1324 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_35 : Operation 1325 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.62" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1325 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_35 : Operation 1326 [1/1] (0.00ns)   --->   "%temp_sum_V_62_1_load = load i16 %temp_sum_V_62_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1326 'load' 'temp_sum_V_62_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_35 : Operation 1327 [1/1] (0.62ns)   --->   "%select_ln79_62 = select i1 %cmp59, i16 0, i16 %temp_sum_V_62_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1327 'select' 'select_ln79_62' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1328 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_62)   --->   "%mul_ln885_62 = mul i16 %B_V_load_62, i16 %A_V_load"   --->   Operation 1328 'mul' 'mul_ln885_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1329 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_62 = add i16 %mul_ln885_62, i16 %select_ln79_62"   --->   Operation 1329 'add' 'temp_sum_V_62' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1330 [1/1] (0.00ns)   --->   "%temp_sum_V_63_1_load = load i16 %temp_sum_V_63_1" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1330 'load' 'temp_sum_V_63_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_35 : Operation 1331 [1/1] (0.62ns)   --->   "%select_ln79_63 = select i1 %cmp59, i16 0, i16 %temp_sum_V_63_1_load" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 1331 'select' 'select_ln79_63' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1332 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_63)   --->   "%mul_ln885_63 = mul i16 %B_V_load_63, i16 %A_V_load"   --->   Operation 1332 'mul' 'mul_ln885_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1333 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_63 = add i16 %mul_ln885_63, i16 %select_ln79_63"   --->   Operation 1333 'add' 'temp_sum_V_63' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1334 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_61, i16 %temp_sum_V_61_1"   --->   Operation 1334 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1335 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_60, i16 %temp_sum_V_60_1"   --->   Operation 1335 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 4.53>
ST_36 : Operation 1336 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nopart1_nopart2_str"   --->   Operation 1336 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1337 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 1337 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1338 [1/1] (0.00ns)   --->   "%or_ln82_61 = or i12 %tmp_5, i12 62" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1338 'or' 'or_ln82_61' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_61" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1339 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1340 [1/1] (0.00ns)   --->   "%C_V_addr_62 = getelementptr i16 %C_V, i32 0, i32 %tmp_64" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1340 'getelementptr' 'C_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1341 [1/1] (0.00ns)   --->   "%or_ln82_62 = or i12 %tmp_5, i12 63" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1341 'or' 'or_ln82_62' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 0, i12 %or_ln82_62" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1342 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1343 [1/1] (0.00ns)   --->   "%C_V_addr_63 = getelementptr i16 %C_V, i32 0, i32 %tmp_65" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1343 'getelementptr' 'C_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1344 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1344 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1345 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 1345 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1346 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_62 = add i16 %mul_ln885_62, i16 %select_ln79_62"   --->   Operation 1346 'add' 'temp_sum_V_62' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1347 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_62, i12 %C_V_addr_62" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1347 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_36 : Operation 1348 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split36.63" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1348 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_36 : Operation 1349 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_63 = add i16 %mul_ln885_63, i16 %select_ln79_63"   --->   Operation 1349 'add' 'temp_sum_V_63' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1350 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_63, i12 %C_V_addr_63" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1350 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_36 : Operation 1351 [1/1] (0.00ns)   --->   "%br_ln82 = br void %._crit_edge.63" [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 1351 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_36 : Operation 1352 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_63, i16 %temp_sum_V_63_1"   --->   Operation 1352 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1353 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_62, i16 %temp_sum_V_62_1"   --->   Operation 1353 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1354 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 1354 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.89ns
The critical path consists of the following:
	'alloca' operation ('row') [69]  (0 ns)
	'load' operation ('row_load', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68) on local variable 'row' [84]  (0 ns)
	'add' operation ('add_ln68', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68) [85]  (1.32 ns)
	'select' operation ('select_ln68_1', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68) [90]  (0.808 ns)
	'getelementptr' operation ('A_V_addr', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68) [290]  (0 ns)
	'load' operation ('A_V_load', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68) on array 'A_V' [484]  (2.77 ns)

 <State 2>: 3.75ns
The critical path consists of the following:
	'load' operation ('A_V_load', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:68) on array 'A_V' [484]  (2.77 ns)
	'mul' operation of DSP[498] ('mul_ln885_1') [497]  (0.98 ns)

 <State 3>: 3.75ns
The critical path consists of the following:
	'load' operation ('B_V_load_2') on array 'B_V' [506]  (2.77 ns)
	'mul' operation of DSP[508] ('mul_ln885_2') [507]  (0.98 ns)

 <State 4>: 3.75ns
The critical path consists of the following:
	'load' operation ('B_V_load_4') on array 'B_V' [526]  (2.77 ns)
	'mul' operation of DSP[528] ('mul_ln885_4') [527]  (0.98 ns)

 <State 5>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[488] ('temp_sum.V[0]') [488]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[0]' on array 'C_V' [491]  (2.77 ns)

 <State 6>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[508] ('temp_sum.V[2]') [508]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[2]' on array 'C_V' [511]  (2.77 ns)

 <State 7>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[528] ('temp_sum.V[4]') [528]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[4]' on array 'C_V' [531]  (2.77 ns)

 <State 8>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[548] ('temp_sum.V[6]') [548]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[6]' on array 'C_V' [551]  (2.77 ns)

 <State 9>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[568] ('temp_sum.V[8]') [568]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[8]' on array 'C_V' [571]  (2.77 ns)

 <State 10>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[588] ('temp_sum.V[10]') [588]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[10]' on array 'C_V' [591]  (2.77 ns)

 <State 11>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[608] ('temp_sum.V[12]') [608]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[12]' on array 'C_V' [611]  (2.77 ns)

 <State 12>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[628] ('temp_sum.V[14]') [628]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[14]' on array 'C_V' [631]  (2.77 ns)

 <State 13>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[648] ('temp_sum.V[16]') [648]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[16]' on array 'C_V' [651]  (2.77 ns)

 <State 14>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[668] ('temp_sum.V[18]') [668]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[18]' on array 'C_V' [671]  (2.77 ns)

 <State 15>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[698] ('temp_sum.V[21]') [698]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[21]' on array 'C_V' [701]  (2.77 ns)

 <State 16>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[708] ('temp_sum.V[22]') [708]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[22]' on array 'C_V' [711]  (2.77 ns)

 <State 17>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[738] ('temp_sum.V[25]') [738]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[25]' on array 'C_V' [741]  (2.77 ns)

 <State 18>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[748] ('temp_sum.V[26]') [748]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[26]' on array 'C_V' [751]  (2.77 ns)

 <State 19>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[768] ('temp_sum.V[28]') [768]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[28]' on array 'C_V' [771]  (2.77 ns)

 <State 20>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[788] ('temp_sum.V[30]') [788]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[30]' on array 'C_V' [791]  (2.77 ns)

 <State 21>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[808] ('temp_sum.V[32]') [808]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[32]' on array 'C_V' [811]  (2.77 ns)

 <State 22>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[828] ('temp_sum.V[34]') [828]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[34]' on array 'C_V' [831]  (2.77 ns)

 <State 23>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[848] ('temp_sum.V[36]') [848]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[36]' on array 'C_V' [851]  (2.77 ns)

 <State 24>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[868] ('temp_sum.V[38]') [868]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[38]' on array 'C_V' [871]  (2.77 ns)

 <State 25>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[888] ('temp_sum.V[40]') [888]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[40]' on array 'C_V' [891]  (2.77 ns)

 <State 26>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[908] ('temp_sum.V[42]') [908]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[42]' on array 'C_V' [911]  (2.77 ns)

 <State 27>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[928] ('temp_sum.V[44]') [928]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[44]' on array 'C_V' [931]  (2.77 ns)

 <State 28>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[948] ('temp_sum.V[46]') [948]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[46]' on array 'C_V' [951]  (2.77 ns)

 <State 29>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[968] ('temp_sum.V[48]') [968]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[48]' on array 'C_V' [971]  (2.77 ns)

 <State 30>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[988] ('temp_sum.V[50]') [988]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[50]' on array 'C_V' [991]  (2.77 ns)

 <State 31>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[1008] ('temp_sum.V[52]') [1008]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[52]' on array 'C_V' [1011]  (2.77 ns)

 <State 32>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[1028] ('temp_sum.V[54]') [1028]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[54]' on array 'C_V' [1031]  (2.77 ns)

 <State 33>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[1048] ('temp_sum.V[56]') [1048]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[56]' on array 'C_V' [1051]  (2.77 ns)

 <State 34>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[1068] ('temp_sum.V[58]') [1068]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[58]' on array 'C_V' [1071]  (2.77 ns)

 <State 35>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[1088] ('temp_sum.V[60]') [1088]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[60]' on array 'C_V' [1091]  (2.77 ns)

 <State 36>: 4.53ns
The critical path consists of the following:
	'add' operation of DSP[1108] ('temp_sum.V[62]') [1108]  (1.76 ns)
	'store' operation ('store_ln82', /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp:82) of variable 'temp_sum.V[62]' on array 'C_V' [1111]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
