[
    {
        "content": "<p>From: Rolf Drechsler &lt;<a href=\"mailto:drechsle@informatik.uni-bremen.de\">drechsle@informatik.uni-bremen.de</a>&gt;</p>\n<ul>\n<li>\n<ul>\n<li>\n<ul>\n<li>D A T E 2006 in Munich + + + </li>\n</ul>\n</li>\n</ul>\n</li>\n</ul>\n<p>Remember that the deadline for papers submissions is September 11.</p>\n<ul>\n<li>\n<ul>\n<li>\n<ul>\n<li>D A T E 2006 in Munich + + + </li>\n</ul>\n</li>\n</ul>\n</li>\n</ul>\n<p>Dear colleague,</p>\n<p>as an active member in the area of Formal Verification, I would like to<br>\nencourage you to submit contributions to the DATE 2006 Conference (Munich,<br>\n6 - 10 March 2006).</p>\n<p>Submission Deadline: 11 September 2005</p>\n<p>The keywords for Topic B9 (Formal and Semi-formal Verification) are:</p>\n<ul>\n<li>\n<p>Formal and semi-formal specification and verification techniques<br>\n  (such as equivalence checking, model checking, symbolic<br>\n  simulation, theorem-proving, abstraction and refinement<br>\n  techniques, real time verification, BDD, SAT and ATPG<br>\n  related work)</p>\n</li>\n<li>\n<p>Simulation-based and simulation-assisted semi-formal<br>\n  verification and validation</p>\n</li>\n<li>\n<p>Applications and case studies</p>\n</li>\n<li>\n<p>Formal verification of IPs, SoCs, cores and real-time/<br>\n  embedded systems</p>\n</li>\n<li>\n<p>Verification in practice, in particular integration of<br>\n  verification in the design flow</p>\n</li>\n</ul>\n<p>For more information, see: <a href=\"http://www.date-conference.com/\">http://www.date-conference.com/</a></p>\n<p>Please forward this information to colleagues and interested groups<br>\nworking in the areas of verification.</p>\n<p>Best regards,</p>\n<p>Rolf Drechsler <br>\nDATE 2006 Topic Chair for Formal and Semi-formal Verification</p>",
        "id": 293896358,
        "sender_full_name": "Email Gateway",
        "timestamp": 1660742815
    }
]