{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1581405958146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1581405958147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 08:25:58 2020 " "Processing started: Tue Feb 11 08:25:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1581405958147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1581405958147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_top -c DE0_top --analyze_file=E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_top -c DE0_top --analyze_file=E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1581405958147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1581405958473 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MEM_ADDR_WIDTH de0_top.v(298) " "Verilog HDL Compiler Directive warning at de0_top.v(298): text macro \"MEM_ADDR_WIDTH\" is undefined" {  } { { "de0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/de0_top.v" 298 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1581405958525 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand de0_top.v(298) " "Verilog HDL syntax error at de0_top.v(298) near text \";\";  expecting an operand" {  } { { "de0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/de0_top.v" 298 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1581405958525 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "REG_DATA_WIDTH de0_top.v(299) " "Verilog HDL Compiler Directive warning at de0_top.v(299): text macro \"REG_DATA_WIDTH\" is undefined" {  } { { "de0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/de0_top.v" 299 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1581405958525 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand de0_top.v(299) " "Verilog HDL syntax error at de0_top.v(299) near text \";\";  expecting an operand" {  } { { "de0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/de0_top.v" 299 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1581405958525 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MEM_TRANSFER_WIDTH de0_top.v(300) " "Verilog HDL Compiler Directive warning at de0_top.v(300): text macro \"MEM_TRANSFER_WIDTH\" is undefined" {  } { { "de0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/de0_top.v" 300 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1581405958525 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand de0_top.v(300) " "Verilog HDL syntax error at de0_top.v(300) near text \";\";  expecting an operand" {  } { { "de0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/de0_top.v" 300 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1581405958525 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE0_top de0_top.v(45) " "Ignored design unit \"DE0_top\" at de0_top.v(45) due to previous errors" {  } { { "de0_top.v" "" { Text "E:/GitRepos/RV32i-Verilog/Quartus/DE0_Demo/de0_top.v" 45 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1581405958526 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 4 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1581405958528 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 11 08:25:58 2020 " "Processing ended: Tue Feb 11 08:25:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1581405958528 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1581405958528 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1581405958528 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1581405958528 ""}
