// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sobel_edge_detector_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        edge_out_TREADY,
        edge_out_TDATA,
        edge_out_TVALID,
        temp_edge_address0,
        temp_edge_ce0,
        temp_edge_q0,
        temp_edge_1_address0,
        temp_edge_1_ce0,
        temp_edge_1_q0,
        temp_edge_2_address0,
        temp_edge_2_ce0,
        temp_edge_2_q0,
        temp_edge_3_address0,
        temp_edge_3_ce0,
        temp_edge_3_q0,
        temp_edge_4_address0,
        temp_edge_4_ce0,
        temp_edge_4_q0,
        temp_edge_5_address0,
        temp_edge_5_ce0,
        temp_edge_5_q0,
        temp_edge_6_address0,
        temp_edge_6_ce0,
        temp_edge_6_q0,
        temp_edge_7_address0,
        temp_edge_7_ce0,
        temp_edge_7_q0,
        temp_edge_8_address0,
        temp_edge_8_ce0,
        temp_edge_8_q0,
        temp_edge_9_address0,
        temp_edge_9_ce0,
        temp_edge_9_q0,
        temp_edge_10_address0,
        temp_edge_10_ce0,
        temp_edge_10_q0,
        temp_edge_11_address0,
        temp_edge_11_ce0,
        temp_edge_11_q0,
        temp_edge_12_address0,
        temp_edge_12_ce0,
        temp_edge_12_q0,
        temp_edge_13_address0,
        temp_edge_13_ce0,
        temp_edge_13_q0,
        temp_edge_14_address0,
        temp_edge_14_ce0,
        temp_edge_14_q0,
        temp_edge_15_address0,
        temp_edge_15_ce0,
        temp_edge_15_q0,
        temp_edge_16_address0,
        temp_edge_16_ce0,
        temp_edge_16_q0,
        temp_edge_17_address0,
        temp_edge_17_ce0,
        temp_edge_17_q0,
        temp_edge_18_address0,
        temp_edge_18_ce0,
        temp_edge_18_q0,
        temp_edge_19_address0,
        temp_edge_19_ce0,
        temp_edge_19_q0,
        temp_edge_20_address0,
        temp_edge_20_ce0,
        temp_edge_20_q0,
        temp_edge_21_address0,
        temp_edge_21_ce0,
        temp_edge_21_q0,
        temp_edge_22_address0,
        temp_edge_22_ce0,
        temp_edge_22_q0,
        temp_edge_23_address0,
        temp_edge_23_ce0,
        temp_edge_23_q0,
        temp_edge_24_address0,
        temp_edge_24_ce0,
        temp_edge_24_q0,
        temp_edge_25_address0,
        temp_edge_25_ce0,
        temp_edge_25_q0,
        temp_edge_26_address0,
        temp_edge_26_ce0,
        temp_edge_26_q0,
        temp_edge_27_address0,
        temp_edge_27_ce0,
        temp_edge_27_q0,
        temp_edge_28_address0,
        temp_edge_28_ce0,
        temp_edge_28_q0,
        temp_edge_29_address0,
        temp_edge_29_ce0,
        temp_edge_29_q0,
        temp_edge_30_address0,
        temp_edge_30_ce0,
        temp_edge_30_q0,
        temp_edge_31_address0,
        temp_edge_31_ce0,
        temp_edge_31_q0,
        temp_edge_32_address0,
        temp_edge_32_ce0,
        temp_edge_32_q0,
        temp_edge_33_address0,
        temp_edge_33_ce0,
        temp_edge_33_q0,
        temp_edge_34_address0,
        temp_edge_34_ce0,
        temp_edge_34_q0,
        temp_edge_35_address0,
        temp_edge_35_ce0,
        temp_edge_35_q0,
        temp_edge_36_address0,
        temp_edge_36_ce0,
        temp_edge_36_q0,
        temp_edge_37_address0,
        temp_edge_37_ce0,
        temp_edge_37_q0,
        temp_edge_38_address0,
        temp_edge_38_ce0,
        temp_edge_38_q0,
        temp_edge_39_address0,
        temp_edge_39_ce0,
        temp_edge_39_q0,
        temp_edge_40_address0,
        temp_edge_40_ce0,
        temp_edge_40_q0,
        temp_edge_41_address0,
        temp_edge_41_ce0,
        temp_edge_41_q0,
        temp_edge_42_address0,
        temp_edge_42_ce0,
        temp_edge_42_q0,
        temp_edge_43_address0,
        temp_edge_43_ce0,
        temp_edge_43_q0,
        temp_edge_44_address0,
        temp_edge_44_ce0,
        temp_edge_44_q0,
        temp_edge_45_address0,
        temp_edge_45_ce0,
        temp_edge_45_q0,
        temp_edge_46_address0,
        temp_edge_46_ce0,
        temp_edge_46_q0,
        temp_edge_47_address0,
        temp_edge_47_ce0,
        temp_edge_47_q0,
        temp_edge_48_address0,
        temp_edge_48_ce0,
        temp_edge_48_q0,
        temp_edge_49_address0,
        temp_edge_49_ce0,
        temp_edge_49_q0,
        temp_edge_50_address0,
        temp_edge_50_ce0,
        temp_edge_50_q0,
        temp_edge_51_address0,
        temp_edge_51_ce0,
        temp_edge_51_q0,
        temp_edge_52_address0,
        temp_edge_52_ce0,
        temp_edge_52_q0,
        temp_edge_53_address0,
        temp_edge_53_ce0,
        temp_edge_53_q0,
        temp_edge_54_address0,
        temp_edge_54_ce0,
        temp_edge_54_q0,
        temp_edge_55_address0,
        temp_edge_55_ce0,
        temp_edge_55_q0,
        temp_edge_56_address0,
        temp_edge_56_ce0,
        temp_edge_56_q0,
        temp_edge_57_address0,
        temp_edge_57_ce0,
        temp_edge_57_q0,
        temp_edge_58_address0,
        temp_edge_58_ce0,
        temp_edge_58_q0,
        temp_edge_59_address0,
        temp_edge_59_ce0,
        temp_edge_59_q0,
        temp_edge_60_address0,
        temp_edge_60_ce0,
        temp_edge_60_q0,
        temp_edge_61_address0,
        temp_edge_61_ce0,
        temp_edge_61_q0,
        temp_edge_62_address0,
        temp_edge_62_ce0,
        temp_edge_62_q0,
        temp_edge_63_address0,
        temp_edge_63_ce0,
        temp_edge_63_q0,
        temp_edge_64_address0,
        temp_edge_64_ce0,
        temp_edge_64_q0,
        temp_edge_65_address0,
        temp_edge_65_ce0,
        temp_edge_65_q0,
        temp_edge_66_address0,
        temp_edge_66_ce0,
        temp_edge_66_q0,
        temp_edge_67_address0,
        temp_edge_67_ce0,
        temp_edge_67_q0,
        temp_edge_68_address0,
        temp_edge_68_ce0,
        temp_edge_68_q0,
        temp_edge_69_address0,
        temp_edge_69_ce0,
        temp_edge_69_q0,
        temp_edge_70_address0,
        temp_edge_70_ce0,
        temp_edge_70_q0,
        temp_edge_71_address0,
        temp_edge_71_ce0,
        temp_edge_71_q0,
        temp_edge_72_address0,
        temp_edge_72_ce0,
        temp_edge_72_q0,
        temp_edge_73_address0,
        temp_edge_73_ce0,
        temp_edge_73_q0,
        temp_edge_74_address0,
        temp_edge_74_ce0,
        temp_edge_74_q0,
        temp_edge_75_address0,
        temp_edge_75_ce0,
        temp_edge_75_q0,
        temp_edge_76_address0,
        temp_edge_76_ce0,
        temp_edge_76_q0,
        temp_edge_77_address0,
        temp_edge_77_ce0,
        temp_edge_77_q0,
        temp_edge_78_address0,
        temp_edge_78_ce0,
        temp_edge_78_q0,
        temp_edge_79_address0,
        temp_edge_79_ce0,
        temp_edge_79_q0,
        temp_edge_80_address0,
        temp_edge_80_ce0,
        temp_edge_80_q0,
        temp_edge_81_address0,
        temp_edge_81_ce0,
        temp_edge_81_q0,
        temp_edge_82_address0,
        temp_edge_82_ce0,
        temp_edge_82_q0,
        temp_edge_83_address0,
        temp_edge_83_ce0,
        temp_edge_83_q0,
        temp_edge_84_address0,
        temp_edge_84_ce0,
        temp_edge_84_q0,
        temp_edge_85_address0,
        temp_edge_85_ce0,
        temp_edge_85_q0,
        temp_edge_86_address0,
        temp_edge_86_ce0,
        temp_edge_86_q0,
        temp_edge_87_address0,
        temp_edge_87_ce0,
        temp_edge_87_q0,
        temp_edge_88_address0,
        temp_edge_88_ce0,
        temp_edge_88_q0,
        temp_edge_89_address0,
        temp_edge_89_ce0,
        temp_edge_89_q0,
        temp_edge_90_address0,
        temp_edge_90_ce0,
        temp_edge_90_q0,
        temp_edge_91_address0,
        temp_edge_91_ce0,
        temp_edge_91_q0,
        temp_edge_92_address0,
        temp_edge_92_ce0,
        temp_edge_92_q0,
        temp_edge_93_address0,
        temp_edge_93_ce0,
        temp_edge_93_q0,
        temp_edge_94_address0,
        temp_edge_94_ce0,
        temp_edge_94_q0,
        temp_edge_95_address0,
        temp_edge_95_ce0,
        temp_edge_95_q0,
        temp_edge_96_address0,
        temp_edge_96_ce0,
        temp_edge_96_q0,
        temp_edge_97_address0,
        temp_edge_97_ce0,
        temp_edge_97_q0,
        temp_edge_98_address0,
        temp_edge_98_ce0,
        temp_edge_98_q0,
        temp_edge_99_address0,
        temp_edge_99_ce0,
        temp_edge_99_q0,
        temp_edge_100_address0,
        temp_edge_100_ce0,
        temp_edge_100_q0,
        temp_edge_101_address0,
        temp_edge_101_ce0,
        temp_edge_101_q0,
        temp_edge_102_address0,
        temp_edge_102_ce0,
        temp_edge_102_q0,
        temp_edge_103_address0,
        temp_edge_103_ce0,
        temp_edge_103_q0,
        temp_edge_104_address0,
        temp_edge_104_ce0,
        temp_edge_104_q0,
        temp_edge_105_address0,
        temp_edge_105_ce0,
        temp_edge_105_q0,
        temp_edge_106_address0,
        temp_edge_106_ce0,
        temp_edge_106_q0,
        temp_edge_107_address0,
        temp_edge_107_ce0,
        temp_edge_107_q0,
        temp_edge_108_address0,
        temp_edge_108_ce0,
        temp_edge_108_q0,
        temp_edge_109_address0,
        temp_edge_109_ce0,
        temp_edge_109_q0,
        temp_edge_110_address0,
        temp_edge_110_ce0,
        temp_edge_110_q0,
        temp_edge_111_address0,
        temp_edge_111_ce0,
        temp_edge_111_q0,
        temp_edge_112_address0,
        temp_edge_112_ce0,
        temp_edge_112_q0,
        temp_edge_113_address0,
        temp_edge_113_ce0,
        temp_edge_113_q0,
        temp_edge_114_address0,
        temp_edge_114_ce0,
        temp_edge_114_q0,
        temp_edge_115_address0,
        temp_edge_115_ce0,
        temp_edge_115_q0,
        temp_edge_116_address0,
        temp_edge_116_ce0,
        temp_edge_116_q0,
        temp_edge_117_address0,
        temp_edge_117_ce0,
        temp_edge_117_q0,
        temp_edge_118_address0,
        temp_edge_118_ce0,
        temp_edge_118_q0,
        temp_edge_119_address0,
        temp_edge_119_ce0,
        temp_edge_119_q0,
        temp_edge_120_address0,
        temp_edge_120_ce0,
        temp_edge_120_q0,
        temp_edge_121_address0,
        temp_edge_121_ce0,
        temp_edge_121_q0,
        temp_edge_122_address0,
        temp_edge_122_ce0,
        temp_edge_122_q0,
        temp_edge_123_address0,
        temp_edge_123_ce0,
        temp_edge_123_q0,
        temp_edge_124_address0,
        temp_edge_124_ce0,
        temp_edge_124_q0,
        temp_edge_125_address0,
        temp_edge_125_ce0,
        temp_edge_125_q0,
        temp_edge_126_address0,
        temp_edge_126_ce0,
        temp_edge_126_q0,
        temp_edge_127_address0,
        temp_edge_127_ce0,
        temp_edge_127_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   edge_out_TREADY;
output  [7:0] edge_out_TDATA;
output   edge_out_TVALID;
output  [6:0] temp_edge_address0;
output   temp_edge_ce0;
input  [31:0] temp_edge_q0;
output  [6:0] temp_edge_1_address0;
output   temp_edge_1_ce0;
input  [31:0] temp_edge_1_q0;
output  [6:0] temp_edge_2_address0;
output   temp_edge_2_ce0;
input  [31:0] temp_edge_2_q0;
output  [6:0] temp_edge_3_address0;
output   temp_edge_3_ce0;
input  [31:0] temp_edge_3_q0;
output  [6:0] temp_edge_4_address0;
output   temp_edge_4_ce0;
input  [31:0] temp_edge_4_q0;
output  [6:0] temp_edge_5_address0;
output   temp_edge_5_ce0;
input  [31:0] temp_edge_5_q0;
output  [6:0] temp_edge_6_address0;
output   temp_edge_6_ce0;
input  [31:0] temp_edge_6_q0;
output  [6:0] temp_edge_7_address0;
output   temp_edge_7_ce0;
input  [31:0] temp_edge_7_q0;
output  [6:0] temp_edge_8_address0;
output   temp_edge_8_ce0;
input  [31:0] temp_edge_8_q0;
output  [6:0] temp_edge_9_address0;
output   temp_edge_9_ce0;
input  [31:0] temp_edge_9_q0;
output  [6:0] temp_edge_10_address0;
output   temp_edge_10_ce0;
input  [31:0] temp_edge_10_q0;
output  [6:0] temp_edge_11_address0;
output   temp_edge_11_ce0;
input  [31:0] temp_edge_11_q0;
output  [6:0] temp_edge_12_address0;
output   temp_edge_12_ce0;
input  [31:0] temp_edge_12_q0;
output  [6:0] temp_edge_13_address0;
output   temp_edge_13_ce0;
input  [31:0] temp_edge_13_q0;
output  [6:0] temp_edge_14_address0;
output   temp_edge_14_ce0;
input  [31:0] temp_edge_14_q0;
output  [6:0] temp_edge_15_address0;
output   temp_edge_15_ce0;
input  [31:0] temp_edge_15_q0;
output  [6:0] temp_edge_16_address0;
output   temp_edge_16_ce0;
input  [31:0] temp_edge_16_q0;
output  [6:0] temp_edge_17_address0;
output   temp_edge_17_ce0;
input  [31:0] temp_edge_17_q0;
output  [6:0] temp_edge_18_address0;
output   temp_edge_18_ce0;
input  [31:0] temp_edge_18_q0;
output  [6:0] temp_edge_19_address0;
output   temp_edge_19_ce0;
input  [31:0] temp_edge_19_q0;
output  [6:0] temp_edge_20_address0;
output   temp_edge_20_ce0;
input  [31:0] temp_edge_20_q0;
output  [6:0] temp_edge_21_address0;
output   temp_edge_21_ce0;
input  [31:0] temp_edge_21_q0;
output  [6:0] temp_edge_22_address0;
output   temp_edge_22_ce0;
input  [31:0] temp_edge_22_q0;
output  [6:0] temp_edge_23_address0;
output   temp_edge_23_ce0;
input  [31:0] temp_edge_23_q0;
output  [6:0] temp_edge_24_address0;
output   temp_edge_24_ce0;
input  [31:0] temp_edge_24_q0;
output  [6:0] temp_edge_25_address0;
output   temp_edge_25_ce0;
input  [31:0] temp_edge_25_q0;
output  [6:0] temp_edge_26_address0;
output   temp_edge_26_ce0;
input  [31:0] temp_edge_26_q0;
output  [6:0] temp_edge_27_address0;
output   temp_edge_27_ce0;
input  [31:0] temp_edge_27_q0;
output  [6:0] temp_edge_28_address0;
output   temp_edge_28_ce0;
input  [31:0] temp_edge_28_q0;
output  [6:0] temp_edge_29_address0;
output   temp_edge_29_ce0;
input  [31:0] temp_edge_29_q0;
output  [6:0] temp_edge_30_address0;
output   temp_edge_30_ce0;
input  [31:0] temp_edge_30_q0;
output  [6:0] temp_edge_31_address0;
output   temp_edge_31_ce0;
input  [31:0] temp_edge_31_q0;
output  [6:0] temp_edge_32_address0;
output   temp_edge_32_ce0;
input  [31:0] temp_edge_32_q0;
output  [6:0] temp_edge_33_address0;
output   temp_edge_33_ce0;
input  [31:0] temp_edge_33_q0;
output  [6:0] temp_edge_34_address0;
output   temp_edge_34_ce0;
input  [31:0] temp_edge_34_q0;
output  [6:0] temp_edge_35_address0;
output   temp_edge_35_ce0;
input  [31:0] temp_edge_35_q0;
output  [6:0] temp_edge_36_address0;
output   temp_edge_36_ce0;
input  [31:0] temp_edge_36_q0;
output  [6:0] temp_edge_37_address0;
output   temp_edge_37_ce0;
input  [31:0] temp_edge_37_q0;
output  [6:0] temp_edge_38_address0;
output   temp_edge_38_ce0;
input  [31:0] temp_edge_38_q0;
output  [6:0] temp_edge_39_address0;
output   temp_edge_39_ce0;
input  [31:0] temp_edge_39_q0;
output  [6:0] temp_edge_40_address0;
output   temp_edge_40_ce0;
input  [31:0] temp_edge_40_q0;
output  [6:0] temp_edge_41_address0;
output   temp_edge_41_ce0;
input  [31:0] temp_edge_41_q0;
output  [6:0] temp_edge_42_address0;
output   temp_edge_42_ce0;
input  [31:0] temp_edge_42_q0;
output  [6:0] temp_edge_43_address0;
output   temp_edge_43_ce0;
input  [31:0] temp_edge_43_q0;
output  [6:0] temp_edge_44_address0;
output   temp_edge_44_ce0;
input  [31:0] temp_edge_44_q0;
output  [6:0] temp_edge_45_address0;
output   temp_edge_45_ce0;
input  [31:0] temp_edge_45_q0;
output  [6:0] temp_edge_46_address0;
output   temp_edge_46_ce0;
input  [31:0] temp_edge_46_q0;
output  [6:0] temp_edge_47_address0;
output   temp_edge_47_ce0;
input  [31:0] temp_edge_47_q0;
output  [6:0] temp_edge_48_address0;
output   temp_edge_48_ce0;
input  [31:0] temp_edge_48_q0;
output  [6:0] temp_edge_49_address0;
output   temp_edge_49_ce0;
input  [31:0] temp_edge_49_q0;
output  [6:0] temp_edge_50_address0;
output   temp_edge_50_ce0;
input  [31:0] temp_edge_50_q0;
output  [6:0] temp_edge_51_address0;
output   temp_edge_51_ce0;
input  [31:0] temp_edge_51_q0;
output  [6:0] temp_edge_52_address0;
output   temp_edge_52_ce0;
input  [31:0] temp_edge_52_q0;
output  [6:0] temp_edge_53_address0;
output   temp_edge_53_ce0;
input  [31:0] temp_edge_53_q0;
output  [6:0] temp_edge_54_address0;
output   temp_edge_54_ce0;
input  [31:0] temp_edge_54_q0;
output  [6:0] temp_edge_55_address0;
output   temp_edge_55_ce0;
input  [31:0] temp_edge_55_q0;
output  [6:0] temp_edge_56_address0;
output   temp_edge_56_ce0;
input  [31:0] temp_edge_56_q0;
output  [6:0] temp_edge_57_address0;
output   temp_edge_57_ce0;
input  [31:0] temp_edge_57_q0;
output  [6:0] temp_edge_58_address0;
output   temp_edge_58_ce0;
input  [31:0] temp_edge_58_q0;
output  [6:0] temp_edge_59_address0;
output   temp_edge_59_ce0;
input  [31:0] temp_edge_59_q0;
output  [6:0] temp_edge_60_address0;
output   temp_edge_60_ce0;
input  [31:0] temp_edge_60_q0;
output  [6:0] temp_edge_61_address0;
output   temp_edge_61_ce0;
input  [31:0] temp_edge_61_q0;
output  [6:0] temp_edge_62_address0;
output   temp_edge_62_ce0;
input  [31:0] temp_edge_62_q0;
output  [6:0] temp_edge_63_address0;
output   temp_edge_63_ce0;
input  [31:0] temp_edge_63_q0;
output  [6:0] temp_edge_64_address0;
output   temp_edge_64_ce0;
input  [31:0] temp_edge_64_q0;
output  [6:0] temp_edge_65_address0;
output   temp_edge_65_ce0;
input  [31:0] temp_edge_65_q0;
output  [6:0] temp_edge_66_address0;
output   temp_edge_66_ce0;
input  [31:0] temp_edge_66_q0;
output  [6:0] temp_edge_67_address0;
output   temp_edge_67_ce0;
input  [31:0] temp_edge_67_q0;
output  [6:0] temp_edge_68_address0;
output   temp_edge_68_ce0;
input  [31:0] temp_edge_68_q0;
output  [6:0] temp_edge_69_address0;
output   temp_edge_69_ce0;
input  [31:0] temp_edge_69_q0;
output  [6:0] temp_edge_70_address0;
output   temp_edge_70_ce0;
input  [31:0] temp_edge_70_q0;
output  [6:0] temp_edge_71_address0;
output   temp_edge_71_ce0;
input  [31:0] temp_edge_71_q0;
output  [6:0] temp_edge_72_address0;
output   temp_edge_72_ce0;
input  [31:0] temp_edge_72_q0;
output  [6:0] temp_edge_73_address0;
output   temp_edge_73_ce0;
input  [31:0] temp_edge_73_q0;
output  [6:0] temp_edge_74_address0;
output   temp_edge_74_ce0;
input  [31:0] temp_edge_74_q0;
output  [6:0] temp_edge_75_address0;
output   temp_edge_75_ce0;
input  [31:0] temp_edge_75_q0;
output  [6:0] temp_edge_76_address0;
output   temp_edge_76_ce0;
input  [31:0] temp_edge_76_q0;
output  [6:0] temp_edge_77_address0;
output   temp_edge_77_ce0;
input  [31:0] temp_edge_77_q0;
output  [6:0] temp_edge_78_address0;
output   temp_edge_78_ce0;
input  [31:0] temp_edge_78_q0;
output  [6:0] temp_edge_79_address0;
output   temp_edge_79_ce0;
input  [31:0] temp_edge_79_q0;
output  [6:0] temp_edge_80_address0;
output   temp_edge_80_ce0;
input  [31:0] temp_edge_80_q0;
output  [6:0] temp_edge_81_address0;
output   temp_edge_81_ce0;
input  [31:0] temp_edge_81_q0;
output  [6:0] temp_edge_82_address0;
output   temp_edge_82_ce0;
input  [31:0] temp_edge_82_q0;
output  [6:0] temp_edge_83_address0;
output   temp_edge_83_ce0;
input  [31:0] temp_edge_83_q0;
output  [6:0] temp_edge_84_address0;
output   temp_edge_84_ce0;
input  [31:0] temp_edge_84_q0;
output  [6:0] temp_edge_85_address0;
output   temp_edge_85_ce0;
input  [31:0] temp_edge_85_q0;
output  [6:0] temp_edge_86_address0;
output   temp_edge_86_ce0;
input  [31:0] temp_edge_86_q0;
output  [6:0] temp_edge_87_address0;
output   temp_edge_87_ce0;
input  [31:0] temp_edge_87_q0;
output  [6:0] temp_edge_88_address0;
output   temp_edge_88_ce0;
input  [31:0] temp_edge_88_q0;
output  [6:0] temp_edge_89_address0;
output   temp_edge_89_ce0;
input  [31:0] temp_edge_89_q0;
output  [6:0] temp_edge_90_address0;
output   temp_edge_90_ce0;
input  [31:0] temp_edge_90_q0;
output  [6:0] temp_edge_91_address0;
output   temp_edge_91_ce0;
input  [31:0] temp_edge_91_q0;
output  [6:0] temp_edge_92_address0;
output   temp_edge_92_ce0;
input  [31:0] temp_edge_92_q0;
output  [6:0] temp_edge_93_address0;
output   temp_edge_93_ce0;
input  [31:0] temp_edge_93_q0;
output  [6:0] temp_edge_94_address0;
output   temp_edge_94_ce0;
input  [31:0] temp_edge_94_q0;
output  [6:0] temp_edge_95_address0;
output   temp_edge_95_ce0;
input  [31:0] temp_edge_95_q0;
output  [6:0] temp_edge_96_address0;
output   temp_edge_96_ce0;
input  [31:0] temp_edge_96_q0;
output  [6:0] temp_edge_97_address0;
output   temp_edge_97_ce0;
input  [31:0] temp_edge_97_q0;
output  [6:0] temp_edge_98_address0;
output   temp_edge_98_ce0;
input  [31:0] temp_edge_98_q0;
output  [6:0] temp_edge_99_address0;
output   temp_edge_99_ce0;
input  [31:0] temp_edge_99_q0;
output  [6:0] temp_edge_100_address0;
output   temp_edge_100_ce0;
input  [31:0] temp_edge_100_q0;
output  [6:0] temp_edge_101_address0;
output   temp_edge_101_ce0;
input  [31:0] temp_edge_101_q0;
output  [6:0] temp_edge_102_address0;
output   temp_edge_102_ce0;
input  [31:0] temp_edge_102_q0;
output  [6:0] temp_edge_103_address0;
output   temp_edge_103_ce0;
input  [31:0] temp_edge_103_q0;
output  [6:0] temp_edge_104_address0;
output   temp_edge_104_ce0;
input  [31:0] temp_edge_104_q0;
output  [6:0] temp_edge_105_address0;
output   temp_edge_105_ce0;
input  [31:0] temp_edge_105_q0;
output  [6:0] temp_edge_106_address0;
output   temp_edge_106_ce0;
input  [31:0] temp_edge_106_q0;
output  [6:0] temp_edge_107_address0;
output   temp_edge_107_ce0;
input  [31:0] temp_edge_107_q0;
output  [6:0] temp_edge_108_address0;
output   temp_edge_108_ce0;
input  [31:0] temp_edge_108_q0;
output  [6:0] temp_edge_109_address0;
output   temp_edge_109_ce0;
input  [31:0] temp_edge_109_q0;
output  [6:0] temp_edge_110_address0;
output   temp_edge_110_ce0;
input  [31:0] temp_edge_110_q0;
output  [6:0] temp_edge_111_address0;
output   temp_edge_111_ce0;
input  [31:0] temp_edge_111_q0;
output  [6:0] temp_edge_112_address0;
output   temp_edge_112_ce0;
input  [31:0] temp_edge_112_q0;
output  [6:0] temp_edge_113_address0;
output   temp_edge_113_ce0;
input  [31:0] temp_edge_113_q0;
output  [6:0] temp_edge_114_address0;
output   temp_edge_114_ce0;
input  [31:0] temp_edge_114_q0;
output  [6:0] temp_edge_115_address0;
output   temp_edge_115_ce0;
input  [31:0] temp_edge_115_q0;
output  [6:0] temp_edge_116_address0;
output   temp_edge_116_ce0;
input  [31:0] temp_edge_116_q0;
output  [6:0] temp_edge_117_address0;
output   temp_edge_117_ce0;
input  [31:0] temp_edge_117_q0;
output  [6:0] temp_edge_118_address0;
output   temp_edge_118_ce0;
input  [31:0] temp_edge_118_q0;
output  [6:0] temp_edge_119_address0;
output   temp_edge_119_ce0;
input  [31:0] temp_edge_119_q0;
output  [6:0] temp_edge_120_address0;
output   temp_edge_120_ce0;
input  [31:0] temp_edge_120_q0;
output  [6:0] temp_edge_121_address0;
output   temp_edge_121_ce0;
input  [31:0] temp_edge_121_q0;
output  [6:0] temp_edge_122_address0;
output   temp_edge_122_ce0;
input  [31:0] temp_edge_122_q0;
output  [6:0] temp_edge_123_address0;
output   temp_edge_123_ce0;
input  [31:0] temp_edge_123_q0;
output  [6:0] temp_edge_124_address0;
output   temp_edge_124_ce0;
input  [31:0] temp_edge_124_q0;
output  [6:0] temp_edge_125_address0;
output   temp_edge_125_ce0;
input  [31:0] temp_edge_125_q0;
output  [6:0] temp_edge_126_address0;
output   temp_edge_126_ce0;
input  [31:0] temp_edge_126_q0;
output  [6:0] temp_edge_127_address0;
output   temp_edge_127_ce0;
input  [31:0] temp_edge_127_q0;

reg ap_idle;
reg edge_out_TVALID;
reg temp_edge_ce0;
reg temp_edge_1_ce0;
reg temp_edge_2_ce0;
reg temp_edge_3_ce0;
reg temp_edge_4_ce0;
reg temp_edge_5_ce0;
reg temp_edge_6_ce0;
reg temp_edge_7_ce0;
reg temp_edge_8_ce0;
reg temp_edge_9_ce0;
reg temp_edge_10_ce0;
reg temp_edge_11_ce0;
reg temp_edge_12_ce0;
reg temp_edge_13_ce0;
reg temp_edge_14_ce0;
reg temp_edge_15_ce0;
reg temp_edge_16_ce0;
reg temp_edge_17_ce0;
reg temp_edge_18_ce0;
reg temp_edge_19_ce0;
reg temp_edge_20_ce0;
reg temp_edge_21_ce0;
reg temp_edge_22_ce0;
reg temp_edge_23_ce0;
reg temp_edge_24_ce0;
reg temp_edge_25_ce0;
reg temp_edge_26_ce0;
reg temp_edge_27_ce0;
reg temp_edge_28_ce0;
reg temp_edge_29_ce0;
reg temp_edge_30_ce0;
reg temp_edge_31_ce0;
reg temp_edge_32_ce0;
reg temp_edge_33_ce0;
reg temp_edge_34_ce0;
reg temp_edge_35_ce0;
reg temp_edge_36_ce0;
reg temp_edge_37_ce0;
reg temp_edge_38_ce0;
reg temp_edge_39_ce0;
reg temp_edge_40_ce0;
reg temp_edge_41_ce0;
reg temp_edge_42_ce0;
reg temp_edge_43_ce0;
reg temp_edge_44_ce0;
reg temp_edge_45_ce0;
reg temp_edge_46_ce0;
reg temp_edge_47_ce0;
reg temp_edge_48_ce0;
reg temp_edge_49_ce0;
reg temp_edge_50_ce0;
reg temp_edge_51_ce0;
reg temp_edge_52_ce0;
reg temp_edge_53_ce0;
reg temp_edge_54_ce0;
reg temp_edge_55_ce0;
reg temp_edge_56_ce0;
reg temp_edge_57_ce0;
reg temp_edge_58_ce0;
reg temp_edge_59_ce0;
reg temp_edge_60_ce0;
reg temp_edge_61_ce0;
reg temp_edge_62_ce0;
reg temp_edge_63_ce0;
reg temp_edge_64_ce0;
reg temp_edge_65_ce0;
reg temp_edge_66_ce0;
reg temp_edge_67_ce0;
reg temp_edge_68_ce0;
reg temp_edge_69_ce0;
reg temp_edge_70_ce0;
reg temp_edge_71_ce0;
reg temp_edge_72_ce0;
reg temp_edge_73_ce0;
reg temp_edge_74_ce0;
reg temp_edge_75_ce0;
reg temp_edge_76_ce0;
reg temp_edge_77_ce0;
reg temp_edge_78_ce0;
reg temp_edge_79_ce0;
reg temp_edge_80_ce0;
reg temp_edge_81_ce0;
reg temp_edge_82_ce0;
reg temp_edge_83_ce0;
reg temp_edge_84_ce0;
reg temp_edge_85_ce0;
reg temp_edge_86_ce0;
reg temp_edge_87_ce0;
reg temp_edge_88_ce0;
reg temp_edge_89_ce0;
reg temp_edge_90_ce0;
reg temp_edge_91_ce0;
reg temp_edge_92_ce0;
reg temp_edge_93_ce0;
reg temp_edge_94_ce0;
reg temp_edge_95_ce0;
reg temp_edge_96_ce0;
reg temp_edge_97_ce0;
reg temp_edge_98_ce0;
reg temp_edge_99_ce0;
reg temp_edge_100_ce0;
reg temp_edge_101_ce0;
reg temp_edge_102_ce0;
reg temp_edge_103_ce0;
reg temp_edge_104_ce0;
reg temp_edge_105_ce0;
reg temp_edge_106_ce0;
reg temp_edge_107_ce0;
reg temp_edge_108_ce0;
reg temp_edge_109_ce0;
reg temp_edge_110_ce0;
reg temp_edge_111_ce0;
reg temp_edge_112_ce0;
reg temp_edge_113_ce0;
reg temp_edge_114_ce0;
reg temp_edge_115_ce0;
reg temp_edge_116_ce0;
reg temp_edge_117_ce0;
reg temp_edge_118_ce0;
reg temp_edge_119_ce0;
reg temp_edge_120_ce0;
reg temp_edge_121_ce0;
reg temp_edge_122_ce0;
reg temp_edge_123_ce0;
reg temp_edge_124_ce0;
reg temp_edge_125_ce0;
reg temp_edge_126_ce0;
reg temp_edge_127_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln55_reg_5534;
reg   [0:0] icmp_ln55_reg_5534_pp0_iter14_reg;
reg    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln55_fu_2833_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    edge_out_TDATA_blk_n;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln55_reg_5534_pp0_iter1_reg;
reg   [0:0] icmp_ln55_reg_5534_pp0_iter2_reg;
reg   [0:0] icmp_ln55_reg_5534_pp0_iter3_reg;
reg   [0:0] icmp_ln55_reg_5534_pp0_iter4_reg;
reg   [0:0] icmp_ln55_reg_5534_pp0_iter5_reg;
reg   [0:0] icmp_ln55_reg_5534_pp0_iter6_reg;
reg   [0:0] icmp_ln55_reg_5534_pp0_iter7_reg;
reg   [0:0] icmp_ln55_reg_5534_pp0_iter8_reg;
reg   [0:0] icmp_ln55_reg_5534_pp0_iter9_reg;
reg   [0:0] icmp_ln55_reg_5534_pp0_iter10_reg;
reg   [0:0] icmp_ln55_reg_5534_pp0_iter11_reg;
reg   [0:0] icmp_ln55_reg_5534_pp0_iter12_reg;
reg   [0:0] icmp_ln55_reg_5534_pp0_iter13_reg;
wire   [0:0] or_ln16_fu_2857_p2;
reg   [0:0] or_ln16_reg_5538;
wire   [7:0] select_ln16_fu_2863_p3;
reg   [7:0] select_ln16_reg_5542;
reg   [7:0] select_ln16_reg_5542_pp0_iter1_reg;
wire   [31:0] tmp_fu_4065_p259;
reg   [31:0] tmp_reg_6187;
wire   [31:0] grp_fu_2805_p2;
reg   [31:0] normalized_reg_6192;
reg   [31:0] normalized_reg_6192_pp0_iter7_reg;
wire   [31:0] normalized_1_fu_4626_p3;
reg   [31:0] normalized_1_reg_6199;
reg   [7:0] xs_exp_reg_6204;
wire   [22:0] trunc_ln342_fu_4647_p1;
reg   [22:0] trunc_ln342_reg_6210;
reg   [22:0] trunc_ln342_reg_6210_pp0_iter14_reg;
wire   [0:0] tmp_3_fu_4660_p3;
reg   [0:0] tmp_3_reg_6215;
wire   [8:0] select_ln71_fu_4677_p3;
reg   [8:0] select_ln71_reg_6220;
reg   [0:0] ap_phi_mux_first_iter_1_phi_fu_2792_p4;
wire    ap_loop_init;
wire   [63:0] zext_ln55_fu_2885_p1;
reg   [7:0] j_fu_594;
wire   [7:0] add_ln58_fu_3017_p2;
reg   [7:0] ap_sig_allocacmp_j_load;
reg   [7:0] i_fu_598;
wire   [7:0] select_ln55_fu_2877_p3;
reg   [7:0] ap_sig_allocacmp_i_load;
reg   [14:0] indvar_flatten262_fu_602;
wire   [14:0] add_ln55_fu_2839_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten262_load;
reg   [31:0] temp_edge_127_load1_fu_606;
reg   [31:0] temp_edge_126_load3_fu_610;
reg   [31:0] temp_edge_125_load5_fu_614;
reg   [31:0] temp_edge_124_load7_fu_618;
reg   [31:0] temp_edge_123_load9_fu_622;
reg   [31:0] temp_edge_122_load11_fu_626;
reg   [31:0] temp_edge_121_load13_fu_630;
reg   [31:0] temp_edge_120_load15_fu_634;
reg   [31:0] temp_edge_119_load17_fu_638;
reg   [31:0] temp_edge_118_load19_fu_642;
reg   [31:0] temp_edge_117_load21_fu_646;
reg   [31:0] temp_edge_116_load23_fu_650;
reg   [31:0] temp_edge_115_load25_fu_654;
reg   [31:0] temp_edge_114_load27_fu_658;
reg   [31:0] temp_edge_113_load29_fu_662;
reg   [31:0] temp_edge_112_load31_fu_666;
reg   [31:0] temp_edge_111_load33_fu_670;
reg   [31:0] temp_edge_110_load35_fu_674;
reg   [31:0] temp_edge_109_load37_fu_678;
reg   [31:0] temp_edge_108_load39_fu_682;
reg   [31:0] temp_edge_107_load41_fu_686;
reg   [31:0] temp_edge_106_load43_fu_690;
reg   [31:0] temp_edge_105_load45_fu_694;
reg   [31:0] temp_edge_104_load47_fu_698;
reg   [31:0] temp_edge_103_load49_fu_702;
reg   [31:0] temp_edge_102_load51_fu_706;
reg   [31:0] temp_edge_101_load53_fu_710;
reg   [31:0] temp_edge_100_load55_fu_714;
reg   [31:0] temp_edge_99_load57_fu_718;
reg   [31:0] temp_edge_98_load59_fu_722;
reg   [31:0] temp_edge_97_load61_fu_726;
reg   [31:0] temp_edge_96_load63_fu_730;
reg   [31:0] temp_edge_95_load65_fu_734;
reg   [31:0] temp_edge_94_load67_fu_738;
reg   [31:0] temp_edge_93_load69_fu_742;
reg   [31:0] temp_edge_92_load71_fu_746;
reg   [31:0] temp_edge_91_load73_fu_750;
reg   [31:0] temp_edge_90_load75_fu_754;
reg   [31:0] temp_edge_89_load77_fu_758;
reg   [31:0] temp_edge_88_load79_fu_762;
reg   [31:0] temp_edge_87_load81_fu_766;
reg   [31:0] temp_edge_86_load83_fu_770;
reg   [31:0] temp_edge_85_load85_fu_774;
reg   [31:0] temp_edge_84_load87_fu_778;
reg   [31:0] temp_edge_83_load89_fu_782;
reg   [31:0] temp_edge_82_load91_fu_786;
reg   [31:0] temp_edge_81_load93_fu_790;
reg   [31:0] temp_edge_80_load95_fu_794;
reg   [31:0] temp_edge_79_load97_fu_798;
reg   [31:0] temp_edge_78_load99_fu_802;
reg   [31:0] temp_edge_77_load101_fu_806;
reg   [31:0] temp_edge_76_load103_fu_810;
reg   [31:0] temp_edge_75_load105_fu_814;
reg   [31:0] temp_edge_74_load107_fu_818;
reg   [31:0] temp_edge_73_load109_fu_822;
reg   [31:0] temp_edge_72_load111_fu_826;
reg   [31:0] temp_edge_71_load113_fu_830;
reg   [31:0] temp_edge_70_load115_fu_834;
reg   [31:0] temp_edge_69_load117_fu_838;
reg   [31:0] temp_edge_68_load119_fu_842;
reg   [31:0] temp_edge_67_load121_fu_846;
reg   [31:0] temp_edge_66_load123_fu_850;
reg   [31:0] temp_edge_65_load125_fu_854;
reg   [31:0] temp_edge_64_load127_fu_858;
reg   [31:0] temp_edge_63_load129_fu_862;
reg   [31:0] temp_edge_62_load131_fu_866;
reg   [31:0] temp_edge_61_load133_fu_870;
reg   [31:0] temp_edge_60_load135_fu_874;
reg   [31:0] temp_edge_59_load137_fu_878;
reg   [31:0] temp_edge_58_load139_fu_882;
reg   [31:0] temp_edge_57_load141_fu_886;
reg   [31:0] temp_edge_56_load143_fu_890;
reg   [31:0] temp_edge_55_load145_fu_894;
reg   [31:0] temp_edge_54_load147_fu_898;
reg   [31:0] temp_edge_53_load149_fu_902;
reg   [31:0] temp_edge_52_load151_fu_906;
reg   [31:0] temp_edge_51_load153_fu_910;
reg   [31:0] temp_edge_50_load155_fu_914;
reg   [31:0] temp_edge_49_load157_fu_918;
reg   [31:0] temp_edge_48_load159_fu_922;
reg   [31:0] temp_edge_47_load161_fu_926;
reg   [31:0] temp_edge_46_load163_fu_930;
reg   [31:0] temp_edge_45_load165_fu_934;
reg   [31:0] temp_edge_44_load167_fu_938;
reg   [31:0] temp_edge_43_load169_fu_942;
reg   [31:0] temp_edge_42_load171_fu_946;
reg   [31:0] temp_edge_41_load173_fu_950;
reg   [31:0] temp_edge_40_load175_fu_954;
reg   [31:0] temp_edge_39_load177_fu_958;
reg   [31:0] temp_edge_38_load179_fu_962;
reg   [31:0] temp_edge_37_load181_fu_966;
reg   [31:0] temp_edge_36_load183_fu_970;
reg   [31:0] temp_edge_35_load185_fu_974;
reg   [31:0] temp_edge_34_load187_fu_978;
reg   [31:0] temp_edge_33_load189_fu_982;
reg   [31:0] temp_edge_32_load191_fu_986;
reg   [31:0] temp_edge_31_load193_fu_990;
reg   [31:0] temp_edge_30_load195_fu_994;
reg   [31:0] temp_edge_29_load197_fu_998;
reg   [31:0] temp_edge_28_load199_fu_1002;
reg   [31:0] temp_edge_27_load201_fu_1006;
reg   [31:0] temp_edge_26_load203_fu_1010;
reg   [31:0] temp_edge_25_load205_fu_1014;
reg   [31:0] temp_edge_24_load207_fu_1018;
reg   [31:0] temp_edge_23_load209_fu_1022;
reg   [31:0] temp_edge_22_load211_fu_1026;
reg   [31:0] temp_edge_21_load213_fu_1030;
reg   [31:0] temp_edge_20_load215_fu_1034;
reg   [31:0] temp_edge_19_load217_fu_1038;
reg   [31:0] temp_edge_18_load219_fu_1042;
reg   [31:0] temp_edge_17_load221_fu_1046;
reg   [31:0] temp_edge_16_load223_fu_1050;
reg   [31:0] temp_edge_15_load225_fu_1054;
reg   [31:0] temp_edge_14_load227_fu_1058;
reg   [31:0] temp_edge_13_load229_fu_1062;
reg   [31:0] temp_edge_12_load231_fu_1066;
reg   [31:0] temp_edge_11_load233_fu_1070;
reg   [31:0] temp_edge_10_load235_fu_1074;
reg   [31:0] temp_edge_9_load237_fu_1078;
reg   [31:0] temp_edge_8_load239_fu_1082;
reg   [31:0] temp_edge_7_load241_fu_1086;
reg   [31:0] temp_edge_6_load243_fu_1090;
reg   [31:0] temp_edge_5_load245_fu_1094;
reg   [31:0] temp_edge_4_load247_fu_1098;
reg   [31:0] temp_edge_3_load249_fu_1102;
reg   [31:0] temp_edge_2_load251_fu_1106;
reg   [31:0] temp_edge_1_load253_fu_1110;
reg   [31:0] temp_edge_load255_fu_1114;
wire    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln58_fu_2851_p2;
wire   [7:0] add_ln55_1_fu_2871_p2;
wire   [31:0] tmp_fu_4065_p257;
wire   [6:0] tmp_fu_4065_p258;
wire   [31:0] bitcast_ln61_fu_4585_p1;
wire   [7:0] tmp_1_fu_4588_p4;
wire   [22:0] trunc_ln61_fu_4598_p1;
wire   [0:0] icmp_ln61_1_fu_4608_p2;
wire   [0:0] icmp_ln61_fu_4602_p2;
wire   [0:0] or_ln61_fu_4614_p2;
wire   [0:0] grp_fu_2810_p2;
wire   [0:0] and_ln61_fu_4620_p2;
wire   [31:0] grp_fu_2800_p2;
wire   [31:0] data_fu_4633_p1;
wire   [8:0] zext_ln317_fu_4651_p1;
wire   [8:0] add_ln317_fu_4654_p2;
wire   [7:0] sub_ln71_fu_4668_p2;
wire  signed [8:0] sext_ln71_fu_4673_p1;
wire   [24:0] mantissa_fu_4685_p4;
wire  signed [31:0] sext_ln71_1_fu_4698_p1;
wire   [54:0] zext_ln68_fu_4694_p1;
wire   [54:0] zext_ln71_fu_4701_p1;
wire   [54:0] lshr_ln71_fu_4705_p2;
wire   [54:0] shl_ln71_fu_4711_p2;
wire   [7:0] tmp_4_fu_4717_p4;
wire   [7:0] tmp_5_fu_4727_p4;
wire    ap_block_pp0_stage0_00001;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [15:0] frp_pipeline_valid_U_valid_out;
wire   [4:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [7:0] pf_edge_out_U_data_out;
wire    pf_edge_out_U_data_out_vld;
wire    pf_edge_out_U_pf_ready;
wire    pf_edge_out_U_pf_done;
wire    ap_condition_frp_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_edge_out_U_data_in_vld;
wire   [7:0] pf_edge_out_U_frpsig_data_in;
reg    pf_all_done;
wire   [6:0] tmp_fu_4065_p1;
wire   [6:0] tmp_fu_4065_p3;
wire   [6:0] tmp_fu_4065_p5;
wire   [6:0] tmp_fu_4065_p7;
wire   [6:0] tmp_fu_4065_p9;
wire   [6:0] tmp_fu_4065_p11;
wire   [6:0] tmp_fu_4065_p13;
wire   [6:0] tmp_fu_4065_p15;
wire   [6:0] tmp_fu_4065_p17;
wire   [6:0] tmp_fu_4065_p19;
wire   [6:0] tmp_fu_4065_p21;
wire   [6:0] tmp_fu_4065_p23;
wire   [6:0] tmp_fu_4065_p25;
wire   [6:0] tmp_fu_4065_p27;
wire   [6:0] tmp_fu_4065_p29;
wire   [6:0] tmp_fu_4065_p31;
wire   [6:0] tmp_fu_4065_p33;
wire   [6:0] tmp_fu_4065_p35;
wire   [6:0] tmp_fu_4065_p37;
wire   [6:0] tmp_fu_4065_p39;
wire   [6:0] tmp_fu_4065_p41;
wire   [6:0] tmp_fu_4065_p43;
wire   [6:0] tmp_fu_4065_p45;
wire   [6:0] tmp_fu_4065_p47;
wire   [6:0] tmp_fu_4065_p49;
wire   [6:0] tmp_fu_4065_p51;
wire   [6:0] tmp_fu_4065_p53;
wire   [6:0] tmp_fu_4065_p55;
wire   [6:0] tmp_fu_4065_p57;
wire   [6:0] tmp_fu_4065_p59;
wire   [6:0] tmp_fu_4065_p61;
wire   [6:0] tmp_fu_4065_p63;
wire   [6:0] tmp_fu_4065_p65;
wire   [6:0] tmp_fu_4065_p67;
wire   [6:0] tmp_fu_4065_p69;
wire   [6:0] tmp_fu_4065_p71;
wire   [6:0] tmp_fu_4065_p73;
wire   [6:0] tmp_fu_4065_p75;
wire   [6:0] tmp_fu_4065_p77;
wire   [6:0] tmp_fu_4065_p79;
wire   [6:0] tmp_fu_4065_p81;
wire   [6:0] tmp_fu_4065_p83;
wire   [6:0] tmp_fu_4065_p85;
wire   [6:0] tmp_fu_4065_p87;
wire   [6:0] tmp_fu_4065_p89;
wire   [6:0] tmp_fu_4065_p91;
wire   [6:0] tmp_fu_4065_p93;
wire   [6:0] tmp_fu_4065_p95;
wire   [6:0] tmp_fu_4065_p97;
wire   [6:0] tmp_fu_4065_p99;
wire   [6:0] tmp_fu_4065_p101;
wire   [6:0] tmp_fu_4065_p103;
wire   [6:0] tmp_fu_4065_p105;
wire   [6:0] tmp_fu_4065_p107;
wire   [6:0] tmp_fu_4065_p109;
wire   [6:0] tmp_fu_4065_p111;
wire   [6:0] tmp_fu_4065_p113;
wire   [6:0] tmp_fu_4065_p115;
wire   [6:0] tmp_fu_4065_p117;
wire   [6:0] tmp_fu_4065_p119;
wire   [6:0] tmp_fu_4065_p121;
wire   [6:0] tmp_fu_4065_p123;
wire   [6:0] tmp_fu_4065_p125;
wire   [6:0] tmp_fu_4065_p127;
wire  signed [6:0] tmp_fu_4065_p129;
wire  signed [6:0] tmp_fu_4065_p131;
wire  signed [6:0] tmp_fu_4065_p133;
wire  signed [6:0] tmp_fu_4065_p135;
wire  signed [6:0] tmp_fu_4065_p137;
wire  signed [6:0] tmp_fu_4065_p139;
wire  signed [6:0] tmp_fu_4065_p141;
wire  signed [6:0] tmp_fu_4065_p143;
wire  signed [6:0] tmp_fu_4065_p145;
wire  signed [6:0] tmp_fu_4065_p147;
wire  signed [6:0] tmp_fu_4065_p149;
wire  signed [6:0] tmp_fu_4065_p151;
wire  signed [6:0] tmp_fu_4065_p153;
wire  signed [6:0] tmp_fu_4065_p155;
wire  signed [6:0] tmp_fu_4065_p157;
wire  signed [6:0] tmp_fu_4065_p159;
wire  signed [6:0] tmp_fu_4065_p161;
wire  signed [6:0] tmp_fu_4065_p163;
wire  signed [6:0] tmp_fu_4065_p165;
wire  signed [6:0] tmp_fu_4065_p167;
wire  signed [6:0] tmp_fu_4065_p169;
wire  signed [6:0] tmp_fu_4065_p171;
wire  signed [6:0] tmp_fu_4065_p173;
wire  signed [6:0] tmp_fu_4065_p175;
wire  signed [6:0] tmp_fu_4065_p177;
wire  signed [6:0] tmp_fu_4065_p179;
wire  signed [6:0] tmp_fu_4065_p181;
wire  signed [6:0] tmp_fu_4065_p183;
wire  signed [6:0] tmp_fu_4065_p185;
wire  signed [6:0] tmp_fu_4065_p187;
wire  signed [6:0] tmp_fu_4065_p189;
wire  signed [6:0] tmp_fu_4065_p191;
wire  signed [6:0] tmp_fu_4065_p193;
wire  signed [6:0] tmp_fu_4065_p195;
wire  signed [6:0] tmp_fu_4065_p197;
wire  signed [6:0] tmp_fu_4065_p199;
wire  signed [6:0] tmp_fu_4065_p201;
wire  signed [6:0] tmp_fu_4065_p203;
wire  signed [6:0] tmp_fu_4065_p205;
wire  signed [6:0] tmp_fu_4065_p207;
wire  signed [6:0] tmp_fu_4065_p209;
wire  signed [6:0] tmp_fu_4065_p211;
wire  signed [6:0] tmp_fu_4065_p213;
wire  signed [6:0] tmp_fu_4065_p215;
wire  signed [6:0] tmp_fu_4065_p217;
wire  signed [6:0] tmp_fu_4065_p219;
wire  signed [6:0] tmp_fu_4065_p221;
wire  signed [6:0] tmp_fu_4065_p223;
wire  signed [6:0] tmp_fu_4065_p225;
wire  signed [6:0] tmp_fu_4065_p227;
wire  signed [6:0] tmp_fu_4065_p229;
wire  signed [6:0] tmp_fu_4065_p231;
wire  signed [6:0] tmp_fu_4065_p233;
wire  signed [6:0] tmp_fu_4065_p235;
wire  signed [6:0] tmp_fu_4065_p237;
wire  signed [6:0] tmp_fu_4065_p239;
wire  signed [6:0] tmp_fu_4065_p241;
wire  signed [6:0] tmp_fu_4065_p243;
wire  signed [6:0] tmp_fu_4065_p245;
wire  signed [6:0] tmp_fu_4065_p247;
wire  signed [6:0] tmp_fu_4065_p249;
wire  signed [6:0] tmp_fu_4065_p251;
wire  signed [6:0] tmp_fu_4065_p253;
wire  signed [6:0] tmp_fu_4065_p255;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 j_fu_594 = 8'd0;
#0 i_fu_598 = 8'd0;
#0 indvar_flatten262_fu_602 = 15'd0;
#0 temp_edge_127_load1_fu_606 = 32'd0;
#0 temp_edge_126_load3_fu_610 = 32'd0;
#0 temp_edge_125_load5_fu_614 = 32'd0;
#0 temp_edge_124_load7_fu_618 = 32'd0;
#0 temp_edge_123_load9_fu_622 = 32'd0;
#0 temp_edge_122_load11_fu_626 = 32'd0;
#0 temp_edge_121_load13_fu_630 = 32'd0;
#0 temp_edge_120_load15_fu_634 = 32'd0;
#0 temp_edge_119_load17_fu_638 = 32'd0;
#0 temp_edge_118_load19_fu_642 = 32'd0;
#0 temp_edge_117_load21_fu_646 = 32'd0;
#0 temp_edge_116_load23_fu_650 = 32'd0;
#0 temp_edge_115_load25_fu_654 = 32'd0;
#0 temp_edge_114_load27_fu_658 = 32'd0;
#0 temp_edge_113_load29_fu_662 = 32'd0;
#0 temp_edge_112_load31_fu_666 = 32'd0;
#0 temp_edge_111_load33_fu_670 = 32'd0;
#0 temp_edge_110_load35_fu_674 = 32'd0;
#0 temp_edge_109_load37_fu_678 = 32'd0;
#0 temp_edge_108_load39_fu_682 = 32'd0;
#0 temp_edge_107_load41_fu_686 = 32'd0;
#0 temp_edge_106_load43_fu_690 = 32'd0;
#0 temp_edge_105_load45_fu_694 = 32'd0;
#0 temp_edge_104_load47_fu_698 = 32'd0;
#0 temp_edge_103_load49_fu_702 = 32'd0;
#0 temp_edge_102_load51_fu_706 = 32'd0;
#0 temp_edge_101_load53_fu_710 = 32'd0;
#0 temp_edge_100_load55_fu_714 = 32'd0;
#0 temp_edge_99_load57_fu_718 = 32'd0;
#0 temp_edge_98_load59_fu_722 = 32'd0;
#0 temp_edge_97_load61_fu_726 = 32'd0;
#0 temp_edge_96_load63_fu_730 = 32'd0;
#0 temp_edge_95_load65_fu_734 = 32'd0;
#0 temp_edge_94_load67_fu_738 = 32'd0;
#0 temp_edge_93_load69_fu_742 = 32'd0;
#0 temp_edge_92_load71_fu_746 = 32'd0;
#0 temp_edge_91_load73_fu_750 = 32'd0;
#0 temp_edge_90_load75_fu_754 = 32'd0;
#0 temp_edge_89_load77_fu_758 = 32'd0;
#0 temp_edge_88_load79_fu_762 = 32'd0;
#0 temp_edge_87_load81_fu_766 = 32'd0;
#0 temp_edge_86_load83_fu_770 = 32'd0;
#0 temp_edge_85_load85_fu_774 = 32'd0;
#0 temp_edge_84_load87_fu_778 = 32'd0;
#0 temp_edge_83_load89_fu_782 = 32'd0;
#0 temp_edge_82_load91_fu_786 = 32'd0;
#0 temp_edge_81_load93_fu_790 = 32'd0;
#0 temp_edge_80_load95_fu_794 = 32'd0;
#0 temp_edge_79_load97_fu_798 = 32'd0;
#0 temp_edge_78_load99_fu_802 = 32'd0;
#0 temp_edge_77_load101_fu_806 = 32'd0;
#0 temp_edge_76_load103_fu_810 = 32'd0;
#0 temp_edge_75_load105_fu_814 = 32'd0;
#0 temp_edge_74_load107_fu_818 = 32'd0;
#0 temp_edge_73_load109_fu_822 = 32'd0;
#0 temp_edge_72_load111_fu_826 = 32'd0;
#0 temp_edge_71_load113_fu_830 = 32'd0;
#0 temp_edge_70_load115_fu_834 = 32'd0;
#0 temp_edge_69_load117_fu_838 = 32'd0;
#0 temp_edge_68_load119_fu_842 = 32'd0;
#0 temp_edge_67_load121_fu_846 = 32'd0;
#0 temp_edge_66_load123_fu_850 = 32'd0;
#0 temp_edge_65_load125_fu_854 = 32'd0;
#0 temp_edge_64_load127_fu_858 = 32'd0;
#0 temp_edge_63_load129_fu_862 = 32'd0;
#0 temp_edge_62_load131_fu_866 = 32'd0;
#0 temp_edge_61_load133_fu_870 = 32'd0;
#0 temp_edge_60_load135_fu_874 = 32'd0;
#0 temp_edge_59_load137_fu_878 = 32'd0;
#0 temp_edge_58_load139_fu_882 = 32'd0;
#0 temp_edge_57_load141_fu_886 = 32'd0;
#0 temp_edge_56_load143_fu_890 = 32'd0;
#0 temp_edge_55_load145_fu_894 = 32'd0;
#0 temp_edge_54_load147_fu_898 = 32'd0;
#0 temp_edge_53_load149_fu_902 = 32'd0;
#0 temp_edge_52_load151_fu_906 = 32'd0;
#0 temp_edge_51_load153_fu_910 = 32'd0;
#0 temp_edge_50_load155_fu_914 = 32'd0;
#0 temp_edge_49_load157_fu_918 = 32'd0;
#0 temp_edge_48_load159_fu_922 = 32'd0;
#0 temp_edge_47_load161_fu_926 = 32'd0;
#0 temp_edge_46_load163_fu_930 = 32'd0;
#0 temp_edge_45_load165_fu_934 = 32'd0;
#0 temp_edge_44_load167_fu_938 = 32'd0;
#0 temp_edge_43_load169_fu_942 = 32'd0;
#0 temp_edge_42_load171_fu_946 = 32'd0;
#0 temp_edge_41_load173_fu_950 = 32'd0;
#0 temp_edge_40_load175_fu_954 = 32'd0;
#0 temp_edge_39_load177_fu_958 = 32'd0;
#0 temp_edge_38_load179_fu_962 = 32'd0;
#0 temp_edge_37_load181_fu_966 = 32'd0;
#0 temp_edge_36_load183_fu_970 = 32'd0;
#0 temp_edge_35_load185_fu_974 = 32'd0;
#0 temp_edge_34_load187_fu_978 = 32'd0;
#0 temp_edge_33_load189_fu_982 = 32'd0;
#0 temp_edge_32_load191_fu_986 = 32'd0;
#0 temp_edge_31_load193_fu_990 = 32'd0;
#0 temp_edge_30_load195_fu_994 = 32'd0;
#0 temp_edge_29_load197_fu_998 = 32'd0;
#0 temp_edge_28_load199_fu_1002 = 32'd0;
#0 temp_edge_27_load201_fu_1006 = 32'd0;
#0 temp_edge_26_load203_fu_1010 = 32'd0;
#0 temp_edge_25_load205_fu_1014 = 32'd0;
#0 temp_edge_24_load207_fu_1018 = 32'd0;
#0 temp_edge_23_load209_fu_1022 = 32'd0;
#0 temp_edge_22_load211_fu_1026 = 32'd0;
#0 temp_edge_21_load213_fu_1030 = 32'd0;
#0 temp_edge_20_load215_fu_1034 = 32'd0;
#0 temp_edge_19_load217_fu_1038 = 32'd0;
#0 temp_edge_18_load219_fu_1042 = 32'd0;
#0 temp_edge_17_load221_fu_1046 = 32'd0;
#0 temp_edge_16_load223_fu_1050 = 32'd0;
#0 temp_edge_15_load225_fu_1054 = 32'd0;
#0 temp_edge_14_load227_fu_1058 = 32'd0;
#0 temp_edge_13_load229_fu_1062 = 32'd0;
#0 temp_edge_12_load231_fu_1066 = 32'd0;
#0 temp_edge_11_load233_fu_1070 = 32'd0;
#0 temp_edge_10_load235_fu_1074 = 32'd0;
#0 temp_edge_9_load237_fu_1078 = 32'd0;
#0 temp_edge_8_load239_fu_1082 = 32'd0;
#0 temp_edge_7_load241_fu_1086 = 32'd0;
#0 temp_edge_6_load243_fu_1090 = 32'd0;
#0 temp_edge_5_load245_fu_1094 = 32'd0;
#0 temp_edge_4_load247_fu_1098 = 32'd0;
#0 temp_edge_3_load249_fu_1102 = 32'd0;
#0 temp_edge_2_load251_fu_1106 = 32'd0;
#0 temp_edge_1_load253_fu_1110 = 32'd0;
#0 temp_edge_load255_fu_1114 = 32'd0;
#0 pf_all_done = 1'b0;
end

sobel_edge_detector_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(normalized_1_reg_6199),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_2800_p2)
);

sobel_edge_detector_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_reg_6187),
    .din1(32'd2139095040),
    .ce(1'b1),
    .dout(grp_fu_2805_p2)
);

sobel_edge_detector_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(normalized_reg_6192),
    .din1(32'd1132396544),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_2810_p2)
);

sobel_edge_detector_sparsemux_257_7_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 7'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 7'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 7'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 7'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 7'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 7'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 7'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 7'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 7'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 7'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 7'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 7'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 7'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 7'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 7'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 7'hF ),
    .din15_WIDTH( 32 ),
    .CASE16( 7'h10 ),
    .din16_WIDTH( 32 ),
    .CASE17( 7'h11 ),
    .din17_WIDTH( 32 ),
    .CASE18( 7'h12 ),
    .din18_WIDTH( 32 ),
    .CASE19( 7'h13 ),
    .din19_WIDTH( 32 ),
    .CASE20( 7'h14 ),
    .din20_WIDTH( 32 ),
    .CASE21( 7'h15 ),
    .din21_WIDTH( 32 ),
    .CASE22( 7'h16 ),
    .din22_WIDTH( 32 ),
    .CASE23( 7'h17 ),
    .din23_WIDTH( 32 ),
    .CASE24( 7'h18 ),
    .din24_WIDTH( 32 ),
    .CASE25( 7'h19 ),
    .din25_WIDTH( 32 ),
    .CASE26( 7'h1A ),
    .din26_WIDTH( 32 ),
    .CASE27( 7'h1B ),
    .din27_WIDTH( 32 ),
    .CASE28( 7'h1C ),
    .din28_WIDTH( 32 ),
    .CASE29( 7'h1D ),
    .din29_WIDTH( 32 ),
    .CASE30( 7'h1E ),
    .din30_WIDTH( 32 ),
    .CASE31( 7'h1F ),
    .din31_WIDTH( 32 ),
    .CASE32( 7'h20 ),
    .din32_WIDTH( 32 ),
    .CASE33( 7'h21 ),
    .din33_WIDTH( 32 ),
    .CASE34( 7'h22 ),
    .din34_WIDTH( 32 ),
    .CASE35( 7'h23 ),
    .din35_WIDTH( 32 ),
    .CASE36( 7'h24 ),
    .din36_WIDTH( 32 ),
    .CASE37( 7'h25 ),
    .din37_WIDTH( 32 ),
    .CASE38( 7'h26 ),
    .din38_WIDTH( 32 ),
    .CASE39( 7'h27 ),
    .din39_WIDTH( 32 ),
    .CASE40( 7'h28 ),
    .din40_WIDTH( 32 ),
    .CASE41( 7'h29 ),
    .din41_WIDTH( 32 ),
    .CASE42( 7'h2A ),
    .din42_WIDTH( 32 ),
    .CASE43( 7'h2B ),
    .din43_WIDTH( 32 ),
    .CASE44( 7'h2C ),
    .din44_WIDTH( 32 ),
    .CASE45( 7'h2D ),
    .din45_WIDTH( 32 ),
    .CASE46( 7'h2E ),
    .din46_WIDTH( 32 ),
    .CASE47( 7'h2F ),
    .din47_WIDTH( 32 ),
    .CASE48( 7'h30 ),
    .din48_WIDTH( 32 ),
    .CASE49( 7'h31 ),
    .din49_WIDTH( 32 ),
    .CASE50( 7'h32 ),
    .din50_WIDTH( 32 ),
    .CASE51( 7'h33 ),
    .din51_WIDTH( 32 ),
    .CASE52( 7'h34 ),
    .din52_WIDTH( 32 ),
    .CASE53( 7'h35 ),
    .din53_WIDTH( 32 ),
    .CASE54( 7'h36 ),
    .din54_WIDTH( 32 ),
    .CASE55( 7'h37 ),
    .din55_WIDTH( 32 ),
    .CASE56( 7'h38 ),
    .din56_WIDTH( 32 ),
    .CASE57( 7'h39 ),
    .din57_WIDTH( 32 ),
    .CASE58( 7'h3A ),
    .din58_WIDTH( 32 ),
    .CASE59( 7'h3B ),
    .din59_WIDTH( 32 ),
    .CASE60( 7'h3C ),
    .din60_WIDTH( 32 ),
    .CASE61( 7'h3D ),
    .din61_WIDTH( 32 ),
    .CASE62( 7'h3E ),
    .din62_WIDTH( 32 ),
    .CASE63( 7'h3F ),
    .din63_WIDTH( 32 ),
    .CASE64( 7'h40 ),
    .din64_WIDTH( 32 ),
    .CASE65( 7'h41 ),
    .din65_WIDTH( 32 ),
    .CASE66( 7'h42 ),
    .din66_WIDTH( 32 ),
    .CASE67( 7'h43 ),
    .din67_WIDTH( 32 ),
    .CASE68( 7'h44 ),
    .din68_WIDTH( 32 ),
    .CASE69( 7'h45 ),
    .din69_WIDTH( 32 ),
    .CASE70( 7'h46 ),
    .din70_WIDTH( 32 ),
    .CASE71( 7'h47 ),
    .din71_WIDTH( 32 ),
    .CASE72( 7'h48 ),
    .din72_WIDTH( 32 ),
    .CASE73( 7'h49 ),
    .din73_WIDTH( 32 ),
    .CASE74( 7'h4A ),
    .din74_WIDTH( 32 ),
    .CASE75( 7'h4B ),
    .din75_WIDTH( 32 ),
    .CASE76( 7'h4C ),
    .din76_WIDTH( 32 ),
    .CASE77( 7'h4D ),
    .din77_WIDTH( 32 ),
    .CASE78( 7'h4E ),
    .din78_WIDTH( 32 ),
    .CASE79( 7'h4F ),
    .din79_WIDTH( 32 ),
    .CASE80( 7'h50 ),
    .din80_WIDTH( 32 ),
    .CASE81( 7'h51 ),
    .din81_WIDTH( 32 ),
    .CASE82( 7'h52 ),
    .din82_WIDTH( 32 ),
    .CASE83( 7'h53 ),
    .din83_WIDTH( 32 ),
    .CASE84( 7'h54 ),
    .din84_WIDTH( 32 ),
    .CASE85( 7'h55 ),
    .din85_WIDTH( 32 ),
    .CASE86( 7'h56 ),
    .din86_WIDTH( 32 ),
    .CASE87( 7'h57 ),
    .din87_WIDTH( 32 ),
    .CASE88( 7'h58 ),
    .din88_WIDTH( 32 ),
    .CASE89( 7'h59 ),
    .din89_WIDTH( 32 ),
    .CASE90( 7'h5A ),
    .din90_WIDTH( 32 ),
    .CASE91( 7'h5B ),
    .din91_WIDTH( 32 ),
    .CASE92( 7'h5C ),
    .din92_WIDTH( 32 ),
    .CASE93( 7'h5D ),
    .din93_WIDTH( 32 ),
    .CASE94( 7'h5E ),
    .din94_WIDTH( 32 ),
    .CASE95( 7'h5F ),
    .din95_WIDTH( 32 ),
    .CASE96( 7'h60 ),
    .din96_WIDTH( 32 ),
    .CASE97( 7'h61 ),
    .din97_WIDTH( 32 ),
    .CASE98( 7'h62 ),
    .din98_WIDTH( 32 ),
    .CASE99( 7'h63 ),
    .din99_WIDTH( 32 ),
    .CASE100( 7'h64 ),
    .din100_WIDTH( 32 ),
    .CASE101( 7'h65 ),
    .din101_WIDTH( 32 ),
    .CASE102( 7'h66 ),
    .din102_WIDTH( 32 ),
    .CASE103( 7'h67 ),
    .din103_WIDTH( 32 ),
    .CASE104( 7'h68 ),
    .din104_WIDTH( 32 ),
    .CASE105( 7'h69 ),
    .din105_WIDTH( 32 ),
    .CASE106( 7'h6A ),
    .din106_WIDTH( 32 ),
    .CASE107( 7'h6B ),
    .din107_WIDTH( 32 ),
    .CASE108( 7'h6C ),
    .din108_WIDTH( 32 ),
    .CASE109( 7'h6D ),
    .din109_WIDTH( 32 ),
    .CASE110( 7'h6E ),
    .din110_WIDTH( 32 ),
    .CASE111( 7'h6F ),
    .din111_WIDTH( 32 ),
    .CASE112( 7'h70 ),
    .din112_WIDTH( 32 ),
    .CASE113( 7'h71 ),
    .din113_WIDTH( 32 ),
    .CASE114( 7'h72 ),
    .din114_WIDTH( 32 ),
    .CASE115( 7'h73 ),
    .din115_WIDTH( 32 ),
    .CASE116( 7'h74 ),
    .din116_WIDTH( 32 ),
    .CASE117( 7'h75 ),
    .din117_WIDTH( 32 ),
    .CASE118( 7'h76 ),
    .din118_WIDTH( 32 ),
    .CASE119( 7'h77 ),
    .din119_WIDTH( 32 ),
    .CASE120( 7'h78 ),
    .din120_WIDTH( 32 ),
    .CASE121( 7'h79 ),
    .din121_WIDTH( 32 ),
    .CASE122( 7'h7A ),
    .din122_WIDTH( 32 ),
    .CASE123( 7'h7B ),
    .din123_WIDTH( 32 ),
    .CASE124( 7'h7C ),
    .din124_WIDTH( 32 ),
    .CASE125( 7'h7D ),
    .din125_WIDTH( 32 ),
    .CASE126( 7'h7E ),
    .din126_WIDTH( 32 ),
    .CASE127( 7'h7F ),
    .din127_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
sparsemux_257_7_32_1_1_U131(
    .din0(temp_edge_load255_fu_1114),
    .din1(temp_edge_1_load253_fu_1110),
    .din2(temp_edge_2_load251_fu_1106),
    .din3(temp_edge_3_load249_fu_1102),
    .din4(temp_edge_4_load247_fu_1098),
    .din5(temp_edge_5_load245_fu_1094),
    .din6(temp_edge_6_load243_fu_1090),
    .din7(temp_edge_7_load241_fu_1086),
    .din8(temp_edge_8_load239_fu_1082),
    .din9(temp_edge_9_load237_fu_1078),
    .din10(temp_edge_10_load235_fu_1074),
    .din11(temp_edge_11_load233_fu_1070),
    .din12(temp_edge_12_load231_fu_1066),
    .din13(temp_edge_13_load229_fu_1062),
    .din14(temp_edge_14_load227_fu_1058),
    .din15(temp_edge_15_load225_fu_1054),
    .din16(temp_edge_16_load223_fu_1050),
    .din17(temp_edge_17_load221_fu_1046),
    .din18(temp_edge_18_load219_fu_1042),
    .din19(temp_edge_19_load217_fu_1038),
    .din20(temp_edge_20_load215_fu_1034),
    .din21(temp_edge_21_load213_fu_1030),
    .din22(temp_edge_22_load211_fu_1026),
    .din23(temp_edge_23_load209_fu_1022),
    .din24(temp_edge_24_load207_fu_1018),
    .din25(temp_edge_25_load205_fu_1014),
    .din26(temp_edge_26_load203_fu_1010),
    .din27(temp_edge_27_load201_fu_1006),
    .din28(temp_edge_28_load199_fu_1002),
    .din29(temp_edge_29_load197_fu_998),
    .din30(temp_edge_30_load195_fu_994),
    .din31(temp_edge_31_load193_fu_990),
    .din32(temp_edge_32_load191_fu_986),
    .din33(temp_edge_33_load189_fu_982),
    .din34(temp_edge_34_load187_fu_978),
    .din35(temp_edge_35_load185_fu_974),
    .din36(temp_edge_36_load183_fu_970),
    .din37(temp_edge_37_load181_fu_966),
    .din38(temp_edge_38_load179_fu_962),
    .din39(temp_edge_39_load177_fu_958),
    .din40(temp_edge_40_load175_fu_954),
    .din41(temp_edge_41_load173_fu_950),
    .din42(temp_edge_42_load171_fu_946),
    .din43(temp_edge_43_load169_fu_942),
    .din44(temp_edge_44_load167_fu_938),
    .din45(temp_edge_45_load165_fu_934),
    .din46(temp_edge_46_load163_fu_930),
    .din47(temp_edge_47_load161_fu_926),
    .din48(temp_edge_48_load159_fu_922),
    .din49(temp_edge_49_load157_fu_918),
    .din50(temp_edge_50_load155_fu_914),
    .din51(temp_edge_51_load153_fu_910),
    .din52(temp_edge_52_load151_fu_906),
    .din53(temp_edge_53_load149_fu_902),
    .din54(temp_edge_54_load147_fu_898),
    .din55(temp_edge_55_load145_fu_894),
    .din56(temp_edge_56_load143_fu_890),
    .din57(temp_edge_57_load141_fu_886),
    .din58(temp_edge_58_load139_fu_882),
    .din59(temp_edge_59_load137_fu_878),
    .din60(temp_edge_60_load135_fu_874),
    .din61(temp_edge_61_load133_fu_870),
    .din62(temp_edge_62_load131_fu_866),
    .din63(temp_edge_63_load129_fu_862),
    .din64(temp_edge_64_load127_fu_858),
    .din65(temp_edge_65_load125_fu_854),
    .din66(temp_edge_66_load123_fu_850),
    .din67(temp_edge_67_load121_fu_846),
    .din68(temp_edge_68_load119_fu_842),
    .din69(temp_edge_69_load117_fu_838),
    .din70(temp_edge_70_load115_fu_834),
    .din71(temp_edge_71_load113_fu_830),
    .din72(temp_edge_72_load111_fu_826),
    .din73(temp_edge_73_load109_fu_822),
    .din74(temp_edge_74_load107_fu_818),
    .din75(temp_edge_75_load105_fu_814),
    .din76(temp_edge_76_load103_fu_810),
    .din77(temp_edge_77_load101_fu_806),
    .din78(temp_edge_78_load99_fu_802),
    .din79(temp_edge_79_load97_fu_798),
    .din80(temp_edge_80_load95_fu_794),
    .din81(temp_edge_81_load93_fu_790),
    .din82(temp_edge_82_load91_fu_786),
    .din83(temp_edge_83_load89_fu_782),
    .din84(temp_edge_84_load87_fu_778),
    .din85(temp_edge_85_load85_fu_774),
    .din86(temp_edge_86_load83_fu_770),
    .din87(temp_edge_87_load81_fu_766),
    .din88(temp_edge_88_load79_fu_762),
    .din89(temp_edge_89_load77_fu_758),
    .din90(temp_edge_90_load75_fu_754),
    .din91(temp_edge_91_load73_fu_750),
    .din92(temp_edge_92_load71_fu_746),
    .din93(temp_edge_93_load69_fu_742),
    .din94(temp_edge_94_load67_fu_738),
    .din95(temp_edge_95_load65_fu_734),
    .din96(temp_edge_96_load63_fu_730),
    .din97(temp_edge_97_load61_fu_726),
    .din98(temp_edge_98_load59_fu_722),
    .din99(temp_edge_99_load57_fu_718),
    .din100(temp_edge_100_load55_fu_714),
    .din101(temp_edge_101_load53_fu_710),
    .din102(temp_edge_102_load51_fu_706),
    .din103(temp_edge_103_load49_fu_702),
    .din104(temp_edge_104_load47_fu_698),
    .din105(temp_edge_105_load45_fu_694),
    .din106(temp_edge_106_load43_fu_690),
    .din107(temp_edge_107_load41_fu_686),
    .din108(temp_edge_108_load39_fu_682),
    .din109(temp_edge_109_load37_fu_678),
    .din110(temp_edge_110_load35_fu_674),
    .din111(temp_edge_111_load33_fu_670),
    .din112(temp_edge_112_load31_fu_666),
    .din113(temp_edge_113_load29_fu_662),
    .din114(temp_edge_114_load27_fu_658),
    .din115(temp_edge_115_load25_fu_654),
    .din116(temp_edge_116_load23_fu_650),
    .din117(temp_edge_117_load21_fu_646),
    .din118(temp_edge_118_load19_fu_642),
    .din119(temp_edge_119_load17_fu_638),
    .din120(temp_edge_120_load15_fu_634),
    .din121(temp_edge_121_load13_fu_630),
    .din122(temp_edge_122_load11_fu_626),
    .din123(temp_edge_123_load9_fu_622),
    .din124(temp_edge_124_load7_fu_618),
    .din125(temp_edge_125_load5_fu_614),
    .din126(temp_edge_126_load3_fu_610),
    .din127(temp_edge_127_load1_fu_606),
    .def(tmp_fu_4065_p257),
    .sel(tmp_fu_4065_p258),
    .dout(tmp_fu_4065_p259)
);

sobel_edge_detector_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

sobel_edge_detector_frp_pipeline_valid #(
    .PipelineLatency( 16 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 4 ),
    .ExitLatency( 0 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

sobel_edge_detector_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 16 ),
    .PipelineII( 1 ),
    .DataWidth( 8 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 5 ),
    .PfAllDoneEnable( 2 ))
pf_edge_out_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_edge_out_U_frpsig_data_in),
    .data_out(pf_edge_out_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_edge_out_U_data_in_vld),
    .data_out_vld(pf_edge_out_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(1'b1),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_edge_out_U_pf_ready),
    .pf_done(pf_edge_out_U_pf_done),
    .data_out_read(edge_out_TREADY),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_edge_out_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & ((icmp_ln55_fu_2833_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        i_fu_598 <= select_ln55_fu_2877_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_fu_598 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & ((icmp_ln55_fu_2833_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        indvar_flatten262_fu_602 <= add_ln55_fu_2839_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten262_fu_602 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & ((icmp_ln55_fu_2833_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        j_fu_594 <= add_ln58_fu_3017_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        j_fu_594 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln55_reg_5534_pp0_iter10_reg <= icmp_ln55_reg_5534_pp0_iter9_reg;
        icmp_ln55_reg_5534_pp0_iter11_reg <= icmp_ln55_reg_5534_pp0_iter10_reg;
        icmp_ln55_reg_5534_pp0_iter12_reg <= icmp_ln55_reg_5534_pp0_iter11_reg;
        icmp_ln55_reg_5534_pp0_iter13_reg <= icmp_ln55_reg_5534_pp0_iter12_reg;
        icmp_ln55_reg_5534_pp0_iter14_reg <= icmp_ln55_reg_5534_pp0_iter13_reg;
        icmp_ln55_reg_5534_pp0_iter2_reg <= icmp_ln55_reg_5534_pp0_iter1_reg;
        icmp_ln55_reg_5534_pp0_iter3_reg <= icmp_ln55_reg_5534_pp0_iter2_reg;
        icmp_ln55_reg_5534_pp0_iter4_reg <= icmp_ln55_reg_5534_pp0_iter3_reg;
        icmp_ln55_reg_5534_pp0_iter5_reg <= icmp_ln55_reg_5534_pp0_iter4_reg;
        icmp_ln55_reg_5534_pp0_iter6_reg <= icmp_ln55_reg_5534_pp0_iter5_reg;
        icmp_ln55_reg_5534_pp0_iter7_reg <= icmp_ln55_reg_5534_pp0_iter6_reg;
        icmp_ln55_reg_5534_pp0_iter8_reg <= icmp_ln55_reg_5534_pp0_iter7_reg;
        icmp_ln55_reg_5534_pp0_iter9_reg <= icmp_ln55_reg_5534_pp0_iter8_reg;
        normalized_1_reg_6199 <= normalized_1_fu_4626_p3;
        normalized_reg_6192 <= grp_fu_2805_p2;
        normalized_reg_6192_pp0_iter7_reg <= normalized_reg_6192;
        select_ln71_reg_6220 <= select_ln71_fu_4677_p3;
        tmp_3_reg_6215 <= add_ln317_fu_4654_p2[32'd8];
        tmp_reg_6187 <= tmp_fu_4065_p259;
        trunc_ln342_reg_6210 <= trunc_ln342_fu_4647_p1;
        trunc_ln342_reg_6210_pp0_iter14_reg <= trunc_ln342_reg_6210;
        xs_exp_reg_6204 <= {{data_fu_4633_p1[30:23]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln55_reg_5534 <= icmp_ln55_fu_2833_p2;
        icmp_ln55_reg_5534_pp0_iter1_reg <= icmp_ln55_reg_5534;
        or_ln16_reg_5538 <= or_ln16_fu_2857_p2;
        select_ln16_reg_5542 <= select_ln16_fu_2863_p3;
        select_ln16_reg_5542_pp0_iter1_reg <= select_ln16_reg_5542;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln16_reg_5538 == 1'd1)))) begin
        temp_edge_100_load55_fu_714 <= temp_edge_100_q0;
        temp_edge_101_load53_fu_710 <= temp_edge_101_q0;
        temp_edge_102_load51_fu_706 <= temp_edge_102_q0;
        temp_edge_103_load49_fu_702 <= temp_edge_103_q0;
        temp_edge_104_load47_fu_698 <= temp_edge_104_q0;
        temp_edge_105_load45_fu_694 <= temp_edge_105_q0;
        temp_edge_106_load43_fu_690 <= temp_edge_106_q0;
        temp_edge_107_load41_fu_686 <= temp_edge_107_q0;
        temp_edge_108_load39_fu_682 <= temp_edge_108_q0;
        temp_edge_109_load37_fu_678 <= temp_edge_109_q0;
        temp_edge_10_load235_fu_1074 <= temp_edge_10_q0;
        temp_edge_110_load35_fu_674 <= temp_edge_110_q0;
        temp_edge_111_load33_fu_670 <= temp_edge_111_q0;
        temp_edge_112_load31_fu_666 <= temp_edge_112_q0;
        temp_edge_113_load29_fu_662 <= temp_edge_113_q0;
        temp_edge_114_load27_fu_658 <= temp_edge_114_q0;
        temp_edge_115_load25_fu_654 <= temp_edge_115_q0;
        temp_edge_116_load23_fu_650 <= temp_edge_116_q0;
        temp_edge_117_load21_fu_646 <= temp_edge_117_q0;
        temp_edge_118_load19_fu_642 <= temp_edge_118_q0;
        temp_edge_119_load17_fu_638 <= temp_edge_119_q0;
        temp_edge_11_load233_fu_1070 <= temp_edge_11_q0;
        temp_edge_120_load15_fu_634 <= temp_edge_120_q0;
        temp_edge_121_load13_fu_630 <= temp_edge_121_q0;
        temp_edge_122_load11_fu_626 <= temp_edge_122_q0;
        temp_edge_123_load9_fu_622 <= temp_edge_123_q0;
        temp_edge_124_load7_fu_618 <= temp_edge_124_q0;
        temp_edge_125_load5_fu_614 <= temp_edge_125_q0;
        temp_edge_126_load3_fu_610 <= temp_edge_126_q0;
        temp_edge_127_load1_fu_606 <= temp_edge_127_q0;
        temp_edge_12_load231_fu_1066 <= temp_edge_12_q0;
        temp_edge_13_load229_fu_1062 <= temp_edge_13_q0;
        temp_edge_14_load227_fu_1058 <= temp_edge_14_q0;
        temp_edge_15_load225_fu_1054 <= temp_edge_15_q0;
        temp_edge_16_load223_fu_1050 <= temp_edge_16_q0;
        temp_edge_17_load221_fu_1046 <= temp_edge_17_q0;
        temp_edge_18_load219_fu_1042 <= temp_edge_18_q0;
        temp_edge_19_load217_fu_1038 <= temp_edge_19_q0;
        temp_edge_1_load253_fu_1110 <= temp_edge_1_q0;
        temp_edge_20_load215_fu_1034 <= temp_edge_20_q0;
        temp_edge_21_load213_fu_1030 <= temp_edge_21_q0;
        temp_edge_22_load211_fu_1026 <= temp_edge_22_q0;
        temp_edge_23_load209_fu_1022 <= temp_edge_23_q0;
        temp_edge_24_load207_fu_1018 <= temp_edge_24_q0;
        temp_edge_25_load205_fu_1014 <= temp_edge_25_q0;
        temp_edge_26_load203_fu_1010 <= temp_edge_26_q0;
        temp_edge_27_load201_fu_1006 <= temp_edge_27_q0;
        temp_edge_28_load199_fu_1002 <= temp_edge_28_q0;
        temp_edge_29_load197_fu_998 <= temp_edge_29_q0;
        temp_edge_2_load251_fu_1106 <= temp_edge_2_q0;
        temp_edge_30_load195_fu_994 <= temp_edge_30_q0;
        temp_edge_31_load193_fu_990 <= temp_edge_31_q0;
        temp_edge_32_load191_fu_986 <= temp_edge_32_q0;
        temp_edge_33_load189_fu_982 <= temp_edge_33_q0;
        temp_edge_34_load187_fu_978 <= temp_edge_34_q0;
        temp_edge_35_load185_fu_974 <= temp_edge_35_q0;
        temp_edge_36_load183_fu_970 <= temp_edge_36_q0;
        temp_edge_37_load181_fu_966 <= temp_edge_37_q0;
        temp_edge_38_load179_fu_962 <= temp_edge_38_q0;
        temp_edge_39_load177_fu_958 <= temp_edge_39_q0;
        temp_edge_3_load249_fu_1102 <= temp_edge_3_q0;
        temp_edge_40_load175_fu_954 <= temp_edge_40_q0;
        temp_edge_41_load173_fu_950 <= temp_edge_41_q0;
        temp_edge_42_load171_fu_946 <= temp_edge_42_q0;
        temp_edge_43_load169_fu_942 <= temp_edge_43_q0;
        temp_edge_44_load167_fu_938 <= temp_edge_44_q0;
        temp_edge_45_load165_fu_934 <= temp_edge_45_q0;
        temp_edge_46_load163_fu_930 <= temp_edge_46_q0;
        temp_edge_47_load161_fu_926 <= temp_edge_47_q0;
        temp_edge_48_load159_fu_922 <= temp_edge_48_q0;
        temp_edge_49_load157_fu_918 <= temp_edge_49_q0;
        temp_edge_4_load247_fu_1098 <= temp_edge_4_q0;
        temp_edge_50_load155_fu_914 <= temp_edge_50_q0;
        temp_edge_51_load153_fu_910 <= temp_edge_51_q0;
        temp_edge_52_load151_fu_906 <= temp_edge_52_q0;
        temp_edge_53_load149_fu_902 <= temp_edge_53_q0;
        temp_edge_54_load147_fu_898 <= temp_edge_54_q0;
        temp_edge_55_load145_fu_894 <= temp_edge_55_q0;
        temp_edge_56_load143_fu_890 <= temp_edge_56_q0;
        temp_edge_57_load141_fu_886 <= temp_edge_57_q0;
        temp_edge_58_load139_fu_882 <= temp_edge_58_q0;
        temp_edge_59_load137_fu_878 <= temp_edge_59_q0;
        temp_edge_5_load245_fu_1094 <= temp_edge_5_q0;
        temp_edge_60_load135_fu_874 <= temp_edge_60_q0;
        temp_edge_61_load133_fu_870 <= temp_edge_61_q0;
        temp_edge_62_load131_fu_866 <= temp_edge_62_q0;
        temp_edge_63_load129_fu_862 <= temp_edge_63_q0;
        temp_edge_64_load127_fu_858 <= temp_edge_64_q0;
        temp_edge_65_load125_fu_854 <= temp_edge_65_q0;
        temp_edge_66_load123_fu_850 <= temp_edge_66_q0;
        temp_edge_67_load121_fu_846 <= temp_edge_67_q0;
        temp_edge_68_load119_fu_842 <= temp_edge_68_q0;
        temp_edge_69_load117_fu_838 <= temp_edge_69_q0;
        temp_edge_6_load243_fu_1090 <= temp_edge_6_q0;
        temp_edge_70_load115_fu_834 <= temp_edge_70_q0;
        temp_edge_71_load113_fu_830 <= temp_edge_71_q0;
        temp_edge_72_load111_fu_826 <= temp_edge_72_q0;
        temp_edge_73_load109_fu_822 <= temp_edge_73_q0;
        temp_edge_74_load107_fu_818 <= temp_edge_74_q0;
        temp_edge_75_load105_fu_814 <= temp_edge_75_q0;
        temp_edge_76_load103_fu_810 <= temp_edge_76_q0;
        temp_edge_77_load101_fu_806 <= temp_edge_77_q0;
        temp_edge_78_load99_fu_802 <= temp_edge_78_q0;
        temp_edge_79_load97_fu_798 <= temp_edge_79_q0;
        temp_edge_7_load241_fu_1086 <= temp_edge_7_q0;
        temp_edge_80_load95_fu_794 <= temp_edge_80_q0;
        temp_edge_81_load93_fu_790 <= temp_edge_81_q0;
        temp_edge_82_load91_fu_786 <= temp_edge_82_q0;
        temp_edge_83_load89_fu_782 <= temp_edge_83_q0;
        temp_edge_84_load87_fu_778 <= temp_edge_84_q0;
        temp_edge_85_load85_fu_774 <= temp_edge_85_q0;
        temp_edge_86_load83_fu_770 <= temp_edge_86_q0;
        temp_edge_87_load81_fu_766 <= temp_edge_87_q0;
        temp_edge_88_load79_fu_762 <= temp_edge_88_q0;
        temp_edge_89_load77_fu_758 <= temp_edge_89_q0;
        temp_edge_8_load239_fu_1082 <= temp_edge_8_q0;
        temp_edge_90_load75_fu_754 <= temp_edge_90_q0;
        temp_edge_91_load73_fu_750 <= temp_edge_91_q0;
        temp_edge_92_load71_fu_746 <= temp_edge_92_q0;
        temp_edge_93_load69_fu_742 <= temp_edge_93_q0;
        temp_edge_94_load67_fu_738 <= temp_edge_94_q0;
        temp_edge_95_load65_fu_734 <= temp_edge_95_q0;
        temp_edge_96_load63_fu_730 <= temp_edge_96_q0;
        temp_edge_97_load61_fu_726 <= temp_edge_97_q0;
        temp_edge_98_load59_fu_722 <= temp_edge_98_q0;
        temp_edge_99_load57_fu_718 <= temp_edge_99_q0;
        temp_edge_9_load237_fu_1078 <= temp_edge_9_q0;
        temp_edge_load255_fu_1114 <= temp_edge_q0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & ((icmp_ln55_fu_2833_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter14_reg == 1'b1))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd14] == 1'b1)) begin
        ap_enable_reg_pp0_iter14 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter14 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd15] == 1'b1)) begin
        ap_enable_reg_pp0_iter15 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter15 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_phi_mux_first_iter_1_phi_fu_2792_p4 = 1'd1;
    end else if (((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0) & (icmp_ln55_reg_5534 == 1'd0)))) begin
        ap_phi_mux_first_iter_1_phi_fu_2792_p4 = 1'd0;
    end else begin
        ap_phi_mux_first_iter_1_phi_fu_2792_p4 = 1'd1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 8'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_598;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten262_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten262_load = indvar_flatten262_fu_602;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 8'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_594;
    end
end

always @ (*) begin
    if ((pf_edge_out_U_data_out_vld == 1'b1)) begin
        edge_out_TVALID = 1'b1;
    end else begin
        edge_out_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln55_fu_2833_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_reg_5534_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        pf_edge_out_U_data_in_vld = 1'b1;
    end else begin
        pf_edge_out_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_100_ce0 = 1'b1;
    end else begin
        temp_edge_100_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_101_ce0 = 1'b1;
    end else begin
        temp_edge_101_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_102_ce0 = 1'b1;
    end else begin
        temp_edge_102_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_103_ce0 = 1'b1;
    end else begin
        temp_edge_103_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_104_ce0 = 1'b1;
    end else begin
        temp_edge_104_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_105_ce0 = 1'b1;
    end else begin
        temp_edge_105_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_106_ce0 = 1'b1;
    end else begin
        temp_edge_106_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_107_ce0 = 1'b1;
    end else begin
        temp_edge_107_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_108_ce0 = 1'b1;
    end else begin
        temp_edge_108_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_109_ce0 = 1'b1;
    end else begin
        temp_edge_109_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_10_ce0 = 1'b1;
    end else begin
        temp_edge_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_110_ce0 = 1'b1;
    end else begin
        temp_edge_110_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_111_ce0 = 1'b1;
    end else begin
        temp_edge_111_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_112_ce0 = 1'b1;
    end else begin
        temp_edge_112_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_113_ce0 = 1'b1;
    end else begin
        temp_edge_113_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_114_ce0 = 1'b1;
    end else begin
        temp_edge_114_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_115_ce0 = 1'b1;
    end else begin
        temp_edge_115_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_116_ce0 = 1'b1;
    end else begin
        temp_edge_116_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_117_ce0 = 1'b1;
    end else begin
        temp_edge_117_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_118_ce0 = 1'b1;
    end else begin
        temp_edge_118_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_119_ce0 = 1'b1;
    end else begin
        temp_edge_119_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_11_ce0 = 1'b1;
    end else begin
        temp_edge_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_120_ce0 = 1'b1;
    end else begin
        temp_edge_120_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_121_ce0 = 1'b1;
    end else begin
        temp_edge_121_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_122_ce0 = 1'b1;
    end else begin
        temp_edge_122_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_123_ce0 = 1'b1;
    end else begin
        temp_edge_123_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_124_ce0 = 1'b1;
    end else begin
        temp_edge_124_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_125_ce0 = 1'b1;
    end else begin
        temp_edge_125_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_126_ce0 = 1'b1;
    end else begin
        temp_edge_126_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_127_ce0 = 1'b1;
    end else begin
        temp_edge_127_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_12_ce0 = 1'b1;
    end else begin
        temp_edge_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_13_ce0 = 1'b1;
    end else begin
        temp_edge_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_14_ce0 = 1'b1;
    end else begin
        temp_edge_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_15_ce0 = 1'b1;
    end else begin
        temp_edge_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_16_ce0 = 1'b1;
    end else begin
        temp_edge_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_17_ce0 = 1'b1;
    end else begin
        temp_edge_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_18_ce0 = 1'b1;
    end else begin
        temp_edge_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_19_ce0 = 1'b1;
    end else begin
        temp_edge_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_1_ce0 = 1'b1;
    end else begin
        temp_edge_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_20_ce0 = 1'b1;
    end else begin
        temp_edge_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_21_ce0 = 1'b1;
    end else begin
        temp_edge_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_22_ce0 = 1'b1;
    end else begin
        temp_edge_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_23_ce0 = 1'b1;
    end else begin
        temp_edge_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_24_ce0 = 1'b1;
    end else begin
        temp_edge_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_25_ce0 = 1'b1;
    end else begin
        temp_edge_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_26_ce0 = 1'b1;
    end else begin
        temp_edge_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_27_ce0 = 1'b1;
    end else begin
        temp_edge_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_28_ce0 = 1'b1;
    end else begin
        temp_edge_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_29_ce0 = 1'b1;
    end else begin
        temp_edge_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_2_ce0 = 1'b1;
    end else begin
        temp_edge_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_30_ce0 = 1'b1;
    end else begin
        temp_edge_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_31_ce0 = 1'b1;
    end else begin
        temp_edge_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_32_ce0 = 1'b1;
    end else begin
        temp_edge_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_33_ce0 = 1'b1;
    end else begin
        temp_edge_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_34_ce0 = 1'b1;
    end else begin
        temp_edge_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_35_ce0 = 1'b1;
    end else begin
        temp_edge_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_36_ce0 = 1'b1;
    end else begin
        temp_edge_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_37_ce0 = 1'b1;
    end else begin
        temp_edge_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_38_ce0 = 1'b1;
    end else begin
        temp_edge_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_39_ce0 = 1'b1;
    end else begin
        temp_edge_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_3_ce0 = 1'b1;
    end else begin
        temp_edge_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_40_ce0 = 1'b1;
    end else begin
        temp_edge_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_41_ce0 = 1'b1;
    end else begin
        temp_edge_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_42_ce0 = 1'b1;
    end else begin
        temp_edge_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_43_ce0 = 1'b1;
    end else begin
        temp_edge_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_44_ce0 = 1'b1;
    end else begin
        temp_edge_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_45_ce0 = 1'b1;
    end else begin
        temp_edge_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_46_ce0 = 1'b1;
    end else begin
        temp_edge_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_47_ce0 = 1'b1;
    end else begin
        temp_edge_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_48_ce0 = 1'b1;
    end else begin
        temp_edge_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_49_ce0 = 1'b1;
    end else begin
        temp_edge_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_4_ce0 = 1'b1;
    end else begin
        temp_edge_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_50_ce0 = 1'b1;
    end else begin
        temp_edge_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_51_ce0 = 1'b1;
    end else begin
        temp_edge_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_52_ce0 = 1'b1;
    end else begin
        temp_edge_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_53_ce0 = 1'b1;
    end else begin
        temp_edge_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_54_ce0 = 1'b1;
    end else begin
        temp_edge_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_55_ce0 = 1'b1;
    end else begin
        temp_edge_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_56_ce0 = 1'b1;
    end else begin
        temp_edge_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_57_ce0 = 1'b1;
    end else begin
        temp_edge_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_58_ce0 = 1'b1;
    end else begin
        temp_edge_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_59_ce0 = 1'b1;
    end else begin
        temp_edge_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_5_ce0 = 1'b1;
    end else begin
        temp_edge_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_60_ce0 = 1'b1;
    end else begin
        temp_edge_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_61_ce0 = 1'b1;
    end else begin
        temp_edge_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_62_ce0 = 1'b1;
    end else begin
        temp_edge_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_63_ce0 = 1'b1;
    end else begin
        temp_edge_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_64_ce0 = 1'b1;
    end else begin
        temp_edge_64_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_65_ce0 = 1'b1;
    end else begin
        temp_edge_65_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_66_ce0 = 1'b1;
    end else begin
        temp_edge_66_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_67_ce0 = 1'b1;
    end else begin
        temp_edge_67_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_68_ce0 = 1'b1;
    end else begin
        temp_edge_68_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_69_ce0 = 1'b1;
    end else begin
        temp_edge_69_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_6_ce0 = 1'b1;
    end else begin
        temp_edge_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_70_ce0 = 1'b1;
    end else begin
        temp_edge_70_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_71_ce0 = 1'b1;
    end else begin
        temp_edge_71_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_72_ce0 = 1'b1;
    end else begin
        temp_edge_72_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_73_ce0 = 1'b1;
    end else begin
        temp_edge_73_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_74_ce0 = 1'b1;
    end else begin
        temp_edge_74_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_75_ce0 = 1'b1;
    end else begin
        temp_edge_75_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_76_ce0 = 1'b1;
    end else begin
        temp_edge_76_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_77_ce0 = 1'b1;
    end else begin
        temp_edge_77_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_78_ce0 = 1'b1;
    end else begin
        temp_edge_78_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_79_ce0 = 1'b1;
    end else begin
        temp_edge_79_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_7_ce0 = 1'b1;
    end else begin
        temp_edge_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_80_ce0 = 1'b1;
    end else begin
        temp_edge_80_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_81_ce0 = 1'b1;
    end else begin
        temp_edge_81_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_82_ce0 = 1'b1;
    end else begin
        temp_edge_82_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_83_ce0 = 1'b1;
    end else begin
        temp_edge_83_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_84_ce0 = 1'b1;
    end else begin
        temp_edge_84_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_85_ce0 = 1'b1;
    end else begin
        temp_edge_85_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_86_ce0 = 1'b1;
    end else begin
        temp_edge_86_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_87_ce0 = 1'b1;
    end else begin
        temp_edge_87_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_88_ce0 = 1'b1;
    end else begin
        temp_edge_88_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_89_ce0 = 1'b1;
    end else begin
        temp_edge_89_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_8_ce0 = 1'b1;
    end else begin
        temp_edge_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_90_ce0 = 1'b1;
    end else begin
        temp_edge_90_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_91_ce0 = 1'b1;
    end else begin
        temp_edge_91_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_92_ce0 = 1'b1;
    end else begin
        temp_edge_92_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_93_ce0 = 1'b1;
    end else begin
        temp_edge_93_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_94_ce0 = 1'b1;
    end else begin
        temp_edge_94_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_95_ce0 = 1'b1;
    end else begin
        temp_edge_95_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_96_ce0 = 1'b1;
    end else begin
        temp_edge_96_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_97_ce0 = 1'b1;
    end else begin
        temp_edge_97_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_98_ce0 = 1'b1;
    end else begin
        temp_edge_98_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_99_ce0 = 1'b1;
    end else begin
        temp_edge_99_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_9_ce0 = 1'b1;
    end else begin
        temp_edge_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        temp_edge_ce0 = 1'b1;
    end else begin
        temp_edge_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln317_fu_4654_p2 = ($signed(zext_ln317_fu_4651_p1) + $signed(9'd385));

assign add_ln55_1_fu_2871_p2 = (ap_sig_allocacmp_i_load + 8'd1);

assign add_ln55_fu_2839_p2 = (ap_sig_allocacmp_indvar_flatten262_load + 15'd1);

assign add_ln58_fu_3017_p2 = (select_ln16_fu_2863_p3 + 8'd1);

assign and_ln61_fu_4620_p2 = (or_ln61_fu_4614_p2 & grp_fu_2810_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_00001 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

always @ (*) begin
    ap_block_state16_pp0_stage0_iter15 = ((icmp_ln55_reg_5534_pp0_iter14_reg == 1'd0) & (1'b1 == 1'b0));
end

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_edge_out_U_pf_ready == 1'b1);
end

assign ap_condition_frp_pvb_no_fwd_prs = (1'b1 == 1'b1);

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln61_fu_4585_p1 = normalized_reg_6192_pp0_iter7_reg;

assign data_fu_4633_p1 = grp_fu_2800_p2;

assign edge_out_TDATA = pf_edge_out_U_data_out;

assign edge_out_TDATA_blk_n = 1'b1;

assign icmp_ln55_fu_2833_p2 = ((ap_sig_allocacmp_indvar_flatten262_load == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_2851_p2 = ((ap_sig_allocacmp_j_load == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln61_1_fu_4608_p2 = ((trunc_ln61_fu_4598_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_4602_p2 = ((tmp_1_fu_4588_p4 != 8'd255) ? 1'b1 : 1'b0);

assign lshr_ln71_fu_4705_p2 = zext_ln68_fu_4694_p1 >> zext_ln71_fu_4701_p1;

assign mantissa_fu_4685_p4 = {{{{1'd1}, {trunc_ln342_reg_6210_pp0_iter14_reg}}}, {1'd0}};

assign normalized_1_fu_4626_p3 = ((and_ln61_fu_4620_p2[0:0] == 1'b1) ? 32'd1132396544 : normalized_reg_6192_pp0_iter7_reg);

assign or_ln16_fu_2857_p2 = (icmp_ln58_fu_2851_p2 | ap_phi_mux_first_iter_1_phi_fu_2792_p4);

assign or_ln61_fu_4614_p2 = (icmp_ln61_fu_4602_p2 | icmp_ln61_1_fu_4608_p2);

assign pf_edge_out_U_frpsig_data_in = ((tmp_3_reg_6215[0:0] == 1'b1) ? tmp_4_fu_4717_p4 : tmp_5_fu_4727_p4);

assign select_ln16_fu_2863_p3 = ((icmp_ln58_fu_2851_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_j_load);

assign select_ln55_fu_2877_p3 = ((icmp_ln58_fu_2851_p2[0:0] == 1'b1) ? add_ln55_1_fu_2871_p2 : ap_sig_allocacmp_i_load);

assign select_ln71_fu_4677_p3 = ((tmp_3_fu_4660_p3[0:0] == 1'b1) ? sext_ln71_fu_4673_p1 : add_ln317_fu_4654_p2);

assign sext_ln71_1_fu_4698_p1 = $signed(select_ln71_reg_6220);

assign sext_ln71_fu_4673_p1 = $signed(sub_ln71_fu_4668_p2);

assign shl_ln71_fu_4711_p2 = zext_ln68_fu_4694_p1 << zext_ln71_fu_4701_p1;

assign sub_ln71_fu_4668_p2 = (8'd127 - xs_exp_reg_6204);

assign temp_edge_100_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_101_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_102_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_103_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_104_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_105_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_106_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_107_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_108_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_109_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_10_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_110_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_111_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_112_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_113_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_114_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_115_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_116_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_117_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_118_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_119_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_11_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_120_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_121_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_122_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_123_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_124_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_125_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_126_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_127_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_12_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_13_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_14_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_15_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_16_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_17_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_18_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_19_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_1_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_20_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_21_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_22_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_23_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_24_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_25_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_26_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_27_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_28_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_29_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_2_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_30_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_31_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_32_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_33_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_34_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_35_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_36_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_37_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_38_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_39_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_3_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_40_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_41_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_42_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_43_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_44_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_45_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_46_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_47_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_48_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_49_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_4_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_50_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_51_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_52_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_53_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_54_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_55_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_56_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_57_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_58_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_59_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_5_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_60_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_61_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_62_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_63_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_64_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_65_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_66_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_67_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_68_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_69_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_6_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_70_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_71_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_72_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_73_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_74_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_75_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_76_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_77_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_78_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_79_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_7_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_80_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_81_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_82_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_83_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_84_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_85_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_86_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_87_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_88_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_89_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_8_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_90_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_91_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_92_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_93_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_94_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_95_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_96_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_97_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_98_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_99_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_9_address0 = zext_ln55_fu_2885_p1;

assign temp_edge_address0 = zext_ln55_fu_2885_p1;

assign tmp_1_fu_4588_p4 = {{bitcast_ln61_fu_4585_p1[30:23]}};

assign tmp_3_fu_4660_p3 = add_ln317_fu_4654_p2[32'd8];

assign tmp_4_fu_4717_p4 = {{lshr_ln71_fu_4705_p2[31:24]}};

assign tmp_5_fu_4727_p4 = {{shl_ln71_fu_4711_p2[31:24]}};

assign tmp_fu_4065_p257 = 'bx;

assign tmp_fu_4065_p258 = select_ln16_reg_5542_pp0_iter1_reg[6:0];

assign trunc_ln342_fu_4647_p1 = data_fu_4633_p1[22:0];

assign trunc_ln61_fu_4598_p1 = bitcast_ln61_fu_4585_p1[22:0];

assign zext_ln317_fu_4651_p1 = xs_exp_reg_6204;

assign zext_ln55_fu_2885_p1 = select_ln55_fu_2877_p3;

assign zext_ln68_fu_4694_p1 = mantissa_fu_4685_p4;

assign zext_ln71_fu_4701_p1 = $unsigned(sext_ln71_1_fu_4698_p1);

endmodule //sobel_edge_detector_sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6
