m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Works/modeltech64_2020.4/examples
T_opt
!s110 1751007886
V`FI]1];:o:9>>NSfNDeXa0
Z1 04 6 4 work tb_led fast 0
=3-d843ae9b5047-685e428e-1c2-e98
Z2 o-quiet -auto_acc_if_foreign -work work +acc
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;2020.4;71
R0
T_opt1
!s110 1751023135
V]4nXbT0dgM3mkOIYV>MIm2
R1
=1-d843ae9b5047-685e7e1f-c8-3fb8
R2
R3
n@_opt1
R4
T_opt2
!s110 1751023091
V4;^X:=EH59n?Id]hDXzjL2
04 3 4 work led fast 0
=1-d843ae9b5047-685e7df3-b7-1f58
o-quiet -auto_acc_if_foreign -work work
R3
n@_opt2
R4
R0
vled
Z5 !s110 1751023119
!i10b 1
!s100 >HQ>L:IZ07D;GhmhP:nAZ2
Z6 !s11b Dg1SIo80bB@j0V0VzS_@n1
I0g[:V=nR:NPZK==4@dn>90
Z7 dD:/Data/Codes/VS-Code/Practice/FPGA/00_template/sim
w1751022100
8D:/Data/Codes/VS-Code/Practice/FPGA/00_template/rtl/led.v
FD:/Data/Codes/VS-Code/Practice/FPGA/00_template/rtl/led.v
!i122 31
L0 1 5
Z8 VDg1SIo80bB@j0V0VzS_@n1
Z9 OL;L;2020.4;71
r1
!s85 0
31
Z10 !s108 1751023119.000000
!s107 D:/Data/Codes/VS-Code/Practice/FPGA/00_template/rtl/led.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Data/Codes/VS-Code/Practice/FPGA/00_template/rtl/led.v|
!i113 0
Z11 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vtb_led
R5
!i10b 1
!s100 H`2i?lJJ`ih^zeMQ[AWbX0
R6
IoQ610HkdY1=WFg?2fB>^e1
R7
w1751022980
8D:/Data/Codes/VS-Code/Practice/FPGA/00_template/sim/tb/tb_led.v
FD:/Data/Codes/VS-Code/Practice/FPGA/00_template/sim/tb/tb_led.v
!i122 30
L0 3 28
R8
R9
r1
!s85 0
31
R10
!s107 D:/Data/Codes/VS-Code/Practice/FPGA/00_template/sim/tb/tb_led.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Data/Codes/VS-Code/Practice/FPGA/00_template/sim/tb/tb_led.v|
!i113 0
R11
R3
vtest_led
!s110 1751007871
!i10b 1
!s100 NfNnP?L[DKPiH15EDkaYF3
R6
I7:F8JRT3^zU<<W00aS`nG3
R7
w1751005716
8D:/Data/Codes/VS-Code/Practice/FPGA/00_template/sim/tb/tb_led1.v
FD:/Data/Codes/VS-Code/Practice/FPGA/00_template/sim/tb/tb_led1.v
!i122 21
L0 3 34
R8
R9
r1
!s85 0
31
!s108 1751007871.000000
!s107 D:/Data/Codes/VS-Code/Practice/FPGA/00_template/sim/tb/tb_led1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Data/Codes/VS-Code/Practice/FPGA/00_template/sim/tb/tb_led1.v|
!i113 0
R11
R3
