

================================================================
== Vivado HLS Report for 'backsub'
================================================================
* Date:           Wed Nov 15 17:58:40 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        backsub_hls_new
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  76802|  76824|  76803|  76825|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  76800|  76800|         3|          2|          1|  38400|    yes   |
        |- Loop 2  |  76822|  76822|        25|          2|          1|  38400|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 25
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 30
* Pipeline: 2
  Pipeline-0: II = 2, D = 25, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
  Pipeline-1: II = 2, D = 3, States = { 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!init_read)
	27  / (init_read)
2 --> 
	30  / (!tmp_1)
	3  / (tmp_1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	2  / true
27 --> 
	30  / (!tmp_s)
	28  / (tmp_s)
28 --> 
	29  / true
29 --> 
	27  / true
30 --> 
* FSM state operations: 

 <State 1>: 2.57ns
ST_1: stg_31 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !7

ST_1: stg_32 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !13

ST_1: stg_33 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !17

ST_1: stg_34 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_user_V), !map !21

ST_1: stg_35 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !25

ST_1: stg_36 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_id_V), !map !29

ST_1: stg_37 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_dest_V), !map !33

ST_1: stg_38 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_data_V), !map !37

ST_1: stg_39 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_keep_V), !map !41

ST_1: stg_40 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_strb_V), !map !45

ST_1: stg_41 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_user_V), !map !49

ST_1: stg_42 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !53

ST_1: stg_43 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_id_V), !map !57

ST_1: stg_44 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_dest_V), !map !61

ST_1: stg_45 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap([76800 x i16]* %frame), !map !65

ST_1: stg_46 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1 %init), !map !71

ST_1: stg_47 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !77

ST_1: stg_48 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @backsub_str) nounwind

ST_1: init_read [1/1] 1.00ns
:18  %init_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %init)

ST_1: stg_50 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface([76800 x i16]* %frame, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_51 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i1 %init, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_52 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i1* %outStream_V_user_V, i1* %outStream_V_last_V, i1* %outStream_V_id_V, i1* %outStream_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_53 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i1* %inStream_V_user_V, i1* %inStream_V_last_V, i1* %inStream_V_id_V, i1* %inStream_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_54 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: tmp [1/1] 0.00ns
:24  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1810)

ST_1: stg_56 [1/1] 1.57ns
:25  br i1 %init_read, label %.preheader189, label %.preheader


 <State 2>: 3.67ns
ST_2: i1 [1/1] 0.00ns
.preheader:0  %i1 = phi i17 [ %i_2, %_ifconv ], [ 0, %0 ]

ST_2: tmp_1 [1/1] 2.30ns
.preheader:1  %tmp_1 = icmp ult i17 %i1, -54272

ST_2: stg_59 [1/1] 0.00ns
.preheader:2  br i1 %tmp_1, label %_ifconv, label %.loopexit

ST_2: tmp_9 [1/1] 0.00ns
_ifconv:13  %tmp_9 = zext i17 %i1 to i64

ST_2: frame_addr_2 [1/1] 0.00ns
_ifconv:14  %frame_addr_2 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_9

ST_2: frame_load [2/2] 2.71ns
_ifconv:15  %frame_load = load i16* %frame_addr_2, align 2

ST_2: tmp_23 [1/1] 0.00ns
_ifconv:52  %tmp_23 = or i17 %i1, 1

ST_2: tmp_24 [1/1] 0.00ns
_ifconv:53  %tmp_24 = zext i17 %tmp_23 to i64

ST_2: frame_addr_3 [1/1] 0.00ns
_ifconv:54  %frame_addr_3 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_24

ST_2: frame_load_1 [2/2] 2.71ns
_ifconv:55  %frame_load_1 = load i16* %frame_addr_3, align 2

ST_2: i_2 [1/1] 2.08ns
_ifconv:111  %i_2 = add i17 2, %i1


 <State 3>: 6.41ns
ST_3: empty_11 [1/1] 0.00ns
_ifconv:3  %empty_11 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i1* %inStream_V_user_V, i1* %inStream_V_last_V, i1* %inStream_V_id_V, i1* %inStream_V_dest_V)

ST_3: tmp_data_V_7 [1/1] 0.00ns
_ifconv:4  %tmp_data_V_7 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 0

ST_3: tmp_keep_V_2 [1/1] 0.00ns
_ifconv:5  %tmp_keep_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 1

ST_3: tmp_strb_V_2 [1/1] 0.00ns
_ifconv:6  %tmp_strb_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 2

ST_3: tmp_user_V_1 [1/1] 0.00ns
_ifconv:7  %tmp_user_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 3

ST_3: tmp_last_V_1 [1/1] 0.00ns
_ifconv:8  %tmp_last_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 4

ST_3: tmp_id_V_1 [1/1] 0.00ns
_ifconv:9  %tmp_id_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 5

ST_3: tmp_dest_V_1 [1/1] 0.00ns
_ifconv:10  %tmp_dest_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_11, 6

ST_3: pix_11 [1/1] 0.00ns
_ifconv:11  %pix_11 = trunc i32 %tmp_data_V_7 to i8

ST_3: pix_21 [1/1] 0.00ns
_ifconv:12  %pix_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_7, i32 16, i32 23)

ST_3: frame_load [1/2] 2.71ns
_ifconv:15  %frame_load = load i16* %frame_addr_2, align 2

ST_3: pix_12 [1/1] 0.00ns
_ifconv:16  %pix_12 = trunc i16 %frame_load to i8

ST_3: pix_13 [1/1] 0.00ns
_ifconv:17  %pix_13 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load, i32 8, i32 15)

ST_3: tmp_10 [1/1] 0.00ns
_ifconv:18  %tmp_10 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %pix_12, i8 %pix_11)

ST_3: stg_82 [1/1] 2.71ns
_ifconv:19  store i16 %tmp_10, i16* %frame_addr_2, align 2

ST_3: tmp_11 [1/1] 0.00ns
_ifconv:20  %tmp_11 = zext i8 %pix_11 to i32

ST_3: tmp_12 [6/6] 6.41ns
_ifconv:22  %tmp_12 = sitofp i32 %tmp_11 to float

ST_3: frame_load_1 [1/2] 2.71ns
_ifconv:55  %frame_load_1 = load i16* %frame_addr_3, align 2

ST_3: pix_22 [1/1] 0.00ns
_ifconv:56  %pix_22 = trunc i16 %frame_load_1 to i8

ST_3: pix_23 [1/1] 0.00ns
_ifconv:57  %pix_23 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %frame_load_1, i32 8, i32 15)

ST_3: tmp_25 [1/1] 0.00ns
_ifconv:58  %tmp_25 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %pix_22, i8 %pix_21)

ST_3: stg_89 [1/1] 2.71ns
_ifconv:59  store i16 %tmp_25, i16* %frame_addr_3, align 2

ST_3: tmp_26 [1/1] 0.00ns
_ifconv:60  %tmp_26 = zext i8 %pix_21 to i32

ST_3: tmp_27 [6/6] 6.41ns
_ifconv:62  %tmp_27 = sitofp i32 %tmp_26 to float

ST_3: tmp_keep_V_3 [1/1] 0.00ns
_ifconv:99  %tmp_keep_V_3 = trunc i4 %tmp_keep_V_2 to i1

ST_3: tmp_strb_V_3 [1/1] 0.00ns
_ifconv:100  %tmp_strb_V_3 = trunc i4 %tmp_strb_V_2 to i1


 <State 4>: 6.41ns
ST_4: tmp_12 [5/6] 6.41ns
_ifconv:22  %tmp_12 = sitofp i32 %tmp_11 to float

ST_4: tmp_14 [1/1] 0.00ns
_ifconv:24  %tmp_14 = zext i8 %pix_12 to i32

ST_4: tmp_15 [6/6] 6.41ns
_ifconv:25  %tmp_15 = sitofp i32 %tmp_14 to float

ST_4: tmp_18 [1/1] 0.00ns
_ifconv:28  %tmp_18 = zext i8 %pix_13 to i32

ST_4: tmp_19 [6/6] 6.41ns
_ifconv:29  %tmp_19 = sitofp i32 %tmp_18 to float

ST_4: tmp_27 [5/6] 6.41ns
_ifconv:62  %tmp_27 = sitofp i32 %tmp_26 to float

ST_4: tmp_29 [1/1] 0.00ns
_ifconv:64  %tmp_29 = zext i8 %pix_22 to i32

ST_4: tmp_30 [6/6] 6.41ns
_ifconv:65  %tmp_30 = sitofp i32 %tmp_29 to float


 <State 5>: 6.41ns
ST_5: tmp_12 [4/6] 6.41ns
_ifconv:22  %tmp_12 = sitofp i32 %tmp_11 to float

ST_5: tmp_15 [5/6] 6.41ns
_ifconv:25  %tmp_15 = sitofp i32 %tmp_14 to float

ST_5: tmp_19 [5/6] 6.41ns
_ifconv:29  %tmp_19 = sitofp i32 %tmp_18 to float

ST_5: tmp_27 [4/6] 6.41ns
_ifconv:62  %tmp_27 = sitofp i32 %tmp_26 to float

ST_5: tmp_30 [5/6] 6.41ns
_ifconv:65  %tmp_30 = sitofp i32 %tmp_29 to float

ST_5: tmp_33 [1/1] 0.00ns
_ifconv:68  %tmp_33 = zext i8 %pix_23 to i32

ST_5: tmp_34 [6/6] 6.41ns
_ifconv:69  %tmp_34 = sitofp i32 %tmp_33 to float


 <State 6>: 6.41ns
ST_6: tmp_12 [3/6] 6.41ns
_ifconv:22  %tmp_12 = sitofp i32 %tmp_11 to float

ST_6: tmp_15 [4/6] 6.41ns
_ifconv:25  %tmp_15 = sitofp i32 %tmp_14 to float

ST_6: tmp_19 [4/6] 6.41ns
_ifconv:29  %tmp_19 = sitofp i32 %tmp_18 to float

ST_6: tmp_27 [3/6] 6.41ns
_ifconv:62  %tmp_27 = sitofp i32 %tmp_26 to float

ST_6: tmp_30 [4/6] 6.41ns
_ifconv:65  %tmp_30 = sitofp i32 %tmp_29 to float

ST_6: tmp_34 [5/6] 6.41ns
_ifconv:69  %tmp_34 = sitofp i32 %tmp_33 to float


 <State 7>: 6.41ns
ST_7: tmp_12 [2/6] 6.41ns
_ifconv:22  %tmp_12 = sitofp i32 %tmp_11 to float

ST_7: tmp_15 [3/6] 6.41ns
_ifconv:25  %tmp_15 = sitofp i32 %tmp_14 to float

ST_7: tmp_19 [3/6] 6.41ns
_ifconv:29  %tmp_19 = sitofp i32 %tmp_18 to float

ST_7: tmp_27 [2/6] 6.41ns
_ifconv:62  %tmp_27 = sitofp i32 %tmp_26 to float

ST_7: tmp_30 [3/6] 6.41ns
_ifconv:65  %tmp_30 = sitofp i32 %tmp_29 to float

ST_7: tmp_34 [4/6] 6.41ns
_ifconv:69  %tmp_34 = sitofp i32 %tmp_33 to float


 <State 8>: 6.41ns
ST_8: tmp_12 [1/6] 6.41ns
_ifconv:22  %tmp_12 = sitofp i32 %tmp_11 to float

ST_8: tmp_15 [2/6] 6.41ns
_ifconv:25  %tmp_15 = sitofp i32 %tmp_14 to float

ST_8: tmp_19 [2/6] 6.41ns
_ifconv:29  %tmp_19 = sitofp i32 %tmp_18 to float

ST_8: tmp_27 [1/6] 6.41ns
_ifconv:62  %tmp_27 = sitofp i32 %tmp_26 to float

ST_8: tmp_30 [2/6] 6.41ns
_ifconv:65  %tmp_30 = sitofp i32 %tmp_29 to float

ST_8: tmp_34 [3/6] 6.41ns
_ifconv:69  %tmp_34 = sitofp i32 %tmp_33 to float


 <State 9>: 6.41ns
ST_9: tmp_13 [4/4] 5.70ns
_ifconv:23  %tmp_13 = fmul float %tmp_12, 0x3FB99999A0000000

ST_9: tmp_15 [1/6] 6.41ns
_ifconv:25  %tmp_15 = sitofp i32 %tmp_14 to float

ST_9: tmp_19 [1/6] 6.41ns
_ifconv:29  %tmp_19 = sitofp i32 %tmp_18 to float

ST_9: tmp_28 [4/4] 5.70ns
_ifconv:63  %tmp_28 = fmul float %tmp_27, 0x3FB99999A0000000

ST_9: tmp_30 [1/6] 6.41ns
_ifconv:65  %tmp_30 = sitofp i32 %tmp_29 to float

ST_9: tmp_34 [2/6] 6.41ns
_ifconv:69  %tmp_34 = sitofp i32 %tmp_33 to float


 <State 10>: 6.41ns
ST_10: tmp_13 [3/4] 5.70ns
_ifconv:23  %tmp_13 = fmul float %tmp_12, 0x3FB99999A0000000

ST_10: tmp_16 [4/4] 5.70ns
_ifconv:26  %tmp_16 = fmul float %tmp_15, 0x3FC99999A0000000

ST_10: tmp_20 [4/4] 5.70ns
_ifconv:30  %tmp_20 = fmul float %tmp_19, 0x3FE6666660000000

ST_10: tmp_28 [3/4] 5.70ns
_ifconv:63  %tmp_28 = fmul float %tmp_27, 0x3FB99999A0000000

ST_10: tmp_31 [4/4] 5.70ns
_ifconv:66  %tmp_31 = fmul float %tmp_30, 0x3FC99999A0000000

ST_10: tmp_34 [1/6] 6.41ns
_ifconv:69  %tmp_34 = sitofp i32 %tmp_33 to float


 <State 11>: 5.70ns
ST_11: tmp_13 [2/4] 5.70ns
_ifconv:23  %tmp_13 = fmul float %tmp_12, 0x3FB99999A0000000

ST_11: tmp_16 [3/4] 5.70ns
_ifconv:26  %tmp_16 = fmul float %tmp_15, 0x3FC99999A0000000

ST_11: tmp_20 [3/4] 5.70ns
_ifconv:30  %tmp_20 = fmul float %tmp_19, 0x3FE6666660000000

ST_11: tmp_28 [2/4] 5.70ns
_ifconv:63  %tmp_28 = fmul float %tmp_27, 0x3FB99999A0000000

ST_11: tmp_31 [3/4] 5.70ns
_ifconv:66  %tmp_31 = fmul float %tmp_30, 0x3FC99999A0000000

ST_11: tmp_35 [4/4] 5.70ns
_ifconv:70  %tmp_35 = fmul float %tmp_34, 0x3FE6666660000000


 <State 12>: 5.70ns
ST_12: tmp_13 [1/4] 5.70ns
_ifconv:23  %tmp_13 = fmul float %tmp_12, 0x3FB99999A0000000

ST_12: tmp_16 [2/4] 5.70ns
_ifconv:26  %tmp_16 = fmul float %tmp_15, 0x3FC99999A0000000

ST_12: tmp_20 [2/4] 5.70ns
_ifconv:30  %tmp_20 = fmul float %tmp_19, 0x3FE6666660000000

ST_12: tmp_28 [1/4] 5.70ns
_ifconv:63  %tmp_28 = fmul float %tmp_27, 0x3FB99999A0000000

ST_12: tmp_31 [2/4] 5.70ns
_ifconv:66  %tmp_31 = fmul float %tmp_30, 0x3FC99999A0000000

ST_12: tmp_35 [3/4] 5.70ns
_ifconv:70  %tmp_35 = fmul float %tmp_34, 0x3FE6666660000000


 <State 13>: 5.70ns
ST_13: tmp_16 [1/4] 5.70ns
_ifconv:26  %tmp_16 = fmul float %tmp_15, 0x3FC99999A0000000

ST_13: tmp_20 [1/4] 5.70ns
_ifconv:30  %tmp_20 = fmul float %tmp_19, 0x3FE6666660000000

ST_13: tmp_31 [1/4] 5.70ns
_ifconv:66  %tmp_31 = fmul float %tmp_30, 0x3FC99999A0000000

ST_13: tmp_35 [2/4] 5.70ns
_ifconv:70  %tmp_35 = fmul float %tmp_34, 0x3FE6666660000000


 <State 14>: 7.26ns
ST_14: tmp_17 [5/5] 7.26ns
_ifconv:27  %tmp_17 = fadd float %tmp_13, %tmp_16

ST_14: tmp_32 [5/5] 7.26ns
_ifconv:67  %tmp_32 = fadd float %tmp_28, %tmp_31

ST_14: tmp_35 [1/4] 5.70ns
_ifconv:70  %tmp_35 = fmul float %tmp_34, 0x3FE6666660000000


 <State 15>: 7.26ns
ST_15: tmp_17 [4/5] 7.26ns
_ifconv:27  %tmp_17 = fadd float %tmp_13, %tmp_16

ST_15: tmp_32 [4/5] 7.26ns
_ifconv:67  %tmp_32 = fadd float %tmp_28, %tmp_31


 <State 16>: 7.26ns
ST_16: tmp_17 [3/5] 7.26ns
_ifconv:27  %tmp_17 = fadd float %tmp_13, %tmp_16

ST_16: tmp_32 [3/5] 7.26ns
_ifconv:67  %tmp_32 = fadd float %tmp_28, %tmp_31


 <State 17>: 7.26ns
ST_17: tmp_17 [2/5] 7.26ns
_ifconv:27  %tmp_17 = fadd float %tmp_13, %tmp_16

ST_17: tmp_32 [2/5] 7.26ns
_ifconv:67  %tmp_32 = fadd float %tmp_28, %tmp_31


 <State 18>: 7.26ns
ST_18: tmp_17 [1/5] 7.26ns
_ifconv:27  %tmp_17 = fadd float %tmp_13, %tmp_16

ST_18: tmp_32 [1/5] 7.26ns
_ifconv:67  %tmp_32 = fadd float %tmp_28, %tmp_31


 <State 19>: 7.26ns
ST_19: x_assign_4 [5/5] 7.26ns
_ifconv:31  %x_assign_4 = fadd float %tmp_17, %tmp_20

ST_19: x_assign_5 [5/5] 7.26ns
_ifconv:71  %x_assign_5 = fadd float %tmp_32, %tmp_35


 <State 20>: 7.26ns
ST_20: x_assign_4 [4/5] 7.26ns
_ifconv:31  %x_assign_4 = fadd float %tmp_17, %tmp_20

ST_20: x_assign_5 [4/5] 7.26ns
_ifconv:71  %x_assign_5 = fadd float %tmp_32, %tmp_35


 <State 21>: 7.26ns
ST_21: x_assign_4 [3/5] 7.26ns
_ifconv:31  %x_assign_4 = fadd float %tmp_17, %tmp_20

ST_21: x_assign_5 [3/5] 7.26ns
_ifconv:71  %x_assign_5 = fadd float %tmp_32, %tmp_35


 <State 22>: 7.26ns
ST_22: x_assign_4 [2/5] 7.26ns
_ifconv:31  %x_assign_4 = fadd float %tmp_17, %tmp_20

ST_22: x_assign_5 [2/5] 7.26ns
_ifconv:71  %x_assign_5 = fadd float %tmp_32, %tmp_35


 <State 23>: 7.26ns
ST_23: x_assign_4 [1/5] 7.26ns
_ifconv:31  %x_assign_4 = fadd float %tmp_17, %tmp_20

ST_23: p_Val2_s [1/1] 0.00ns
_ifconv:32  %p_Val2_s = bitcast float %x_assign_4 to i32

ST_23: loc_V [1/1] 0.00ns
_ifconv:33  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_23: loc_V_1 [1/1] 0.00ns
_ifconv:34  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_23: x_assign_5 [1/5] 7.26ns
_ifconv:71  %x_assign_5 = fadd float %tmp_32, %tmp_35

ST_23: p_Val2_4 [1/1] 0.00ns
_ifconv:72  %p_Val2_4 = bitcast float %x_assign_5 to i32

ST_23: loc_V_2 [1/1] 0.00ns
_ifconv:73  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30) nounwind

ST_23: loc_V_3 [1/1] 0.00ns
_ifconv:74  %loc_V_3 = trunc i32 %p_Val2_4 to i23


 <State 24>: 7.24ns
ST_24: p_Result_s [1/1] 0.00ns
_ifconv:35  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_24: tmp_8_i_i [1/1] 0.00ns
_ifconv:36  %tmp_8_i_i = zext i24 %p_Result_s to i54

ST_24: tmp_i_i_i_cast2 [1/1] 0.00ns
_ifconv:37  %tmp_i_i_i_cast2 = zext i8 %loc_V to i9

ST_24: sh_assign [1/1] 1.72ns
_ifconv:38  %sh_assign = add i9 -127, %tmp_i_i_i_cast2

ST_24: isNeg [1/1] 0.00ns
_ifconv:39  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_24: tmp_i_i [1/1] 1.72ns
_ifconv:40  %tmp_i_i = sub i8 127, %loc_V

ST_24: tmp_i_i_cast [1/1] 0.00ns
_ifconv:41  %tmp_i_i_cast = sext i8 %tmp_i_i to i9

ST_24: sh_assign_1 [1/1] 1.37ns
_ifconv:42  %sh_assign_1 = select i1 %isNeg, i9 %tmp_i_i_cast, i9 %sh_assign

ST_24: sh_assign_1_cast [1/1] 0.00ns
_ifconv:43  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_24: sh_assign_1_cast_cast [1/1] 0.00ns
_ifconv:44  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_24: tmp_1_i_i [1/1] 0.00ns
_ifconv:45  %tmp_1_i_i = zext i32 %sh_assign_1_cast to i54

ST_24: tmp_2_i_i [1/1] 2.78ns
_ifconv:46  %tmp_2_i_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

ST_24: tmp_4_i_i [1/1] 2.78ns
_ifconv:47  %tmp_4_i_i = shl i54 %tmp_8_i_i, %tmp_1_i_i

ST_24: tmp_45 [1/1] 0.00ns
_ifconv:48  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_2_i_i, i32 23)

ST_24: tmp_21 [1/1] 0.00ns
_ifconv:49  %tmp_21 = zext i1 %tmp_45 to i8

ST_24: tmp_22 [1/1] 0.00ns
_ifconv:50  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i54.i32.i32(i54 %tmp_4_i_i, i32 23, i32 30)

ST_24: result_V [1/1] 1.37ns
_ifconv:51  %result_V = select i1 %isNeg, i8 %tmp_21, i8 %tmp_22

ST_24: tmp_i_i_i1_cast1 [1/1] 0.00ns
_ifconv:77  %tmp_i_i_i1_cast1 = zext i8 %loc_V_2 to i9

ST_24: sh_assign_2 [1/1] 1.72ns
_ifconv:78  %sh_assign_2 = add i9 -127, %tmp_i_i_i1_cast1

ST_24: isNeg_1 [1/1] 0.00ns
_ifconv:79  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

ST_24: tmp_i_i1 [1/1] 1.72ns
_ifconv:80  %tmp_i_i1 = sub i8 127, %loc_V_2

ST_24: tmp_i_i1_cast [1/1] 0.00ns
_ifconv:81  %tmp_i_i1_cast = sext i8 %tmp_i_i1 to i9

ST_24: sh_assign_3 [1/1] 1.37ns
_ifconv:82  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_i_i1_cast, i9 %sh_assign_2


 <State 25>: 8.53ns
ST_25: tmp_12_cast [1/1] 0.00ns
_ifconv:21  %tmp_12_cast = zext i8 %pix_11 to i9

ST_25: tmp_27_cast [1/1] 0.00ns
_ifconv:61  %tmp_27_cast = zext i8 %pix_21 to i9

ST_25: p_Result_4 [1/1] 0.00ns
_ifconv:75  %p_Result_4 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_3) nounwind

ST_25: tmp_8_i_i1 [1/1] 0.00ns
_ifconv:76  %tmp_8_i_i1 = zext i24 %p_Result_4 to i54

ST_25: sh_assign_3_cast [1/1] 0.00ns
_ifconv:83  %sh_assign_3_cast = sext i9 %sh_assign_3 to i32

ST_25: sh_assign_3_cast_cast [1/1] 0.00ns
_ifconv:84  %sh_assign_3_cast_cast = sext i9 %sh_assign_3 to i24

ST_25: tmp_1_i_i1 [1/1] 0.00ns
_ifconv:85  %tmp_1_i_i1 = zext i32 %sh_assign_3_cast to i54

ST_25: tmp_2_i_i1 [1/1] 2.78ns
_ifconv:86  %tmp_2_i_i1 = lshr i24 %p_Result_4, %sh_assign_3_cast_cast

ST_25: tmp_4_i_i1 [1/1] 2.78ns
_ifconv:87  %tmp_4_i_i1 = shl i54 %tmp_8_i_i1, %tmp_1_i_i1

ST_25: tmp_49 [1/1] 0.00ns
_ifconv:88  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_2_i_i1, i32 23)

ST_25: tmp_36 [1/1] 0.00ns
_ifconv:89  %tmp_36 = zext i1 %tmp_49 to i8

ST_25: tmp_37 [1/1] 0.00ns
_ifconv:90  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i54.i32.i32(i54 %tmp_4_i_i1, i32 23, i32 30)

ST_25: result_V_1 [1/1] 1.37ns
_ifconv:91  %result_V_1 = select i1 %isNeg_1, i8 %tmp_36, i8 %tmp_37

ST_25: tmp_38_cast [1/1] 0.00ns
_ifconv:92  %tmp_38_cast = zext i8 %result_V to i9

ST_25: x_assign [1/1] 1.72ns
_ifconv:93  %x_assign = sub i9 %tmp_12_cast, %tmp_38_cast

ST_25: neg_i [1/1] 1.84ns
_ifconv:94  %neg_i = sub i9 0, %x_assign

ST_25: abscond_i [1/1] 2.03ns
_ifconv:95  %abscond_i = icmp sgt i9 %x_assign, 0

ST_25: abs_i [1/1] 1.37ns
_ifconv:96  %abs_i = select i1 %abscond_i, i9 %x_assign, i9 %neg_i

ST_25: tmp_data_V_3 [1/1] 2.03ns
_ifconv:97  %tmp_data_V_3 = icmp sgt i9 %abs_i, 14

ST_25: tmp_data_V_4 [1/1] 1.37ns
_ifconv:98  %tmp_data_V_4 = select i1 %tmp_data_V_3, i8 -1, i8 0

ST_25: stg_225 [1/1] 0.00ns
_ifconv:101  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i1* %outStream_V_user_V, i1* %outStream_V_last_V, i1* %outStream_V_id_V, i1* %outStream_V_dest_V, i8 %tmp_data_V_4, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i1 %tmp_user_V_1, i1 %tmp_last_V_1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)

ST_25: tmp_41_cast [1/1] 0.00ns
_ifconv:102  %tmp_41_cast = zext i8 %result_V_1 to i9

ST_25: x_assign_1 [1/1] 1.72ns
_ifconv:103  %x_assign_1 = sub i9 %tmp_27_cast, %tmp_41_cast


 <State 26>: 6.81ns
ST_26: empty_10 [1/1] 0.00ns
_ifconv:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 38400, i64 38400, i64 38400)

ST_26: tmp_8 [1/1] 0.00ns
_ifconv:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1812)

ST_26: stg_230 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_26: neg_i1 [1/1] 1.84ns
_ifconv:104  %neg_i1 = sub i9 0, %x_assign_1

ST_26: abscond_i1 [1/1] 2.03ns
_ifconv:105  %abscond_i1 = icmp sgt i9 %x_assign_1, 0

ST_26: abs_i1 [1/1] 1.37ns
_ifconv:106  %abs_i1 = select i1 %abscond_i1, i9 %x_assign_1, i9 %neg_i1

ST_26: tmp_data_V_5 [1/1] 2.03ns
_ifconv:107  %tmp_data_V_5 = icmp sgt i9 %abs_i1, 14

ST_26: tmp_data_V_2 [1/1] 1.37ns
_ifconv:108  %tmp_data_V_2 = select i1 %tmp_data_V_5, i8 -1, i8 0

ST_26: stg_236 [1/1] 0.00ns
_ifconv:109  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i1* %outStream_V_user_V, i1* %outStream_V_last_V, i1* %outStream_V_id_V, i1* %outStream_V_dest_V, i8 %tmp_data_V_2, i1 %tmp_keep_V_3, i1 %tmp_strb_V_3, i1 %tmp_user_V_1, i1 %tmp_last_V_1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)

ST_26: empty_12 [1/1] 0.00ns
_ifconv:110  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1812, i32 %tmp_8)

ST_26: stg_238 [1/1] 0.00ns
_ifconv:112  br label %.preheader


 <State 27>: 2.30ns
ST_27: i [1/1] 0.00ns
.preheader189:0  %i = phi i17 [ %i_1, %1 ], [ 0, %0 ]

ST_27: tmp_s [1/1] 2.30ns
.preheader189:1  %tmp_s = icmp ult i17 %i, -54272

ST_27: stg_241 [1/1] 0.00ns
.preheader189:2  br i1 %tmp_s, label %1, label %.loopexit


 <State 28>: 2.71ns
ST_28: empty_8 [1/1] 0.00ns
:3  %empty_8 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i1* %inStream_V_user_V, i1* %inStream_V_last_V, i1* %inStream_V_id_V, i1* %inStream_V_dest_V)

ST_28: tmp_data_V_6 [1/1] 0.00ns
:4  %tmp_data_V_6 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 0

ST_28: tmp_keep_V [1/1] 0.00ns
:5  %tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 1

ST_28: tmp_strb_V [1/1] 0.00ns
:6  %tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 2

ST_28: tmp_user_V [1/1] 0.00ns
:7  %tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 3

ST_28: tmp_last_V [1/1] 0.00ns
:8  %tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 4

ST_28: tmp_id_V [1/1] 0.00ns
:9  %tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 5

ST_28: tmp_dest_V [1/1] 0.00ns
:10  %tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_8, 6

ST_28: tmp_data_V [1/1] 0.00ns
:11  %tmp_data_V = trunc i32 %tmp_data_V_6 to i8

ST_28: tmp_data_V_1 [1/1] 0.00ns
:12  %tmp_data_V_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_data_V_6, i32 16, i32 23)

ST_28: tmp_3 [1/1] 0.00ns
:13  %tmp_3 = zext i17 %i to i64

ST_28: frame_addr [1/1] 0.00ns
:14  %frame_addr = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_3

ST_28: tmp_4 [1/1] 0.00ns
:15  %tmp_4 = or i17 %i, 1

ST_28: tmp_5 [1/1] 0.00ns
:16  %tmp_5 = zext i17 %tmp_4 to i64

ST_28: frame_addr_1 [1/1] 0.00ns
:17  %frame_addr_1 = getelementptr [76800 x i16]* %frame, i64 0, i64 %tmp_5

ST_28: tmp_6 [1/1] 0.00ns
:18  %tmp_6 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_data_V, i8 %tmp_data_V)

ST_28: stg_258 [1/1] 2.71ns
:19  store i16 %tmp_6, i16* %frame_addr, align 2

ST_28: tmp_7 [1/1] 0.00ns
:20  %tmp_7 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_data_V_1, i8 %tmp_data_V_1)

ST_28: stg_260 [1/1] 2.71ns
:21  store i16 %tmp_7, i16* %frame_addr_1, align 2

ST_28: tmp_keep_V_1 [1/1] 0.00ns
:22  %tmp_keep_V_1 = trunc i4 %tmp_keep_V to i1

ST_28: tmp_strb_V_1 [1/1] 0.00ns
:23  %tmp_strb_V_1 = trunc i4 %tmp_strb_V to i1

ST_28: stg_263 [1/1] 0.00ns
:24  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i1* %outStream_V_user_V, i1* %outStream_V_last_V, i1* %outStream_V_id_V, i1* %outStream_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V_1, i1 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)

ST_28: i_1 [1/1] 2.08ns
:27  %i_1 = add i17 2, %i


 <State 29>: 0.00ns
ST_29: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 38400, i64 38400, i64 38400)

ST_29: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1811)

ST_29: stg_267 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_29: stg_268 [1/1] 0.00ns
:25  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i1* %outStream_V_user_V, i1* %outStream_V_last_V, i1* %outStream_V_id_V, i1* %outStream_V_dest_V, i8 %tmp_data_V_1, i1 %tmp_keep_V_1, i1 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)

ST_29: empty_9 [1/1] 0.00ns
:26  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1811, i32 %tmp_2)

ST_29: stg_270 [1/1] 0.00ns
:28  br label %.preheader189


 <State 30>: 0.00ns
ST_30: empty_13 [1/1] 0.00ns
.loopexit:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1810, i32 %tmp)

ST_30: stg_272 [1/1] 0.00ns
.loopexit:1  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
