vendor_name = ModelSim
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/cpu2_tb.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/count16rle.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/cpu.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/regfile.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/sm.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/regfile_tb.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/sm_tb.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/reg16_tb.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/reg16.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/muxreg16_tb.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/muxreg16.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/imem_tb.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/dmem_tb.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/cputop.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/count16rle_tb.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/alu_tb.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/alu.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/imem.mif
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/imem.qip
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/imem.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/dmem.qip
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/dmem.v
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/db/cpu.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/db/altsyncram_vo91.tdf
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/base.mif
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/db/altsyncram_m6g1.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/KoheiYamamoto/Desktop/KoheiYamamoto-FPGA/M-CPU-Fin/db/mult_7dt.tdf
design_name = cputop
instance = comp, \SEGX_A[0]~output , SEGX_A[0]~output, cputop, 1
instance = comp, \SEGX_A[1]~output , SEGX_A[1]~output, cputop, 1
instance = comp, \SEGX_A[2]~output , SEGX_A[2]~output, cputop, 1
instance = comp, \SEGX_A[3]~output , SEGX_A[3]~output, cputop, 1
instance = comp, \SEGX_A[4]~output , SEGX_A[4]~output, cputop, 1
instance = comp, \SEGX_A[5]~output , SEGX_A[5]~output, cputop, 1
instance = comp, \SEGX_A[6]~output , SEGX_A[6]~output, cputop, 1
instance = comp, \SEGX_A[7]~output , SEGX_A[7]~output, cputop, 1
instance = comp, \SEGX_B[0]~output , SEGX_B[0]~output, cputop, 1
instance = comp, \SEGX_B[1]~output , SEGX_B[1]~output, cputop, 1
instance = comp, \SEGX_B[2]~output , SEGX_B[2]~output, cputop, 1
instance = comp, \SEGX_B[3]~output , SEGX_B[3]~output, cputop, 1
instance = comp, \SEGX_B[4]~output , SEGX_B[4]~output, cputop, 1
instance = comp, \SEGX_B[5]~output , SEGX_B[5]~output, cputop, 1
instance = comp, \SEGX_B[6]~output , SEGX_B[6]~output, cputop, 1
instance = comp, \SEGX_B[7]~output , SEGX_B[7]~output, cputop, 1
instance = comp, \SEGX_C[0]~output , SEGX_C[0]~output, cputop, 1
instance = comp, \SEGX_C[1]~output , SEGX_C[1]~output, cputop, 1
instance = comp, \SEGX_C[2]~output , SEGX_C[2]~output, cputop, 1
instance = comp, \SEGX_C[3]~output , SEGX_C[3]~output, cputop, 1
instance = comp, \SEGX_C[4]~output , SEGX_C[4]~output, cputop, 1
instance = comp, \SEGX_C[5]~output , SEGX_C[5]~output, cputop, 1
instance = comp, \SEGX_C[6]~output , SEGX_C[6]~output, cputop, 1
instance = comp, \SEGX_C[7]~output , SEGX_C[7]~output, cputop, 1
instance = comp, \SEGX_D[0]~output , SEGX_D[0]~output, cputop, 1
instance = comp, \SEGX_D[1]~output , SEGX_D[1]~output, cputop, 1
instance = comp, \SEGX_D[2]~output , SEGX_D[2]~output, cputop, 1
instance = comp, \SEGX_D[3]~output , SEGX_D[3]~output, cputop, 1
instance = comp, \SEGX_D[4]~output , SEGX_D[4]~output, cputop, 1
instance = comp, \SEGX_D[5]~output , SEGX_D[5]~output, cputop, 1
instance = comp, \SEGX_D[6]~output , SEGX_D[6]~output, cputop, 1
instance = comp, \SEGX_D[7]~output , SEGX_D[7]~output, cputop, 1
instance = comp, \SEGX_E[0]~output , SEGX_E[0]~output, cputop, 1
instance = comp, \SEGX_E[1]~output , SEGX_E[1]~output, cputop, 1
instance = comp, \SEGX_E[2]~output , SEGX_E[2]~output, cputop, 1
instance = comp, \SEGX_E[3]~output , SEGX_E[3]~output, cputop, 1
instance = comp, \SEGX_E[4]~output , SEGX_E[4]~output, cputop, 1
instance = comp, \SEGX_E[5]~output , SEGX_E[5]~output, cputop, 1
instance = comp, \SEGX_E[6]~output , SEGX_E[6]~output, cputop, 1
instance = comp, \SEGX_E[7]~output , SEGX_E[7]~output, cputop, 1
instance = comp, \SEGX_F[0]~output , SEGX_F[0]~output, cputop, 1
instance = comp, \SEGX_F[1]~output , SEGX_F[1]~output, cputop, 1
instance = comp, \SEGX_F[2]~output , SEGX_F[2]~output, cputop, 1
instance = comp, \SEGX_F[3]~output , SEGX_F[3]~output, cputop, 1
instance = comp, \SEGX_F[4]~output , SEGX_F[4]~output, cputop, 1
instance = comp, \SEGX_F[5]~output , SEGX_F[5]~output, cputop, 1
instance = comp, \SEGX_F[6]~output , SEGX_F[6]~output, cputop, 1
instance = comp, \SEGX_F[7]~output , SEGX_F[7]~output, cputop, 1
instance = comp, \SEGX_G[0]~output , SEGX_G[0]~output, cputop, 1
instance = comp, \SEGX_G[1]~output , SEGX_G[1]~output, cputop, 1
instance = comp, \SEGX_G[2]~output , SEGX_G[2]~output, cputop, 1
instance = comp, \SEGX_G[3]~output , SEGX_G[3]~output, cputop, 1
instance = comp, \SEGX_G[4]~output , SEGX_G[4]~output, cputop, 1
instance = comp, \SEGX_G[5]~output , SEGX_G[5]~output, cputop, 1
instance = comp, \SEGX_G[6]~output , SEGX_G[6]~output, cputop, 1
instance = comp, \SEGX_G[7]~output , SEGX_G[7]~output, cputop, 1
instance = comp, \SEGX_H[0]~output , SEGX_H[0]~output, cputop, 1
instance = comp, \SEGX_H[1]~output , SEGX_H[1]~output, cputop, 1
instance = comp, \SEGX_H[2]~output , SEGX_H[2]~output, cputop, 1
instance = comp, \SEGX_H[3]~output , SEGX_H[3]~output, cputop, 1
instance = comp, \SEGX_H[4]~output , SEGX_H[4]~output, cputop, 1
instance = comp, \SEGX_H[5]~output , SEGX_H[5]~output, cputop, 1
instance = comp, \SEGX_H[6]~output , SEGX_H[6]~output, cputop, 1
instance = comp, \SEGX_H[7]~output , SEGX_H[7]~output, cputop, 1
instance = comp, \SEGX_SEL[0]~output , SEGX_SEL[0]~output, cputop, 1
instance = comp, \SEGX_SEL[1]~output , SEGX_SEL[1]~output, cputop, 1
instance = comp, \SEGX_SEL[2]~output , SEGX_SEL[2]~output, cputop, 1
instance = comp, \SEGX_SEL[3]~output , SEGX_SEL[3]~output, cputop, 1
instance = comp, \SEGX_SEL[4]~output , SEGX_SEL[4]~output, cputop, 1
instance = comp, \SEGX_SEL[5]~output , SEGX_SEL[5]~output, cputop, 1
instance = comp, \SEGX_SEL[6]~output , SEGX_SEL[6]~output, cputop, 1
instance = comp, \SEGX_SEL[7]~output , SEGX_SEL[7]~output, cputop, 1
instance = comp, \SEGX_SEL[8]~output , SEGX_SEL[8]~output, cputop, 1
instance = comp, \SEG_A[0]~output , SEG_A[0]~output, cputop, 1
instance = comp, \SEG_A[1]~output , SEG_A[1]~output, cputop, 1
instance = comp, \SEG_A[2]~output , SEG_A[2]~output, cputop, 1
instance = comp, \SEG_A[3]~output , SEG_A[3]~output, cputop, 1
instance = comp, \SEG_A[4]~output , SEG_A[4]~output, cputop, 1
instance = comp, \SEG_A[5]~output , SEG_A[5]~output, cputop, 1
instance = comp, \SEG_A[6]~output , SEG_A[6]~output, cputop, 1
instance = comp, \SEG_A[7]~output , SEG_A[7]~output, cputop, 1
instance = comp, \SEG_B[0]~output , SEG_B[0]~output, cputop, 1
instance = comp, \SEG_B[1]~output , SEG_B[1]~output, cputop, 1
instance = comp, \SEG_B[2]~output , SEG_B[2]~output, cputop, 1
instance = comp, \SEG_B[3]~output , SEG_B[3]~output, cputop, 1
instance = comp, \SEG_B[4]~output , SEG_B[4]~output, cputop, 1
instance = comp, \SEG_B[5]~output , SEG_B[5]~output, cputop, 1
instance = comp, \SEG_B[6]~output , SEG_B[6]~output, cputop, 1
instance = comp, \SEG_B[7]~output , SEG_B[7]~output, cputop, 1
instance = comp, \SEG_SELA[0]~output , SEG_SELA[0]~output, cputop, 1
instance = comp, \SEG_SELA[1]~output , SEG_SELA[1]~output, cputop, 1
instance = comp, \SEG_SELA[2]~output , SEG_SELA[2]~output, cputop, 1
instance = comp, \SEG_SELA[3]~output , SEG_SELA[3]~output, cputop, 1
instance = comp, \SEG_SELB[0]~output , SEG_SELB[0]~output, cputop, 1
instance = comp, \SEG_SELB[1]~output , SEG_SELB[1]~output, cputop, 1
instance = comp, \SEG_SELB[2]~output , SEG_SELB[2]~output, cputop, 1
instance = comp, \SEG_SELB[3]~output , SEG_SELB[3]~output, cputop, 1
instance = comp, \LED[0]~output , LED[0]~output, cputop, 1
instance = comp, \LED[1]~output , LED[1]~output, cputop, 1
instance = comp, \LED[2]~output , LED[2]~output, cputop, 1
instance = comp, \LED[3]~output , LED[3]~output, cputop, 1
instance = comp, \LED[4]~output , LED[4]~output, cputop, 1
instance = comp, \LED[5]~output , LED[5]~output, cputop, 1
instance = comp, \LED[6]~output , LED[6]~output, cputop, 1
instance = comp, \LED[7]~output , LED[7]~output, cputop, 1
instance = comp, \BZ~output , BZ~output, cputop, 1
instance = comp, \CLK20MHZ~input , CLK20MHZ~input, cputop, 1
instance = comp, \CLK20MHZ~inputclkctrl , CLK20MHZ~inputclkctrl, cputop, 1
instance = comp, \sevenseg|count0[0]~39 , sevenseg|count0[0]~39, cputop, 1
instance = comp, \RSTN~input , RSTN~input, cputop, 1
instance = comp, \sevenseg|count0[0] , sevenseg|count0[0], cputop, 1
instance = comp, \sevenseg|count0[1]~13 , sevenseg|count0[1]~13, cputop, 1
instance = comp, \sevenseg|count0[1] , sevenseg|count0[1], cputop, 1
instance = comp, \sevenseg|count0[2]~15 , sevenseg|count0[2]~15, cputop, 1
instance = comp, \sevenseg|count0[2] , sevenseg|count0[2], cputop, 1
instance = comp, \sevenseg|count0[3]~17 , sevenseg|count0[3]~17, cputop, 1
instance = comp, \sevenseg|count0[3] , sevenseg|count0[3], cputop, 1
instance = comp, \sevenseg|count0[4]~19 , sevenseg|count0[4]~19, cputop, 1
instance = comp, \sevenseg|count0[4] , sevenseg|count0[4], cputop, 1
instance = comp, \sevenseg|count0[5]~21 , sevenseg|count0[5]~21, cputop, 1
instance = comp, \sevenseg|count0[5] , sevenseg|count0[5], cputop, 1
instance = comp, \sevenseg|count0[6]~23 , sevenseg|count0[6]~23, cputop, 1
instance = comp, \sevenseg|count0[6] , sevenseg|count0[6], cputop, 1
instance = comp, \sevenseg|count0[7]~25 , sevenseg|count0[7]~25, cputop, 1
instance = comp, \sevenseg|count0[7] , sevenseg|count0[7], cputop, 1
instance = comp, \sevenseg|count0[8]~27 , sevenseg|count0[8]~27, cputop, 1
instance = comp, \sevenseg|count0[8] , sevenseg|count0[8], cputop, 1
instance = comp, \sevenseg|count0[9]~29 , sevenseg|count0[9]~29, cputop, 1
instance = comp, \sevenseg|count0[9] , sevenseg|count0[9], cputop, 1
instance = comp, \sevenseg|count0[10]~31 , sevenseg|count0[10]~31, cputop, 1
instance = comp, \sevenseg|count0[10] , sevenseg|count0[10], cputop, 1
instance = comp, \sevenseg|count0[11]~33 , sevenseg|count0[11]~33, cputop, 1
instance = comp, \sevenseg|count0[11] , sevenseg|count0[11], cputop, 1
instance = comp, \sevenseg|count0[12]~35 , sevenseg|count0[12]~35, cputop, 1
instance = comp, \sevenseg|count0[12] , sevenseg|count0[12], cputop, 1
instance = comp, \sevenseg|count0[13]~37 , sevenseg|count0[13]~37, cputop, 1
instance = comp, \sevenseg|count0[13] , sevenseg|count0[13], cputop, 1
instance = comp, \sevenseg|Equal0~3 , sevenseg|Equal0~3, cputop, 1
instance = comp, \sevenseg|Equal0~2 , sevenseg|Equal0~2, cputop, 1
instance = comp, \sevenseg|Equal0~1 , sevenseg|Equal0~1, cputop, 1
instance = comp, \sevenseg|Equal0~0 , sevenseg|Equal0~0, cputop, 1
instance = comp, \sevenseg|Equal0~4 , sevenseg|Equal0~4, cputop, 1
instance = comp, \sevenseg|count1[1]~0 , sevenseg|count1[1]~0, cputop, 1
instance = comp, \sevenseg|count1[1] , sevenseg|count1[1], cputop, 1
instance = comp, \sevenseg|count1~2 , sevenseg|count1~2, cputop, 1
instance = comp, \sevenseg|count1[0] , sevenseg|count1[0], cputop, 1
instance = comp, \sevenseg|count1[2]~1 , sevenseg|count1[2]~1, cputop, 1
instance = comp, \sevenseg|count1[2] , sevenseg|count1[2], cputop, 1
instance = comp, \sevenseg|count1~3 , sevenseg|count1~3, cputop, 1
instance = comp, \sevenseg|count1[3] , sevenseg|count1[3], cputop, 1
instance = comp, \CLK~input , CLK~input, cputop, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, cputop, 1
instance = comp, \cpu|sm3|Selector2~0 , cpu|sm3|Selector2~0, cputop, 1
instance = comp, \cpu|sm3|q[1] , cpu|sm3|q[1], cputop, 1
instance = comp, \cpu|sm3|Selector0~0 , cpu|sm3|Selector0~0, cputop, 1
instance = comp, \cpu|sm3|q[3] , cpu|sm3|q[3], cputop, 1
instance = comp, \cpu|sm3|Selector1~0 , cpu|sm3|Selector1~0, cputop, 1
instance = comp, \cpu|sm3|q[2] , cpu|sm3|q[2], cputop, 1
instance = comp, \PSW_D0~input , PSW_D0~input, cputop, 1
instance = comp, \PSW_D1~input , PSW_D1~input, cputop, 1
instance = comp, \cpu|sm3|Selector3~0 , cpu|sm3|Selector3~0, cputop, 1
instance = comp, \cpu|sm3|Selector3~1 , cpu|sm3|Selector3~1, cputop, 1
instance = comp, \cpu|sm3|q[0] , cpu|sm3|q[0], cputop, 1
instance = comp, \cpu|pc3|q[0]~16 , cpu|pc3|q[0]~16, cputop, 1
instance = comp, \cpu|sm0|Selector2~0 , cpu|sm0|Selector2~0, cputop, 1
instance = comp, \cpu|sm0|q[1] , cpu|sm0|q[1], cputop, 1
instance = comp, \cpu|sm0|Selector0~0 , cpu|sm0|Selector0~0, cputop, 1
instance = comp, \cpu|sm0|q[3] , cpu|sm0|q[3], cputop, 1
instance = comp, \cpu|sm0|Selector1~0 , cpu|sm0|Selector1~0, cputop, 1
instance = comp, \cpu|sm0|q[2] , cpu|sm0|q[2], cputop, 1
instance = comp, \cpu|sm0|Selector3~0 , cpu|sm0|Selector3~0, cputop, 1
instance = comp, \cpu|sm0|Selector3~1 , cpu|sm0|Selector3~1, cputop, 1
instance = comp, \cpu|sm0|q[0] , cpu|sm0|q[0], cputop, 1
instance = comp, \cpu|ir0|q[0] , cpu|ir0|q[0], cputop, 1
instance = comp, \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 , cpu|imem|altsyncram_component|auto_generated|ram_block1a0, cputop, 1
instance = comp, \cpu|ir0|q[2] , cpu|ir0|q[2], cputop, 1
instance = comp, \cpu|ir0|q[15] , cpu|ir0|q[15], cputop, 1
instance = comp, \cpu|ir0|q[14] , cpu|ir0|q[14], cputop, 1
instance = comp, \cpu|ir0|q[4]~feeder , cpu|ir0|q[4]~feeder, cputop, 1
instance = comp, \cpu|ir0|q[4] , cpu|ir0|q[4], cputop, 1
instance = comp, \cpu|write_dmem0~1 , cpu|write_dmem0~1, cputop, 1
instance = comp, \cpu|alu0|WideNor3 , cpu|alu0|WideNor3, cputop, 1
instance = comp, \cpu|ir0|q[10] , cpu|ir0|q[10], cputop, 1
instance = comp, \cpu|ir0|q[8]~feeder , cpu|ir0|q[8]~feeder, cputop, 1
instance = comp, \cpu|ir0|q[8] , cpu|ir0|q[8], cputop, 1
instance = comp, \cpu|ir0|q[9]~feeder , cpu|ir0|q[9]~feeder, cputop, 1
instance = comp, \cpu|ir0|q[9] , cpu|ir0|q[9], cputop, 1
instance = comp, \cpu|write_pc0~1 , cpu|write_pc0~1, cputop, 1
instance = comp, \cpu|alu0|WideNor6 , cpu|alu0|WideNor6, cputop, 1
instance = comp, \cpu|ir0|q[7] , cpu|ir0|q[7], cputop, 1
instance = comp, \cpu|ir0|q[6] , cpu|ir0|q[6], cputop, 1
instance = comp, \cpu|ir0|q[5] , cpu|ir0|q[5], cputop, 1
instance = comp, \cpu|w_d0~0 , cpu|w_d0~0, cputop, 1
instance = comp, \cpu|w_d0~1 , cpu|w_d0~1, cputop, 1
instance = comp, \cpu|sm2|Selector1~0 , cpu|sm2|Selector1~0, cputop, 1
instance = comp, \cpu|sm2|q[2] , cpu|sm2|q[2], cputop, 1
instance = comp, \cpu|sm2|Selector2~0 , cpu|sm2|Selector2~0, cputop, 1
instance = comp, \cpu|sm2|q[1] , cpu|sm2|q[1], cputop, 1
instance = comp, \cpu|sm2|Selector0~0 , cpu|sm2|Selector0~0, cputop, 1
instance = comp, \cpu|sm2|q[3] , cpu|sm2|q[3], cputop, 1
instance = comp, \cpu|sm2|Selector3~0 , cpu|sm2|Selector3~0, cputop, 1
instance = comp, \cpu|sm2|Selector3~1 , cpu|sm2|Selector3~1, cputop, 1
instance = comp, \cpu|sm2|q[0] , cpu|sm2|q[0], cputop, 1
instance = comp, \cpu|ir2|q[1] , cpu|ir2|q[1], cputop, 1
instance = comp, \cpu|ir2|q[2] , cpu|ir2|q[2], cputop, 1
instance = comp, \cpu|write_dmem2~2 , cpu|write_dmem2~2, cputop, 1
instance = comp, \cpu|ir2|q[15] , cpu|ir2|q[15], cputop, 1
instance = comp, \cpu|ir2|q[14] , cpu|ir2|q[14], cputop, 1
instance = comp, \cpu|ir2|q[4] , cpu|ir2|q[4], cputop, 1
instance = comp, \cpu|ir2|q[3] , cpu|ir2|q[3], cputop, 1
instance = comp, \cpu|write_dmem2~0 , cpu|write_dmem2~0, cputop, 1
instance = comp, \cpu|ir2|q[13] , cpu|ir2|q[13], cputop, 1
instance = comp, \cpu|ir2|q[12] , cpu|ir2|q[12], cputop, 1
instance = comp, \cpu|ir2|q[11] , cpu|ir2|q[11], cputop, 1
instance = comp, \cpu|ir2|q[0] , cpu|ir2|q[0], cputop, 1
instance = comp, \cpu|write_dmem2~1 , cpu|write_dmem2~1, cputop, 1
instance = comp, \cpu|write_dmem2 , cpu|write_dmem2, cputop, 1
instance = comp, \cpu|ir3|q[11] , cpu|ir3|q[11], cputop, 1
instance = comp, \cpu|ir3|q[12] , cpu|ir3|q[12], cputop, 1
instance = comp, \cpu|ir3|q[14] , cpu|ir3|q[14], cputop, 1
instance = comp, \cpu|ir3|q[4] , cpu|ir3|q[4], cputop, 1
instance = comp, \cpu|ir3|q[3] , cpu|ir3|q[3], cputop, 1
instance = comp, \cpu|ir3|q[15]~feeder , cpu|ir3|q[15]~feeder, cputop, 1
instance = comp, \cpu|ir3|q[15] , cpu|ir3|q[15], cputop, 1
instance = comp, \cpu|write_dmem3~0 , cpu|write_dmem3~0, cputop, 1
instance = comp, \cpu|ir3|q[1] , cpu|ir3|q[1], cputop, 1
instance = comp, \cpu|alu3|WideNor2~0 , cpu|alu3|WideNor2~0, cputop, 1
instance = comp, \cpu|ir3|q[0] , cpu|ir3|q[0], cputop, 1
instance = comp, \cpu|ir3|q[13] , cpu|ir3|q[13], cputop, 1
instance = comp, \cpu|ir3|q[2] , cpu|ir3|q[2], cputop, 1
instance = comp, \cpu|write_dmem3~2 , cpu|write_dmem3~2, cputop, 1
instance = comp, \cpu|write_dmem3~3 , cpu|write_dmem3~3, cputop, 1
instance = comp, \cpu|sm1|Selector2~0 , cpu|sm1|Selector2~0, cputop, 1
instance = comp, \cpu|sm1|q[1] , cpu|sm1|q[1], cputop, 1
instance = comp, \cpu|sm1|Selector0~0 , cpu|sm1|Selector0~0, cputop, 1
instance = comp, \cpu|sm1|q[3] , cpu|sm1|q[3], cputop, 1
instance = comp, \cpu|sm1|Selector1~0 , cpu|sm1|Selector1~0, cputop, 1
instance = comp, \cpu|sm1|q[2] , cpu|sm1|q[2], cputop, 1
instance = comp, \cpu|sm1|Selector3~0 , cpu|sm1|Selector3~0, cputop, 1
instance = comp, \cpu|sm1|Selector3~1 , cpu|sm1|Selector3~1, cputop, 1
instance = comp, \cpu|sm1|q[0] , cpu|sm1|q[0], cputop, 1
instance = comp, \cpu|ir1|q[3] , cpu|ir1|q[3], cputop, 1
instance = comp, \cpu|ir1|q[14] , cpu|ir1|q[14], cputop, 1
instance = comp, \cpu|ir1|q[15] , cpu|ir1|q[15], cputop, 1
instance = comp, \cpu|ir1|q[4]~feeder , cpu|ir1|q[4]~feeder, cputop, 1
instance = comp, \cpu|ir1|q[4] , cpu|ir1|q[4], cputop, 1
instance = comp, \cpu|w_d1~0 , cpu|w_d1~0, cputop, 1
instance = comp, \cpu|ir0|q[11] , cpu|ir0|q[11], cputop, 1
instance = comp, \cpu|ir0|q[12] , cpu|ir0|q[12], cputop, 1
instance = comp, \cpu|write_dmem0~0 , cpu|write_dmem0~0, cputop, 1
instance = comp, \cpu|w_sr2[0]~2 , cpu|w_sr2[0]~2, cputop, 1
instance = comp, \cpu|ir1|q[13] , cpu|ir1|q[13], cputop, 1
instance = comp, \cpu|ir1|q[2] , cpu|ir1|q[2], cputop, 1
instance = comp, \cpu|ir1|q[1] , cpu|ir1|q[1], cputop, 1
instance = comp, \cpu|ir1|q[11] , cpu|ir1|q[11], cputop, 1
instance = comp, \cpu|ir1|q[12] , cpu|ir1|q[12], cputop, 1
instance = comp, \cpu|w_sr2[0]~0 , cpu|w_sr2[0]~0, cputop, 1
instance = comp, \cpu|w_sr2[0]~1 , cpu|w_sr2[0]~1, cputop, 1
instance = comp, \cpu|w_sr2[0]~3 , cpu|w_sr2[0]~3, cputop, 1
instance = comp, \cpu|write_dmem , cpu|write_dmem, cputop, 1
instance = comp, \cpu|write_reg0~5 , cpu|write_reg0~5, cputop, 1
instance = comp, \cpu|write_reg0~3 , cpu|write_reg0~3, cputop, 1
instance = comp, \cpu|write_reg0~4 , cpu|write_reg0~4, cputop, 1
instance = comp, \cpu|regfile0|Decoder0~7 , cpu|regfile0|Decoder0~7, cputop, 1
instance = comp, \cpu|regfile0|q3[0] , cpu|regfile0|q3[0], cputop, 1
instance = comp, \cpu|regfile0|Decoder0~5 , cpu|regfile0|Decoder0~5, cputop, 1
instance = comp, \cpu|regfile0|q1[0] , cpu|regfile0|q1[0], cputop, 1
instance = comp, \cpu|sr2_0|Mux15~2 , cpu|sr2_0|Mux15~2, cputop, 1
instance = comp, \cpu|regfile0|Decoder0~4 , cpu|regfile0|Decoder0~4, cputop, 1
instance = comp, \cpu|regfile0|q2[0] , cpu|regfile0|q2[0], cputop, 1
instance = comp, \cpu|sr2_0|Mux15~3 , cpu|sr2_0|Mux15~3, cputop, 1
instance = comp, \cpu|regfile0|Decoder0~2 , cpu|regfile0|Decoder0~2, cputop, 1
instance = comp, \cpu|regfile0|q4[0] , cpu|regfile0|q4[0], cputop, 1
instance = comp, \cpu|regfile0|Decoder0~1 , cpu|regfile0|Decoder0~1, cputop, 1
instance = comp, \cpu|regfile0|q6[0] , cpu|regfile0|q6[0], cputop, 1
instance = comp, \cpu|sr2_0|Mux15~0 , cpu|sr2_0|Mux15~0, cputop, 1
instance = comp, \cpu|regfile0|Decoder0~3 , cpu|regfile0|Decoder0~3, cputop, 1
instance = comp, \cpu|regfile0|q7[0] , cpu|regfile0|q7[0], cputop, 1
instance = comp, \cpu|regfile0|Decoder0~0 , cpu|regfile0|Decoder0~0, cputop, 1
instance = comp, \cpu|regfile0|q5[0] , cpu|regfile0|q5[0], cputop, 1
instance = comp, \cpu|sr2_0|Mux15~1 , cpu|sr2_0|Mux15~1, cputop, 1
instance = comp, \cpu|sr2_0|Mux15~4 , cpu|sr2_0|Mux15~4, cputop, 1
instance = comp, \cpu|sr2_0|q[0]~_Duplicate_1 , cpu|sr2_0|q[0]~_Duplicate_1, cputop, 1
instance = comp, \cpu|ir2|q[5] , cpu|ir2|q[5], cputop, 1
instance = comp, \cpu|ir2|q[6] , cpu|ir2|q[6], cputop, 1
instance = comp, \cpu|w_d2~0 , cpu|w_d2~0, cputop, 1
instance = comp, \cpu|w_d2~1 , cpu|w_d2~1, cputop, 1
instance = comp, \cpu|alu2|WideNor6 , cpu|alu2|WideNor6, cputop, 1
instance = comp, \cpu|alu2|WideNor3 , cpu|alu2|WideNor3, cputop, 1
instance = comp, \cpu|alu2|WideNor2 , cpu|alu2|WideNor2, cputop, 1
instance = comp, \cpu|alu2|Add0~0 , cpu|alu2|Add0~0, cputop, 1
instance = comp, \cpu|alu2|WideNor1~0 , cpu|alu2|WideNor1~0, cputop, 1
instance = comp, \cpu|write_pc2~3 , cpu|write_pc2~3, cputop, 1
instance = comp, \cpu|alu2|WideNor9~0 , cpu|alu2|WideNor9~0, cputop, 1
instance = comp, \cpu|alu2|Add0~1 , cpu|alu2|Add0~1, cputop, 1
instance = comp, \cpu|pc2|Add0~0 , cpu|pc2|Add0~0, cputop, 1
instance = comp, \cpu|pc2|Add0~2 , cpu|pc2|Add0~2, cputop, 1
instance = comp, \cpu|pc2|q[0] , cpu|pc2|q[0], cputop, 1
instance = comp, \cpu|ir2|q[9] , cpu|ir2|q[9], cputop, 1
instance = comp, \cpu|regfile2|q0[0]~feeder , cpu|regfile2|q0[0]~feeder, cputop, 1
instance = comp, \cpu|write_reg2~3 , cpu|write_reg2~3, cputop, 1
instance = comp, \cpu|write_reg2~5 , cpu|write_reg2~5, cputop, 1
instance = comp, \cpu|write_reg2~4 , cpu|write_reg2~4, cputop, 1
instance = comp, \cpu|regfile2|Decoder0~6 , cpu|regfile2|Decoder0~6, cputop, 1
instance = comp, \cpu|regfile2|q0[0] , cpu|regfile2|q0[0], cputop, 1
instance = comp, \cpu|regfile2|q1[0]~feeder , cpu|regfile2|q1[0]~feeder, cputop, 1
instance = comp, \cpu|regfile2|Decoder0~5 , cpu|regfile2|Decoder0~5, cputop, 1
instance = comp, \cpu|regfile2|q1[0] , cpu|regfile2|q1[0], cputop, 1
instance = comp, \cpu|sr1_2|Mux15~2 , cpu|sr1_2|Mux15~2, cputop, 1
instance = comp, \cpu|regfile2|Decoder0~7 , cpu|regfile2|Decoder0~7, cputop, 1
instance = comp, \cpu|regfile2|q3[0] , cpu|regfile2|q3[0], cputop, 1
instance = comp, \cpu|regfile2|q2[0]~feeder , cpu|regfile2|q2[0]~feeder, cputop, 1
instance = comp, \cpu|regfile2|Decoder0~4 , cpu|regfile2|Decoder0~4, cputop, 1
instance = comp, \cpu|regfile2|q2[0] , cpu|regfile2|q2[0], cputop, 1
instance = comp, \cpu|sr1_2|Mux15~3 , cpu|sr1_2|Mux15~3, cputop, 1
instance = comp, \cpu|ir2|q[10]~feeder , cpu|ir2|q[10]~feeder, cputop, 1
instance = comp, \cpu|ir2|q[10] , cpu|ir2|q[10], cputop, 1
instance = comp, \cpu|regfile2|Decoder0~3 , cpu|regfile2|Decoder0~3, cputop, 1
instance = comp, \cpu|regfile2|q7[0] , cpu|regfile2|q7[0], cputop, 1
instance = comp, \cpu|regfile2|Decoder0~1 , cpu|regfile2|Decoder0~1, cputop, 1
instance = comp, \cpu|regfile2|q6[0] , cpu|regfile2|q6[0], cputop, 1
instance = comp, \cpu|regfile2|q4[0]~feeder , cpu|regfile2|q4[0]~feeder, cputop, 1
instance = comp, \cpu|regfile2|Decoder0~2 , cpu|regfile2|Decoder0~2, cputop, 1
instance = comp, \cpu|regfile2|q4[0] , cpu|regfile2|q4[0], cputop, 1
instance = comp, \cpu|sr1_2|Mux15~0 , cpu|sr1_2|Mux15~0, cputop, 1
instance = comp, \cpu|sr1_2|Mux15~1 , cpu|sr1_2|Mux15~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux15~4 , cpu|sr1_2|Mux15~4, cputop, 1
instance = comp, \cpu|sr1_2|q[0]~_Duplicate_1 , cpu|sr1_2|q[0]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~4 , cpu|alu2|Add0~4, cputop, 1
instance = comp, \cpu|alu2|Add0~5 , cpu|alu2|Add0~5, cputop, 1
instance = comp, \cpu|alu2|WideNor5 , cpu|alu2|WideNor5, cputop, 1
instance = comp, \cpu|alu2|Add0~2 , cpu|alu2|Add0~2, cputop, 1
instance = comp, \cpu|alu2|Add0~3 , cpu|alu2|Add0~3, cputop, 1
instance = comp, \cpu|alu2|Add0~6 , cpu|alu2|Add0~6, cputop, 1
instance = comp, \cpu|dr2|q[3]~feeder , cpu|dr2|q[3]~feeder, cputop, 1
instance = comp, \cpu|write_dr2~0 , cpu|write_dr2~0, cputop, 1
instance = comp, \cpu|dr2|q[3] , cpu|dr2|q[3], cputop, 1
instance = comp, \cpu|w_d2[3]~6 , cpu|w_d2[3]~6, cputop, 1
instance = comp, \cpu|regfile2|q3[3] , cpu|regfile2|q3[3], cputop, 1
instance = comp, \cpu|regfile2|q2[3]~feeder , cpu|regfile2|q2[3]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q2[3] , cpu|regfile2|q2[3], cputop, 1
instance = comp, \cpu|regfile2|q1[3] , cpu|regfile2|q1[3], cputop, 1
instance = comp, \cpu|regfile2|q0[3]~feeder , cpu|regfile2|q0[3]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q0[3] , cpu|regfile2|q0[3], cputop, 1
instance = comp, \cpu|sr1_2|Mux12~2 , cpu|sr1_2|Mux12~2, cputop, 1
instance = comp, \cpu|sr1_2|Mux12~3 , cpu|sr1_2|Mux12~3, cputop, 1
instance = comp, \cpu|regfile2|q7[3] , cpu|regfile2|q7[3], cputop, 1
instance = comp, \cpu|regfile2|Decoder0~0 , cpu|regfile2|Decoder0~0, cputop, 1
instance = comp, \cpu|regfile2|q5[3] , cpu|regfile2|q5[3], cputop, 1
instance = comp, \cpu|regfile2|q4[3]~feeder , cpu|regfile2|q4[3]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q4[3] , cpu|regfile2|q4[3], cputop, 1
instance = comp, \cpu|regfile2|q6[3]~feeder , cpu|regfile2|q6[3]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q6[3] , cpu|regfile2|q6[3], cputop, 1
instance = comp, \cpu|sr1_2|Mux12~0 , cpu|sr1_2|Mux12~0, cputop, 1
instance = comp, \cpu|sr1_2|Mux12~1 , cpu|sr1_2|Mux12~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux12~4 , cpu|sr1_2|Mux12~4, cputop, 1
instance = comp, \cpu|sr1_2|q[3]~_Duplicate_1 , cpu|sr1_2|q[3]~_Duplicate_1, cputop, 1
instance = comp, \cpu|ir1|q[10] , cpu|ir1|q[10], cputop, 1
instance = comp, \cpu|ir1|q[8] , cpu|ir1|q[8], cputop, 1
instance = comp, \cpu|alu0|WideNor5 , cpu|alu0|WideNor5, cputop, 1
instance = comp, \cpu|regfile0|q4[1] , cpu|regfile0|q4[1], cputop, 1
instance = comp, \cpu|regfile0|q6[1] , cpu|regfile0|q6[1], cputop, 1
instance = comp, \cpu|sr2_0|Mux14~0 , cpu|sr2_0|Mux14~0, cputop, 1
instance = comp, \cpu|regfile0|q5[1] , cpu|regfile0|q5[1], cputop, 1
instance = comp, \cpu|sr2_0|Mux14~1 , cpu|sr2_0|Mux14~1, cputop, 1
instance = comp, \cpu|regfile0|q1[1] , cpu|regfile0|q1[1], cputop, 1
instance = comp, \cpu|regfile0|q0[1]~feeder , cpu|regfile0|q0[1]~feeder, cputop, 1
instance = comp, \cpu|regfile0|Decoder0~6 , cpu|regfile0|Decoder0~6, cputop, 1
instance = comp, \cpu|regfile0|q0[1] , cpu|regfile0|q0[1], cputop, 1
instance = comp, \cpu|sr2_0|Mux14~2 , cpu|sr2_0|Mux14~2, cputop, 1
instance = comp, \cpu|regfile0|q2[1] , cpu|regfile0|q2[1], cputop, 1
instance = comp, \cpu|regfile0|q3[1] , cpu|regfile0|q3[1], cputop, 1
instance = comp, \cpu|sr2_0|Mux14~3 , cpu|sr2_0|Mux14~3, cputop, 1
instance = comp, \cpu|sr2_0|Mux14~4 , cpu|sr2_0|Mux14~4, cputop, 1
instance = comp, \cpu|sr2_0|q[1]~_Duplicate_1 , cpu|sr2_0|q[1]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|WideNor1~0 , cpu|alu0|WideNor1~0, cputop, 1
instance = comp, \cpu|alu0|Add0~0 , cpu|alu0|Add0~0, cputop, 1
instance = comp, \cpu|write_pc0~3 , cpu|write_pc0~3, cputop, 1
instance = comp, \cpu|alu0|WideNor9~0 , cpu|alu0|WideNor9~0, cputop, 1
instance = comp, \cpu|alu0|Add0~1 , cpu|alu0|Add0~1, cputop, 1
instance = comp, \cpu|alu0|Add0~8 , cpu|alu0|Add0~8, cputop, 1
instance = comp, \cpu|pc0|Add0~0 , cpu|pc0|Add0~0, cputop, 1
instance = comp, \cpu|pc0|Add0~3 , cpu|pc0|Add0~3, cputop, 1
instance = comp, \cpu|pc0|Add0~5 , cpu|pc0|Add0~5, cputop, 1
instance = comp, \cpu|pc0|q[1] , cpu|pc0|q[1], cputop, 1
instance = comp, \cpu|alu0|Add0~9 , cpu|alu0|Add0~9, cputop, 1
instance = comp, \cpu|alu0|Add0~10 , cpu|alu0|Add0~10, cputop, 1
instance = comp, \cpu|sr1_0|q[0]~_Duplicate_1feeder , cpu|sr1_0|q[0]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_0|q[0]~_Duplicate_1 , cpu|sr1_0|q[0]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~4 , cpu|alu0|Add0~4, cputop, 1
instance = comp, \cpu|alu0|Add0~5 , cpu|alu0|Add0~5, cputop, 1
instance = comp, \cpu|alu0|Add0~2 , cpu|alu0|Add0~2, cputop, 1
instance = comp, \cpu|alu0|Add0~3 , cpu|alu0|Add0~3, cputop, 1
instance = comp, \cpu|alu0|Add0~6 , cpu|alu0|Add0~6, cputop, 1
instance = comp, \cpu|alu0|Add0~11 , cpu|alu0|Add0~11, cputop, 1
instance = comp, \cpu|alu0|q[15]~0 , cpu|alu0|q[15]~0, cputop, 1
instance = comp, \cpu|alu0|q[15]~1 , cpu|alu0|q[15]~1, cputop, 1
instance = comp, \cpu|alu0|Selector14~0 , cpu|alu0|Selector14~0, cputop, 1
instance = comp, \cpu|write_dmem0~2 , cpu|write_dmem0~2, cputop, 1
instance = comp, \cpu|w_sr1[0]~0 , cpu|w_sr1[0]~0, cputop, 1
instance = comp, \cpu|dr3|q[2]~feeder , cpu|dr3|q[2]~feeder, cputop, 1
instance = comp, \cpu|ir3|q[7] , cpu|ir3|q[7], cputop, 1
instance = comp, \cpu|ir3|q[5] , cpu|ir3|q[5], cputop, 1
instance = comp, \cpu|ir3|q[6] , cpu|ir3|q[6], cputop, 1
instance = comp, \cpu|w_d3~0 , cpu|w_d3~0, cputop, 1
instance = comp, \cpu|w_d3~1 , cpu|w_d3~1, cputop, 1
instance = comp, \cpu|write_dr3~0 , cpu|write_dr3~0, cputop, 1
instance = comp, \cpu|dr3|q[2] , cpu|dr3|q[2], cputop, 1
instance = comp, \cpu|alu3|WideNor3 , cpu|alu3|WideNor3, cputop, 1
instance = comp, \cpu|ir3|q[8]~feeder , cpu|ir3|q[8]~feeder, cputop, 1
instance = comp, \cpu|ir3|q[8] , cpu|ir3|q[8], cputop, 1
instance = comp, \cpu|ir3|q[9]~feeder , cpu|ir3|q[9]~feeder, cputop, 1
instance = comp, \cpu|ir3|q[9] , cpu|ir3|q[9], cputop, 1
instance = comp, \cpu|write_pc3~1 , cpu|write_pc3~1, cputop, 1
instance = comp, \cpu|alu3|WideNor6 , cpu|alu3|WideNor6, cputop, 1
instance = comp, \cpu|write_pc3~3 , cpu|write_pc3~3, cputop, 1
instance = comp, \cpu|alu3|WideNor5 , cpu|alu3|WideNor5, cputop, 1
instance = comp, \cpu|alu3|WideNor1~0 , cpu|alu3|WideNor1~0, cputop, 1
instance = comp, \cpu|alu3|q[8]~2 , cpu|alu3|q[8]~2, cputop, 1
instance = comp, \cpu|write_reg3~0 , cpu|write_reg3~0, cputop, 1
instance = comp, \cpu|write_reg3~1 , cpu|write_reg3~1, cputop, 1
instance = comp, \cpu|write_reg3~2 , cpu|write_reg3~2, cputop, 1
instance = comp, \cpu|regfile3|Decoder0~7 , cpu|regfile3|Decoder0~7, cputop, 1
instance = comp, \cpu|regfile3|q7[1] , cpu|regfile3|q7[1], cputop, 1
instance = comp, \cpu|regfile3|Decoder0~0 , cpu|regfile3|Decoder0~0, cputop, 1
instance = comp, \cpu|regfile3|q4[1] , cpu|regfile3|q4[1], cputop, 1
instance = comp, \cpu|regfile3|Decoder0~3 , cpu|regfile3|Decoder0~3, cputop, 1
instance = comp, \cpu|regfile3|q6[1] , cpu|regfile3|q6[1], cputop, 1
instance = comp, \cpu|sr2_3|Mux14~0 , cpu|sr2_3|Mux14~0, cputop, 1
instance = comp, \cpu|regfile3|Decoder0~4 , cpu|regfile3|Decoder0~4, cputop, 1
instance = comp, \cpu|regfile3|q5[1] , cpu|regfile3|q5[1], cputop, 1
instance = comp, \cpu|sr2_3|Mux14~1 , cpu|sr2_3|Mux14~1, cputop, 1
instance = comp, \cpu|regfile3|Decoder0~1 , cpu|regfile3|Decoder0~1, cputop, 1
instance = comp, \cpu|regfile3|q2[1] , cpu|regfile3|q2[1], cputop, 1
instance = comp, \cpu|regfile3|Decoder0~2 , cpu|regfile3|Decoder0~2, cputop, 1
instance = comp, \cpu|regfile3|q0[1] , cpu|regfile3|q0[1], cputop, 1
instance = comp, \cpu|regfile3|Decoder0~6 , cpu|regfile3|Decoder0~6, cputop, 1
instance = comp, \cpu|regfile3|q1[1] , cpu|regfile3|q1[1], cputop, 1
instance = comp, \cpu|sr2_3|Mux14~2 , cpu|sr2_3|Mux14~2, cputop, 1
instance = comp, \cpu|sr2_3|Mux14~3 , cpu|sr2_3|Mux14~3, cputop, 1
instance = comp, \cpu|sr2_3|Mux14~4 , cpu|sr2_3|Mux14~4, cputop, 1
instance = comp, \cpu|sr2_3|q[1]~_Duplicate_1 , cpu|sr2_3|q[1]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~2 , cpu|alu3|Add0~2, cputop, 1
instance = comp, \cpu|alu3|WideNor9~0 , cpu|alu3|WideNor9~0, cputop, 1
instance = comp, \cpu|alu3|Add0~3 , cpu|alu3|Add0~3, cputop, 1
instance = comp, \cpu|alu3|Add0~35 , cpu|alu3|Add0~35, cputop, 1
instance = comp, \cpu|alu3|Add0~6 , cpu|alu3|Add0~6, cputop, 1
instance = comp, \cpu|sr1_3|q[1]~_Duplicate_1 , cpu|sr1_3|q[1]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~36 , cpu|alu3|Add0~36, cputop, 1
instance = comp, \cpu|alu3|Add0~37 , cpu|alu3|Add0~37, cputop, 1
instance = comp, \cpu|dr3|q[0]~feeder , cpu|dr3|q[0]~feeder, cputop, 1
instance = comp, \cpu|dr3|q[0] , cpu|dr3|q[0], cputop, 1
instance = comp, \cpu|w_d3[0]~14 , cpu|w_d3[0]~14, cputop, 1
instance = comp, \cpu|regfile3|q2[0] , cpu|regfile3|q2[0], cputop, 1
instance = comp, \cpu|regfile3|Decoder0~5 , cpu|regfile3|Decoder0~5, cputop, 1
instance = comp, \cpu|regfile3|q3[0] , cpu|regfile3|q3[0], cputop, 1
instance = comp, \cpu|regfile3|q1[0] , cpu|regfile3|q1[0], cputop, 1
instance = comp, \cpu|regfile3|q0[0] , cpu|regfile3|q0[0], cputop, 1
instance = comp, \cpu|sr2_3|Mux15~2 , cpu|sr2_3|Mux15~2, cputop, 1
instance = comp, \cpu|sr2_3|Mux15~3 , cpu|sr2_3|Mux15~3, cputop, 1
instance = comp, \cpu|regfile3|q5[0] , cpu|regfile3|q5[0], cputop, 1
instance = comp, \cpu|regfile3|q7[0] , cpu|regfile3|q7[0], cputop, 1
instance = comp, \cpu|regfile3|q6[0] , cpu|regfile3|q6[0], cputop, 1
instance = comp, \cpu|regfile3|q4[0] , cpu|regfile3|q4[0], cputop, 1
instance = comp, \cpu|sr2_3|Mux15~0 , cpu|sr2_3|Mux15~0, cputop, 1
instance = comp, \cpu|sr2_3|Mux15~1 , cpu|sr2_3|Mux15~1, cputop, 1
instance = comp, \cpu|sr2_3|Mux15~4 , cpu|sr2_3|Mux15~4, cputop, 1
instance = comp, \cpu|sr2_3|q[0]~_Duplicate_1 , cpu|sr2_3|q[0]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~38 , cpu|alu3|Add0~38, cputop, 1
instance = comp, \cpu|alu3|Add0~39 , cpu|alu3|Add0~39, cputop, 1
instance = comp, \cpu|sr1_3|q[0]~_Duplicate_1 , cpu|sr1_3|q[0]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~40 , cpu|alu3|Add0~40, cputop, 1
instance = comp, \cpu|alu3|Add0~41 , cpu|alu3|Add0~41, cputop, 1
instance = comp, \cpu|alu3|Add0~42 , cpu|alu3|Add0~42, cputop, 1
instance = comp, \cpu|alu3|Add0~44 , cpu|alu3|Add0~44, cputop, 1
instance = comp, \cpu|alu3|Selector14~1 , cpu|alu3|Selector14~1, cputop, 1
instance = comp, \cpu|alu3|Selector14~0 , cpu|alu3|Selector14~0, cputop, 1
instance = comp, \cpu|alu3|Selector11~0 , cpu|alu3|Selector11~0, cputop, 1
instance = comp, \cpu|alu3|Selector9~0 , cpu|alu3|Selector9~0, cputop, 1
instance = comp, \cpu|alu3|Selector3~1 , cpu|alu3|Selector3~1, cputop, 1
instance = comp, \cpu|w_sr2[0]~4 , cpu|w_sr2[0]~4, cputop, 1
instance = comp, \cpu|sr1_3|q[3]~_Duplicate_1 , cpu|sr1_3|q[3]~_Duplicate_1, cputop, 1
instance = comp, \cpu|dr1|q[3]~feeder , cpu|dr1|q[3]~feeder, cputop, 1
instance = comp, \cpu|ir1|q[6] , cpu|ir1|q[6], cputop, 1
instance = comp, \cpu|ir1|q[5] , cpu|ir1|q[5], cputop, 1
instance = comp, \cpu|ir1|q[7] , cpu|ir1|q[7], cputop, 1
instance = comp, \cpu|w_d1~1 , cpu|w_d1~1, cputop, 1
instance = comp, \cpu|w_d1~2 , cpu|w_d1~2, cputop, 1
instance = comp, \cpu|write_dr1~0 , cpu|write_dr1~0, cputop, 1
instance = comp, \cpu|dr1|q[3] , cpu|dr1|q[3], cputop, 1
instance = comp, \cpu|alu1|WideNor6 , cpu|alu1|WideNor6, cputop, 1
instance = comp, \cpu|alu1|WideNor3 , cpu|alu1|WideNor3, cputop, 1
instance = comp, \cpu|sr1_1|q[6]~_Duplicate_1 , cpu|sr1_1|q[6]~_Duplicate_1, cputop, 1
instance = comp, \cpu|sr1_3|q[6]~_Duplicate_1 , cpu|sr1_3|q[6]~_Duplicate_1, cputop, 1
instance = comp, \cpu|dr0|q[6]~feeder , cpu|dr0|q[6]~feeder, cputop, 1
instance = comp, \cpu|write_dr0~0 , cpu|write_dr0~0, cputop, 1
instance = comp, \cpu|dr0|q[6] , cpu|dr0|q[6], cputop, 1
instance = comp, \cpu|pc0|Add0~15 , cpu|pc0|Add0~15, cputop, 1
instance = comp, \cpu|pc0|Add0~18 , cpu|pc0|Add0~18, cputop, 1
instance = comp, \cpu|pc0|Add0~20 , cpu|pc0|Add0~20, cputop, 1
instance = comp, \cpu|pc0|q[6] , cpu|pc0|q[6], cputop, 1
instance = comp, \cpu|alu0|Add0~22 , cpu|alu0|Add0~22, cputop, 1
instance = comp, \cpu|alu0|Add0~38 , cpu|alu0|Add0~38, cputop, 1
instance = comp, \cpu|regfile0|q5[6] , cpu|regfile0|q5[6], cputop, 1
instance = comp, \cpu|regfile0|q7[6] , cpu|regfile0|q7[6], cputop, 1
instance = comp, \cpu|regfile0|q4[6] , cpu|regfile0|q4[6], cputop, 1
instance = comp, \cpu|regfile0|q6[6] , cpu|regfile0|q6[6], cputop, 1
instance = comp, \cpu|sr2_0|Mux9~0 , cpu|sr2_0|Mux9~0, cputop, 1
instance = comp, \cpu|sr2_0|Mux9~1 , cpu|sr2_0|Mux9~1, cputop, 1
instance = comp, \cpu|regfile0|q3[6]~feeder , cpu|regfile0|q3[6]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q3[6] , cpu|regfile0|q3[6], cputop, 1
instance = comp, \cpu|regfile0|q1[6]~feeder , cpu|regfile0|q1[6]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q1[6] , cpu|regfile0|q1[6], cputop, 1
instance = comp, \cpu|regfile0|q0[6]~feeder , cpu|regfile0|q0[6]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q0[6] , cpu|regfile0|q0[6], cputop, 1
instance = comp, \cpu|sr2_0|Mux9~2 , cpu|sr2_0|Mux9~2, cputop, 1
instance = comp, \cpu|sr2_0|Mux9~3 , cpu|sr2_0|Mux9~3, cputop, 1
instance = comp, \cpu|sr2_0|Mux9~4 , cpu|sr2_0|Mux9~4, cputop, 1
instance = comp, \cpu|sr2_0|q[6]~_Duplicate_1feeder , cpu|sr2_0|q[6]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_0|q[6]~_Duplicate_1 , cpu|sr2_0|q[6]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~36 , cpu|alu0|Add0~36, cputop, 1
instance = comp, \cpu|alu0|Add0~37 , cpu|alu0|Add0~37, cputop, 1
instance = comp, \cpu|alu0|Add0~33 , cpu|alu0|Add0~33, cputop, 1
instance = comp, \cpu|write_reg0~2 , cpu|write_reg0~2, cputop, 1
instance = comp, \cpu|regfile0|q4[5] , cpu|regfile0|q4[5], cputop, 1
instance = comp, \cpu|regfile0|q6[5] , cpu|regfile0|q6[5], cputop, 1
instance = comp, \cpu|sr2_0|Mux10~0 , cpu|sr2_0|Mux10~0, cputop, 1
instance = comp, \cpu|regfile0|q5[5] , cpu|regfile0|q5[5], cputop, 1
instance = comp, \cpu|sr2_0|Mux10~1 , cpu|sr2_0|Mux10~1, cputop, 1
instance = comp, \cpu|regfile0|q1[5] , cpu|regfile0|q1[5], cputop, 1
instance = comp, \cpu|regfile0|q0[5] , cpu|regfile0|q0[5], cputop, 1
instance = comp, \cpu|sr2_0|Mux10~2 , cpu|sr2_0|Mux10~2, cputop, 1
instance = comp, \cpu|regfile0|q2[5] , cpu|regfile0|q2[5], cputop, 1
instance = comp, \cpu|regfile0|q3[5] , cpu|regfile0|q3[5], cputop, 1
instance = comp, \cpu|sr2_0|Mux10~3 , cpu|sr2_0|Mux10~3, cputop, 1
instance = comp, \cpu|sr2_0|Mux10~4 , cpu|sr2_0|Mux10~4, cputop, 1
instance = comp, \cpu|sr2_0|q[5]~_Duplicate_1 , cpu|sr2_0|q[5]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~31 , cpu|alu0|Add0~31, cputop, 1
instance = comp, \cpu|alu0|Add0~32 , cpu|alu0|Add0~32, cputop, 1
instance = comp, \cpu|alu0|Add0~19 , cpu|alu0|Add0~19, cputop, 1
instance = comp, \cpu|regfile2|q0[1]~feeder , cpu|regfile2|q0[1]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q0[1] , cpu|regfile2|q0[1], cputop, 1
instance = comp, \cpu|sr2_2|Mux14~2 , cpu|sr2_2|Mux14~2, cputop, 1
instance = comp, \cpu|regfile2|q3[1] , cpu|regfile2|q3[1], cputop, 1
instance = comp, \cpu|regfile2|q2[1]~feeder , cpu|regfile2|q2[1]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q2[1] , cpu|regfile2|q2[1], cputop, 1
instance = comp, \cpu|sr2_2|Mux14~3 , cpu|sr2_2|Mux14~3, cputop, 1
instance = comp, \cpu|regfile2|q5[1] , cpu|regfile2|q5[1], cputop, 1
instance = comp, \cpu|regfile2|q7[1] , cpu|regfile2|q7[1], cputop, 1
instance = comp, \cpu|regfile2|q6[1]~feeder , cpu|regfile2|q6[1]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q6[1] , cpu|regfile2|q6[1], cputop, 1
instance = comp, \cpu|regfile2|q4[1]~feeder , cpu|regfile2|q4[1]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q4[1] , cpu|regfile2|q4[1], cputop, 1
instance = comp, \cpu|sr2_2|Mux14~0 , cpu|sr2_2|Mux14~0, cputop, 1
instance = comp, \cpu|sr2_2|Mux14~1 , cpu|sr2_2|Mux14~1, cputop, 1
instance = comp, \cpu|sr2_2|Mux14~4 , cpu|sr2_2|Mux14~4, cputop, 1
instance = comp, \cpu|sr2_2|q[1]~_Duplicate_1 , cpu|sr2_2|q[1]~_Duplicate_1, cputop, 1
instance = comp, \cpu|write_reg1~5 , cpu|write_reg1~5, cputop, 1
instance = comp, \cpu|write_reg1~3 , cpu|write_reg1~3, cputop, 1
instance = comp, \cpu|write_reg1~4 , cpu|write_reg1~4, cputop, 1
instance = comp, \cpu|regfile1|Decoder0~0 , cpu|regfile1|Decoder0~0, cputop, 1
instance = comp, \cpu|regfile1|q5[1] , cpu|regfile1|q5[1], cputop, 1
instance = comp, \cpu|regfile1|Decoder0~2 , cpu|regfile1|Decoder0~2, cputop, 1
instance = comp, \cpu|regfile1|q4[1] , cpu|regfile1|q4[1], cputop, 1
instance = comp, \cpu|regfile1|Decoder0~1 , cpu|regfile1|Decoder0~1, cputop, 1
instance = comp, \cpu|regfile1|q6[1] , cpu|regfile1|q6[1], cputop, 1
instance = comp, \cpu|sr2_1|Mux14~0 , cpu|sr2_1|Mux14~0, cputop, 1
instance = comp, \cpu|regfile1|Decoder0~3 , cpu|regfile1|Decoder0~3, cputop, 1
instance = comp, \cpu|regfile1|q7[1] , cpu|regfile1|q7[1], cputop, 1
instance = comp, \cpu|sr2_1|Mux14~1 , cpu|sr2_1|Mux14~1, cputop, 1
instance = comp, \cpu|regfile1|Decoder0~5 , cpu|regfile1|Decoder0~5, cputop, 1
instance = comp, \cpu|regfile1|q1[1] , cpu|regfile1|q1[1], cputop, 1
instance = comp, \cpu|regfile1|q0[1]~feeder , cpu|regfile1|q0[1]~feeder, cputop, 1
instance = comp, \cpu|regfile1|Decoder0~6 , cpu|regfile1|Decoder0~6, cputop, 1
instance = comp, \cpu|regfile1|q0[1] , cpu|regfile1|q0[1], cputop, 1
instance = comp, \cpu|sr2_1|Mux14~2 , cpu|sr2_1|Mux14~2, cputop, 1
instance = comp, \cpu|regfile1|Decoder0~4 , cpu|regfile1|Decoder0~4, cputop, 1
instance = comp, \cpu|regfile1|q2[1] , cpu|regfile1|q2[1], cputop, 1
instance = comp, \cpu|sr2_1|Mux14~3 , cpu|sr2_1|Mux14~3, cputop, 1
instance = comp, \cpu|sr2_1|Mux14~4 , cpu|sr2_1|Mux14~4, cputop, 1
instance = comp, \cpu|sr2_1|q[1]~_Duplicate_1feeder , cpu|sr2_1|q[1]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_1|q[1]~_Duplicate_1 , cpu|sr2_1|q[1]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[1]~31 , cpu|w_sr2[1]~31, cputop, 1
instance = comp, \cpu|w_sr2[1]~32 , cpu|w_sr2[1]~32, cputop, 1
instance = comp, \cpu|regfile0|q4[2] , cpu|regfile0|q4[2], cputop, 1
instance = comp, \cpu|regfile0|q6[2] , cpu|regfile0|q6[2], cputop, 1
instance = comp, \cpu|sr2_0|Mux13~0 , cpu|sr2_0|Mux13~0, cputop, 1
instance = comp, \cpu|regfile0|q5[2] , cpu|regfile0|q5[2], cputop, 1
instance = comp, \cpu|sr2_0|Mux13~1 , cpu|sr2_0|Mux13~1, cputop, 1
instance = comp, \cpu|regfile0|q3[2] , cpu|regfile0|q3[2], cputop, 1
instance = comp, \cpu|regfile0|q2[2] , cpu|regfile0|q2[2], cputop, 1
instance = comp, \cpu|regfile0|q1[2] , cpu|regfile0|q1[2], cputop, 1
instance = comp, \cpu|regfile0|q0[2] , cpu|regfile0|q0[2], cputop, 1
instance = comp, \cpu|sr2_0|Mux13~2 , cpu|sr2_0|Mux13~2, cputop, 1
instance = comp, \cpu|sr2_0|Mux13~3 , cpu|sr2_0|Mux13~3, cputop, 1
instance = comp, \cpu|sr2_0|Mux13~4 , cpu|sr2_0|Mux13~4, cputop, 1
instance = comp, \cpu|sr2_0|q[2]~_Duplicate_1 , cpu|sr2_0|q[2]~_Duplicate_1, cputop, 1
instance = comp, \cpu|dr2|q[2]~feeder , cpu|dr2|q[2]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[2] , cpu|dr2|q[2], cputop, 1
instance = comp, \cpu|regfile2|q3[2] , cpu|regfile2|q3[2], cputop, 1
instance = comp, \cpu|regfile2|q2[2] , cpu|regfile2|q2[2], cputop, 1
instance = comp, \cpu|regfile2|q1[2] , cpu|regfile2|q1[2], cputop, 1
instance = comp, \cpu|sr1_2|Mux13~2 , cpu|sr1_2|Mux13~2, cputop, 1
instance = comp, \cpu|sr1_2|Mux13~3 , cpu|sr1_2|Mux13~3, cputop, 1
instance = comp, \cpu|regfile2|q4[2] , cpu|regfile2|q4[2], cputop, 1
instance = comp, \cpu|regfile2|q6[2] , cpu|regfile2|q6[2], cputop, 1
instance = comp, \cpu|sr1_2|Mux13~0 , cpu|sr1_2|Mux13~0, cputop, 1
instance = comp, \cpu|regfile2|q5[2] , cpu|regfile2|q5[2], cputop, 1
instance = comp, \cpu|regfile2|q7[2] , cpu|regfile2|q7[2], cputop, 1
instance = comp, \cpu|sr1_2|Mux13~1 , cpu|sr1_2|Mux13~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux13~4 , cpu|sr1_2|Mux13~4, cputop, 1
instance = comp, \cpu|alu2|q[7]~2 , cpu|alu2|q[7]~2, cputop, 1
instance = comp, \cpu|pc2|Add0~3 , cpu|pc2|Add0~3, cputop, 1
instance = comp, \cpu|pc2|Add0~6 , cpu|pc2|Add0~6, cputop, 1
instance = comp, \cpu|pc2|Add0~8 , cpu|pc2|Add0~8, cputop, 1
instance = comp, \cpu|pc2|q[2] , cpu|pc2|q[2], cputop, 1
instance = comp, \cpu|pc2|Add0~9 , cpu|pc2|Add0~9, cputop, 1
instance = comp, \cpu|pc2|Add0~12 , cpu|pc2|Add0~12, cputop, 1
instance = comp, \cpu|pc2|Add0~14 , cpu|pc2|Add0~14, cputop, 1
instance = comp, \cpu|pc2|q[4] , cpu|pc2|q[4], cputop, 1
instance = comp, \cpu|regfile2|q5[4] , cpu|regfile2|q5[4], cputop, 1
instance = comp, \cpu|regfile2|q7[4] , cpu|regfile2|q7[4], cputop, 1
instance = comp, \cpu|regfile2|q4[4]~feeder , cpu|regfile2|q4[4]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q4[4] , cpu|regfile2|q4[4], cputop, 1
instance = comp, \cpu|regfile2|q6[4]~feeder , cpu|regfile2|q6[4]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q6[4] , cpu|regfile2|q6[4], cputop, 1
instance = comp, \cpu|sr2_2|Mux11~0 , cpu|sr2_2|Mux11~0, cputop, 1
instance = comp, \cpu|sr2_2|Mux11~1 , cpu|sr2_2|Mux11~1, cputop, 1
instance = comp, \cpu|regfile2|q3[4] , cpu|regfile2|q3[4], cputop, 1
instance = comp, \cpu|regfile2|q2[4] , cpu|regfile2|q2[4], cputop, 1
instance = comp, \cpu|regfile2|q0[4]~feeder , cpu|regfile2|q0[4]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q0[4] , cpu|regfile2|q0[4], cputop, 1
instance = comp, \cpu|sr2_2|Mux11~2 , cpu|sr2_2|Mux11~2, cputop, 1
instance = comp, \cpu|sr2_2|Mux11~3 , cpu|sr2_2|Mux11~3, cputop, 1
instance = comp, \cpu|sr2_2|Mux11~4 , cpu|sr2_2|Mux11~4, cputop, 1
instance = comp, \cpu|sr2_2|q[4]~_Duplicate_1 , cpu|sr2_2|q[4]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~25 , cpu|alu2|Add0~25, cputop, 1
instance = comp, \cpu|write_reg2~2 , cpu|write_reg2~2, cputop, 1
instance = comp, \cpu|alu2|Add0~19 , cpu|alu2|Add0~19, cputop, 1
instance = comp, \cpu|alu2|Add0~26 , cpu|alu2|Add0~26, cputop, 1
instance = comp, \cpu|sr1_2|q[4]~_Duplicate_1 , cpu|sr1_2|q[4]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~15 , cpu|alu2|Add0~15, cputop, 1
instance = comp, \cpu|alu2|Add0~27 , cpu|alu2|Add0~27, cputop, 1
instance = comp, \cpu|sr2_2|Mux12~2 , cpu|sr2_2|Mux12~2, cputop, 1
instance = comp, \cpu|sr2_2|Mux12~3 , cpu|sr2_2|Mux12~3, cputop, 1
instance = comp, \cpu|sr2_2|Mux12~0 , cpu|sr2_2|Mux12~0, cputop, 1
instance = comp, \cpu|sr2_2|Mux12~1 , cpu|sr2_2|Mux12~1, cputop, 1
instance = comp, \cpu|sr2_2|Mux12~4 , cpu|sr2_2|Mux12~4, cputop, 1
instance = comp, \cpu|sr2_2|q[3]~_Duplicate_1feeder , cpu|sr2_2|q[3]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_2|q[3]~_Duplicate_1 , cpu|sr2_2|q[3]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~20 , cpu|alu2|Add0~20, cputop, 1
instance = comp, \cpu|alu2|Add0~21 , cpu|alu2|Add0~21, cputop, 1
instance = comp, \cpu|alu2|Add0~22 , cpu|alu2|Add0~22, cputop, 1
instance = comp, \cpu|sr1_2|q[2]~_Duplicate_1 , cpu|sr1_2|q[2]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~16 , cpu|alu2|Add0~16, cputop, 1
instance = comp, \cpu|alu2|Add0~13 , cpu|alu2|Add0~13, cputop, 1
instance = comp, \cpu|alu2|Add0~14 , cpu|alu2|Add0~14, cputop, 1
instance = comp, \cpu|alu2|Add0~8 , cpu|alu2|Add0~8, cputop, 1
instance = comp, \cpu|alu2|Add0~9 , cpu|alu2|Add0~9, cputop, 1
instance = comp, \cpu|alu2|Add0~10 , cpu|alu2|Add0~10, cputop, 1
instance = comp, \cpu|alu2|Add0~11 , cpu|alu2|Add0~11, cputop, 1
instance = comp, \cpu|alu2|Add0~17 , cpu|alu2|Add0~17, cputop, 1
instance = comp, \cpu|alu2|Add0~23 , cpu|alu2|Add0~23, cputop, 1
instance = comp, \cpu|alu2|Add0~28 , cpu|alu2|Add0~28, cputop, 1
instance = comp, \cpu|alu2|Selector11~0 , cpu|alu2|Selector11~0, cputop, 1
instance = comp, \cpu|dr2|q[5]~feeder , cpu|dr2|q[5]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[5] , cpu|dr2|q[5], cputop, 1
instance = comp, \cpu|pc2|Add0~15 , cpu|pc2|Add0~15, cputop, 1
instance = comp, \cpu|pc2|Add0~17 , cpu|pc2|Add0~17, cputop, 1
instance = comp, \cpu|pc2|q[5] , cpu|pc2|q[5], cputop, 1
instance = comp, \cpu|sr1_2|q[5]~_Duplicate_1feeder , cpu|sr1_2|q[5]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_2|q[5]~_Duplicate_1 , cpu|sr1_2|q[5]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~32 , cpu|alu2|Add0~32, cputop, 1
instance = comp, \cpu|regfile2|q5[5] , cpu|regfile2|q5[5], cputop, 1
instance = comp, \cpu|regfile2|q7[5] , cpu|regfile2|q7[5], cputop, 1
instance = comp, \cpu|regfile2|q6[5]~feeder , cpu|regfile2|q6[5]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q6[5] , cpu|regfile2|q6[5], cputop, 1
instance = comp, \cpu|sr2_2|Mux10~0 , cpu|sr2_2|Mux10~0, cputop, 1
instance = comp, \cpu|sr2_2|Mux10~1 , cpu|sr2_2|Mux10~1, cputop, 1
instance = comp, \cpu|regfile2|q3[5] , cpu|regfile2|q3[5], cputop, 1
instance = comp, \cpu|regfile2|q2[5] , cpu|regfile2|q2[5], cputop, 1
instance = comp, \cpu|regfile2|q1[5] , cpu|regfile2|q1[5], cputop, 1
instance = comp, \cpu|regfile2|q0[5]~feeder , cpu|regfile2|q0[5]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q0[5] , cpu|regfile2|q0[5], cputop, 1
instance = comp, \cpu|sr2_2|Mux10~2 , cpu|sr2_2|Mux10~2, cputop, 1
instance = comp, \cpu|sr2_2|Mux10~3 , cpu|sr2_2|Mux10~3, cputop, 1
instance = comp, \cpu|sr2_2|Mux10~4 , cpu|sr2_2|Mux10~4, cputop, 1
instance = comp, \cpu|sr2_2|q[5]~_Duplicate_1 , cpu|sr2_2|q[5]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~30 , cpu|alu2|Add0~30, cputop, 1
instance = comp, \cpu|alu2|Add0~31 , cpu|alu2|Add0~31, cputop, 1
instance = comp, \cpu|alu2|Add0~33 , cpu|alu2|Add0~33, cputop, 1
instance = comp, \cpu|alu2|Selector10~0 , cpu|alu2|Selector10~0, cputop, 1
instance = comp, \cpu|dr2|q[9]~feeder , cpu|dr2|q[9]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[9] , cpu|dr2|q[9], cputop, 1
instance = comp, \cpu|regfile3|q1[3] , cpu|regfile3|q1[3], cputop, 1
instance = comp, \cpu|regfile3|q0[3] , cpu|regfile3|q0[3], cputop, 1
instance = comp, \cpu|sr2_3|Mux12~2 , cpu|sr2_3|Mux12~2, cputop, 1
instance = comp, \cpu|regfile3|q2[3] , cpu|regfile3|q2[3], cputop, 1
instance = comp, \cpu|sr2_3|Mux12~3 , cpu|sr2_3|Mux12~3, cputop, 1
instance = comp, \cpu|regfile3|q6[3] , cpu|regfile3|q6[3], cputop, 1
instance = comp, \cpu|regfile3|q4[3] , cpu|regfile3|q4[3], cputop, 1
instance = comp, \cpu|sr2_3|Mux12~0 , cpu|sr2_3|Mux12~0, cputop, 1
instance = comp, \cpu|regfile3|q7[3] , cpu|regfile3|q7[3], cputop, 1
instance = comp, \cpu|regfile3|q5[3] , cpu|regfile3|q5[3], cputop, 1
instance = comp, \cpu|sr2_3|Mux12~1 , cpu|sr2_3|Mux12~1, cputop, 1
instance = comp, \cpu|sr2_3|Mux12~4 , cpu|sr2_3|Mux12~4, cputop, 1
instance = comp, \cpu|sr2_3|q[3]~_Duplicate_1 , cpu|sr2_3|q[3]~_Duplicate_1, cputop, 1
instance = comp, \cpu|regfile0|q3[3] , cpu|regfile0|q3[3], cputop, 1
instance = comp, \cpu|regfile0|q2[3] , cpu|regfile0|q2[3], cputop, 1
instance = comp, \cpu|regfile0|q1[3] , cpu|regfile0|q1[3], cputop, 1
instance = comp, \cpu|sr2_0|Mux12~2 , cpu|sr2_0|Mux12~2, cputop, 1
instance = comp, \cpu|sr2_0|Mux12~3 , cpu|sr2_0|Mux12~3, cputop, 1
instance = comp, \cpu|regfile0|q5[3] , cpu|regfile0|q5[3], cputop, 1
instance = comp, \cpu|regfile0|q7[3] , cpu|regfile0|q7[3], cputop, 1
instance = comp, \cpu|regfile0|q6[3] , cpu|regfile0|q6[3], cputop, 1
instance = comp, \cpu|regfile0|q4[3] , cpu|regfile0|q4[3], cputop, 1
instance = comp, \cpu|sr2_0|Mux12~0 , cpu|sr2_0|Mux12~0, cputop, 1
instance = comp, \cpu|sr2_0|Mux12~1 , cpu|sr2_0|Mux12~1, cputop, 1
instance = comp, \cpu|sr2_0|Mux12~4 , cpu|sr2_0|Mux12~4, cputop, 1
instance = comp, \cpu|sr2_0|q[3]~_Duplicate_1 , cpu|sr2_0|q[3]~_Duplicate_1, cputop, 1
instance = comp, \cpu|regfile1|q6[3] , cpu|regfile1|q6[3], cputop, 1
instance = comp, \cpu|regfile1|q4[3] , cpu|regfile1|q4[3], cputop, 1
instance = comp, \cpu|sr2_1|Mux12~0 , cpu|sr2_1|Mux12~0, cputop, 1
instance = comp, \cpu|regfile1|q5[3] , cpu|regfile1|q5[3], cputop, 1
instance = comp, \cpu|sr2_1|Mux12~1 , cpu|sr2_1|Mux12~1, cputop, 1
instance = comp, \cpu|regfile1|q3[3]~feeder , cpu|regfile1|q3[3]~feeder, cputop, 1
instance = comp, \cpu|regfile1|Decoder0~7 , cpu|regfile1|Decoder0~7, cputop, 1
instance = comp, \cpu|regfile1|q3[3] , cpu|regfile1|q3[3], cputop, 1
instance = comp, \cpu|regfile1|q2[3] , cpu|regfile1|q2[3], cputop, 1
instance = comp, \cpu|regfile1|q1[3] , cpu|regfile1|q1[3], cputop, 1
instance = comp, \cpu|regfile1|q0[3]~feeder , cpu|regfile1|q0[3]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q0[3] , cpu|regfile1|q0[3], cputop, 1
instance = comp, \cpu|sr2_1|Mux12~2 , cpu|sr2_1|Mux12~2, cputop, 1
instance = comp, \cpu|sr2_1|Mux12~3 , cpu|sr2_1|Mux12~3, cputop, 1
instance = comp, \cpu|sr2_1|Mux12~4 , cpu|sr2_1|Mux12~4, cputop, 1
instance = comp, \cpu|sr2_1|q[3]~_Duplicate_1 , cpu|sr2_1|q[3]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[3]~35 , cpu|w_sr2[3]~35, cputop, 1
instance = comp, \cpu|w_sr2[3]~36 , cpu|w_sr2[3]~36, cputop, 1
instance = comp, \cpu|regfile3|q5[4] , cpu|regfile3|q5[4], cputop, 1
instance = comp, \cpu|regfile3|q6[4] , cpu|regfile3|q6[4], cputop, 1
instance = comp, \cpu|regfile3|q4[4] , cpu|regfile3|q4[4], cputop, 1
instance = comp, \cpu|sr2_3|Mux11~0 , cpu|sr2_3|Mux11~0, cputop, 1
instance = comp, \cpu|sr2_3|Mux11~1 , cpu|sr2_3|Mux11~1, cputop, 1
instance = comp, \cpu|regfile3|q2[4] , cpu|regfile3|q2[4], cputop, 1
instance = comp, \cpu|regfile3|q1[4]~feeder , cpu|regfile3|q1[4]~feeder, cputop, 1
instance = comp, \cpu|regfile3|q1[4] , cpu|regfile3|q1[4], cputop, 1
instance = comp, \cpu|regfile3|q0[4] , cpu|regfile3|q0[4], cputop, 1
instance = comp, \cpu|sr2_3|Mux11~2 , cpu|sr2_3|Mux11~2, cputop, 1
instance = comp, \cpu|regfile3|q3[4] , cpu|regfile3|q3[4], cputop, 1
instance = comp, \cpu|sr2_3|Mux11~3 , cpu|sr2_3|Mux11~3, cputop, 1
instance = comp, \cpu|sr2_3|Mux11~4 , cpu|sr2_3|Mux11~4, cputop, 1
instance = comp, \cpu|sr2_3|q[4]~_Duplicate_1feeder , cpu|sr2_3|q[4]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_3|q[4]~_Duplicate_1 , cpu|sr2_3|q[4]~_Duplicate_1, cputop, 1
instance = comp, \cpu|regfile1|q1[4] , cpu|regfile1|q1[4], cputop, 1
instance = comp, \cpu|sr2_1|Mux11~2 , cpu|sr2_1|Mux11~2, cputop, 1
instance = comp, \cpu|regfile1|q3[4]~feeder , cpu|regfile1|q3[4]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q3[4] , cpu|regfile1|q3[4], cputop, 1
instance = comp, \cpu|regfile1|q2[4] , cpu|regfile1|q2[4], cputop, 1
instance = comp, \cpu|sr2_1|Mux11~3 , cpu|sr2_1|Mux11~3, cputop, 1
instance = comp, \cpu|regfile1|q5[4] , cpu|regfile1|q5[4], cputop, 1
instance = comp, \cpu|regfile1|q7[4] , cpu|regfile1|q7[4], cputop, 1
instance = comp, \cpu|regfile1|q6[4]~feeder , cpu|regfile1|q6[4]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q6[4] , cpu|regfile1|q6[4], cputop, 1
instance = comp, \cpu|regfile1|q4[4] , cpu|regfile1|q4[4], cputop, 1
instance = comp, \cpu|sr2_1|Mux11~0 , cpu|sr2_1|Mux11~0, cputop, 1
instance = comp, \cpu|sr2_1|Mux11~1 , cpu|sr2_1|Mux11~1, cputop, 1
instance = comp, \cpu|sr2_1|Mux11~4 , cpu|sr2_1|Mux11~4, cputop, 1
instance = comp, \cpu|sr2_1|q[4]~_Duplicate_1 , cpu|sr2_1|q[4]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[4]~21 , cpu|w_sr2[4]~21, cputop, 1
instance = comp, \cpu|w_sr2[4]~22 , cpu|w_sr2[4]~22, cputop, 1
instance = comp, \cpu|regfile3|q2[5] , cpu|regfile3|q2[5], cputop, 1
instance = comp, \cpu|regfile3|q3[5] , cpu|regfile3|q3[5], cputop, 1
instance = comp, \cpu|regfile3|q1[5]~feeder , cpu|regfile3|q1[5]~feeder, cputop, 1
instance = comp, \cpu|regfile3|q1[5] , cpu|regfile3|q1[5], cputop, 1
instance = comp, \cpu|regfile3|q0[5] , cpu|regfile3|q0[5], cputop, 1
instance = comp, \cpu|sr2_3|Mux10~2 , cpu|sr2_3|Mux10~2, cputop, 1
instance = comp, \cpu|sr2_3|Mux10~3 , cpu|sr2_3|Mux10~3, cputop, 1
instance = comp, \cpu|regfile3|q7[5] , cpu|regfile3|q7[5], cputop, 1
instance = comp, \cpu|regfile3|q4[5] , cpu|regfile3|q4[5], cputop, 1
instance = comp, \cpu|regfile3|q6[5] , cpu|regfile3|q6[5], cputop, 1
instance = comp, \cpu|sr2_3|Mux10~0 , cpu|sr2_3|Mux10~0, cputop, 1
instance = comp, \cpu|sr2_3|Mux10~1 , cpu|sr2_3|Mux10~1, cputop, 1
instance = comp, \cpu|sr2_3|Mux10~4 , cpu|sr2_3|Mux10~4, cputop, 1
instance = comp, \cpu|sr2_3|q[5]~_Duplicate_1 , cpu|sr2_3|q[5]~_Duplicate_1, cputop, 1
instance = comp, \cpu|regfile1|q1[5] , cpu|regfile1|q1[5], cputop, 1
instance = comp, \cpu|sr2_1|Mux10~2 , cpu|sr2_1|Mux10~2, cputop, 1
instance = comp, \cpu|regfile1|q3[5] , cpu|regfile1|q3[5], cputop, 1
instance = comp, \cpu|regfile1|q2[5] , cpu|regfile1|q2[5], cputop, 1
instance = comp, \cpu|sr2_1|Mux10~3 , cpu|sr2_1|Mux10~3, cputop, 1
instance = comp, \cpu|regfile1|q6[5]~feeder , cpu|regfile1|q6[5]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q6[5] , cpu|regfile1|q6[5], cputop, 1
instance = comp, \cpu|regfile1|q4[5] , cpu|regfile1|q4[5], cputop, 1
instance = comp, \cpu|sr2_1|Mux10~0 , cpu|sr2_1|Mux10~0, cputop, 1
instance = comp, \cpu|regfile1|q5[5] , cpu|regfile1|q5[5], cputop, 1
instance = comp, \cpu|regfile1|q7[5] , cpu|regfile1|q7[5], cputop, 1
instance = comp, \cpu|sr2_1|Mux10~1 , cpu|sr2_1|Mux10~1, cputop, 1
instance = comp, \cpu|sr2_1|Mux10~4 , cpu|sr2_1|Mux10~4, cputop, 1
instance = comp, \cpu|sr2_1|q[5]~_Duplicate_1 , cpu|sr2_1|q[5]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[5]~23 , cpu|w_sr2[5]~23, cputop, 1
instance = comp, \cpu|w_sr2[5]~24 , cpu|w_sr2[5]~24, cputop, 1
instance = comp, \cpu|regfile2|q0[6] , cpu|regfile2|q0[6], cputop, 1
instance = comp, \cpu|regfile2|q1[6] , cpu|regfile2|q1[6], cputop, 1
instance = comp, \cpu|sr2_2|Mux9~2 , cpu|sr2_2|Mux9~2, cputop, 1
instance = comp, \cpu|regfile2|q2[6]~feeder , cpu|regfile2|q2[6]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q2[6] , cpu|regfile2|q2[6], cputop, 1
instance = comp, \cpu|sr2_2|Mux9~3 , cpu|sr2_2|Mux9~3, cputop, 1
instance = comp, \cpu|regfile2|q6[6]~feeder , cpu|regfile2|q6[6]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q6[6] , cpu|regfile2|q6[6], cputop, 1
instance = comp, \cpu|regfile2|q4[6]~feeder , cpu|regfile2|q4[6]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q4[6] , cpu|regfile2|q4[6], cputop, 1
instance = comp, \cpu|sr2_2|Mux9~0 , cpu|sr2_2|Mux9~0, cputop, 1
instance = comp, \cpu|regfile2|q7[6] , cpu|regfile2|q7[6], cputop, 1
instance = comp, \cpu|regfile2|q5[6] , cpu|regfile2|q5[6], cputop, 1
instance = comp, \cpu|sr2_2|Mux9~1 , cpu|sr2_2|Mux9~1, cputop, 1
instance = comp, \cpu|sr2_2|Mux9~4 , cpu|sr2_2|Mux9~4, cputop, 1
instance = comp, \cpu|sr2_2|q[6]~_Duplicate_1 , cpu|sr2_2|q[6]~_Duplicate_1, cputop, 1
instance = comp, \cpu|regfile1|q5[6] , cpu|regfile1|q5[6], cputop, 1
instance = comp, \cpu|regfile1|q6[6] , cpu|regfile1|q6[6], cputop, 1
instance = comp, \cpu|regfile1|q4[6] , cpu|regfile1|q4[6], cputop, 1
instance = comp, \cpu|sr2_1|Mux9~0 , cpu|sr2_1|Mux9~0, cputop, 1
instance = comp, \cpu|sr2_1|Mux9~1 , cpu|sr2_1|Mux9~1, cputop, 1
instance = comp, \cpu|regfile1|q3[6] , cpu|regfile1|q3[6], cputop, 1
instance = comp, \cpu|regfile1|q1[6] , cpu|regfile1|q1[6], cputop, 1
instance = comp, \cpu|regfile1|q0[6] , cpu|regfile1|q0[6], cputop, 1
instance = comp, \cpu|sr2_1|Mux9~2 , cpu|sr2_1|Mux9~2, cputop, 1
instance = comp, \cpu|regfile1|q2[6] , cpu|regfile1|q2[6], cputop, 1
instance = comp, \cpu|sr2_1|Mux9~3 , cpu|sr2_1|Mux9~3, cputop, 1
instance = comp, \cpu|sr2_1|Mux9~4 , cpu|sr2_1|Mux9~4, cputop, 1
instance = comp, \cpu|sr2_1|q[6]~_Duplicate_1 , cpu|sr2_1|q[6]~_Duplicate_1, cputop, 1
instance = comp, \cpu|regfile3|q7[6] , cpu|regfile3|q7[6], cputop, 1
instance = comp, \cpu|regfile3|q5[6] , cpu|regfile3|q5[6], cputop, 1
instance = comp, \cpu|regfile3|q4[6] , cpu|regfile3|q4[6], cputop, 1
instance = comp, \cpu|regfile3|q6[6] , cpu|regfile3|q6[6], cputop, 1
instance = comp, \cpu|sr2_3|Mux9~0 , cpu|sr2_3|Mux9~0, cputop, 1
instance = comp, \cpu|sr2_3|Mux9~1 , cpu|sr2_3|Mux9~1, cputop, 1
instance = comp, \cpu|regfile3|q1[6]~feeder , cpu|regfile3|q1[6]~feeder, cputop, 1
instance = comp, \cpu|regfile3|q1[6] , cpu|regfile3|q1[6], cputop, 1
instance = comp, \cpu|regfile3|q0[6] , cpu|regfile3|q0[6], cputop, 1
instance = comp, \cpu|sr2_3|Mux9~2 , cpu|sr2_3|Mux9~2, cputop, 1
instance = comp, \cpu|regfile3|q2[6] , cpu|regfile3|q2[6], cputop, 1
instance = comp, \cpu|sr2_3|Mux9~3 , cpu|sr2_3|Mux9~3, cputop, 1
instance = comp, \cpu|sr2_3|Mux9~4 , cpu|sr2_3|Mux9~4, cputop, 1
instance = comp, \cpu|sr2_3|q[6]~_Duplicate_1 , cpu|sr2_3|q[6]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[6]~25 , cpu|w_sr2[6]~25, cputop, 1
instance = comp, \cpu|w_sr2[6]~26 , cpu|w_sr2[6]~26, cputop, 1
instance = comp, \cpu|regfile3|q7[7] , cpu|regfile3|q7[7], cputop, 1
instance = comp, \cpu|regfile3|q4[7] , cpu|regfile3|q4[7], cputop, 1
instance = comp, \cpu|regfile3|q6[7] , cpu|regfile3|q6[7], cputop, 1
instance = comp, \cpu|sr2_3|Mux8~0 , cpu|sr2_3|Mux8~0, cputop, 1
instance = comp, \cpu|sr2_3|Mux8~1 , cpu|sr2_3|Mux8~1, cputop, 1
instance = comp, \cpu|regfile3|q2[7] , cpu|regfile3|q2[7], cputop, 1
instance = comp, \cpu|regfile3|q3[7] , cpu|regfile3|q3[7], cputop, 1
instance = comp, \cpu|regfile3|q0[7] , cpu|regfile3|q0[7], cputop, 1
instance = comp, \cpu|regfile3|q1[7] , cpu|regfile3|q1[7], cputop, 1
instance = comp, \cpu|sr2_3|Mux8~2 , cpu|sr2_3|Mux8~2, cputop, 1
instance = comp, \cpu|sr2_3|Mux8~3 , cpu|sr2_3|Mux8~3, cputop, 1
instance = comp, \cpu|sr2_3|Mux8~4 , cpu|sr2_3|Mux8~4, cputop, 1
instance = comp, \cpu|sr2_3|q[7]~_Duplicate_1feeder , cpu|sr2_3|q[7]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_3|q[7]~_Duplicate_1 , cpu|sr2_3|q[7]~_Duplicate_1, cputop, 1
instance = comp, \cpu|regfile2|q6[7] , cpu|regfile2|q6[7], cputop, 1
instance = comp, \cpu|regfile2|q4[7] , cpu|regfile2|q4[7], cputop, 1
instance = comp, \cpu|sr2_2|Mux8~0 , cpu|sr2_2|Mux8~0, cputop, 1
instance = comp, \cpu|regfile2|q7[7] , cpu|regfile2|q7[7], cputop, 1
instance = comp, \cpu|regfile2|q5[7] , cpu|regfile2|q5[7], cputop, 1
instance = comp, \cpu|sr2_2|Mux8~1 , cpu|sr2_2|Mux8~1, cputop, 1
instance = comp, \cpu|regfile2|q2[7] , cpu|regfile2|q2[7], cputop, 1
instance = comp, \cpu|regfile2|q1[7]~feeder , cpu|regfile2|q1[7]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q1[7] , cpu|regfile2|q1[7], cputop, 1
instance = comp, \cpu|regfile2|q0[7] , cpu|regfile2|q0[7], cputop, 1
instance = comp, \cpu|sr2_2|Mux8~2 , cpu|sr2_2|Mux8~2, cputop, 1
instance = comp, \cpu|sr2_2|Mux8~3 , cpu|sr2_2|Mux8~3, cputop, 1
instance = comp, \cpu|sr2_2|Mux8~4 , cpu|sr2_2|Mux8~4, cputop, 1
instance = comp, \cpu|sr2_2|q[7]~_Duplicate_1 , cpu|sr2_2|q[7]~_Duplicate_1, cputop, 1
instance = comp, \cpu|regfile1|q7[7]~feeder , cpu|regfile1|q7[7]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q7[7] , cpu|regfile1|q7[7], cputop, 1
instance = comp, \cpu|regfile1|q4[7] , cpu|regfile1|q4[7], cputop, 1
instance = comp, \cpu|regfile1|q6[7] , cpu|regfile1|q6[7], cputop, 1
instance = comp, \cpu|sr1_1|Mux8~0 , cpu|sr1_1|Mux8~0, cputop, 1
instance = comp, \cpu|sr1_1|Mux8~1 , cpu|sr1_1|Mux8~1, cputop, 1
instance = comp, \cpu|regfile1|q2[7] , cpu|regfile1|q2[7], cputop, 1
instance = comp, \cpu|regfile1|q3[7] , cpu|regfile1|q3[7], cputop, 1
instance = comp, \cpu|regfile1|q1[7]~feeder , cpu|regfile1|q1[7]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q1[7] , cpu|regfile1|q1[7], cputop, 1
instance = comp, \cpu|regfile1|q0[7] , cpu|regfile1|q0[7], cputop, 1
instance = comp, \cpu|sr1_1|Mux8~2 , cpu|sr1_1|Mux8~2, cputop, 1
instance = comp, \cpu|sr1_1|Mux8~3 , cpu|sr1_1|Mux8~3, cputop, 1
instance = comp, \cpu|sr1_1|Mux8~4 , cpu|sr1_1|Mux8~4, cputop, 1
instance = comp, \cpu|regfile2|q7[8] , cpu|regfile2|q7[8], cputop, 1
instance = comp, \cpu|regfile2|q4[8] , cpu|regfile2|q4[8], cputop, 1
instance = comp, \cpu|regfile2|q6[8] , cpu|regfile2|q6[8], cputop, 1
instance = comp, \cpu|sr2_2|Mux7~0 , cpu|sr2_2|Mux7~0, cputop, 1
instance = comp, \cpu|regfile2|q5[8] , cpu|regfile2|q5[8], cputop, 1
instance = comp, \cpu|sr2_2|Mux7~1 , cpu|sr2_2|Mux7~1, cputop, 1
instance = comp, \cpu|regfile2|q2[8]~feeder , cpu|regfile2|q2[8]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q2[8] , cpu|regfile2|q2[8], cputop, 1
instance = comp, \cpu|regfile2|q0[8]~feeder , cpu|regfile2|q0[8]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q0[8] , cpu|regfile2|q0[8], cputop, 1
instance = comp, \cpu|regfile2|q1[8] , cpu|regfile2|q1[8], cputop, 1
instance = comp, \cpu|sr2_2|Mux7~2 , cpu|sr2_2|Mux7~2, cputop, 1
instance = comp, \cpu|sr2_2|Mux7~3 , cpu|sr2_2|Mux7~3, cputop, 1
instance = comp, \cpu|sr2_2|Mux7~4 , cpu|sr2_2|Mux7~4, cputop, 1
instance = comp, \cpu|sr2_2|q[8]~_Duplicate_1 , cpu|sr2_2|q[8]~_Duplicate_1, cputop, 1
instance = comp, \cpu|regfile3|q6[8] , cpu|regfile3|q6[8], cputop, 1
instance = comp, \cpu|regfile3|q4[8]~feeder , cpu|regfile3|q4[8]~feeder, cputop, 1
instance = comp, \cpu|regfile3|q4[8] , cpu|regfile3|q4[8], cputop, 1
instance = comp, \cpu|sr2_3|Mux7~0 , cpu|sr2_3|Mux7~0, cputop, 1
instance = comp, \cpu|regfile3|q7[8]~feeder , cpu|regfile3|q7[8]~feeder, cputop, 1
instance = comp, \cpu|regfile3|q7[8] , cpu|regfile3|q7[8], cputop, 1
instance = comp, \cpu|sr2_3|Mux7~1 , cpu|sr2_3|Mux7~1, cputop, 1
instance = comp, \cpu|regfile3|q1[8] , cpu|regfile3|q1[8], cputop, 1
instance = comp, \cpu|regfile3|q0[8] , cpu|regfile3|q0[8], cputop, 1
instance = comp, \cpu|sr2_3|Mux7~2 , cpu|sr2_3|Mux7~2, cputop, 1
instance = comp, \cpu|regfile3|q3[8] , cpu|regfile3|q3[8], cputop, 1
instance = comp, \cpu|regfile3|q2[8]~feeder , cpu|regfile3|q2[8]~feeder, cputop, 1
instance = comp, \cpu|regfile3|q2[8] , cpu|regfile3|q2[8], cputop, 1
instance = comp, \cpu|sr2_3|Mux7~3 , cpu|sr2_3|Mux7~3, cputop, 1
instance = comp, \cpu|sr2_3|Mux7~4 , cpu|sr2_3|Mux7~4, cputop, 1
instance = comp, \cpu|sr2_3|q[8]~_Duplicate_1 , cpu|sr2_3|q[8]~_Duplicate_1, cputop, 1
instance = comp, \cpu|regfile1|q3[8]~feeder , cpu|regfile1|q3[8]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q3[8] , cpu|regfile1|q3[8], cputop, 1
instance = comp, \cpu|regfile1|q2[8] , cpu|regfile1|q2[8], cputop, 1
instance = comp, \cpu|regfile1|q1[8]~feeder , cpu|regfile1|q1[8]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q1[8] , cpu|regfile1|q1[8], cputop, 1
instance = comp, \cpu|regfile1|q0[8]~feeder , cpu|regfile1|q0[8]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q0[8] , cpu|regfile1|q0[8], cputop, 1
instance = comp, \cpu|sr2_1|Mux7~2 , cpu|sr2_1|Mux7~2, cputop, 1
instance = comp, \cpu|sr2_1|Mux7~3 , cpu|sr2_1|Mux7~3, cputop, 1
instance = comp, \cpu|regfile1|q7[8] , cpu|regfile1|q7[8], cputop, 1
instance = comp, \cpu|regfile1|q5[8] , cpu|regfile1|q5[8], cputop, 1
instance = comp, \cpu|regfile1|q4[8] , cpu|regfile1|q4[8], cputop, 1
instance = comp, \cpu|sr2_1|Mux7~0 , cpu|sr2_1|Mux7~0, cputop, 1
instance = comp, \cpu|sr2_1|Mux7~1 , cpu|sr2_1|Mux7~1, cputop, 1
instance = comp, \cpu|sr2_1|Mux7~4 , cpu|sr2_1|Mux7~4, cputop, 1
instance = comp, \cpu|sr2_1|q[8]~_Duplicate_1feeder , cpu|sr2_1|q[8]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_1|q[8]~_Duplicate_1 , cpu|sr2_1|q[8]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[8]~13 , cpu|w_sr2[8]~13, cputop, 1
instance = comp, \cpu|regfile0|q6[4] , cpu|regfile0|q6[4], cputop, 1
instance = comp, \cpu|sr1_0|Mux11~0 , cpu|sr1_0|Mux11~0, cputop, 1
instance = comp, \cpu|regfile0|q5[4] , cpu|regfile0|q5[4], cputop, 1
instance = comp, \cpu|regfile0|q7[4] , cpu|regfile0|q7[4], cputop, 1
instance = comp, \cpu|sr1_0|Mux11~1 , cpu|sr1_0|Mux11~1, cputop, 1
instance = comp, \cpu|regfile0|q3[4]~feeder , cpu|regfile0|q3[4]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q3[4] , cpu|regfile0|q3[4], cputop, 1
instance = comp, \cpu|regfile0|q2[4] , cpu|regfile0|q2[4], cputop, 1
instance = comp, \cpu|regfile0|q1[4]~feeder , cpu|regfile0|q1[4]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q1[4] , cpu|regfile0|q1[4], cputop, 1
instance = comp, \cpu|regfile0|q0[4]~feeder , cpu|regfile0|q0[4]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q0[4] , cpu|regfile0|q0[4], cputop, 1
instance = comp, \cpu|sr1_0|Mux11~2 , cpu|sr1_0|Mux11~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux11~3 , cpu|sr1_0|Mux11~3, cputop, 1
instance = comp, \cpu|sr1_0|Mux11~4 , cpu|sr1_0|Mux11~4, cputop, 1
instance = comp, \cpu|dr0|q[7]~feeder , cpu|dr0|q[7]~feeder, cputop, 1
instance = comp, \cpu|dr0|q[7] , cpu|dr0|q[7], cputop, 1
instance = comp, \cpu|w_d0[7]~10 , cpu|w_d0[7]~10, cputop, 1
instance = comp, \cpu|regfile0|q2[7] , cpu|regfile0|q2[7], cputop, 1
instance = comp, \cpu|regfile0|q3[7]~feeder , cpu|regfile0|q3[7]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q3[7] , cpu|regfile0|q3[7], cputop, 1
instance = comp, \cpu|regfile0|q0[7]~feeder , cpu|regfile0|q0[7]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q0[7] , cpu|regfile0|q0[7], cputop, 1
instance = comp, \cpu|regfile0|q1[7] , cpu|regfile0|q1[7], cputop, 1
instance = comp, \cpu|sr1_0|Mux8~2 , cpu|sr1_0|Mux8~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux8~3 , cpu|sr1_0|Mux8~3, cputop, 1
instance = comp, \cpu|regfile0|q4[7] , cpu|regfile0|q4[7], cputop, 1
instance = comp, \cpu|regfile0|q6[7] , cpu|regfile0|q6[7], cputop, 1
instance = comp, \cpu|sr1_0|Mux8~0 , cpu|sr1_0|Mux8~0, cputop, 1
instance = comp, \cpu|regfile0|q5[7] , cpu|regfile0|q5[7], cputop, 1
instance = comp, \cpu|regfile0|q7[7] , cpu|regfile0|q7[7], cputop, 1
instance = comp, \cpu|sr1_0|Mux8~1 , cpu|sr1_0|Mux8~1, cputop, 1
instance = comp, \cpu|sr1_0|Mux8~4 , cpu|sr1_0|Mux8~4, cputop, 1
instance = comp, \cpu|regfile0|q6[8] , cpu|regfile0|q6[8], cputop, 1
instance = comp, \cpu|regfile0|q4[8] , cpu|regfile0|q4[8], cputop, 1
instance = comp, \cpu|sr1_0|Mux7~0 , cpu|sr1_0|Mux7~0, cputop, 1
instance = comp, \cpu|regfile0|q7[8] , cpu|regfile0|q7[8], cputop, 1
instance = comp, \cpu|regfile0|q5[8] , cpu|regfile0|q5[8], cputop, 1
instance = comp, \cpu|sr1_0|Mux7~1 , cpu|sr1_0|Mux7~1, cputop, 1
instance = comp, \cpu|regfile0|q2[8]~feeder , cpu|regfile0|q2[8]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q2[8] , cpu|regfile0|q2[8], cputop, 1
instance = comp, \cpu|regfile0|q1[8] , cpu|regfile0|q1[8], cputop, 1
instance = comp, \cpu|regfile0|q0[8] , cpu|regfile0|q0[8], cputop, 1
instance = comp, \cpu|sr1_0|Mux7~2 , cpu|sr1_0|Mux7~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux7~3 , cpu|sr1_0|Mux7~3, cputop, 1
instance = comp, \cpu|sr1_0|Mux7~4 , cpu|sr1_0|Mux7~4, cputop, 1
instance = comp, \cpu|dr0|q[9]~feeder , cpu|dr0|q[9]~feeder, cputop, 1
instance = comp, \cpu|dr0|q[9] , cpu|dr0|q[9], cputop, 1
instance = comp, \cpu|alu0|Selector8~1 , cpu|alu0|Selector8~1, cputop, 1
instance = comp, \cpu|dr0|q[10]~feeder , cpu|dr0|q[10]~feeder, cputop, 1
instance = comp, \cpu|dr0|q[10] , cpu|dr0|q[10], cputop, 1
instance = comp, \cpu|pc0|Add0~21 , cpu|pc0|Add0~21, cputop, 1
instance = comp, \cpu|pc0|Add0~24 , cpu|pc0|Add0~24, cputop, 1
instance = comp, \cpu|pc0|Add0~38 , cpu|pc0|Add0~38, cputop, 1
instance = comp, \cpu|pc0|q[8] , cpu|pc0|q[8], cputop, 1
instance = comp, \cpu|pc0|Add0~26 , cpu|pc0|Add0~26, cputop, 1
instance = comp, \cpu|pc0|Add0~37 , cpu|pc0|Add0~37, cputop, 1
instance = comp, \cpu|pc0|q[9] , cpu|pc0|q[9], cputop, 1
instance = comp, \cpu|pc0|Add0~28 , cpu|pc0|Add0~28, cputop, 1
instance = comp, \cpu|pc0|Add0~36 , cpu|pc0|Add0~36, cputop, 1
instance = comp, \cpu|pc0|q[10] , cpu|pc0|q[10], cputop, 1
instance = comp, \cpu|regfile2|q3[9]~feeder , cpu|regfile2|q3[9]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q3[9] , cpu|regfile2|q3[9], cputop, 1
instance = comp, \cpu|regfile2|q1[9] , cpu|regfile2|q1[9], cputop, 1
instance = comp, \cpu|regfile2|q0[9]~feeder , cpu|regfile2|q0[9]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q0[9] , cpu|regfile2|q0[9], cputop, 1
instance = comp, \cpu|sr2_2|Mux6~2 , cpu|sr2_2|Mux6~2, cputop, 1
instance = comp, \cpu|regfile2|q2[9]~feeder , cpu|regfile2|q2[9]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q2[9] , cpu|regfile2|q2[9], cputop, 1
instance = comp, \cpu|sr2_2|Mux6~3 , cpu|sr2_2|Mux6~3, cputop, 1
instance = comp, \cpu|regfile2|q7[9] , cpu|regfile2|q7[9], cputop, 1
instance = comp, \cpu|regfile2|q4[9] , cpu|regfile2|q4[9], cputop, 1
instance = comp, \cpu|regfile2|q6[9] , cpu|regfile2|q6[9], cputop, 1
instance = comp, \cpu|sr2_2|Mux6~0 , cpu|sr2_2|Mux6~0, cputop, 1
instance = comp, \cpu|sr2_2|Mux6~1 , cpu|sr2_2|Mux6~1, cputop, 1
instance = comp, \cpu|sr2_2|Mux6~4 , cpu|sr2_2|Mux6~4, cputop, 1
instance = comp, \cpu|sr2_2|q[9]~_Duplicate_1feeder , cpu|sr2_2|q[9]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_2|q[9]~_Duplicate_1 , cpu|sr2_2|q[9]~_Duplicate_1, cputop, 1
instance = comp, \cpu|regfile3|q7[9] , cpu|regfile3|q7[9], cputop, 1
instance = comp, \cpu|regfile3|q6[9] , cpu|regfile3|q6[9], cputop, 1
instance = comp, \cpu|regfile3|q4[9] , cpu|regfile3|q4[9], cputop, 1
instance = comp, \cpu|sr2_3|Mux6~0 , cpu|sr2_3|Mux6~0, cputop, 1
instance = comp, \cpu|sr2_3|Mux6~1 , cpu|sr2_3|Mux6~1, cputop, 1
instance = comp, \cpu|regfile3|q2[9]~feeder , cpu|regfile3|q2[9]~feeder, cputop, 1
instance = comp, \cpu|regfile3|q2[9] , cpu|regfile3|q2[9], cputop, 1
instance = comp, \cpu|regfile3|q3[9] , cpu|regfile3|q3[9], cputop, 1
instance = comp, \cpu|regfile3|q1[9] , cpu|regfile3|q1[9], cputop, 1
instance = comp, \cpu|regfile3|q0[9] , cpu|regfile3|q0[9], cputop, 1
instance = comp, \cpu|sr2_3|Mux6~2 , cpu|sr2_3|Mux6~2, cputop, 1
instance = comp, \cpu|sr2_3|Mux6~3 , cpu|sr2_3|Mux6~3, cputop, 1
instance = comp, \cpu|sr2_3|Mux6~4 , cpu|sr2_3|Mux6~4, cputop, 1
instance = comp, \cpu|sr2_3|q[9]~_Duplicate_1 , cpu|sr2_3|q[9]~_Duplicate_1, cputop, 1
instance = comp, \cpu|sr1_1|q[2]~_Duplicate_1 , cpu|sr1_1|q[2]~_Duplicate_1, cputop, 1
instance = comp, \cpu|sr1_1|q[1]~_Duplicate_1feeder , cpu|sr1_1|q[1]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_1|q[1]~_Duplicate_1 , cpu|sr1_1|q[1]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|WideNor0~3 , cpu|alu1|WideNor0~3, cputop, 1
instance = comp, \cpu|regfile0|q2[10]~feeder , cpu|regfile0|q2[10]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q2[10] , cpu|regfile0|q2[10], cputop, 1
instance = comp, \cpu|regfile0|q1[10]~feeder , cpu|regfile0|q1[10]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q1[10] , cpu|regfile0|q1[10], cputop, 1
instance = comp, \cpu|regfile0|q0[10]~feeder , cpu|regfile0|q0[10]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q0[10] , cpu|regfile0|q0[10], cputop, 1
instance = comp, \cpu|sr2_0|Mux5~2 , cpu|sr2_0|Mux5~2, cputop, 1
instance = comp, \cpu|sr2_0|Mux5~3 , cpu|sr2_0|Mux5~3, cputop, 1
instance = comp, \cpu|regfile0|q7[10] , cpu|regfile0|q7[10], cputop, 1
instance = comp, \cpu|regfile0|q5[10] , cpu|regfile0|q5[10], cputop, 1
instance = comp, \cpu|regfile0|q4[10] , cpu|regfile0|q4[10], cputop, 1
instance = comp, \cpu|regfile0|q6[10] , cpu|regfile0|q6[10], cputop, 1
instance = comp, \cpu|sr2_0|Mux5~0 , cpu|sr2_0|Mux5~0, cputop, 1
instance = comp, \cpu|sr2_0|Mux5~1 , cpu|sr2_0|Mux5~1, cputop, 1
instance = comp, \cpu|sr2_0|Mux5~4 , cpu|sr2_0|Mux5~4, cputop, 1
instance = comp, \cpu|sr2_0|q[10]~_Duplicate_1 , cpu|sr2_0|q[10]~_Duplicate_1, cputop, 1
instance = comp, \cpu|regfile2|q3[10] , cpu|regfile2|q3[10], cputop, 1
instance = comp, \cpu|regfile2|q2[10] , cpu|regfile2|q2[10], cputop, 1
instance = comp, \cpu|regfile2|q1[10] , cpu|regfile2|q1[10], cputop, 1
instance = comp, \cpu|regfile2|q0[10] , cpu|regfile2|q0[10], cputop, 1
instance = comp, \cpu|sr2_2|Mux5~2 , cpu|sr2_2|Mux5~2, cputop, 1
instance = comp, \cpu|sr2_2|Mux5~3 , cpu|sr2_2|Mux5~3, cputop, 1
instance = comp, \cpu|regfile2|q4[10] , cpu|regfile2|q4[10], cputop, 1
instance = comp, \cpu|regfile2|q6[10] , cpu|regfile2|q6[10], cputop, 1
instance = comp, \cpu|sr2_2|Mux5~0 , cpu|sr2_2|Mux5~0, cputop, 1
instance = comp, \cpu|regfile2|q7[10] , cpu|regfile2|q7[10], cputop, 1
instance = comp, \cpu|sr2_2|Mux5~1 , cpu|sr2_2|Mux5~1, cputop, 1
instance = comp, \cpu|sr2_2|Mux5~4 , cpu|sr2_2|Mux5~4, cputop, 1
instance = comp, \cpu|sr2_2|q[10]~_Duplicate_1feeder , cpu|sr2_2|q[10]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_2|q[10]~_Duplicate_1 , cpu|sr2_2|q[10]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|WideNor1~0 , cpu|alu1|WideNor1~0, cputop, 1
instance = comp, \cpu|alu1|Add0~0 , cpu|alu1|Add0~0, cputop, 1
instance = comp, \cpu|write_pc1~3 , cpu|write_pc1~3, cputop, 1
instance = comp, \cpu|alu1|WideNor9~0 , cpu|alu1|WideNor9~0, cputop, 1
instance = comp, \cpu|alu1|Add0~1 , cpu|alu1|Add0~1, cputop, 1
instance = comp, \cpu|alu1|Add0~40 , cpu|alu1|Add0~40, cputop, 1
instance = comp, \cpu|alu1|WideNor5 , cpu|alu1|WideNor5, cputop, 1
instance = comp, \cpu|alu1|Add0~49 , cpu|alu1|Add0~49, cputop, 1
instance = comp, \cpu|regfile1|q0[10]~feeder , cpu|regfile1|q0[10]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q0[10] , cpu|regfile1|q0[10], cputop, 1
instance = comp, \cpu|regfile1|q1[10]~feeder , cpu|regfile1|q1[10]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q1[10] , cpu|regfile1|q1[10], cputop, 1
instance = comp, \cpu|sr1_1|Mux5~2 , cpu|sr1_1|Mux5~2, cputop, 1
instance = comp, \cpu|regfile1|q3[10]~feeder , cpu|regfile1|q3[10]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q3[10] , cpu|regfile1|q3[10], cputop, 1
instance = comp, \cpu|regfile1|q2[10]~feeder , cpu|regfile1|q2[10]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q2[10] , cpu|regfile1|q2[10], cputop, 1
instance = comp, \cpu|sr1_1|Mux5~3 , cpu|sr1_1|Mux5~3, cputop, 1
instance = comp, \cpu|regfile1|q6[10]~feeder , cpu|regfile1|q6[10]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q6[10] , cpu|regfile1|q6[10], cputop, 1
instance = comp, \cpu|sr1_1|Mux5~0 , cpu|sr1_1|Mux5~0, cputop, 1
instance = comp, \cpu|regfile1|q7[10] , cpu|regfile1|q7[10], cputop, 1
instance = comp, \cpu|regfile1|q5[10] , cpu|regfile1|q5[10], cputop, 1
instance = comp, \cpu|sr1_1|Mux5~1 , cpu|sr1_1|Mux5~1, cputop, 1
instance = comp, \cpu|sr1_1|Mux5~4 , cpu|sr1_1|Mux5~4, cputop, 1
instance = comp, \cpu|sr1_1|q[10]~_Duplicate_1 , cpu|sr1_1|q[10]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|Add0~15 , cpu|alu1|Add0~15, cputop, 1
instance = comp, \cpu|pc1|Add0~0 , cpu|pc1|Add0~0, cputop, 1
instance = comp, \cpu|regfile1|q4[9] , cpu|regfile1|q4[9], cputop, 1
instance = comp, \cpu|regfile1|q6[9] , cpu|regfile1|q6[9], cputop, 1
instance = comp, \cpu|sr1_1|Mux6~0 , cpu|sr1_1|Mux6~0, cputop, 1
instance = comp, \cpu|regfile1|q7[9] , cpu|regfile1|q7[9], cputop, 1
instance = comp, \cpu|regfile1|q5[9]~feeder , cpu|regfile1|q5[9]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q5[9] , cpu|regfile1|q5[9], cputop, 1
instance = comp, \cpu|sr1_1|Mux6~1 , cpu|sr1_1|Mux6~1, cputop, 1
instance = comp, \cpu|regfile1|q1[9]~feeder , cpu|regfile1|q1[9]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q1[9] , cpu|regfile1|q1[9], cputop, 1
instance = comp, \cpu|regfile1|q0[9]~feeder , cpu|regfile1|q0[9]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q0[9] , cpu|regfile1|q0[9], cputop, 1
instance = comp, \cpu|sr1_1|Mux6~2 , cpu|sr1_1|Mux6~2, cputop, 1
instance = comp, \cpu|regfile1|q2[9]~feeder , cpu|regfile1|q2[9]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q2[9] , cpu|regfile1|q2[9], cputop, 1
instance = comp, \cpu|sr1_1|Mux6~3 , cpu|sr1_1|Mux6~3, cputop, 1
instance = comp, \cpu|sr1_1|Mux6~4 , cpu|sr1_1|Mux6~4, cputop, 1
instance = comp, \cpu|pc1|Add0~28 , cpu|pc1|Add0~28, cputop, 1
instance = comp, \cpu|pc1|Add0~30 , cpu|pc1|Add0~30, cputop, 1
instance = comp, \cpu|pc1|Add0~35 , cpu|pc1|Add0~35, cputop, 1
instance = comp, \cpu|pc1|q[11] , cpu|pc1|q[11], cputop, 1
instance = comp, \cpu|pc1|Add0~32 , cpu|pc1|Add0~32, cputop, 1
instance = comp, \cpu|pc1|Add0~34 , cpu|pc1|Add0~34, cputop, 1
instance = comp, \cpu|pc1|q[12] , cpu|pc1|q[12], cputop, 1
instance = comp, \cpu|pc1|Add0~39 , cpu|pc1|Add0~39, cputop, 1
instance = comp, \cpu|pc1|Add0~41 , cpu|pc1|Add0~41, cputop, 1
instance = comp, \cpu|pc1|q[13] , cpu|pc1|q[13], cputop, 1
instance = comp, \cpu|regfile1|q1[15]~feeder , cpu|regfile1|q1[15]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q1[15] , cpu|regfile1|q1[15], cputop, 1
instance = comp, \cpu|regfile1|q0[15]~feeder , cpu|regfile1|q0[15]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q0[15] , cpu|regfile1|q0[15], cputop, 1
instance = comp, \cpu|sr1_1|Mux0~2 , cpu|sr1_1|Mux0~2, cputop, 1
instance = comp, \cpu|regfile1|q2[15] , cpu|regfile1|q2[15], cputop, 1
instance = comp, \cpu|regfile1|q3[15] , cpu|regfile1|q3[15], cputop, 1
instance = comp, \cpu|sr1_1|Mux0~3 , cpu|sr1_1|Mux0~3, cputop, 1
instance = comp, \cpu|regfile1|q4[15] , cpu|regfile1|q4[15], cputop, 1
instance = comp, \cpu|regfile1|q6[15] , cpu|regfile1|q6[15], cputop, 1
instance = comp, \cpu|sr1_1|Mux0~0 , cpu|sr1_1|Mux0~0, cputop, 1
instance = comp, \cpu|regfile1|q7[15] , cpu|regfile1|q7[15], cputop, 1
instance = comp, \cpu|sr1_1|Mux0~1 , cpu|sr1_1|Mux0~1, cputop, 1
instance = comp, \cpu|sr1_1|Mux0~4 , cpu|sr1_1|Mux0~4, cputop, 1
instance = comp, \cpu|regfile1|q3[0] , cpu|regfile1|q3[0], cputop, 1
instance = comp, \cpu|regfile1|q2[0] , cpu|regfile1|q2[0], cputop, 1
instance = comp, \cpu|regfile1|q1[0] , cpu|regfile1|q1[0], cputop, 1
instance = comp, \cpu|regfile1|q0[0]~feeder , cpu|regfile1|q0[0]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q0[0] , cpu|regfile1|q0[0], cputop, 1
instance = comp, \cpu|sr2_1|Mux15~2 , cpu|sr2_1|Mux15~2, cputop, 1
instance = comp, \cpu|sr2_1|Mux15~3 , cpu|sr2_1|Mux15~3, cputop, 1
instance = comp, \cpu|regfile1|q6[0] , cpu|regfile1|q6[0], cputop, 1
instance = comp, \cpu|regfile1|q4[0]~feeder , cpu|regfile1|q4[0]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q4[0] , cpu|regfile1|q4[0], cputop, 1
instance = comp, \cpu|sr2_1|Mux15~0 , cpu|sr2_1|Mux15~0, cputop, 1
instance = comp, \cpu|regfile1|q5[0] , cpu|regfile1|q5[0], cputop, 1
instance = comp, \cpu|sr2_1|Mux15~1 , cpu|sr2_1|Mux15~1, cputop, 1
instance = comp, \cpu|sr2_1|Mux15~4 , cpu|sr2_1|Mux15~4, cputop, 1
instance = comp, \cpu|regfile1|q0[2] , cpu|regfile1|q0[2], cputop, 1
instance = comp, \cpu|regfile1|q1[2] , cpu|regfile1|q1[2], cputop, 1
instance = comp, \cpu|sr2_1|Mux13~2 , cpu|sr2_1|Mux13~2, cputop, 1
instance = comp, \cpu|regfile1|q2[2] , cpu|regfile1|q2[2], cputop, 1
instance = comp, \cpu|regfile1|q3[2]~feeder , cpu|regfile1|q3[2]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q3[2] , cpu|regfile1|q3[2], cputop, 1
instance = comp, \cpu|sr2_1|Mux13~3 , cpu|sr2_1|Mux13~3, cputop, 1
instance = comp, \cpu|regfile1|q6[2] , cpu|regfile1|q6[2], cputop, 1
instance = comp, \cpu|sr2_1|Mux13~0 , cpu|sr2_1|Mux13~0, cputop, 1
instance = comp, \cpu|regfile1|q5[2] , cpu|regfile1|q5[2], cputop, 1
instance = comp, \cpu|regfile1|q7[2] , cpu|regfile1|q7[2], cputop, 1
instance = comp, \cpu|sr2_1|Mux13~1 , cpu|sr2_1|Mux13~1, cputop, 1
instance = comp, \cpu|sr2_1|Mux13~4 , cpu|sr2_1|Mux13~4, cputop, 1
instance = comp, \cpu|regfile1|q0[11]~feeder , cpu|regfile1|q0[11]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q0[11] , cpu|regfile1|q0[11], cputop, 1
instance = comp, \cpu|sr2_1|Mux4~2 , cpu|sr2_1|Mux4~2, cputop, 1
instance = comp, \cpu|regfile1|q3[11] , cpu|regfile1|q3[11], cputop, 1
instance = comp, \cpu|regfile1|q2[11]~feeder , cpu|regfile1|q2[11]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q2[11] , cpu|regfile1|q2[11], cputop, 1
instance = comp, \cpu|sr2_1|Mux4~3 , cpu|sr2_1|Mux4~3, cputop, 1
instance = comp, \cpu|regfile1|q6[11]~feeder , cpu|regfile1|q6[11]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q6[11] , cpu|regfile1|q6[11], cputop, 1
instance = comp, \cpu|regfile1|q4[11]~feeder , cpu|regfile1|q4[11]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q4[11] , cpu|regfile1|q4[11], cputop, 1
instance = comp, \cpu|sr2_1|Mux4~0 , cpu|sr2_1|Mux4~0, cputop, 1
instance = comp, \cpu|regfile1|q5[11] , cpu|regfile1|q5[11], cputop, 1
instance = comp, \cpu|regfile1|q7[11] , cpu|regfile1|q7[11], cputop, 1
instance = comp, \cpu|sr2_1|Mux4~1 , cpu|sr2_1|Mux4~1, cputop, 1
instance = comp, \cpu|sr2_1|Mux4~4 , cpu|sr2_1|Mux4~4, cputop, 1
instance = comp, \cpu|regfile1|q2[12] , cpu|regfile1|q2[12], cputop, 1
instance = comp, \cpu|regfile1|q0[12]~feeder , cpu|regfile1|q0[12]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q0[12] , cpu|regfile1|q0[12], cputop, 1
instance = comp, \cpu|regfile1|q1[12]~feeder , cpu|regfile1|q1[12]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q1[12] , cpu|regfile1|q1[12], cputop, 1
instance = comp, \cpu|sr2_1|Mux3~2 , cpu|sr2_1|Mux3~2, cputop, 1
instance = comp, \cpu|sr2_1|Mux3~3 , cpu|sr2_1|Mux3~3, cputop, 1
instance = comp, \cpu|regfile1|q7[12] , cpu|regfile1|q7[12], cputop, 1
instance = comp, \cpu|regfile1|q5[12] , cpu|regfile1|q5[12], cputop, 1
instance = comp, \cpu|regfile1|q4[12]~feeder , cpu|regfile1|q4[12]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q4[12] , cpu|regfile1|q4[12], cputop, 1
instance = comp, \cpu|regfile1|q6[12] , cpu|regfile1|q6[12], cputop, 1
instance = comp, \cpu|sr2_1|Mux3~0 , cpu|sr2_1|Mux3~0, cputop, 1
instance = comp, \cpu|sr2_1|Mux3~1 , cpu|sr2_1|Mux3~1, cputop, 1
instance = comp, \cpu|sr2_1|Mux3~4 , cpu|sr2_1|Mux3~4, cputop, 1
instance = comp, \cpu|regfile1|q3[13]~feeder , cpu|regfile1|q3[13]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q3[13] , cpu|regfile1|q3[13], cputop, 1
instance = comp, \cpu|regfile1|q1[13] , cpu|regfile1|q1[13], cputop, 1
instance = comp, \cpu|regfile1|q0[13] , cpu|regfile1|q0[13], cputop, 1
instance = comp, \cpu|sr2_1|Mux2~2 , cpu|sr2_1|Mux2~2, cputop, 1
instance = comp, \cpu|regfile1|q2[13]~feeder , cpu|regfile1|q2[13]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q2[13] , cpu|regfile1|q2[13], cputop, 1
instance = comp, \cpu|sr2_1|Mux2~3 , cpu|sr2_1|Mux2~3, cputop, 1
instance = comp, \cpu|regfile1|q4[13] , cpu|regfile1|q4[13], cputop, 1
instance = comp, \cpu|sr2_1|Mux2~0 , cpu|sr2_1|Mux2~0, cputop, 1
instance = comp, \cpu|regfile1|q5[13] , cpu|regfile1|q5[13], cputop, 1
instance = comp, \cpu|regfile1|q7[13] , cpu|regfile1|q7[13], cputop, 1
instance = comp, \cpu|sr2_1|Mux2~1 , cpu|sr2_1|Mux2~1, cputop, 1
instance = comp, \cpu|sr2_1|Mux2~4 , cpu|sr2_1|Mux2~4, cputop, 1
instance = comp, \cpu|regfile1|q7[14] , cpu|regfile1|q7[14], cputop, 1
instance = comp, \cpu|regfile1|q4[14] , cpu|regfile1|q4[14], cputop, 1
instance = comp, \cpu|regfile1|q6[14] , cpu|regfile1|q6[14], cputop, 1
instance = comp, \cpu|sr2_1|Mux1~0 , cpu|sr2_1|Mux1~0, cputop, 1
instance = comp, \cpu|sr2_1|Mux1~1 , cpu|sr2_1|Mux1~1, cputop, 1
instance = comp, \cpu|regfile1|q3[14]~feeder , cpu|regfile1|q3[14]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q3[14] , cpu|regfile1|q3[14], cputop, 1
instance = comp, \cpu|regfile1|q2[14]~feeder , cpu|regfile1|q2[14]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q2[14] , cpu|regfile1|q2[14], cputop, 1
instance = comp, \cpu|regfile1|q0[14]~feeder , cpu|regfile1|q0[14]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q0[14] , cpu|regfile1|q0[14], cputop, 1
instance = comp, \cpu|regfile1|q1[14]~feeder , cpu|regfile1|q1[14]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q1[14] , cpu|regfile1|q1[14], cputop, 1
instance = comp, \cpu|sr2_1|Mux1~2 , cpu|sr2_1|Mux1~2, cputop, 1
instance = comp, \cpu|sr2_1|Mux1~3 , cpu|sr2_1|Mux1~3, cputop, 1
instance = comp, \cpu|sr2_1|Mux1~4 , cpu|sr2_1|Mux1~4, cputop, 1
instance = comp, \cpu|alu1|Mult0|auto_generated|mac_mult1 , cpu|alu1|Mult0|auto_generated|mac_mult1, cputop, 1
instance = comp, \cpu|alu1|Mult0|auto_generated|mac_out2 , cpu|alu1|Mult0|auto_generated|mac_out2, cputop, 1
instance = comp, \cpu|alu1|Selector2~0 , cpu|alu1|Selector2~0, cputop, 1
instance = comp, \cpu|alu1|q[15]~0 , cpu|alu1|q[15]~0, cputop, 1
instance = comp, \cpu|alu1|q[15]~1 , cpu|alu1|q[15]~1, cputop, 1
instance = comp, \cpu|alu1|Selector8~1 , cpu|alu1|Selector8~1, cputop, 1
instance = comp, \cpu|sr1_1|q[13]~_Duplicate_1 , cpu|sr1_1|q[13]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|Add0~66 , cpu|alu1|Add0~66, cputop, 1
instance = comp, \cpu|sr2_1|q[13]~_Duplicate_1feeder , cpu|sr2_1|q[13]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_1|q[13]~_Duplicate_1 , cpu|sr2_1|q[13]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|Add0~65 , cpu|alu1|Add0~65, cputop, 1
instance = comp, \cpu|sr1_1|q[12]~_Duplicate_1 , cpu|sr1_1|q[12]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|Add0~46 , cpu|alu1|Add0~46, cputop, 1
instance = comp, \cpu|sr2_1|q[12]~_Duplicate_1 , cpu|sr2_1|q[12]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|Add0~45 , cpu|alu1|Add0~45, cputop, 1
instance = comp, \cpu|sr2_1|q[11]~_Duplicate_1feeder , cpu|sr2_1|q[11]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_1|q[11]~_Duplicate_1 , cpu|sr2_1|q[11]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|Add0~47 , cpu|alu1|Add0~47, cputop, 1
instance = comp, \cpu|sr1_1|q[11]~_Duplicate_1feeder , cpu|sr1_1|q[11]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_1|q[11]~_Duplicate_1 , cpu|sr1_1|q[11]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|Add0~48 , cpu|alu1|Add0~48, cputop, 1
instance = comp, \cpu|sr1_1|q[9]~_Duplicate_1 , cpu|sr1_1|q[9]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|Add0~52 , cpu|alu1|Add0~52, cputop, 1
instance = comp, \cpu|alu1|Add0~51 , cpu|alu1|Add0~51, cputop, 1
instance = comp, \cpu|sr1_1|q[8]~_Duplicate_1 , cpu|sr1_1|q[8]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|Add0~54 , cpu|alu1|Add0~54, cputop, 1
instance = comp, \cpu|alu1|Add0~53 , cpu|alu1|Add0~53, cputop, 1
instance = comp, \cpu|alu1|Add0~41 , cpu|alu1|Add0~41, cputop, 1
instance = comp, \cpu|sr1_1|q[7]~_Duplicate_1 , cpu|sr1_1|q[7]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|Add0~42 , cpu|alu1|Add0~42, cputop, 1
instance = comp, \cpu|alu1|Add0~37 , cpu|alu1|Add0~37, cputop, 1
instance = comp, \cpu|alu1|Add0~35 , cpu|alu1|Add0~35, cputop, 1
instance = comp, \cpu|alu1|Add0~36 , cpu|alu1|Add0~36, cputop, 1
instance = comp, \cpu|sr1_1|q[5]~_Duplicate_1 , cpu|sr1_1|q[5]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|Add0~32 , cpu|alu1|Add0~32, cputop, 1
instance = comp, \cpu|alu1|Add0~30 , cpu|alu1|Add0~30, cputop, 1
instance = comp, \cpu|alu1|Add0~31 , cpu|alu1|Add0~31, cputop, 1
instance = comp, \cpu|alu1|Add0~25 , cpu|alu1|Add0~25, cputop, 1
instance = comp, \cpu|write_reg1~2 , cpu|write_reg1~2, cputop, 1
instance = comp, \cpu|alu1|Add0~19 , cpu|alu1|Add0~19, cputop, 1
instance = comp, \cpu|alu1|Add0~26 , cpu|alu1|Add0~26, cputop, 1
instance = comp, \cpu|alu1|Add0~27 , cpu|alu1|Add0~27, cputop, 1
instance = comp, \cpu|alu1|Add0~20 , cpu|alu1|Add0~20, cputop, 1
instance = comp, \cpu|alu1|Add0~21 , cpu|alu1|Add0~21, cputop, 1
instance = comp, \cpu|alu1|Add0~22 , cpu|alu1|Add0~22, cputop, 1
instance = comp, \cpu|alu1|Add0~16 , cpu|alu1|Add0~16, cputop, 1
instance = comp, \cpu|alu1|Add0~13 , cpu|alu1|Add0~13, cputop, 1
instance = comp, \cpu|sr2_1|q[2]~_Duplicate_1feeder , cpu|sr2_1|q[2]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_1|q[2]~_Duplicate_1 , cpu|sr2_1|q[2]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|Add0~14 , cpu|alu1|Add0~14, cputop, 1
instance = comp, \cpu|alu1|Add0~8 , cpu|alu1|Add0~8, cputop, 1
instance = comp, \cpu|alu1|Add0~9 , cpu|alu1|Add0~9, cputop, 1
instance = comp, \cpu|alu1|Add0~10 , cpu|alu1|Add0~10, cputop, 1
instance = comp, \cpu|sr2_1|q[0]~_Duplicate_1feeder , cpu|sr2_1|q[0]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_1|q[0]~_Duplicate_1 , cpu|sr2_1|q[0]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|Add0~2 , cpu|alu1|Add0~2, cputop, 1
instance = comp, \cpu|alu1|Add0~3 , cpu|alu1|Add0~3, cputop, 1
instance = comp, \cpu|alu1|Add0~4 , cpu|alu1|Add0~4, cputop, 1
instance = comp, \cpu|alu1|Add0~5 , cpu|alu1|Add0~5, cputop, 1
instance = comp, \cpu|alu1|Add0~6 , cpu|alu1|Add0~6, cputop, 1
instance = comp, \cpu|alu1|Add0~11 , cpu|alu1|Add0~11, cputop, 1
instance = comp, \cpu|alu1|Add0~17 , cpu|alu1|Add0~17, cputop, 1
instance = comp, \cpu|alu1|Add0~23 , cpu|alu1|Add0~23, cputop, 1
instance = comp, \cpu|alu1|Add0~28 , cpu|alu1|Add0~28, cputop, 1
instance = comp, \cpu|alu1|Add0~33 , cpu|alu1|Add0~33, cputop, 1
instance = comp, \cpu|alu1|Add0~38 , cpu|alu1|Add0~38, cputop, 1
instance = comp, \cpu|alu1|Add0~43 , cpu|alu1|Add0~43, cputop, 1
instance = comp, \cpu|alu1|Add0~55 , cpu|alu1|Add0~55, cputop, 1
instance = comp, \cpu|alu1|Add0~57 , cpu|alu1|Add0~57, cputop, 1
instance = comp, \cpu|alu1|Add0~59 , cpu|alu1|Add0~59, cputop, 1
instance = comp, \cpu|alu1|Add0~61 , cpu|alu1|Add0~61, cputop, 1
instance = comp, \cpu|alu1|Add0~63 , cpu|alu1|Add0~63, cputop, 1
instance = comp, \cpu|alu1|Add0~67 , cpu|alu1|Add0~67, cputop, 1
instance = comp, \cpu|alu1|Selector2~1 , cpu|alu1|Selector2~1, cputop, 1
instance = comp, \cpu|alu1|WideNor9 , cpu|alu1|WideNor9, cputop, 1
instance = comp, \cpu|alu1|q[13] , cpu|alu1|q[13], cputop, 1
instance = comp, \cpu|dr2|q[11]~feeder , cpu|dr2|q[11]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[11] , cpu|dr2|q[11], cputop, 1
instance = comp, \cpu|alu2|Selector8~1 , cpu|alu2|Selector8~1, cputop, 1
instance = comp, \cpu|regfile2|q2[11] , cpu|regfile2|q2[11], cputop, 1
instance = comp, \cpu|regfile2|q1[11] , cpu|regfile2|q1[11], cputop, 1
instance = comp, \cpu|regfile2|q0[11] , cpu|regfile2|q0[11], cputop, 1
instance = comp, \cpu|sr1_2|Mux4~2 , cpu|sr1_2|Mux4~2, cputop, 1
instance = comp, \cpu|sr1_2|Mux4~3 , cpu|sr1_2|Mux4~3, cputop, 1
instance = comp, \cpu|regfile2|q5[11] , cpu|regfile2|q5[11], cputop, 1
instance = comp, \cpu|regfile2|q7[11] , cpu|regfile2|q7[11], cputop, 1
instance = comp, \cpu|regfile2|q4[11] , cpu|regfile2|q4[11], cputop, 1
instance = comp, \cpu|regfile2|q6[11] , cpu|regfile2|q6[11], cputop, 1
instance = comp, \cpu|sr1_2|Mux4~0 , cpu|sr1_2|Mux4~0, cputop, 1
instance = comp, \cpu|sr1_2|Mux4~1 , cpu|sr1_2|Mux4~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux4~4 , cpu|sr1_2|Mux4~4, cputop, 1
instance = comp, \cpu|regfile2|q7[12] , cpu|regfile2|q7[12], cputop, 1
instance = comp, \cpu|regfile2|q5[12] , cpu|regfile2|q5[12], cputop, 1
instance = comp, \cpu|regfile2|q4[12]~feeder , cpu|regfile2|q4[12]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q4[12] , cpu|regfile2|q4[12], cputop, 1
instance = comp, \cpu|regfile2|q6[12] , cpu|regfile2|q6[12], cputop, 1
instance = comp, \cpu|sr2_2|Mux3~0 , cpu|sr2_2|Mux3~0, cputop, 1
instance = comp, \cpu|sr2_2|Mux3~1 , cpu|sr2_2|Mux3~1, cputop, 1
instance = comp, \cpu|regfile2|q3[12] , cpu|regfile2|q3[12], cputop, 1
instance = comp, \cpu|regfile2|q1[12] , cpu|regfile2|q1[12], cputop, 1
instance = comp, \cpu|regfile2|q0[12]~feeder , cpu|regfile2|q0[12]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q0[12] , cpu|regfile2|q0[12], cputop, 1
instance = comp, \cpu|sr2_2|Mux3~2 , cpu|sr2_2|Mux3~2, cputop, 1
instance = comp, \cpu|sr2_2|Mux3~3 , cpu|sr2_2|Mux3~3, cputop, 1
instance = comp, \cpu|sr2_2|Mux3~4 , cpu|sr2_2|Mux3~4, cputop, 1
instance = comp, \cpu|sr2_2|q[12]~_Duplicate_1 , cpu|sr2_2|q[12]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~41 , cpu|alu0|Add0~41, cputop, 1
instance = comp, \cpu|alu0|Add0~46 , cpu|alu0|Add0~46, cputop, 1
instance = comp, \cpu|regfile0|q3[12] , cpu|regfile0|q3[12], cputop, 1
instance = comp, \cpu|regfile0|q2[12] , cpu|regfile0|q2[12], cputop, 1
instance = comp, \cpu|regfile0|q0[12]~feeder , cpu|regfile0|q0[12]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q0[12] , cpu|regfile0|q0[12], cputop, 1
instance = comp, \cpu|regfile0|q1[12] , cpu|regfile0|q1[12], cputop, 1
instance = comp, \cpu|sr1_0|Mux3~2 , cpu|sr1_0|Mux3~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux3~3 , cpu|sr1_0|Mux3~3, cputop, 1
instance = comp, \cpu|regfile0|q5[12] , cpu|regfile0|q5[12], cputop, 1
instance = comp, \cpu|regfile0|q7[12] , cpu|regfile0|q7[12], cputop, 1
instance = comp, \cpu|regfile0|q6[12] , cpu|regfile0|q6[12], cputop, 1
instance = comp, \cpu|sr1_0|Mux3~0 , cpu|sr1_0|Mux3~0, cputop, 1
instance = comp, \cpu|sr1_0|Mux3~1 , cpu|sr1_0|Mux3~1, cputop, 1
instance = comp, \cpu|sr1_0|Mux3~4 , cpu|sr1_0|Mux3~4, cputop, 1
instance = comp, \cpu|dr0|q[13]~feeder , cpu|dr0|q[13]~feeder, cputop, 1
instance = comp, \cpu|dr0|q[13] , cpu|dr0|q[13], cputop, 1
instance = comp, \cpu|pc0|Add0~32 , cpu|pc0|Add0~32, cputop, 1
instance = comp, \cpu|pc0|Add0~39 , cpu|pc0|Add0~39, cputop, 1
instance = comp, \cpu|pc0|Add0~41 , cpu|pc0|Add0~41, cputop, 1
instance = comp, \cpu|pc0|q[13] , cpu|pc0|q[13], cputop, 1
instance = comp, \cpu|pc0|Add0~42 , cpu|pc0|Add0~42, cputop, 1
instance = comp, \cpu|pc0|Add0~44 , cpu|pc0|Add0~44, cputop, 1
instance = comp, \cpu|pc0|q[14] , cpu|pc0|q[14], cputop, 1
instance = comp, \cpu|regfile0|q5[15] , cpu|regfile0|q5[15], cputop, 1
instance = comp, \cpu|regfile0|q7[15] , cpu|regfile0|q7[15], cputop, 1
instance = comp, \cpu|regfile0|q4[15] , cpu|regfile0|q4[15], cputop, 1
instance = comp, \cpu|regfile0|q6[15] , cpu|regfile0|q6[15], cputop, 1
instance = comp, \cpu|sr1_0|Mux0~0 , cpu|sr1_0|Mux0~0, cputop, 1
instance = comp, \cpu|sr1_0|Mux0~1 , cpu|sr1_0|Mux0~1, cputop, 1
instance = comp, \cpu|regfile0|q1[15] , cpu|regfile0|q1[15], cputop, 1
instance = comp, \cpu|sr1_0|Mux0~2 , cpu|sr1_0|Mux0~2, cputop, 1
instance = comp, \cpu|regfile0|q3[15] , cpu|regfile0|q3[15], cputop, 1
instance = comp, \cpu|regfile0|q2[15] , cpu|regfile0|q2[15], cputop, 1
instance = comp, \cpu|sr1_0|Mux0~3 , cpu|sr1_0|Mux0~3, cputop, 1
instance = comp, \cpu|sr1_0|Mux0~4 , cpu|sr1_0|Mux0~4, cputop, 1
instance = comp, \cpu|sr2_0|Mux8~2 , cpu|sr2_0|Mux8~2, cputop, 1
instance = comp, \cpu|sr2_0|Mux8~3 , cpu|sr2_0|Mux8~3, cputop, 1
instance = comp, \cpu|sr2_0|Mux8~0 , cpu|sr2_0|Mux8~0, cputop, 1
instance = comp, \cpu|sr2_0|Mux8~1 , cpu|sr2_0|Mux8~1, cputop, 1
instance = comp, \cpu|sr2_0|Mux8~4 , cpu|sr2_0|Mux8~4, cputop, 1
instance = comp, \cpu|regfile0|q7[9] , cpu|regfile0|q7[9], cputop, 1
instance = comp, \cpu|regfile0|q6[9] , cpu|regfile0|q6[9], cputop, 1
instance = comp, \cpu|regfile0|q4[9] , cpu|regfile0|q4[9], cputop, 1
instance = comp, \cpu|sr2_0|Mux6~0 , cpu|sr2_0|Mux6~0, cputop, 1
instance = comp, \cpu|sr2_0|Mux6~1 , cpu|sr2_0|Mux6~1, cputop, 1
instance = comp, \cpu|regfile0|q3[9]~feeder , cpu|regfile0|q3[9]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q3[9] , cpu|regfile0|q3[9], cputop, 1
instance = comp, \cpu|regfile0|q2[9]~feeder , cpu|regfile0|q2[9]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q2[9] , cpu|regfile0|q2[9], cputop, 1
instance = comp, \cpu|regfile0|q0[9]~feeder , cpu|regfile0|q0[9]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q0[9] , cpu|regfile0|q0[9], cputop, 1
instance = comp, \cpu|regfile0|q1[9]~feeder , cpu|regfile0|q1[9]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q1[9] , cpu|regfile0|q1[9], cputop, 1
instance = comp, \cpu|sr2_0|Mux6~2 , cpu|sr2_0|Mux6~2, cputop, 1
instance = comp, \cpu|sr2_0|Mux6~3 , cpu|sr2_0|Mux6~3, cputop, 1
instance = comp, \cpu|sr2_0|Mux6~4 , cpu|sr2_0|Mux6~4, cputop, 1
instance = comp, \cpu|regfile0|q2[11]~feeder , cpu|regfile0|q2[11]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q2[11] , cpu|regfile0|q2[11], cputop, 1
instance = comp, \cpu|regfile0|q1[11] , cpu|regfile0|q1[11], cputop, 1
instance = comp, \cpu|regfile0|q0[11] , cpu|regfile0|q0[11], cputop, 1
instance = comp, \cpu|sr2_0|Mux4~2 , cpu|sr2_0|Mux4~2, cputop, 1
instance = comp, \cpu|sr2_0|Mux4~3 , cpu|sr2_0|Mux4~3, cputop, 1
instance = comp, \cpu|regfile0|q6[11] , cpu|regfile0|q6[11], cputop, 1
instance = comp, \cpu|regfile0|q4[11] , cpu|regfile0|q4[11], cputop, 1
instance = comp, \cpu|sr2_0|Mux4~0 , cpu|sr2_0|Mux4~0, cputop, 1
instance = comp, \cpu|regfile0|q5[11] , cpu|regfile0|q5[11], cputop, 1
instance = comp, \cpu|regfile0|q7[11] , cpu|regfile0|q7[11], cputop, 1
instance = comp, \cpu|sr2_0|Mux4~1 , cpu|sr2_0|Mux4~1, cputop, 1
instance = comp, \cpu|sr2_0|Mux4~4 , cpu|sr2_0|Mux4~4, cputop, 1
instance = comp, \cpu|regfile0|q0[13] , cpu|regfile0|q0[13], cputop, 1
instance = comp, \cpu|regfile0|q1[13] , cpu|regfile0|q1[13], cputop, 1
instance = comp, \cpu|sr2_0|Mux2~2 , cpu|sr2_0|Mux2~2, cputop, 1
instance = comp, \cpu|regfile0|q2[13] , cpu|regfile0|q2[13], cputop, 1
instance = comp, \cpu|sr2_0|Mux2~3 , cpu|sr2_0|Mux2~3, cputop, 1
instance = comp, \cpu|regfile0|q7[13] , cpu|regfile0|q7[13], cputop, 1
instance = comp, \cpu|regfile0|q4[13] , cpu|regfile0|q4[13], cputop, 1
instance = comp, \cpu|regfile0|q6[13] , cpu|regfile0|q6[13], cputop, 1
instance = comp, \cpu|sr2_0|Mux2~0 , cpu|sr2_0|Mux2~0, cputop, 1
instance = comp, \cpu|regfile0|q5[13] , cpu|regfile0|q5[13], cputop, 1
instance = comp, \cpu|sr2_0|Mux2~1 , cpu|sr2_0|Mux2~1, cputop, 1
instance = comp, \cpu|sr2_0|Mux2~4 , cpu|sr2_0|Mux2~4, cputop, 1
instance = comp, \cpu|regfile0|q7[14] , cpu|regfile0|q7[14], cputop, 1
instance = comp, \cpu|regfile0|q4[14] , cpu|regfile0|q4[14], cputop, 1
instance = comp, \cpu|regfile0|q6[14] , cpu|regfile0|q6[14], cputop, 1
instance = comp, \cpu|sr2_0|Mux1~0 , cpu|sr2_0|Mux1~0, cputop, 1
instance = comp, \cpu|sr2_0|Mux1~1 , cpu|sr2_0|Mux1~1, cputop, 1
instance = comp, \cpu|regfile0|q2[14] , cpu|regfile0|q2[14], cputop, 1
instance = comp, \cpu|regfile0|q0[14] , cpu|regfile0|q0[14], cputop, 1
instance = comp, \cpu|regfile0|q1[14] , cpu|regfile0|q1[14], cputop, 1
instance = comp, \cpu|sr2_0|Mux1~2 , cpu|sr2_0|Mux1~2, cputop, 1
instance = comp, \cpu|regfile0|q3[14]~feeder , cpu|regfile0|q3[14]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q3[14] , cpu|regfile0|q3[14], cputop, 1
instance = comp, \cpu|sr2_0|Mux1~3 , cpu|sr2_0|Mux1~3, cputop, 1
instance = comp, \cpu|sr2_0|Mux1~4 , cpu|sr2_0|Mux1~4, cputop, 1
instance = comp, \cpu|alu0|Mult0|auto_generated|mac_mult1 , cpu|alu0|Mult0|auto_generated|mac_mult1, cputop, 1
instance = comp, \cpu|alu0|Mult0|auto_generated|mac_out2 , cpu|alu0|Mult0|auto_generated|mac_out2, cputop, 1
instance = comp, \cpu|alu0|Selector1~0 , cpu|alu0|Selector1~0, cputop, 1
instance = comp, \cpu|sr2_0|q[14]~_Duplicate_1 , cpu|sr2_0|q[14]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~70 , cpu|alu0|Add0~70, cputop, 1
instance = comp, \cpu|sr1_0|q[14]~_Duplicate_1 , cpu|sr1_0|q[14]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~71 , cpu|alu0|Add0~71, cputop, 1
instance = comp, \cpu|sr2_0|q[13]~_Duplicate_1 , cpu|sr2_0|q[13]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~66 , cpu|alu0|Add0~66, cputop, 1
instance = comp, \cpu|sr1_0|q[13]~_Duplicate_1 , cpu|sr1_0|q[13]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~67 , cpu|alu0|Add0~67, cputop, 1
instance = comp, \cpu|sr2_0|q[11]~_Duplicate_1feeder , cpu|sr2_0|q[11]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_0|q[11]~_Duplicate_1 , cpu|sr2_0|q[11]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~48 , cpu|alu0|Add0~48, cputop, 1
instance = comp, \cpu|sr1_0|q[11]~_Duplicate_1feeder , cpu|sr1_0|q[11]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_0|q[11]~_Duplicate_1 , cpu|sr1_0|q[11]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~49 , cpu|alu0|Add0~49, cputop, 1
instance = comp, \cpu|sr1_0|q[10]~_Duplicate_1 , cpu|sr1_0|q[10]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~51 , cpu|alu0|Add0~51, cputop, 1
instance = comp, \cpu|alu0|Add0~50 , cpu|alu0|Add0~50, cputop, 1
instance = comp, \cpu|sr2_0|q[9]~_Duplicate_1 , cpu|sr2_0|q[9]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~52 , cpu|alu0|Add0~52, cputop, 1
instance = comp, \cpu|sr1_0|q[9]~_Duplicate_1 , cpu|sr1_0|q[9]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~53 , cpu|alu0|Add0~53, cputop, 1
instance = comp, \cpu|alu0|Add0~54 , cpu|alu0|Add0~54, cputop, 1
instance = comp, \cpu|sr1_0|q[8]~_Duplicate_1 , cpu|sr1_0|q[8]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~55 , cpu|alu0|Add0~55, cputop, 1
instance = comp, \cpu|sr2_0|q[7]~_Duplicate_1 , cpu|sr2_0|q[7]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~42 , cpu|alu0|Add0~42, cputop, 1
instance = comp, \cpu|sr1_0|q[7]~_Duplicate_1 , cpu|sr1_0|q[7]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~43 , cpu|alu0|Add0~43, cputop, 1
instance = comp, \cpu|alu0|Add0~39 , cpu|alu0|Add0~39, cputop, 1
instance = comp, \cpu|alu0|Add0~44 , cpu|alu0|Add0~44, cputop, 1
instance = comp, \cpu|alu0|Add0~56 , cpu|alu0|Add0~56, cputop, 1
instance = comp, \cpu|alu0|Add0~58 , cpu|alu0|Add0~58, cputop, 1
instance = comp, \cpu|alu0|Add0~60 , cpu|alu0|Add0~60, cputop, 1
instance = comp, \cpu|alu0|Add0~62 , cpu|alu0|Add0~62, cputop, 1
instance = comp, \cpu|alu0|Add0~64 , cpu|alu0|Add0~64, cputop, 1
instance = comp, \cpu|alu0|Add0~68 , cpu|alu0|Add0~68, cputop, 1
instance = comp, \cpu|alu0|Add0~72 , cpu|alu0|Add0~72, cputop, 1
instance = comp, \cpu|alu0|Selector1~1 , cpu|alu0|Selector1~1, cputop, 1
instance = comp, \cpu|alu0|WideNor9 , cpu|alu0|WideNor9, cputop, 1
instance = comp, \cpu|alu0|q[14] , cpu|alu0|q[14], cputop, 1
instance = comp, \cpu|dr0|q[14]~feeder , cpu|dr0|q[14]~feeder, cputop, 1
instance = comp, \cpu|dr0|q[14] , cpu|dr0|q[14], cputop, 1
instance = comp, \cpu|w_d0[14]~12 , cpu|w_d0[14]~12, cputop, 1
instance = comp, \cpu|regfile0|q5[14] , cpu|regfile0|q5[14], cputop, 1
instance = comp, \cpu|sr1_0|Mux1~0 , cpu|sr1_0|Mux1~0, cputop, 1
instance = comp, \cpu|sr1_0|Mux1~1 , cpu|sr1_0|Mux1~1, cputop, 1
instance = comp, \cpu|sr1_0|Mux1~2 , cpu|sr1_0|Mux1~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux1~3 , cpu|sr1_0|Mux1~3, cputop, 1
instance = comp, \cpu|sr1_0|Mux1~4 , cpu|sr1_0|Mux1~4, cputop, 1
instance = comp, \cpu|alu0|Selector2~0 , cpu|alu0|Selector2~0, cputop, 1
instance = comp, \cpu|alu0|Selector2~1 , cpu|alu0|Selector2~1, cputop, 1
instance = comp, \cpu|alu0|q[13] , cpu|alu0|q[13], cputop, 1
instance = comp, \cpu|w_d0[13]~11 , cpu|w_d0[13]~11, cputop, 1
instance = comp, \cpu|regfile0|q3[13]~feeder , cpu|regfile0|q3[13]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q3[13] , cpu|regfile0|q3[13], cputop, 1
instance = comp, \cpu|sr1_0|Mux2~2 , cpu|sr1_0|Mux2~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux2~3 , cpu|sr1_0|Mux2~3, cputop, 1
instance = comp, \cpu|sr1_0|Mux2~0 , cpu|sr1_0|Mux2~0, cputop, 1
instance = comp, \cpu|sr1_0|Mux2~1 , cpu|sr1_0|Mux2~1, cputop, 1
instance = comp, \cpu|sr1_0|Mux2~4 , cpu|sr1_0|Mux2~4, cputop, 1
instance = comp, \cpu|alu0|Selector4~0 , cpu|alu0|Selector4~0, cputop, 1
instance = comp, \cpu|alu0|Selector4~1 , cpu|alu0|Selector4~1, cputop, 1
instance = comp, \cpu|alu0|q[11] , cpu|alu0|q[11], cputop, 1
instance = comp, \cpu|pc0|Add0~30 , cpu|pc0|Add0~30, cputop, 1
instance = comp, \cpu|pc0|Add0~35 , cpu|pc0|Add0~35, cputop, 1
instance = comp, \cpu|pc0|q[11] , cpu|pc0|q[11], cputop, 1
instance = comp, \cpu|pc0|Add0~34 , cpu|pc0|Add0~34, cputop, 1
instance = comp, \cpu|pc0|q[12] , cpu|pc0|q[12], cputop, 1
instance = comp, \cpu|sr1_0|q[12]~_Duplicate_1 , cpu|sr1_0|q[12]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~47 , cpu|alu0|Add0~47, cputop, 1
instance = comp, \cpu|alu0|Selector3~0 , cpu|alu0|Selector3~0, cputop, 1
instance = comp, \cpu|alu0|Selector3~1 , cpu|alu0|Selector3~1, cputop, 1
instance = comp, \cpu|alu0|q[12] , cpu|alu0|q[12], cputop, 1
instance = comp, \cpu|dr0|q[12]~feeder , cpu|dr0|q[12]~feeder, cputop, 1
instance = comp, \cpu|dr0|q[12] , cpu|dr0|q[12], cputop, 1
instance = comp, \cpu|w_d0[12]~2 , cpu|w_d0[12]~2, cputop, 1
instance = comp, \cpu|regfile0|q4[12] , cpu|regfile0|q4[12], cputop, 1
instance = comp, \cpu|sr2_0|Mux3~0 , cpu|sr2_0|Mux3~0, cputop, 1
instance = comp, \cpu|sr2_0|Mux3~1 , cpu|sr2_0|Mux3~1, cputop, 1
instance = comp, \cpu|sr2_0|Mux3~2 , cpu|sr2_0|Mux3~2, cputop, 1
instance = comp, \cpu|sr2_0|Mux3~3 , cpu|sr2_0|Mux3~3, cputop, 1
instance = comp, \cpu|sr2_0|Mux3~4 , cpu|sr2_0|Mux3~4, cputop, 1
instance = comp, \cpu|sr2_0|q[12]~_Duplicate_1 , cpu|sr2_0|q[12]~_Duplicate_1, cputop, 1
instance = comp, \cpu|dr3|q[10] , cpu|dr3|q[10], cputop, 1
instance = comp, \cpu|dr3|q[11]~feeder , cpu|dr3|q[11]~feeder, cputop, 1
instance = comp, \cpu|dr3|q[11] , cpu|dr3|q[11], cputop, 1
instance = comp, \cpu|sr1_3|q[11]~_Duplicate_1 , cpu|sr1_3|q[11]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~80 , cpu|alu3|Add0~80, cputop, 1
instance = comp, \cpu|alu3|Add0~9 , cpu|alu3|Add0~9, cputop, 1
instance = comp, \cpu|alu3|Add0~4 , cpu|alu3|Add0~4, cputop, 1
instance = comp, \cpu|regfile3|q2[11]~feeder , cpu|regfile3|q2[11]~feeder, cputop, 1
instance = comp, \cpu|regfile3|q2[11] , cpu|regfile3|q2[11], cputop, 1
instance = comp, \cpu|regfile3|q3[11] , cpu|regfile3|q3[11], cputop, 1
instance = comp, \cpu|regfile3|q1[11]~feeder , cpu|regfile3|q1[11]~feeder, cputop, 1
instance = comp, \cpu|regfile3|q1[11] , cpu|regfile3|q1[11], cputop, 1
instance = comp, \cpu|regfile3|q0[11] , cpu|regfile3|q0[11], cputop, 1
instance = comp, \cpu|sr2_3|Mux4~2 , cpu|sr2_3|Mux4~2, cputop, 1
instance = comp, \cpu|sr2_3|Mux4~3 , cpu|sr2_3|Mux4~3, cputop, 1
instance = comp, \cpu|regfile3|q7[11] , cpu|regfile3|q7[11], cputop, 1
instance = comp, \cpu|regfile3|q4[11] , cpu|regfile3|q4[11], cputop, 1
instance = comp, \cpu|sr2_3|Mux4~0 , cpu|sr2_3|Mux4~0, cputop, 1
instance = comp, \cpu|regfile3|q5[11] , cpu|regfile3|q5[11], cputop, 1
instance = comp, \cpu|sr2_3|Mux4~1 , cpu|sr2_3|Mux4~1, cputop, 1
instance = comp, \cpu|sr2_3|Mux4~4 , cpu|sr2_3|Mux4~4, cputop, 1
instance = comp, \cpu|sr2_3|q[11]~_Duplicate_1 , cpu|sr2_3|q[11]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~8 , cpu|alu3|Add0~8, cputop, 1
instance = comp, \cpu|regfile3|q2[10]~feeder , cpu|regfile3|q2[10]~feeder, cputop, 1
instance = comp, \cpu|regfile3|q2[10] , cpu|regfile3|q2[10], cputop, 1
instance = comp, \cpu|regfile3|q3[10] , cpu|regfile3|q3[10], cputop, 1
instance = comp, \cpu|regfile3|q1[10] , cpu|regfile3|q1[10], cputop, 1
instance = comp, \cpu|regfile3|q0[10] , cpu|regfile3|q0[10], cputop, 1
instance = comp, \cpu|sr2_3|Mux5~2 , cpu|sr2_3|Mux5~2, cputop, 1
instance = comp, \cpu|sr2_3|Mux5~3 , cpu|sr2_3|Mux5~3, cputop, 1
instance = comp, \cpu|regfile3|q5[10] , cpu|regfile3|q5[10], cputop, 1
instance = comp, \cpu|regfile3|q6[10] , cpu|regfile3|q6[10], cputop, 1
instance = comp, \cpu|regfile3|q4[10] , cpu|regfile3|q4[10], cputop, 1
instance = comp, \cpu|sr2_3|Mux5~0 , cpu|sr2_3|Mux5~0, cputop, 1
instance = comp, \cpu|sr2_3|Mux5~1 , cpu|sr2_3|Mux5~1, cputop, 1
instance = comp, \cpu|sr2_3|Mux5~4 , cpu|sr2_3|Mux5~4, cputop, 1
instance = comp, \cpu|sr2_3|q[10]~_Duplicate_1 , cpu|sr2_3|q[10]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~10 , cpu|alu3|Add0~10, cputop, 1
instance = comp, \cpu|sr1_3|q[10]~_Duplicate_1 , cpu|sr1_3|q[10]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~11 , cpu|alu3|Add0~11, cputop, 1
instance = comp, \cpu|alu3|Add0~12 , cpu|alu3|Add0~12, cputop, 1
instance = comp, \cpu|sr1_3|q[9]~_Duplicate_1 , cpu|sr1_3|q[9]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~13 , cpu|alu3|Add0~13, cputop, 1
instance = comp, \cpu|alu3|Add0~14 , cpu|alu3|Add0~14, cputop, 1
instance = comp, \cpu|alu3|Add0~15 , cpu|alu3|Add0~15, cputop, 1
instance = comp, \cpu|sr1_3|q[7]~_Duplicate_1feeder , cpu|sr1_3|q[7]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_3|q[7]~_Duplicate_1 , cpu|sr1_3|q[7]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~17 , cpu|alu3|Add0~17, cputop, 1
instance = comp, \cpu|alu3|Add0~16 , cpu|alu3|Add0~16, cputop, 1
instance = comp, \cpu|alu3|Add0~20 , cpu|alu3|Add0~20, cputop, 1
instance = comp, \cpu|alu3|Add0~18 , cpu|alu3|Add0~18, cputop, 1
instance = comp, \cpu|alu3|Add0~19 , cpu|alu3|Add0~19, cputop, 1
instance = comp, \cpu|alu3|Add0~21 , cpu|alu3|Add0~21, cputop, 1
instance = comp, \cpu|alu3|Add0~22 , cpu|alu3|Add0~22, cputop, 1
instance = comp, \cpu|sr1_3|q[5]~_Duplicate_1feeder , cpu|sr1_3|q[5]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_3|q[5]~_Duplicate_1 , cpu|sr1_3|q[5]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~23 , cpu|alu3|Add0~23, cputop, 1
instance = comp, \cpu|sr1_3|q[4]~_Duplicate_1 , cpu|sr1_3|q[4]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~27 , cpu|alu3|Add0~27, cputop, 1
instance = comp, \cpu|alu3|Add0~24 , cpu|alu3|Add0~24, cputop, 1
instance = comp, \cpu|alu3|Add0~25 , cpu|alu3|Add0~25, cputop, 1
instance = comp, \cpu|alu3|Add0~26 , cpu|alu3|Add0~26, cputop, 1
instance = comp, \cpu|write_dmem3~1 , cpu|write_dmem3~1, cputop, 1
instance = comp, \cpu|alu3|Add0~28 , cpu|alu3|Add0~28, cputop, 1
instance = comp, \cpu|alu3|Add0~29 , cpu|alu3|Add0~29, cputop, 1
instance = comp, \cpu|alu3|Add0~30 , cpu|alu3|Add0~30, cputop, 1
instance = comp, \cpu|alu3|Add0~31 , cpu|alu3|Add0~31, cputop, 1
instance = comp, \cpu|regfile3|q1[2] , cpu|regfile3|q1[2], cputop, 1
instance = comp, \cpu|regfile3|q0[2] , cpu|regfile3|q0[2], cputop, 1
instance = comp, \cpu|sr2_3|Mux13~2 , cpu|sr2_3|Mux13~2, cputop, 1
instance = comp, \cpu|regfile3|q2[2] , cpu|regfile3|q2[2], cputop, 1
instance = comp, \cpu|sr2_3|Mux13~3 , cpu|sr2_3|Mux13~3, cputop, 1
instance = comp, \cpu|regfile3|q6[2] , cpu|regfile3|q6[2], cputop, 1
instance = comp, \cpu|regfile3|q4[2] , cpu|regfile3|q4[2], cputop, 1
instance = comp, \cpu|sr2_3|Mux13~0 , cpu|sr2_3|Mux13~0, cputop, 1
instance = comp, \cpu|regfile3|q7[2] , cpu|regfile3|q7[2], cputop, 1
instance = comp, \cpu|regfile3|q5[2] , cpu|regfile3|q5[2], cputop, 1
instance = comp, \cpu|sr2_3|Mux13~1 , cpu|sr2_3|Mux13~1, cputop, 1
instance = comp, \cpu|sr2_3|Mux13~4 , cpu|sr2_3|Mux13~4, cputop, 1
instance = comp, \cpu|sr2_3|q[2]~_Duplicate_1 , cpu|sr2_3|q[2]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~32 , cpu|alu3|Add0~32, cputop, 1
instance = comp, \cpu|alu3|Add0~33 , cpu|alu3|Add0~33, cputop, 1
instance = comp, \cpu|alu3|Add0~34 , cpu|alu3|Add0~34, cputop, 1
instance = comp, \cpu|alu3|Add0~46 , cpu|alu3|Add0~46, cputop, 1
instance = comp, \cpu|alu3|Add0~48 , cpu|alu3|Add0~48, cputop, 1
instance = comp, \cpu|alu3|Add0~50 , cpu|alu3|Add0~50, cputop, 1
instance = comp, \cpu|alu3|Add0~52 , cpu|alu3|Add0~52, cputop, 1
instance = comp, \cpu|alu3|Add0~54 , cpu|alu3|Add0~54, cputop, 1
instance = comp, \cpu|alu3|Add0~56 , cpu|alu3|Add0~56, cputop, 1
instance = comp, \cpu|alu3|Add0~58 , cpu|alu3|Add0~58, cputop, 1
instance = comp, \cpu|alu3|Add0~60 , cpu|alu3|Add0~60, cputop, 1
instance = comp, \cpu|alu3|Add0~62 , cpu|alu3|Add0~62, cputop, 1
instance = comp, \cpu|alu3|Add0~64 , cpu|alu3|Add0~64, cputop, 1
instance = comp, \cpu|regfile3|q4[12] , cpu|regfile3|q4[12], cputop, 1
instance = comp, \cpu|regfile3|q6[12] , cpu|regfile3|q6[12], cputop, 1
instance = comp, \cpu|sr1_3|Mux3~0 , cpu|sr1_3|Mux3~0, cputop, 1
instance = comp, \cpu|regfile3|q7[12] , cpu|regfile3|q7[12], cputop, 1
instance = comp, \cpu|sr1_3|Mux3~1 , cpu|sr1_3|Mux3~1, cputop, 1
instance = comp, \cpu|regfile3|q3[12] , cpu|regfile3|q3[12], cputop, 1
instance = comp, \cpu|regfile3|q1[12] , cpu|regfile3|q1[12], cputop, 1
instance = comp, \cpu|regfile3|q0[12] , cpu|regfile3|q0[12], cputop, 1
instance = comp, \cpu|sr1_3|Mux3~2 , cpu|sr1_3|Mux3~2, cputop, 1
instance = comp, \cpu|regfile3|q2[12]~feeder , cpu|regfile3|q2[12]~feeder, cputop, 1
instance = comp, \cpu|regfile3|q2[12] , cpu|regfile3|q2[12], cputop, 1
instance = comp, \cpu|sr1_3|Mux3~3 , cpu|sr1_3|Mux3~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux3~4 , cpu|sr1_3|Mux3~4, cputop, 1
instance = comp, \cpu|regfile3|q5[15] , cpu|regfile3|q5[15], cputop, 1
instance = comp, \cpu|regfile3|q7[15] , cpu|regfile3|q7[15], cputop, 1
instance = comp, \cpu|regfile3|q4[15] , cpu|regfile3|q4[15], cputop, 1
instance = comp, \cpu|regfile3|q6[15] , cpu|regfile3|q6[15], cputop, 1
instance = comp, \cpu|sr1_3|Mux0~0 , cpu|sr1_3|Mux0~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux0~1 , cpu|sr1_3|Mux0~1, cputop, 1
instance = comp, \cpu|regfile3|q3[15] , cpu|regfile3|q3[15], cputop, 1
instance = comp, \cpu|regfile3|q1[15] , cpu|regfile3|q1[15], cputop, 1
instance = comp, \cpu|regfile3|q0[15] , cpu|regfile3|q0[15], cputop, 1
instance = comp, \cpu|sr1_3|Mux0~2 , cpu|sr1_3|Mux0~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux0~3 , cpu|sr1_3|Mux0~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux0~4 , cpu|sr1_3|Mux0~4, cputop, 1
instance = comp, \cpu|regfile3|q2[13] , cpu|regfile3|q2[13], cputop, 1
instance = comp, \cpu|regfile3|q1[13] , cpu|regfile3|q1[13], cputop, 1
instance = comp, \cpu|regfile3|q0[13] , cpu|regfile3|q0[13], cputop, 1
instance = comp, \cpu|sr2_3|Mux2~2 , cpu|sr2_3|Mux2~2, cputop, 1
instance = comp, \cpu|sr2_3|Mux2~3 , cpu|sr2_3|Mux2~3, cputop, 1
instance = comp, \cpu|regfile3|q7[13] , cpu|regfile3|q7[13], cputop, 1
instance = comp, \cpu|regfile3|q5[13] , cpu|regfile3|q5[13], cputop, 1
instance = comp, \cpu|regfile3|q6[13] , cpu|regfile3|q6[13], cputop, 1
instance = comp, \cpu|regfile3|q4[13] , cpu|regfile3|q4[13], cputop, 1
instance = comp, \cpu|sr2_3|Mux2~0 , cpu|sr2_3|Mux2~0, cputop, 1
instance = comp, \cpu|sr2_3|Mux2~1 , cpu|sr2_3|Mux2~1, cputop, 1
instance = comp, \cpu|sr2_3|Mux2~4 , cpu|sr2_3|Mux2~4, cputop, 1
instance = comp, \cpu|regfile3|q5[14] , cpu|regfile3|q5[14], cputop, 1
instance = comp, \cpu|regfile3|q6[14] , cpu|regfile3|q6[14], cputop, 1
instance = comp, \cpu|regfile3|q4[14] , cpu|regfile3|q4[14], cputop, 1
instance = comp, \cpu|sr2_3|Mux1~0 , cpu|sr2_3|Mux1~0, cputop, 1
instance = comp, \cpu|sr2_3|Mux1~1 , cpu|sr2_3|Mux1~1, cputop, 1
instance = comp, \cpu|regfile3|q2[14] , cpu|regfile3|q2[14], cputop, 1
instance = comp, \cpu|regfile3|q3[14] , cpu|regfile3|q3[14], cputop, 1
instance = comp, \cpu|regfile3|q1[14] , cpu|regfile3|q1[14], cputop, 1
instance = comp, \cpu|regfile3|q0[14] , cpu|regfile3|q0[14], cputop, 1
instance = comp, \cpu|sr2_3|Mux1~2 , cpu|sr2_3|Mux1~2, cputop, 1
instance = comp, \cpu|sr2_3|Mux1~3 , cpu|sr2_3|Mux1~3, cputop, 1
instance = comp, \cpu|sr2_3|Mux1~4 , cpu|sr2_3|Mux1~4, cputop, 1
instance = comp, \cpu|alu3|Mult0|auto_generated|mac_mult1 , cpu|alu3|Mult0|auto_generated|mac_mult1, cputop, 1
instance = comp, \cpu|alu3|Mult0|auto_generated|mac_out2 , cpu|alu3|Mult0|auto_generated|mac_out2, cputop, 1
instance = comp, \cpu|alu3|Selector1~0 , cpu|alu3|Selector1~0, cputop, 1
instance = comp, \cpu|sr2_3|q[14]~_Duplicate_1 , cpu|sr2_3|q[14]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~72 , cpu|alu3|Add0~72, cputop, 1
instance = comp, \cpu|sr1_3|q[14]~_Duplicate_1feeder , cpu|sr1_3|q[14]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_3|q[14]~_Duplicate_1 , cpu|sr1_3|q[14]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~73 , cpu|alu3|Add0~73, cputop, 1
instance = comp, \cpu|sr2_3|q[13]~_Duplicate_1 , cpu|sr2_3|q[13]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~68 , cpu|alu3|Add0~68, cputop, 1
instance = comp, \cpu|sr1_3|q[13]~_Duplicate_1feeder , cpu|sr1_3|q[13]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_3|q[13]~_Duplicate_1 , cpu|sr1_3|q[13]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~69 , cpu|alu3|Add0~69, cputop, 1
instance = comp, \cpu|sr1_3|q[12]~_Duplicate_1feeder , cpu|sr1_3|q[12]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_3|q[12]~_Duplicate_1 , cpu|sr1_3|q[12]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|Add0~7 , cpu|alu3|Add0~7, cputop, 1
instance = comp, \cpu|alu3|Add0~5 , cpu|alu3|Add0~5, cputop, 1
instance = comp, \cpu|alu3|Add0~66 , cpu|alu3|Add0~66, cputop, 1
instance = comp, \cpu|alu3|Add0~70 , cpu|alu3|Add0~70, cputop, 1
instance = comp, \cpu|alu3|Add0~74 , cpu|alu3|Add0~74, cputop, 1
instance = comp, \cpu|alu3|Selector1~1 , cpu|alu3|Selector1~1, cputop, 1
instance = comp, \cpu|alu3|WideNor9 , cpu|alu3|WideNor9, cputop, 1
instance = comp, \cpu|alu3|q[14] , cpu|alu3|q[14], cputop, 1
instance = comp, \cpu|dr3|q[14]~feeder , cpu|dr3|q[14]~feeder, cputop, 1
instance = comp, \cpu|dr3|q[14] , cpu|dr3|q[14], cputop, 1
instance = comp, \cpu|w_d3[14]~4 , cpu|w_d3[14]~4, cputop, 1
instance = comp, \cpu|regfile3|q7[14] , cpu|regfile3|q7[14], cputop, 1
instance = comp, \cpu|sr1_3|Mux1~0 , cpu|sr1_3|Mux1~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux1~1 , cpu|sr1_3|Mux1~1, cputop, 1
instance = comp, \cpu|sr1_3|Mux1~2 , cpu|sr1_3|Mux1~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux1~3 , cpu|sr1_3|Mux1~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux1~4 , cpu|sr1_3|Mux1~4, cputop, 1
instance = comp, \cpu|alu3|Selector2~0 , cpu|alu3|Selector2~0, cputop, 1
instance = comp, \cpu|alu3|Selector2~1 , cpu|alu3|Selector2~1, cputop, 1
instance = comp, \cpu|alu3|q[13] , cpu|alu3|q[13], cputop, 1
instance = comp, \cpu|dr3|q[13]~feeder , cpu|dr3|q[13]~feeder, cputop, 1
instance = comp, \cpu|dr3|q[13] , cpu|dr3|q[13], cputop, 1
instance = comp, \cpu|w_d3[13]~3 , cpu|w_d3[13]~3, cputop, 1
instance = comp, \cpu|regfile3|q3[13] , cpu|regfile3|q3[13], cputop, 1
instance = comp, \cpu|sr1_3|Mux2~2 , cpu|sr1_3|Mux2~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux2~3 , cpu|sr1_3|Mux2~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux2~0 , cpu|sr1_3|Mux2~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux2~1 , cpu|sr1_3|Mux2~1, cputop, 1
instance = comp, \cpu|sr1_3|Mux2~4 , cpu|sr1_3|Mux2~4, cputop, 1
instance = comp, \cpu|alu3|Selector4~0 , cpu|alu3|Selector4~0, cputop, 1
instance = comp, \cpu|alu3|Selector4~1 , cpu|alu3|Selector4~1, cputop, 1
instance = comp, \cpu|alu3|q[11] , cpu|alu3|q[11], cputop, 1
instance = comp, \cpu|w_d3[11]~9 , cpu|w_d3[11]~9, cputop, 1
instance = comp, \cpu|regfile3|q6[11] , cpu|regfile3|q6[11], cputop, 1
instance = comp, \cpu|sr1_3|Mux4~0 , cpu|sr1_3|Mux4~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux4~1 , cpu|sr1_3|Mux4~1, cputop, 1
instance = comp, \cpu|sr1_3|Mux4~2 , cpu|sr1_3|Mux4~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux4~3 , cpu|sr1_3|Mux4~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux4~4 , cpu|sr1_3|Mux4~4, cputop, 1
instance = comp, \cpu|alu3|Selector5~0 , cpu|alu3|Selector5~0, cputop, 1
instance = comp, \cpu|alu3|Selector5~1 , cpu|alu3|Selector5~1, cputop, 1
instance = comp, \cpu|alu3|q[10] , cpu|alu3|q[10], cputop, 1
instance = comp, \cpu|w_d3[10]~8 , cpu|w_d3[10]~8, cputop, 1
instance = comp, \cpu|regfile3|q7[10]~feeder , cpu|regfile3|q7[10]~feeder, cputop, 1
instance = comp, \cpu|regfile3|q7[10] , cpu|regfile3|q7[10], cputop, 1
instance = comp, \cpu|sr1_3|Mux5~0 , cpu|sr1_3|Mux5~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux5~1 , cpu|sr1_3|Mux5~1, cputop, 1
instance = comp, \cpu|sr1_3|Mux5~2 , cpu|sr1_3|Mux5~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux5~3 , cpu|sr1_3|Mux5~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux5~4 , cpu|sr1_3|Mux5~4, cputop, 1
instance = comp, \cpu|alu3|Selector3~2 , cpu|alu3|Selector3~2, cputop, 1
instance = comp, \cpu|alu3|Selector3~3 , cpu|alu3|Selector3~3, cputop, 1
instance = comp, \cpu|alu3|q[12] , cpu|alu3|q[12], cputop, 1
instance = comp, \cpu|dr3|q[12]~feeder , cpu|dr3|q[12]~feeder, cputop, 1
instance = comp, \cpu|dr3|q[12] , cpu|dr3|q[12], cputop, 1
instance = comp, \cpu|w_d3[12]~2 , cpu|w_d3[12]~2, cputop, 1
instance = comp, \cpu|regfile3|q5[12] , cpu|regfile3|q5[12], cputop, 1
instance = comp, \cpu|sr2_3|Mux3~0 , cpu|sr2_3|Mux3~0, cputop, 1
instance = comp, \cpu|sr2_3|Mux3~1 , cpu|sr2_3|Mux3~1, cputop, 1
instance = comp, \cpu|sr2_3|Mux3~2 , cpu|sr2_3|Mux3~2, cputop, 1
instance = comp, \cpu|sr2_3|Mux3~3 , cpu|sr2_3|Mux3~3, cputop, 1
instance = comp, \cpu|sr2_3|Mux3~4 , cpu|sr2_3|Mux3~4, cputop, 1
instance = comp, \cpu|sr2_3|q[12]~_Duplicate_1 , cpu|sr2_3|q[12]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[12]~5 , cpu|w_sr2[12]~5, cputop, 1
instance = comp, \cpu|w_sr2[12]~6 , cpu|w_sr2[12]~6, cputop, 1
instance = comp, \cpu|dr2|q[13]~feeder , cpu|dr2|q[13]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[13] , cpu|dr2|q[13], cputop, 1
instance = comp, \cpu|regfile2|q0[13] , cpu|regfile2|q0[13], cputop, 1
instance = comp, \cpu|sr1_2|Mux2~2 , cpu|sr1_2|Mux2~2, cputop, 1
instance = comp, \cpu|regfile2|q2[13] , cpu|regfile2|q2[13], cputop, 1
instance = comp, \cpu|regfile2|q3[13]~feeder , cpu|regfile2|q3[13]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q3[13] , cpu|regfile2|q3[13], cputop, 1
instance = comp, \cpu|sr1_2|Mux2~3 , cpu|sr1_2|Mux2~3, cputop, 1
instance = comp, \cpu|regfile2|q4[13] , cpu|regfile2|q4[13], cputop, 1
instance = comp, \cpu|regfile2|q6[13] , cpu|regfile2|q6[13], cputop, 1
instance = comp, \cpu|sr1_2|Mux2~0 , cpu|sr1_2|Mux2~0, cputop, 1
instance = comp, \cpu|regfile2|q7[13] , cpu|regfile2|q7[13], cputop, 1
instance = comp, \cpu|regfile2|q5[13] , cpu|regfile2|q5[13], cputop, 1
instance = comp, \cpu|sr1_2|Mux2~1 , cpu|sr1_2|Mux2~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux2~4 , cpu|sr1_2|Mux2~4, cputop, 1
instance = comp, \cpu|sr1_2|q[13]~_Duplicate_1feeder , cpu|sr1_2|q[13]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_2|q[13]~_Duplicate_1 , cpu|sr1_2|q[13]~_Duplicate_1, cputop, 1
instance = comp, \cpu|dr2|q[14]~feeder , cpu|dr2|q[14]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[14] , cpu|dr2|q[14], cputop, 1
instance = comp, \cpu|pc2|Add0~39 , cpu|pc2|Add0~39, cputop, 1
instance = comp, \cpu|pc2|Add0~42 , cpu|pc2|Add0~42, cputop, 1
instance = comp, \cpu|pc2|Add0~44 , cpu|pc2|Add0~44, cputop, 1
instance = comp, \cpu|pc2|q[14] , cpu|pc2|q[14], cputop, 1
instance = comp, \cpu|pc2|Add0~45 , cpu|pc2|Add0~45, cputop, 1
instance = comp, \cpu|pc2|Add0~47 , cpu|pc2|Add0~47, cputop, 1
instance = comp, \cpu|pc2|q[15] , cpu|pc2|q[15], cputop, 1
instance = comp, \cpu|sr1_2|q[15]~_Duplicate_1 , cpu|sr1_2|q[15]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~74 , cpu|alu2|Add0~74, cputop, 1
instance = comp, \cpu|alu2|Add0~40 , cpu|alu2|Add0~40, cputop, 1
instance = comp, \cpu|alu2|Add0~73 , cpu|alu2|Add0~73, cputop, 1
instance = comp, \cpu|regfile2|q3[14] , cpu|regfile2|q3[14], cputop, 1
instance = comp, \cpu|regfile2|q1[14] , cpu|regfile2|q1[14], cputop, 1
instance = comp, \cpu|regfile2|q0[14]~feeder , cpu|regfile2|q0[14]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q0[14] , cpu|regfile2|q0[14], cputop, 1
instance = comp, \cpu|sr2_2|Mux1~2 , cpu|sr2_2|Mux1~2, cputop, 1
instance = comp, \cpu|sr2_2|Mux1~3 , cpu|sr2_2|Mux1~3, cputop, 1
instance = comp, \cpu|regfile2|q6[14] , cpu|regfile2|q6[14], cputop, 1
instance = comp, \cpu|regfile2|q4[14]~feeder , cpu|regfile2|q4[14]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q4[14] , cpu|regfile2|q4[14], cputop, 1
instance = comp, \cpu|sr2_2|Mux1~0 , cpu|sr2_2|Mux1~0, cputop, 1
instance = comp, \cpu|regfile2|q5[14] , cpu|regfile2|q5[14], cputop, 1
instance = comp, \cpu|regfile2|q7[14] , cpu|regfile2|q7[14], cputop, 1
instance = comp, \cpu|sr2_2|Mux1~1 , cpu|sr2_2|Mux1~1, cputop, 1
instance = comp, \cpu|sr2_2|Mux1~4 , cpu|sr2_2|Mux1~4, cputop, 1
instance = comp, \cpu|sr2_2|q[14]~_Duplicate_1feeder , cpu|sr2_2|q[14]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_2|q[14]~_Duplicate_1 , cpu|sr2_2|q[14]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~69 , cpu|alu2|Add0~69, cputop, 1
instance = comp, \cpu|sr1_2|q[14]~_Duplicate_1 , cpu|sr1_2|q[14]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~70 , cpu|alu2|Add0~70, cputop, 1
instance = comp, \cpu|alu2|Add0~65 , cpu|alu2|Add0~65, cputop, 1
instance = comp, \cpu|alu2|Add0~45 , cpu|alu2|Add0~45, cputop, 1
instance = comp, \cpu|sr1_2|q[12]~_Duplicate_1feeder , cpu|sr1_2|q[12]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_2|q[12]~_Duplicate_1 , cpu|sr1_2|q[12]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~46 , cpu|alu2|Add0~46, cputop, 1
instance = comp, \cpu|alu2|Add0~47 , cpu|alu2|Add0~47, cputop, 1
instance = comp, \cpu|sr1_2|q[11]~_Duplicate_1feeder , cpu|sr1_2|q[11]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_2|q[11]~_Duplicate_1 , cpu|sr1_2|q[11]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~48 , cpu|alu2|Add0~48, cputop, 1
instance = comp, \cpu|alu2|Add0~49 , cpu|alu2|Add0~49, cputop, 1
instance = comp, \cpu|sr1_2|q[10]~_Duplicate_1 , cpu|sr1_2|q[10]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~50 , cpu|alu2|Add0~50, cputop, 1
instance = comp, \cpu|alu2|Add0~51 , cpu|alu2|Add0~51, cputop, 1
instance = comp, \cpu|sr1_2|q[9]~_Duplicate_1 , cpu|sr1_2|q[9]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~52 , cpu|alu2|Add0~52, cputop, 1
instance = comp, \cpu|alu2|Add0~53 , cpu|alu2|Add0~53, cputop, 1
instance = comp, \cpu|sr1_2|q[8]~_Duplicate_1 , cpu|sr1_2|q[8]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|Add0~54 , cpu|alu2|Add0~54, cputop, 1
instance = comp, \cpu|alu2|Add0~42 , cpu|alu2|Add0~42, cputop, 1
instance = comp, \cpu|alu2|Add0~41 , cpu|alu2|Add0~41, cputop, 1
instance = comp, \cpu|alu2|Add0~35 , cpu|alu2|Add0~35, cputop, 1
instance = comp, \cpu|alu2|Add0~36 , cpu|alu2|Add0~36, cputop, 1
instance = comp, \cpu|sr1_2|q[6]~_Duplicate_1 , cpu|sr1_2|q[6]~_Duplicate_1, cputop, 1
instance = comp, \cpu|pc2|Add0~18 , cpu|pc2|Add0~18, cputop, 1
instance = comp, \cpu|pc2|Add0~20 , cpu|pc2|Add0~20, cputop, 1
instance = comp, \cpu|pc2|q[6] , cpu|pc2|q[6], cputop, 1
instance = comp, \cpu|alu2|Add0~37 , cpu|alu2|Add0~37, cputop, 1
instance = comp, \cpu|alu2|Add0~38 , cpu|alu2|Add0~38, cputop, 1
instance = comp, \cpu|alu2|Add0~43 , cpu|alu2|Add0~43, cputop, 1
instance = comp, \cpu|alu2|Add0~55 , cpu|alu2|Add0~55, cputop, 1
instance = comp, \cpu|alu2|Add0~57 , cpu|alu2|Add0~57, cputop, 1
instance = comp, \cpu|alu2|Add0~59 , cpu|alu2|Add0~59, cputop, 1
instance = comp, \cpu|alu2|Add0~61 , cpu|alu2|Add0~61, cputop, 1
instance = comp, \cpu|alu2|Add0~63 , cpu|alu2|Add0~63, cputop, 1
instance = comp, \cpu|alu2|Add0~67 , cpu|alu2|Add0~67, cputop, 1
instance = comp, \cpu|alu2|Add0~71 , cpu|alu2|Add0~71, cputop, 1
instance = comp, \cpu|alu2|Add0~75 , cpu|alu2|Add0~75, cputop, 1
instance = comp, \cpu|alu2|Mult0|auto_generated|mac_mult1 , cpu|alu2|Mult0|auto_generated|mac_mult1, cputop, 1
instance = comp, \cpu|alu2|Mult0|auto_generated|mac_out2 , cpu|alu2|Mult0|auto_generated|mac_out2, cputop, 1
instance = comp, \cpu|alu2|Selector0~0 , cpu|alu2|Selector0~0, cputop, 1
instance = comp, \cpu|alu2|Selector0~1 , cpu|alu2|Selector0~1, cputop, 1
instance = comp, \cpu|alu2|WideNor9 , cpu|alu2|WideNor9, cputop, 1
instance = comp, \cpu|alu2|q[15] , cpu|alu2|q[15], cputop, 1
instance = comp, \cpu|dr2|q[15]~feeder , cpu|dr2|q[15]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[15] , cpu|dr2|q[15], cputop, 1
instance = comp, \cpu|w_d2[15]~13 , cpu|w_d2[15]~13, cputop, 1
instance = comp, \cpu|regfile2|q4[15] , cpu|regfile2|q4[15], cputop, 1
instance = comp, \cpu|regfile2|q6[15] , cpu|regfile2|q6[15], cputop, 1
instance = comp, \cpu|sr1_2|Mux0~0 , cpu|sr1_2|Mux0~0, cputop, 1
instance = comp, \cpu|regfile2|q7[15] , cpu|regfile2|q7[15], cputop, 1
instance = comp, \cpu|regfile2|q5[15] , cpu|regfile2|q5[15], cputop, 1
instance = comp, \cpu|sr1_2|Mux0~1 , cpu|sr1_2|Mux0~1, cputop, 1
instance = comp, \cpu|regfile2|q0[15] , cpu|regfile2|q0[15], cputop, 1
instance = comp, \cpu|regfile2|q1[15] , cpu|regfile2|q1[15], cputop, 1
instance = comp, \cpu|sr1_2|Mux0~2 , cpu|sr1_2|Mux0~2, cputop, 1
instance = comp, \cpu|regfile2|q3[15]~feeder , cpu|regfile2|q3[15]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q3[15] , cpu|regfile2|q3[15], cputop, 1
instance = comp, \cpu|regfile2|q2[15]~feeder , cpu|regfile2|q2[15]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q2[15] , cpu|regfile2|q2[15], cputop, 1
instance = comp, \cpu|sr1_2|Mux0~3 , cpu|sr1_2|Mux0~3, cputop, 1
instance = comp, \cpu|sr1_2|Mux0~4 , cpu|sr1_2|Mux0~4, cputop, 1
instance = comp, \cpu|alu2|Selector1~0 , cpu|alu2|Selector1~0, cputop, 1
instance = comp, \cpu|alu2|Selector1~1 , cpu|alu2|Selector1~1, cputop, 1
instance = comp, \cpu|alu2|q[14] , cpu|alu2|q[14], cputop, 1
instance = comp, \cpu|w_d2[14]~12 , cpu|w_d2[14]~12, cputop, 1
instance = comp, \cpu|regfile2|q2[14] , cpu|regfile2|q2[14], cputop, 1
instance = comp, \cpu|sr1_2|Mux1~2 , cpu|sr1_2|Mux1~2, cputop, 1
instance = comp, \cpu|sr1_2|Mux1~3 , cpu|sr1_2|Mux1~3, cputop, 1
instance = comp, \cpu|sr1_2|Mux1~0 , cpu|sr1_2|Mux1~0, cputop, 1
instance = comp, \cpu|sr1_2|Mux1~1 , cpu|sr1_2|Mux1~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux1~4 , cpu|sr1_2|Mux1~4, cputop, 1
instance = comp, \cpu|alu2|Selector8~0 , cpu|alu2|Selector8~0, cputop, 1
instance = comp, \cpu|alu2|Selector8~2 , cpu|alu2|Selector8~2, cputop, 1
instance = comp, \cpu|alu2|q[7] , cpu|alu2|q[7], cputop, 1
instance = comp, \cpu|pc2|Add0~21 , cpu|pc2|Add0~21, cputop, 1
instance = comp, \cpu|pc2|Add0~23 , cpu|pc2|Add0~23, cputop, 1
instance = comp, \cpu|pc2|q[7] , cpu|pc2|q[7], cputop, 1
instance = comp, \cpu|pc2|Add0~24 , cpu|pc2|Add0~24, cputop, 1
instance = comp, \cpu|pc2|Add0~38 , cpu|pc2|Add0~38, cputop, 1
instance = comp, \cpu|pc2|q[8] , cpu|pc2|q[8], cputop, 1
instance = comp, \cpu|pc2|Add0~26 , cpu|pc2|Add0~26, cputop, 1
instance = comp, \cpu|pc2|Add0~37 , cpu|pc2|Add0~37, cputop, 1
instance = comp, \cpu|pc2|q[9] , cpu|pc2|q[9], cputop, 1
instance = comp, \cpu|pc2|Add0~28 , cpu|pc2|Add0~28, cputop, 1
instance = comp, \cpu|alu2|Selector5~0 , cpu|alu2|Selector5~0, cputop, 1
instance = comp, \cpu|alu2|Selector5~1 , cpu|alu2|Selector5~1, cputop, 1
instance = comp, \cpu|alu2|q[10] , cpu|alu2|q[10], cputop, 1
instance = comp, \cpu|pc2|Add0~36 , cpu|pc2|Add0~36, cputop, 1
instance = comp, \cpu|pc2|q[10] , cpu|pc2|q[10], cputop, 1
instance = comp, \cpu|pc2|Add0~30 , cpu|pc2|Add0~30, cputop, 1
instance = comp, \cpu|pc2|Add0~35 , cpu|pc2|Add0~35, cputop, 1
instance = comp, \cpu|pc2|q[11] , cpu|pc2|q[11], cputop, 1
instance = comp, \cpu|pc2|Add0~32 , cpu|pc2|Add0~32, cputop, 1
instance = comp, \cpu|alu2|Selector3~0 , cpu|alu2|Selector3~0, cputop, 1
instance = comp, \cpu|alu2|Selector3~1 , cpu|alu2|Selector3~1, cputop, 1
instance = comp, \cpu|alu2|q[12] , cpu|alu2|q[12], cputop, 1
instance = comp, \cpu|pc2|Add0~34 , cpu|pc2|Add0~34, cputop, 1
instance = comp, \cpu|pc2|q[12] , cpu|pc2|q[12], cputop, 1
instance = comp, \cpu|pc2|Add0~41 , cpu|pc2|Add0~41, cputop, 1
instance = comp, \cpu|pc2|q[13] , cpu|pc2|q[13], cputop, 1
instance = comp, \cpu|alu2|Add0~66 , cpu|alu2|Add0~66, cputop, 1
instance = comp, \cpu|alu2|Selector2~0 , cpu|alu2|Selector2~0, cputop, 1
instance = comp, \cpu|alu2|Selector2~1 , cpu|alu2|Selector2~1, cputop, 1
instance = comp, \cpu|alu2|q[13] , cpu|alu2|q[13], cputop, 1
instance = comp, \cpu|w_d2[13]~11 , cpu|w_d2[13]~11, cputop, 1
instance = comp, \cpu|regfile2|q1[13] , cpu|regfile2|q1[13], cputop, 1
instance = comp, \cpu|sr2_2|Mux2~2 , cpu|sr2_2|Mux2~2, cputop, 1
instance = comp, \cpu|sr2_2|Mux2~3 , cpu|sr2_2|Mux2~3, cputop, 1
instance = comp, \cpu|sr2_2|Mux2~0 , cpu|sr2_2|Mux2~0, cputop, 1
instance = comp, \cpu|sr2_2|Mux2~1 , cpu|sr2_2|Mux2~1, cputop, 1
instance = comp, \cpu|sr2_2|Mux2~4 , cpu|sr2_2|Mux2~4, cputop, 1
instance = comp, \cpu|sr2_2|q[13]~_Duplicate_1 , cpu|sr2_2|q[13]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[13]~7 , cpu|w_sr2[13]~7, cputop, 1
instance = comp, \cpu|w_sr2[13]~8 , cpu|w_sr2[13]~8, cputop, 1
instance = comp, \cpu|sr2_1|q[14]~_Duplicate_1 , cpu|sr2_1|q[14]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[14]~9 , cpu|w_sr2[14]~9, cputop, 1
instance = comp, \cpu|w_sr2[14]~10 , cpu|w_sr2[14]~10, cputop, 1
instance = comp, \cpu|w_sr2[15]~11 , cpu|w_sr2[15]~11, cputop, 1
instance = comp, \cpu|w_sr2[15]~12 , cpu|w_sr2[15]~12, cputop, 1
instance = comp, \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 , cpu|dmem|altsyncram_component|auto_generated|ram_block1a0, cputop, 1
instance = comp, \cpu|dr2|q[12]~feeder , cpu|dr2|q[12]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[12] , cpu|dr2|q[12], cputop, 1
instance = comp, \cpu|w_d2[12]~2 , cpu|w_d2[12]~2, cputop, 1
instance = comp, \cpu|regfile2|q2[12]~feeder , cpu|regfile2|q2[12]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q2[12] , cpu|regfile2|q2[12], cputop, 1
instance = comp, \cpu|sr1_2|Mux3~2 , cpu|sr1_2|Mux3~2, cputop, 1
instance = comp, \cpu|sr1_2|Mux3~3 , cpu|sr1_2|Mux3~3, cputop, 1
instance = comp, \cpu|sr1_2|Mux3~0 , cpu|sr1_2|Mux3~0, cputop, 1
instance = comp, \cpu|sr1_2|Mux3~1 , cpu|sr1_2|Mux3~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux3~4 , cpu|sr1_2|Mux3~4, cputop, 1
instance = comp, \cpu|alu2|Selector4~0 , cpu|alu2|Selector4~0, cputop, 1
instance = comp, \cpu|alu2|Selector4~1 , cpu|alu2|Selector4~1, cputop, 1
instance = comp, \cpu|alu2|q[11] , cpu|alu2|q[11], cputop, 1
instance = comp, \cpu|w_d2[11]~17 , cpu|w_d2[11]~17, cputop, 1
instance = comp, \cpu|regfile2|q3[11] , cpu|regfile2|q3[11], cputop, 1
instance = comp, \cpu|sr2_2|Mux4~2 , cpu|sr2_2|Mux4~2, cputop, 1
instance = comp, \cpu|sr2_2|Mux4~3 , cpu|sr2_2|Mux4~3, cputop, 1
instance = comp, \cpu|sr2_2|Mux4~0 , cpu|sr2_2|Mux4~0, cputop, 1
instance = comp, \cpu|sr2_2|Mux4~1 , cpu|sr2_2|Mux4~1, cputop, 1
instance = comp, \cpu|sr2_2|Mux4~4 , cpu|sr2_2|Mux4~4, cputop, 1
instance = comp, \cpu|sr2_2|q[11]~_Duplicate_1 , cpu|sr2_2|q[11]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[11]~19 , cpu|w_sr2[11]~19, cputop, 1
instance = comp, \cpu|w_sr2[11]~20 , cpu|w_sr2[11]~20, cputop, 1
instance = comp, \cpu|dr1|q[13]~feeder , cpu|dr1|q[13]~feeder, cputop, 1
instance = comp, \cpu|dr1|q[13] , cpu|dr1|q[13], cputop, 1
instance = comp, \cpu|w_d1[13]~12 , cpu|w_d1[13]~12, cputop, 1
instance = comp, \cpu|regfile1|q6[13] , cpu|regfile1|q6[13], cputop, 1
instance = comp, \cpu|sr1_1|Mux2~0 , cpu|sr1_1|Mux2~0, cputop, 1
instance = comp, \cpu|sr1_1|Mux2~1 , cpu|sr1_1|Mux2~1, cputop, 1
instance = comp, \cpu|sr1_1|Mux2~2 , cpu|sr1_1|Mux2~2, cputop, 1
instance = comp, \cpu|sr1_1|Mux2~3 , cpu|sr1_1|Mux2~3, cputop, 1
instance = comp, \cpu|sr1_1|Mux2~4 , cpu|sr1_1|Mux2~4, cputop, 1
instance = comp, \cpu|alu1|Selector3~0 , cpu|alu1|Selector3~0, cputop, 1
instance = comp, \cpu|alu1|Selector3~1 , cpu|alu1|Selector3~1, cputop, 1
instance = comp, \cpu|alu1|q[12] , cpu|alu1|q[12], cputop, 1
instance = comp, \cpu|dr1|q[12]~feeder , cpu|dr1|q[12]~feeder, cputop, 1
instance = comp, \cpu|dr1|q[12] , cpu|dr1|q[12], cputop, 1
instance = comp, \cpu|w_d1[12]~3 , cpu|w_d1[12]~3, cputop, 1
instance = comp, \cpu|regfile1|q3[12]~feeder , cpu|regfile1|q3[12]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q3[12] , cpu|regfile1|q3[12], cputop, 1
instance = comp, \cpu|sr1_1|Mux3~2 , cpu|sr1_1|Mux3~2, cputop, 1
instance = comp, \cpu|sr1_1|Mux3~3 , cpu|sr1_1|Mux3~3, cputop, 1
instance = comp, \cpu|sr1_1|Mux3~0 , cpu|sr1_1|Mux3~0, cputop, 1
instance = comp, \cpu|sr1_1|Mux3~1 , cpu|sr1_1|Mux3~1, cputop, 1
instance = comp, \cpu|sr1_1|Mux3~4 , cpu|sr1_1|Mux3~4, cputop, 1
instance = comp, \cpu|alu1|Selector4~0 , cpu|alu1|Selector4~0, cputop, 1
instance = comp, \cpu|alu1|Selector4~1 , cpu|alu1|Selector4~1, cputop, 1
instance = comp, \cpu|alu1|q[11] , cpu|alu1|q[11], cputop, 1
instance = comp, \cpu|dr1|q[11]~feeder , cpu|dr1|q[11]~feeder, cputop, 1
instance = comp, \cpu|dr1|q[11] , cpu|dr1|q[11], cputop, 1
instance = comp, \cpu|w_d1[11]~18 , cpu|w_d1[11]~18, cputop, 1
instance = comp, \cpu|regfile1|q1[11]~feeder , cpu|regfile1|q1[11]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q1[11] , cpu|regfile1|q1[11], cputop, 1
instance = comp, \cpu|sr1_1|Mux4~2 , cpu|sr1_1|Mux4~2, cputop, 1
instance = comp, \cpu|sr1_1|Mux4~3 , cpu|sr1_1|Mux4~3, cputop, 1
instance = comp, \cpu|sr1_1|Mux4~0 , cpu|sr1_1|Mux4~0, cputop, 1
instance = comp, \cpu|sr1_1|Mux4~1 , cpu|sr1_1|Mux4~1, cputop, 1
instance = comp, \cpu|sr1_1|Mux4~4 , cpu|sr1_1|Mux4~4, cputop, 1
instance = comp, \cpu|alu1|Selector15~1 , cpu|alu1|Selector15~1, cputop, 1
instance = comp, \cpu|alu1|Selector15~0 , cpu|alu1|Selector15~0, cputop, 1
instance = comp, \cpu|alu1|Selector15~2 , cpu|alu1|Selector15~2, cputop, 1
instance = comp, \cpu|alu1|q[0] , cpu|alu1|q[0], cputop, 1
instance = comp, \cpu|pc1|Add0~2 , cpu|pc1|Add0~2, cputop, 1
instance = comp, \cpu|pc1|q[0] , cpu|pc1|q[0], cputop, 1
instance = comp, \cpu|pc1|Add0~3 , cpu|pc1|Add0~3, cputop, 1
instance = comp, \cpu|pc1|Add0~5 , cpu|pc1|Add0~5, cputop, 1
instance = comp, \cpu|pc1|q[1] , cpu|pc1|q[1], cputop, 1
instance = comp, \cpu|pc1|Add0~6 , cpu|pc1|Add0~6, cputop, 1
instance = comp, \cpu|pc1|Add0~9 , cpu|pc1|Add0~9, cputop, 1
instance = comp, \cpu|pc1|Add0~11 , cpu|pc1|Add0~11, cputop, 1
instance = comp, \cpu|pc1|q[3] , cpu|pc1|q[3], cputop, 1
instance = comp, \cpu|pc1|Add0~12 , cpu|pc1|Add0~12, cputop, 1
instance = comp, \cpu|pc1|Add0~14 , cpu|pc1|Add0~14, cputop, 1
instance = comp, \cpu|pc1|q[4]~feeder , cpu|pc1|q[4]~feeder, cputop, 1
instance = comp, \cpu|pc1|q[4] , cpu|pc1|q[4], cputop, 1
instance = comp, \cpu|pc1|Add0~15 , cpu|pc1|Add0~15, cputop, 1
instance = comp, \cpu|pc1|Add0~17 , cpu|pc1|Add0~17, cputop, 1
instance = comp, \cpu|pc1|q[5] , cpu|pc1|q[5], cputop, 1
instance = comp, \cpu|pc1|Add0~18 , cpu|pc1|Add0~18, cputop, 1
instance = comp, \cpu|pc1|Add0~21 , cpu|pc1|Add0~21, cputop, 1
instance = comp, \cpu|pc1|Add0~23 , cpu|pc1|Add0~23, cputop, 1
instance = comp, \cpu|pc1|q[7] , cpu|pc1|q[7], cputop, 1
instance = comp, \cpu|pc1|Add0~24 , cpu|pc1|Add0~24, cputop, 1
instance = comp, \cpu|alu1|Selector7~0 , cpu|alu1|Selector7~0, cputop, 1
instance = comp, \cpu|alu1|Selector7~1 , cpu|alu1|Selector7~1, cputop, 1
instance = comp, \cpu|alu1|q[8] , cpu|alu1|q[8], cputop, 1
instance = comp, \cpu|pc1|Add0~38 , cpu|pc1|Add0~38, cputop, 1
instance = comp, \cpu|pc1|q[8] , cpu|pc1|q[8], cputop, 1
instance = comp, \cpu|pc1|Add0~26 , cpu|pc1|Add0~26, cputop, 1
instance = comp, \cpu|pc1|Add0~37 , cpu|pc1|Add0~37, cputop, 1
instance = comp, \cpu|pc1|q[9] , cpu|pc1|q[9], cputop, 1
instance = comp, \cpu|pc1|Add0~36 , cpu|pc1|Add0~36, cputop, 1
instance = comp, \cpu|pc1|q[10] , cpu|pc1|q[10], cputop, 1
instance = comp, \cpu|alu1|Add0~50 , cpu|alu1|Add0~50, cputop, 1
instance = comp, \cpu|alu1|Selector5~0 , cpu|alu1|Selector5~0, cputop, 1
instance = comp, \cpu|alu1|Selector5~1 , cpu|alu1|Selector5~1, cputop, 1
instance = comp, \cpu|alu1|q[10] , cpu|alu1|q[10], cputop, 1
instance = comp, \cpu|dr1|q[10] , cpu|dr1|q[10], cputop, 1
instance = comp, \cpu|w_d1[10]~17 , cpu|w_d1[10]~17, cputop, 1
instance = comp, \cpu|regfile1|q4[10]~feeder , cpu|regfile1|q4[10]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q4[10] , cpu|regfile1|q4[10], cputop, 1
instance = comp, \cpu|sr2_1|Mux5~0 , cpu|sr2_1|Mux5~0, cputop, 1
instance = comp, \cpu|sr2_1|Mux5~1 , cpu|sr2_1|Mux5~1, cputop, 1
instance = comp, \cpu|sr2_1|Mux5~2 , cpu|sr2_1|Mux5~2, cputop, 1
instance = comp, \cpu|sr2_1|Mux5~3 , cpu|sr2_1|Mux5~3, cputop, 1
instance = comp, \cpu|sr2_1|Mux5~4 , cpu|sr2_1|Mux5~4, cputop, 1
instance = comp, \cpu|sr2_1|q[10]~_Duplicate_1 , cpu|sr2_1|q[10]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[10]~17 , cpu|w_sr2[10]~17, cputop, 1
instance = comp, \cpu|w_sr2[10]~18 , cpu|w_sr2[10]~18, cputop, 1
instance = comp, \cpu|dr1|q[14] , cpu|dr1|q[14], cputop, 1
instance = comp, \cpu|pc1|Add0~42 , cpu|pc1|Add0~42, cputop, 1
instance = comp, \cpu|pc1|Add0~44 , cpu|pc1|Add0~44, cputop, 1
instance = comp, \cpu|pc1|q[14] , cpu|pc1|q[14], cputop, 1
instance = comp, \cpu|alu1|Selector1~0 , cpu|alu1|Selector1~0, cputop, 1
instance = comp, \cpu|alu1|Add0~69 , cpu|alu1|Add0~69, cputop, 1
instance = comp, \cpu|alu1|Add0~70 , cpu|alu1|Add0~70, cputop, 1
instance = comp, \cpu|alu1|Add0~71 , cpu|alu1|Add0~71, cputop, 1
instance = comp, \cpu|alu1|Selector1~1 , cpu|alu1|Selector1~1, cputop, 1
instance = comp, \cpu|alu1|q[14] , cpu|alu1|q[14], cputop, 1
instance = comp, \cpu|w_d1[14]~13 , cpu|w_d1[14]~13, cputop, 1
instance = comp, \cpu|regfile1|q5[14] , cpu|regfile1|q5[14], cputop, 1
instance = comp, \cpu|sr1_1|Mux1~0 , cpu|sr1_1|Mux1~0, cputop, 1
instance = comp, \cpu|sr1_1|Mux1~1 , cpu|sr1_1|Mux1~1, cputop, 1
instance = comp, \cpu|sr1_1|Mux1~2 , cpu|sr1_1|Mux1~2, cputop, 1
instance = comp, \cpu|sr1_1|Mux1~3 , cpu|sr1_1|Mux1~3, cputop, 1
instance = comp, \cpu|sr1_1|Mux1~4 , cpu|sr1_1|Mux1~4, cputop, 1
instance = comp, \cpu|sr1_1|q[14]~_Duplicate_1 , cpu|sr1_1|q[14]~_Duplicate_1, cputop, 1
instance = comp, \cpu|sr1_1|q[15]~_Duplicate_1 , cpu|sr1_1|q[15]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|WideNor0~0 , cpu|alu1|WideNor0~0, cputop, 1
instance = comp, \cpu|alu1|WideNor0~2 , cpu|alu1|WideNor0~2, cputop, 1
instance = comp, \cpu|alu1|WideNor0~1 , cpu|alu1|WideNor0~1, cputop, 1
instance = comp, \cpu|alu1|WideNor0~4 , cpu|alu1|WideNor0~4, cputop, 1
instance = comp, \cpu|alu1|q[15]~2 , cpu|alu1|q[15]~2, cputop, 1
instance = comp, \cpu|alu1|Selector6~0 , cpu|alu1|Selector6~0, cputop, 1
instance = comp, \cpu|alu1|Selector6~1 , cpu|alu1|Selector6~1, cputop, 1
instance = comp, \cpu|alu1|q[9] , cpu|alu1|q[9], cputop, 1
instance = comp, \cpu|dr1|q[9]~feeder , cpu|dr1|q[9]~feeder, cputop, 1
instance = comp, \cpu|dr1|q[9] , cpu|dr1|q[9], cputop, 1
instance = comp, \cpu|w_d1[9]~16 , cpu|w_d1[9]~16, cputop, 1
instance = comp, \cpu|regfile1|q3[9]~feeder , cpu|regfile1|q3[9]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q3[9] , cpu|regfile1|q3[9], cputop, 1
instance = comp, \cpu|sr2_1|Mux6~2 , cpu|sr2_1|Mux6~2, cputop, 1
instance = comp, \cpu|sr2_1|Mux6~3 , cpu|sr2_1|Mux6~3, cputop, 1
instance = comp, \cpu|sr2_1|Mux6~0 , cpu|sr2_1|Mux6~0, cputop, 1
instance = comp, \cpu|sr2_1|Mux6~1 , cpu|sr2_1|Mux6~1, cputop, 1
instance = comp, \cpu|sr2_1|Mux6~4 , cpu|sr2_1|Mux6~4, cputop, 1
instance = comp, \cpu|sr2_1|q[9]~_Duplicate_1feeder , cpu|sr2_1|q[9]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_1|q[9]~_Duplicate_1 , cpu|sr2_1|q[9]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[9]~15 , cpu|w_sr2[9]~15, cputop, 1
instance = comp, \cpu|w_sr2[9]~16 , cpu|w_sr2[9]~16, cputop, 1
instance = comp, \cpu|dr0|q[11]~feeder , cpu|dr0|q[11]~feeder, cputop, 1
instance = comp, \cpu|dr0|q[11] , cpu|dr0|q[11], cputop, 1
instance = comp, \cpu|w_d0[11]~17 , cpu|w_d0[11]~17, cputop, 1
instance = comp, \cpu|regfile0|q3[11] , cpu|regfile0|q3[11], cputop, 1
instance = comp, \cpu|sr1_0|Mux4~2 , cpu|sr1_0|Mux4~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux4~3 , cpu|sr1_0|Mux4~3, cputop, 1
instance = comp, \cpu|sr1_0|Mux4~0 , cpu|sr1_0|Mux4~0, cputop, 1
instance = comp, \cpu|sr1_0|Mux4~1 , cpu|sr1_0|Mux4~1, cputop, 1
instance = comp, \cpu|sr1_0|Mux4~4 , cpu|sr1_0|Mux4~4, cputop, 1
instance = comp, \cpu|alu0|Selector5~0 , cpu|alu0|Selector5~0, cputop, 1
instance = comp, \cpu|alu0|Selector5~1 , cpu|alu0|Selector5~1, cputop, 1
instance = comp, \cpu|alu0|q[10] , cpu|alu0|q[10], cputop, 1
instance = comp, \cpu|w_d0[10]~16 , cpu|w_d0[10]~16, cputop, 1
instance = comp, \cpu|regfile0|q3[10]~feeder , cpu|regfile0|q3[10]~feeder, cputop, 1
instance = comp, \cpu|regfile0|q3[10] , cpu|regfile0|q3[10], cputop, 1
instance = comp, \cpu|sr1_0|Mux5~2 , cpu|sr1_0|Mux5~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux5~3 , cpu|sr1_0|Mux5~3, cputop, 1
instance = comp, \cpu|sr1_0|Mux5~0 , cpu|sr1_0|Mux5~0, cputop, 1
instance = comp, \cpu|sr1_0|Mux5~1 , cpu|sr1_0|Mux5~1, cputop, 1
instance = comp, \cpu|sr1_0|Mux5~4 , cpu|sr1_0|Mux5~4, cputop, 1
instance = comp, \cpu|alu0|Selector6~0 , cpu|alu0|Selector6~0, cputop, 1
instance = comp, \cpu|alu0|Selector6~1 , cpu|alu0|Selector6~1, cputop, 1
instance = comp, \cpu|alu0|q[9] , cpu|alu0|q[9], cputop, 1
instance = comp, \cpu|w_d0[9]~15 , cpu|w_d0[9]~15, cputop, 1
instance = comp, \cpu|regfile0|q5[9] , cpu|regfile0|q5[9], cputop, 1
instance = comp, \cpu|sr1_0|Mux6~0 , cpu|sr1_0|Mux6~0, cputop, 1
instance = comp, \cpu|sr1_0|Mux6~1 , cpu|sr1_0|Mux6~1, cputop, 1
instance = comp, \cpu|sr1_0|Mux6~2 , cpu|sr1_0|Mux6~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux6~3 , cpu|sr1_0|Mux6~3, cputop, 1
instance = comp, \cpu|sr1_0|Mux6~4 , cpu|sr1_0|Mux6~4, cputop, 1
instance = comp, \cpu|alu0|Selector7~0 , cpu|alu0|Selector7~0, cputop, 1
instance = comp, \cpu|alu0|Selector7~1 , cpu|alu0|Selector7~1, cputop, 1
instance = comp, \cpu|alu0|q[8] , cpu|alu0|q[8], cputop, 1
instance = comp, \cpu|dr0|q[8]~feeder , cpu|dr0|q[8]~feeder, cputop, 1
instance = comp, \cpu|dr0|q[8] , cpu|dr0|q[8], cputop, 1
instance = comp, \cpu|w_d0[8]~14 , cpu|w_d0[8]~14, cputop, 1
instance = comp, \cpu|regfile0|q3[8] , cpu|regfile0|q3[8], cputop, 1
instance = comp, \cpu|sr2_0|Mux7~2 , cpu|sr2_0|Mux7~2, cputop, 1
instance = comp, \cpu|sr2_0|Mux7~3 , cpu|sr2_0|Mux7~3, cputop, 1
instance = comp, \cpu|sr2_0|Mux7~0 , cpu|sr2_0|Mux7~0, cputop, 1
instance = comp, \cpu|sr2_0|Mux7~1 , cpu|sr2_0|Mux7~1, cputop, 1
instance = comp, \cpu|sr2_0|Mux7~4 , cpu|sr2_0|Mux7~4, cputop, 1
instance = comp, \cpu|sr2_0|q[8]~_Duplicate_1 , cpu|sr2_0|q[8]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[8]~14 , cpu|w_sr2[8]~14, cputop, 1
instance = comp, \cpu|dr1|q[8]~feeder , cpu|dr1|q[8]~feeder, cputop, 1
instance = comp, \cpu|dr1|q[8] , cpu|dr1|q[8], cputop, 1
instance = comp, \cpu|w_d1[8]~15 , cpu|w_d1[8]~15, cputop, 1
instance = comp, \cpu|regfile1|q6[8] , cpu|regfile1|q6[8], cputop, 1
instance = comp, \cpu|sr1_1|Mux7~0 , cpu|sr1_1|Mux7~0, cputop, 1
instance = comp, \cpu|sr1_1|Mux7~1 , cpu|sr1_1|Mux7~1, cputop, 1
instance = comp, \cpu|sr1_1|Mux7~2 , cpu|sr1_1|Mux7~2, cputop, 1
instance = comp, \cpu|sr1_1|Mux7~3 , cpu|sr1_1|Mux7~3, cputop, 1
instance = comp, \cpu|sr1_1|Mux7~4 , cpu|sr1_1|Mux7~4, cputop, 1
instance = comp, \cpu|alu1|Selector8~0 , cpu|alu1|Selector8~0, cputop, 1
instance = comp, \cpu|alu1|Selector8~2 , cpu|alu1|Selector8~2, cputop, 1
instance = comp, \cpu|alu1|q[7] , cpu|alu1|q[7], cputop, 1
instance = comp, \cpu|dr1|q[7] , cpu|dr1|q[7], cputop, 1
instance = comp, \cpu|w_d1[7]~11 , cpu|w_d1[7]~11, cputop, 1
instance = comp, \cpu|regfile1|q5[7]~feeder , cpu|regfile1|q5[7]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q5[7] , cpu|regfile1|q5[7], cputop, 1
instance = comp, \cpu|sr2_1|Mux8~0 , cpu|sr2_1|Mux8~0, cputop, 1
instance = comp, \cpu|sr2_1|Mux8~1 , cpu|sr2_1|Mux8~1, cputop, 1
instance = comp, \cpu|sr2_1|Mux8~2 , cpu|sr2_1|Mux8~2, cputop, 1
instance = comp, \cpu|sr2_1|Mux8~3 , cpu|sr2_1|Mux8~3, cputop, 1
instance = comp, \cpu|sr2_1|Mux8~4 , cpu|sr2_1|Mux8~4, cputop, 1
instance = comp, \cpu|sr2_1|q[7]~_Duplicate_1 , cpu|sr2_1|q[7]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[7]~27 , cpu|w_sr2[7]~27, cputop, 1
instance = comp, \cpu|w_sr2[7]~28 , cpu|w_sr2[7]~28, cputop, 1
instance = comp, \cpu|dr2|q[10]~feeder , cpu|dr2|q[10]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[10] , cpu|dr2|q[10], cputop, 1
instance = comp, \cpu|w_d2[10]~16 , cpu|w_d2[10]~16, cputop, 1
instance = comp, \cpu|regfile2|q5[10] , cpu|regfile2|q5[10], cputop, 1
instance = comp, \cpu|sr1_2|Mux5~0 , cpu|sr1_2|Mux5~0, cputop, 1
instance = comp, \cpu|sr1_2|Mux5~1 , cpu|sr1_2|Mux5~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux5~2 , cpu|sr1_2|Mux5~2, cputop, 1
instance = comp, \cpu|sr1_2|Mux5~3 , cpu|sr1_2|Mux5~3, cputop, 1
instance = comp, \cpu|sr1_2|Mux5~4 , cpu|sr1_2|Mux5~4, cputop, 1
instance = comp, \cpu|alu2|Selector6~0 , cpu|alu2|Selector6~0, cputop, 1
instance = comp, \cpu|alu2|Selector6~1 , cpu|alu2|Selector6~1, cputop, 1
instance = comp, \cpu|alu2|q[9] , cpu|alu2|q[9], cputop, 1
instance = comp, \cpu|w_d2[9]~15 , cpu|w_d2[9]~15, cputop, 1
instance = comp, \cpu|regfile2|q5[9] , cpu|regfile2|q5[9], cputop, 1
instance = comp, \cpu|sr1_2|Mux6~0 , cpu|sr1_2|Mux6~0, cputop, 1
instance = comp, \cpu|sr1_2|Mux6~1 , cpu|sr1_2|Mux6~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux6~2 , cpu|sr1_2|Mux6~2, cputop, 1
instance = comp, \cpu|sr1_2|Mux6~3 , cpu|sr1_2|Mux6~3, cputop, 1
instance = comp, \cpu|sr1_2|Mux6~4 , cpu|sr1_2|Mux6~4, cputop, 1
instance = comp, \cpu|alu2|Selector7~0 , cpu|alu2|Selector7~0, cputop, 1
instance = comp, \cpu|alu2|Selector7~1 , cpu|alu2|Selector7~1, cputop, 1
instance = comp, \cpu|alu2|q[8] , cpu|alu2|q[8], cputop, 1
instance = comp, \cpu|dr2|q[8]~feeder , cpu|dr2|q[8]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[8] , cpu|dr2|q[8], cputop, 1
instance = comp, \cpu|w_d2[8]~14 , cpu|w_d2[8]~14, cputop, 1
instance = comp, \cpu|regfile2|q3[8] , cpu|regfile2|q3[8], cputop, 1
instance = comp, \cpu|sr1_2|Mux7~2 , cpu|sr1_2|Mux7~2, cputop, 1
instance = comp, \cpu|sr1_2|Mux7~3 , cpu|sr1_2|Mux7~3, cputop, 1
instance = comp, \cpu|sr1_2|Mux7~0 , cpu|sr1_2|Mux7~0, cputop, 1
instance = comp, \cpu|sr1_2|Mux7~1 , cpu|sr1_2|Mux7~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux7~4 , cpu|sr1_2|Mux7~4, cputop, 1
instance = comp, \cpu|alu2|Selector9~1 , cpu|alu2|Selector9~1, cputop, 1
instance = comp, \cpu|alu2|Selector9~0 , cpu|alu2|Selector9~0, cputop, 1
instance = comp, \cpu|alu2|Selector9~2 , cpu|alu2|Selector9~2, cputop, 1
instance = comp, \cpu|alu2|q[6] , cpu|alu2|q[6], cputop, 1
instance = comp, \cpu|dr2|q[6]~feeder , cpu|dr2|q[6]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[6] , cpu|dr2|q[6], cputop, 1
instance = comp, \cpu|w_d2[6]~9 , cpu|w_d2[6]~9, cputop, 1
instance = comp, \cpu|regfile2|q3[6] , cpu|regfile2|q3[6], cputop, 1
instance = comp, \cpu|sr1_2|Mux9~2 , cpu|sr1_2|Mux9~2, cputop, 1
instance = comp, \cpu|sr1_2|Mux9~3 , cpu|sr1_2|Mux9~3, cputop, 1
instance = comp, \cpu|sr1_2|Mux9~0 , cpu|sr1_2|Mux9~0, cputop, 1
instance = comp, \cpu|sr1_2|Mux9~1 , cpu|sr1_2|Mux9~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux9~4 , cpu|sr1_2|Mux9~4, cputop, 1
instance = comp, \cpu|alu2|Selector10~1 , cpu|alu2|Selector10~1, cputop, 1
instance = comp, \cpu|alu2|Selector10~2 , cpu|alu2|Selector10~2, cputop, 1
instance = comp, \cpu|alu2|q[5] , cpu|alu2|q[5], cputop, 1
instance = comp, \cpu|w_d2[5]~8 , cpu|w_d2[5]~8, cputop, 1
instance = comp, \cpu|regfile2|q4[5]~feeder , cpu|regfile2|q4[5]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q4[5] , cpu|regfile2|q4[5], cputop, 1
instance = comp, \cpu|sr1_2|Mux10~0 , cpu|sr1_2|Mux10~0, cputop, 1
instance = comp, \cpu|sr1_2|Mux10~1 , cpu|sr1_2|Mux10~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux10~2 , cpu|sr1_2|Mux10~2, cputop, 1
instance = comp, \cpu|sr1_2|Mux10~3 , cpu|sr1_2|Mux10~3, cputop, 1
instance = comp, \cpu|sr1_2|Mux10~4 , cpu|sr1_2|Mux10~4, cputop, 1
instance = comp, \cpu|alu2|Selector11~1 , cpu|alu2|Selector11~1, cputop, 1
instance = comp, \cpu|alu2|Selector11~2 , cpu|alu2|Selector11~2, cputop, 1
instance = comp, \cpu|alu2|q[4] , cpu|alu2|q[4], cputop, 1
instance = comp, \cpu|dr2|q[4]~feeder , cpu|dr2|q[4]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[4] , cpu|dr2|q[4], cputop, 1
instance = comp, \cpu|w_d2[4]~7 , cpu|w_d2[4]~7, cputop, 1
instance = comp, \cpu|regfile2|q1[4] , cpu|regfile2|q1[4], cputop, 1
instance = comp, \cpu|sr1_2|Mux11~2 , cpu|sr1_2|Mux11~2, cputop, 1
instance = comp, \cpu|sr1_2|Mux11~3 , cpu|sr1_2|Mux11~3, cputop, 1
instance = comp, \cpu|sr1_2|Mux11~0 , cpu|sr1_2|Mux11~0, cputop, 1
instance = comp, \cpu|sr1_2|Mux11~1 , cpu|sr1_2|Mux11~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux11~4 , cpu|sr1_2|Mux11~4, cputop, 1
instance = comp, \cpu|alu2|Selector13~1 , cpu|alu2|Selector13~1, cputop, 1
instance = comp, \cpu|alu2|Selector13~0 , cpu|alu2|Selector13~0, cputop, 1
instance = comp, \cpu|alu2|Selector13~2 , cpu|alu2|Selector13~2, cputop, 1
instance = comp, \cpu|alu2|q[2] , cpu|alu2|q[2], cputop, 1
instance = comp, \cpu|w_d2[2]~5 , cpu|w_d2[2]~5, cputop, 1
instance = comp, \cpu|regfile2|q0[2]~feeder , cpu|regfile2|q0[2]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q0[2] , cpu|regfile2|q0[2], cputop, 1
instance = comp, \cpu|sr2_2|Mux13~2 , cpu|sr2_2|Mux13~2, cputop, 1
instance = comp, \cpu|sr2_2|Mux13~3 , cpu|sr2_2|Mux13~3, cputop, 1
instance = comp, \cpu|sr2_2|Mux13~0 , cpu|sr2_2|Mux13~0, cputop, 1
instance = comp, \cpu|sr2_2|Mux13~1 , cpu|sr2_2|Mux13~1, cputop, 1
instance = comp, \cpu|sr2_2|Mux13~4 , cpu|sr2_2|Mux13~4, cputop, 1
instance = comp, \cpu|sr2_2|q[2]~_Duplicate_1feeder , cpu|sr2_2|q[2]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr2_2|q[2]~_Duplicate_1 , cpu|sr2_2|q[2]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[2]~33 , cpu|w_sr2[2]~33, cputop, 1
instance = comp, \cpu|w_sr2[2]~34 , cpu|w_sr2[2]~34, cputop, 1
instance = comp, \cpu|dr2|q[7]~feeder , cpu|dr2|q[7]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[7] , cpu|dr2|q[7], cputop, 1
instance = comp, \cpu|w_d2[7]~10 , cpu|w_d2[7]~10, cputop, 1
instance = comp, \cpu|regfile2|q3[7] , cpu|regfile2|q3[7], cputop, 1
instance = comp, \cpu|sr1_2|Mux8~2 , cpu|sr1_2|Mux8~2, cputop, 1
instance = comp, \cpu|sr1_2|Mux8~3 , cpu|sr1_2|Mux8~3, cputop, 1
instance = comp, \cpu|sr1_2|Mux8~0 , cpu|sr1_2|Mux8~0, cputop, 1
instance = comp, \cpu|sr1_2|Mux8~1 , cpu|sr1_2|Mux8~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux8~4 , cpu|sr1_2|Mux8~4, cputop, 1
instance = comp, \cpu|sr1_2|q[7]~_Duplicate_1 , cpu|sr1_2|q[7]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr1[7]~18 , cpu|w_sr1[7]~18, cputop, 1
instance = comp, \cpu|w_sr1[7]~19 , cpu|w_sr1[7]~19, cputop, 1
instance = comp, \cpu|w_sr1[7]~20 , cpu|w_sr1[7]~20, cputop, 1
instance = comp, \cpu|dr0|q[4]~feeder , cpu|dr0|q[4]~feeder, cputop, 1
instance = comp, \cpu|dr0|q[4] , cpu|dr0|q[4], cputop, 1
instance = comp, \cpu|w_d0[4]~7 , cpu|w_d0[4]~7, cputop, 1
instance = comp, \cpu|regfile0|q4[4] , cpu|regfile0|q4[4], cputop, 1
instance = comp, \cpu|sr2_0|Mux11~0 , cpu|sr2_0|Mux11~0, cputop, 1
instance = comp, \cpu|sr2_0|Mux11~1 , cpu|sr2_0|Mux11~1, cputop, 1
instance = comp, \cpu|sr2_0|Mux11~2 , cpu|sr2_0|Mux11~2, cputop, 1
instance = comp, \cpu|sr2_0|Mux11~3 , cpu|sr2_0|Mux11~3, cputop, 1
instance = comp, \cpu|sr2_0|Mux11~4 , cpu|sr2_0|Mux11~4, cputop, 1
instance = comp, \cpu|sr2_0|q[4]~_Duplicate_1 , cpu|sr2_0|q[4]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~26 , cpu|alu0|Add0~26, cputop, 1
instance = comp, \cpu|alu0|Add0~27 , cpu|alu0|Add0~27, cputop, 1
instance = comp, \cpu|sr1_0|q[4]~_Duplicate_1 , cpu|sr1_0|q[4]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Add0~28 , cpu|alu0|Add0~28, cputop, 1
instance = comp, \cpu|alu0|Add0~23 , cpu|alu0|Add0~23, cputop, 1
instance = comp, \cpu|alu0|Add0~20 , cpu|alu0|Add0~20, cputop, 1
instance = comp, \cpu|alu0|Add0~21 , cpu|alu0|Add0~21, cputop, 1
instance = comp, \cpu|alu0|Add0~13 , cpu|alu0|Add0~13, cputop, 1
instance = comp, \cpu|alu0|Add0~14 , cpu|alu0|Add0~14, cputop, 1
instance = comp, \cpu|sr1_0|q[2]~_Duplicate_1 , cpu|sr1_0|q[2]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|Selector13~1 , cpu|alu0|Selector13~1, cputop, 1
instance = comp, \cpu|alu0|Add0~17 , cpu|alu0|Add0~17, cputop, 1
instance = comp, \cpu|alu0|Selector13~0 , cpu|alu0|Selector13~0, cputop, 1
instance = comp, \cpu|alu0|Selector13~2 , cpu|alu0|Selector13~2, cputop, 1
instance = comp, \cpu|alu0|q[2] , cpu|alu0|q[2], cputop, 1
instance = comp, \cpu|pc0|Add0~6 , cpu|pc0|Add0~6, cputop, 1
instance = comp, \cpu|pc0|Add0~8 , cpu|pc0|Add0~8, cputop, 1
instance = comp, \cpu|pc0|q[2] , cpu|pc0|q[2], cputop, 1
instance = comp, \cpu|alu0|Add0~15 , cpu|alu0|Add0~15, cputop, 1
instance = comp, \cpu|alu0|Add0~16 , cpu|alu0|Add0~16, cputop, 1
instance = comp, \cpu|alu0|Add0~24 , cpu|alu0|Add0~24, cputop, 1
instance = comp, \cpu|alu0|Add0~29 , cpu|alu0|Add0~29, cputop, 1
instance = comp, \cpu|alu0|Add0~34 , cpu|alu0|Add0~34, cputop, 1
instance = comp, \cpu|alu0|Selector9~0 , cpu|alu0|Selector9~0, cputop, 1
instance = comp, \cpu|alu0|Selector9~1 , cpu|alu0|Selector9~1, cputop, 1
instance = comp, \cpu|alu0|Selector9~2 , cpu|alu0|Selector9~2, cputop, 1
instance = comp, \cpu|alu0|q[6] , cpu|alu0|q[6], cputop, 1
instance = comp, \cpu|w_d0[6]~9 , cpu|w_d0[6]~9, cputop, 1
instance = comp, \cpu|regfile0|q2[6] , cpu|regfile0|q2[6], cputop, 1
instance = comp, \cpu|sr1_0|Mux9~2 , cpu|sr1_0|Mux9~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux9~3 , cpu|sr1_0|Mux9~3, cputop, 1
instance = comp, \cpu|sr1_0|Mux9~0 , cpu|sr1_0|Mux9~0, cputop, 1
instance = comp, \cpu|sr1_0|Mux9~1 , cpu|sr1_0|Mux9~1, cputop, 1
instance = comp, \cpu|sr1_0|Mux9~4 , cpu|sr1_0|Mux9~4, cputop, 1
instance = comp, \cpu|sr1_0|q[6]~_Duplicate_1 , cpu|sr1_0|q[6]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr1[6]~16 , cpu|w_sr1[6]~16, cputop, 1
instance = comp, \cpu|w_sr1[6]~17 , cpu|w_sr1[6]~17, cputop, 1
instance = comp, \cpu|dr0|q[5]~feeder , cpu|dr0|q[5]~feeder, cputop, 1
instance = comp, \cpu|dr0|q[5] , cpu|dr0|q[5], cputop, 1
instance = comp, \cpu|alu0|Selector10~1 , cpu|alu0|Selector10~1, cputop, 1
instance = comp, \cpu|alu0|Selector10~0 , cpu|alu0|Selector10~0, cputop, 1
instance = comp, \cpu|alu0|Selector10~2 , cpu|alu0|Selector10~2, cputop, 1
instance = comp, \cpu|alu0|q[5] , cpu|alu0|q[5], cputop, 1
instance = comp, \cpu|w_d0[5]~8 , cpu|w_d0[5]~8, cputop, 1
instance = comp, \cpu|regfile0|q7[5] , cpu|regfile0|q7[5], cputop, 1
instance = comp, \cpu|sr1_0|Mux10~0 , cpu|sr1_0|Mux10~0, cputop, 1
instance = comp, \cpu|sr1_0|Mux10~1 , cpu|sr1_0|Mux10~1, cputop, 1
instance = comp, \cpu|sr1_0|Mux10~2 , cpu|sr1_0|Mux10~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux10~3 , cpu|sr1_0|Mux10~3, cputop, 1
instance = comp, \cpu|sr1_0|Mux10~4 , cpu|sr1_0|Mux10~4, cputop, 1
instance = comp, \cpu|sr1_0|q[5]~_Duplicate_1 , cpu|sr1_0|q[5]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr1[5]~13 , cpu|w_sr1[5]~13, cputop, 1
instance = comp, \cpu|w_sr1[5]~14 , cpu|w_sr1[5]~14, cputop, 1
instance = comp, \cpu|w_sr1[5]~15 , cpu|w_sr1[5]~15, cputop, 1
instance = comp, \cpu|dr1|q[6]~feeder , cpu|dr1|q[6]~feeder, cputop, 1
instance = comp, \cpu|dr1|q[6] , cpu|dr1|q[6], cputop, 1
instance = comp, \cpu|w_d1[6]~10 , cpu|w_d1[6]~10, cputop, 1
instance = comp, \cpu|regfile1|q7[6] , cpu|regfile1|q7[6], cputop, 1
instance = comp, \cpu|sr1_1|Mux9~0 , cpu|sr1_1|Mux9~0, cputop, 1
instance = comp, \cpu|sr1_1|Mux9~1 , cpu|sr1_1|Mux9~1, cputop, 1
instance = comp, \cpu|sr1_1|Mux9~2 , cpu|sr1_1|Mux9~2, cputop, 1
instance = comp, \cpu|sr1_1|Mux9~3 , cpu|sr1_1|Mux9~3, cputop, 1
instance = comp, \cpu|sr1_1|Mux9~4 , cpu|sr1_1|Mux9~4, cputop, 1
instance = comp, \cpu|alu1|Selector10~1 , cpu|alu1|Selector10~1, cputop, 1
instance = comp, \cpu|alu1|Selector10~0 , cpu|alu1|Selector10~0, cputop, 1
instance = comp, \cpu|alu1|Selector10~2 , cpu|alu1|Selector10~2, cputop, 1
instance = comp, \cpu|alu1|q[5] , cpu|alu1|q[5], cputop, 1
instance = comp, \cpu|dr1|q[5]~feeder , cpu|dr1|q[5]~feeder, cputop, 1
instance = comp, \cpu|dr1|q[5] , cpu|dr1|q[5], cputop, 1
instance = comp, \cpu|w_d1[5]~9 , cpu|w_d1[5]~9, cputop, 1
instance = comp, \cpu|regfile1|q0[5] , cpu|regfile1|q0[5], cputop, 1
instance = comp, \cpu|sr1_1|Mux10~2 , cpu|sr1_1|Mux10~2, cputop, 1
instance = comp, \cpu|sr1_1|Mux10~3 , cpu|sr1_1|Mux10~3, cputop, 1
instance = comp, \cpu|sr1_1|Mux10~0 , cpu|sr1_1|Mux10~0, cputop, 1
instance = comp, \cpu|sr1_1|Mux10~1 , cpu|sr1_1|Mux10~1, cputop, 1
instance = comp, \cpu|sr1_1|Mux10~4 , cpu|sr1_1|Mux10~4, cputop, 1
instance = comp, \cpu|alu1|Selector13~1 , cpu|alu1|Selector13~1, cputop, 1
instance = comp, \cpu|alu1|Selector13~0 , cpu|alu1|Selector13~0, cputop, 1
instance = comp, \cpu|alu1|Selector13~2 , cpu|alu1|Selector13~2, cputop, 1
instance = comp, \cpu|alu1|q[2] , cpu|alu1|q[2], cputop, 1
instance = comp, \cpu|dr1|q[2]~feeder , cpu|dr1|q[2]~feeder, cputop, 1
instance = comp, \cpu|dr1|q[2] , cpu|dr1|q[2], cputop, 1
instance = comp, \cpu|w_d1[2]~6 , cpu|w_d1[2]~6, cputop, 1
instance = comp, \cpu|regfile1|q4[2] , cpu|regfile1|q4[2], cputop, 1
instance = comp, \cpu|sr1_1|Mux13~0 , cpu|sr1_1|Mux13~0, cputop, 1
instance = comp, \cpu|sr1_1|Mux13~1 , cpu|sr1_1|Mux13~1, cputop, 1
instance = comp, \cpu|sr1_1|Mux13~2 , cpu|sr1_1|Mux13~2, cputop, 1
instance = comp, \cpu|sr1_1|Mux13~3 , cpu|sr1_1|Mux13~3, cputop, 1
instance = comp, \cpu|sr1_1|Mux13~4 , cpu|sr1_1|Mux13~4, cputop, 1
instance = comp, \cpu|alu1|Selector14~1 , cpu|alu1|Selector14~1, cputop, 1
instance = comp, \cpu|alu1|Selector14~0 , cpu|alu1|Selector14~0, cputop, 1
instance = comp, \cpu|alu1|Selector14~2 , cpu|alu1|Selector14~2, cputop, 1
instance = comp, \cpu|alu1|q[1] , cpu|alu1|q[1], cputop, 1
instance = comp, \cpu|dr1|q[1]~feeder , cpu|dr1|q[1]~feeder, cputop, 1
instance = comp, \cpu|dr1|q[1] , cpu|dr1|q[1], cputop, 1
instance = comp, \cpu|w_d1[1]~5 , cpu|w_d1[1]~5, cputop, 1
instance = comp, \cpu|regfile1|q3[1]~feeder , cpu|regfile1|q3[1]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q3[1] , cpu|regfile1|q3[1], cputop, 1
instance = comp, \cpu|sr1_1|Mux14~2 , cpu|sr1_1|Mux14~2, cputop, 1
instance = comp, \cpu|sr1_1|Mux14~3 , cpu|sr1_1|Mux14~3, cputop, 1
instance = comp, \cpu|sr1_1|Mux14~0 , cpu|sr1_1|Mux14~0, cputop, 1
instance = comp, \cpu|sr1_1|Mux14~1 , cpu|sr1_1|Mux14~1, cputop, 1
instance = comp, \cpu|sr1_1|Mux14~4 , cpu|sr1_1|Mux14~4, cputop, 1
instance = comp, \cpu|alu1|Selector11~1 , cpu|alu1|Selector11~1, cputop, 1
instance = comp, \cpu|alu1|Selector11~0 , cpu|alu1|Selector11~0, cputop, 1
instance = comp, \cpu|alu1|Selector11~2 , cpu|alu1|Selector11~2, cputop, 1
instance = comp, \cpu|alu1|q[4] , cpu|alu1|q[4], cputop, 1
instance = comp, \cpu|dr1|q[4]~feeder , cpu|dr1|q[4]~feeder, cputop, 1
instance = comp, \cpu|dr1|q[4] , cpu|dr1|q[4], cputop, 1
instance = comp, \cpu|w_d1[4]~8 , cpu|w_d1[4]~8, cputop, 1
instance = comp, \cpu|regfile1|q0[4] , cpu|regfile1|q0[4], cputop, 1
instance = comp, \cpu|sr1_1|Mux11~2 , cpu|sr1_1|Mux11~2, cputop, 1
instance = comp, \cpu|sr1_1|Mux11~3 , cpu|sr1_1|Mux11~3, cputop, 1
instance = comp, \cpu|sr1_1|Mux11~0 , cpu|sr1_1|Mux11~0, cputop, 1
instance = comp, \cpu|sr1_1|Mux11~1 , cpu|sr1_1|Mux11~1, cputop, 1
instance = comp, \cpu|sr1_1|Mux11~4 , cpu|sr1_1|Mux11~4, cputop, 1
instance = comp, \cpu|sr1_1|q[4]~_Duplicate_1 , cpu|sr1_1|q[4]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr1[4]~11 , cpu|w_sr1[4]~11, cputop, 1
instance = comp, \cpu|w_sr1[4]~12 , cpu|w_sr1[4]~12, cputop, 1
instance = comp, \cpu|dr1|q[15] , cpu|dr1|q[15], cputop, 1
instance = comp, \cpu|pc1|Add0~45 , cpu|pc1|Add0~45, cputop, 1
instance = comp, \cpu|pc1|Add0~47 , cpu|pc1|Add0~47, cputop, 1
instance = comp, \cpu|pc1|q[15] , cpu|pc1|q[15], cputop, 1
instance = comp, \cpu|alu1|Selector0~0 , cpu|alu1|Selector0~0, cputop, 1
instance = comp, \cpu|alu1|Add0~74 , cpu|alu1|Add0~74, cputop, 1
instance = comp, \cpu|alu1|Add0~73 , cpu|alu1|Add0~73, cputop, 1
instance = comp, \cpu|alu1|Add0~75 , cpu|alu1|Add0~75, cputop, 1
instance = comp, \cpu|alu1|Selector0~1 , cpu|alu1|Selector0~1, cputop, 1
instance = comp, \cpu|alu1|q[15] , cpu|alu1|q[15], cputop, 1
instance = comp, \cpu|w_d1[15]~14 , cpu|w_d1[15]~14, cputop, 1
instance = comp, \cpu|regfile1|q5[15]~feeder , cpu|regfile1|q5[15]~feeder, cputop, 1
instance = comp, \cpu|regfile1|q5[15] , cpu|regfile1|q5[15], cputop, 1
instance = comp, \cpu|sr2_1|Mux0~0 , cpu|sr2_1|Mux0~0, cputop, 1
instance = comp, \cpu|sr2_1|Mux0~1 , cpu|sr2_1|Mux0~1, cputop, 1
instance = comp, \cpu|sr2_1|Mux0~2 , cpu|sr2_1|Mux0~2, cputop, 1
instance = comp, \cpu|sr2_1|Mux0~3 , cpu|sr2_1|Mux0~3, cputop, 1
instance = comp, \cpu|sr2_1|Mux0~4 , cpu|sr2_1|Mux0~4, cputop, 1
instance = comp, \cpu|sr2_1|q[15]~_Duplicate_1 , cpu|sr2_1|q[15]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu1|LessThan0~1 , cpu|alu1|LessThan0~1, cputop, 1
instance = comp, \cpu|alu1|LessThan0~3 , cpu|alu1|LessThan0~3, cputop, 1
instance = comp, \cpu|alu1|LessThan0~5 , cpu|alu1|LessThan0~5, cputop, 1
instance = comp, \cpu|alu1|LessThan0~7 , cpu|alu1|LessThan0~7, cputop, 1
instance = comp, \cpu|alu1|LessThan0~9 , cpu|alu1|LessThan0~9, cputop, 1
instance = comp, \cpu|alu1|LessThan0~11 , cpu|alu1|LessThan0~11, cputop, 1
instance = comp, \cpu|alu1|LessThan0~13 , cpu|alu1|LessThan0~13, cputop, 1
instance = comp, \cpu|alu1|LessThan0~15 , cpu|alu1|LessThan0~15, cputop, 1
instance = comp, \cpu|alu1|LessThan0~17 , cpu|alu1|LessThan0~17, cputop, 1
instance = comp, \cpu|alu1|LessThan0~19 , cpu|alu1|LessThan0~19, cputop, 1
instance = comp, \cpu|alu1|LessThan0~21 , cpu|alu1|LessThan0~21, cputop, 1
instance = comp, \cpu|alu1|LessThan0~23 , cpu|alu1|LessThan0~23, cputop, 1
instance = comp, \cpu|alu1|LessThan0~25 , cpu|alu1|LessThan0~25, cputop, 1
instance = comp, \cpu|alu1|LessThan0~27 , cpu|alu1|LessThan0~27, cputop, 1
instance = comp, \cpu|alu1|LessThan0~29 , cpu|alu1|LessThan0~29, cputop, 1
instance = comp, \cpu|alu1|LessThan0~30 , cpu|alu1|LessThan0~30, cputop, 1
instance = comp, \cpu|alu1|Selector12~1 , cpu|alu1|Selector12~1, cputop, 1
instance = comp, \cpu|alu1|Selector12~0 , cpu|alu1|Selector12~0, cputop, 1
instance = comp, \cpu|alu1|Selector12~2 , cpu|alu1|Selector12~2, cputop, 1
instance = comp, \cpu|alu1|q[3] , cpu|alu1|q[3], cputop, 1
instance = comp, \cpu|w_d1[3]~7 , cpu|w_d1[3]~7, cputop, 1
instance = comp, \cpu|regfile1|q7[3] , cpu|regfile1|q7[3], cputop, 1
instance = comp, \cpu|sr1_1|Mux12~0 , cpu|sr1_1|Mux12~0, cputop, 1
instance = comp, \cpu|sr1_1|Mux12~1 , cpu|sr1_1|Mux12~1, cputop, 1
instance = comp, \cpu|sr1_1|Mux12~2 , cpu|sr1_1|Mux12~2, cputop, 1
instance = comp, \cpu|sr1_1|Mux12~3 , cpu|sr1_1|Mux12~3, cputop, 1
instance = comp, \cpu|sr1_1|Mux12~4 , cpu|sr1_1|Mux12~4, cputop, 1
instance = comp, \cpu|sr1_1|q[3]~_Duplicate_1 , cpu|sr1_1|q[3]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr1[3]~8 , cpu|w_sr1[3]~8, cputop, 1
instance = comp, \cpu|w_sr1[3]~9 , cpu|w_sr1[3]~9, cputop, 1
instance = comp, \cpu|w_sr1[3]~10 , cpu|w_sr1[3]~10, cputop, 1
instance = comp, \cpu|dr3|q[9]~feeder , cpu|dr3|q[9]~feeder, cputop, 1
instance = comp, \cpu|dr3|q[9] , cpu|dr3|q[9], cputop, 1
instance = comp, \cpu|alu3|Selector6~0 , cpu|alu3|Selector6~0, cputop, 1
instance = comp, \cpu|alu3|Selector6~1 , cpu|alu3|Selector6~1, cputop, 1
instance = comp, \cpu|alu3|q[9] , cpu|alu3|q[9], cputop, 1
instance = comp, \cpu|w_d3[9]~7 , cpu|w_d3[9]~7, cputop, 1
instance = comp, \cpu|regfile3|q5[9] , cpu|regfile3|q5[9], cputop, 1
instance = comp, \cpu|sr1_3|Mux6~0 , cpu|sr1_3|Mux6~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux6~1 , cpu|sr1_3|Mux6~1, cputop, 1
instance = comp, \cpu|sr1_3|Mux6~2 , cpu|sr1_3|Mux6~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux6~3 , cpu|sr1_3|Mux6~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux6~4 , cpu|sr1_3|Mux6~4, cputop, 1
instance = comp, \cpu|alu3|Selector8~0 , cpu|alu3|Selector8~0, cputop, 1
instance = comp, \cpu|alu3|Selector8~1 , cpu|alu3|Selector8~1, cputop, 1
instance = comp, \cpu|alu3|q[7] , cpu|alu3|q[7], cputop, 1
instance = comp, \cpu|dr3|q[7]~feeder , cpu|dr3|q[7]~feeder, cputop, 1
instance = comp, \cpu|dr3|q[7] , cpu|dr3|q[7], cputop, 1
instance = comp, \cpu|w_d3[7]~13 , cpu|w_d3[7]~13, cputop, 1
instance = comp, \cpu|regfile3|q5[7] , cpu|regfile3|q5[7], cputop, 1
instance = comp, \cpu|sr1_3|Mux8~0 , cpu|sr1_3|Mux8~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux8~1 , cpu|sr1_3|Mux8~1, cputop, 1
instance = comp, \cpu|sr1_3|Mux8~2 , cpu|sr1_3|Mux8~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux8~3 , cpu|sr1_3|Mux8~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux8~4 , cpu|sr1_3|Mux8~4, cputop, 1
instance = comp, \cpu|alu3|Selector9~1 , cpu|alu3|Selector9~1, cputop, 1
instance = comp, \cpu|alu3|Selector9~2 , cpu|alu3|Selector9~2, cputop, 1
instance = comp, \cpu|alu3|q[6] , cpu|alu3|q[6], cputop, 1
instance = comp, \cpu|dr3|q[6]~feeder , cpu|dr3|q[6]~feeder, cputop, 1
instance = comp, \cpu|dr3|q[6] , cpu|dr3|q[6], cputop, 1
instance = comp, \cpu|w_d3[6]~12 , cpu|w_d3[6]~12, cputop, 1
instance = comp, \cpu|regfile3|q3[6] , cpu|regfile3|q3[6], cputop, 1
instance = comp, \cpu|sr1_3|Mux9~2 , cpu|sr1_3|Mux9~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux9~3 , cpu|sr1_3|Mux9~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux9~0 , cpu|sr1_3|Mux9~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux9~1 , cpu|sr1_3|Mux9~1, cputop, 1
instance = comp, \cpu|sr1_3|Mux9~4 , cpu|sr1_3|Mux9~4, cputop, 1
instance = comp, \cpu|alu3|Selector10~0 , cpu|alu3|Selector10~0, cputop, 1
instance = comp, \cpu|alu3|Selector10~1 , cpu|alu3|Selector10~1, cputop, 1
instance = comp, \cpu|alu3|Selector10~2 , cpu|alu3|Selector10~2, cputop, 1
instance = comp, \cpu|alu3|q[5] , cpu|alu3|q[5], cputop, 1
instance = comp, \cpu|dr3|q[5]~feeder , cpu|dr3|q[5]~feeder, cputop, 1
instance = comp, \cpu|dr3|q[5] , cpu|dr3|q[5], cputop, 1
instance = comp, \cpu|w_d3[5]~11 , cpu|w_d3[5]~11, cputop, 1
instance = comp, \cpu|regfile3|q5[5] , cpu|regfile3|q5[5], cputop, 1
instance = comp, \cpu|sr1_3|Mux10~0 , cpu|sr1_3|Mux10~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux10~1 , cpu|sr1_3|Mux10~1, cputop, 1
instance = comp, \cpu|sr1_3|Mux10~2 , cpu|sr1_3|Mux10~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux10~3 , cpu|sr1_3|Mux10~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux10~4 , cpu|sr1_3|Mux10~4, cputop, 1
instance = comp, \cpu|alu3|Selector11~1 , cpu|alu3|Selector11~1, cputop, 1
instance = comp, \cpu|alu3|Selector11~2 , cpu|alu3|Selector11~2, cputop, 1
instance = comp, \cpu|alu3|q[4] , cpu|alu3|q[4], cputop, 1
instance = comp, \cpu|dr3|q[4]~feeder , cpu|dr3|q[4]~feeder, cputop, 1
instance = comp, \cpu|dr3|q[4] , cpu|dr3|q[4], cputop, 1
instance = comp, \cpu|w_d3[4]~10 , cpu|w_d3[4]~10, cputop, 1
instance = comp, \cpu|regfile3|q7[4]~feeder , cpu|regfile3|q7[4]~feeder, cputop, 1
instance = comp, \cpu|regfile3|q7[4] , cpu|regfile3|q7[4], cputop, 1
instance = comp, \cpu|sr1_3|Mux11~0 , cpu|sr1_3|Mux11~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux11~1 , cpu|sr1_3|Mux11~1, cputop, 1
instance = comp, \cpu|sr1_3|Mux11~2 , cpu|sr1_3|Mux11~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux11~3 , cpu|sr1_3|Mux11~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux11~4 , cpu|sr1_3|Mux11~4, cputop, 1
instance = comp, \cpu|alu3|Selector12~0 , cpu|alu3|Selector12~0, cputop, 1
instance = comp, \cpu|alu3|Selector12~1 , cpu|alu3|Selector12~1, cputop, 1
instance = comp, \cpu|alu3|Selector12~2 , cpu|alu3|Selector12~2, cputop, 1
instance = comp, \cpu|alu3|q[3] , cpu|alu3|q[3], cputop, 1
instance = comp, \cpu|dr3|q[3]~feeder , cpu|dr3|q[3]~feeder, cputop, 1
instance = comp, \cpu|dr3|q[3] , cpu|dr3|q[3], cputop, 1
instance = comp, \cpu|w_d3[3]~17 , cpu|w_d3[3]~17, cputop, 1
instance = comp, \cpu|regfile3|q3[3] , cpu|regfile3|q3[3], cputop, 1
instance = comp, \cpu|sr1_3|Mux12~2 , cpu|sr1_3|Mux12~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux12~3 , cpu|sr1_3|Mux12~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux12~0 , cpu|sr1_3|Mux12~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux12~1 , cpu|sr1_3|Mux12~1, cputop, 1
instance = comp, \cpu|sr1_3|Mux12~4 , cpu|sr1_3|Mux12~4, cputop, 1
instance = comp, \cpu|alu3|Selector14~2 , cpu|alu3|Selector14~2, cputop, 1
instance = comp, \cpu|alu3|q[1] , cpu|alu3|q[1], cputop, 1
instance = comp, \cpu|dr3|q[1]~feeder , cpu|dr3|q[1]~feeder, cputop, 1
instance = comp, \cpu|dr3|q[1] , cpu|dr3|q[1], cputop, 1
instance = comp, \cpu|w_d3[1]~15 , cpu|w_d3[1]~15, cputop, 1
instance = comp, \cpu|regfile3|q3[1] , cpu|regfile3|q3[1], cputop, 1
instance = comp, \cpu|sr1_3|Mux14~2 , cpu|sr1_3|Mux14~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux14~3 , cpu|sr1_3|Mux14~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux14~0 , cpu|sr1_3|Mux14~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux14~1 , cpu|sr1_3|Mux14~1, cputop, 1
instance = comp, \cpu|sr1_3|Mux14~4 , cpu|sr1_3|Mux14~4, cputop, 1
instance = comp, \cpu|alu3|Selector7~0 , cpu|alu3|Selector7~0, cputop, 1
instance = comp, \cpu|alu3|Selector7~1 , cpu|alu3|Selector7~1, cputop, 1
instance = comp, \cpu|alu3|q[8] , cpu|alu3|q[8], cputop, 1
instance = comp, \cpu|dr3|q[8]~feeder , cpu|dr3|q[8]~feeder, cputop, 1
instance = comp, \cpu|dr3|q[8] , cpu|dr3|q[8], cputop, 1
instance = comp, \cpu|w_d3[8]~6 , cpu|w_d3[8]~6, cputop, 1
instance = comp, \cpu|regfile3|q5[8] , cpu|regfile3|q5[8], cputop, 1
instance = comp, \cpu|sr1_3|Mux7~0 , cpu|sr1_3|Mux7~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux7~1 , cpu|sr1_3|Mux7~1, cputop, 1
instance = comp, \cpu|sr1_3|Mux7~2 , cpu|sr1_3|Mux7~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux7~3 , cpu|sr1_3|Mux7~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux7~4 , cpu|sr1_3|Mux7~4, cputop, 1
instance = comp, \cpu|sr1_3|q[8]~_Duplicate_1feeder , cpu|sr1_3|q[8]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_3|q[8]~_Duplicate_1 , cpu|sr1_3|q[8]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|WideNor0~2 , cpu|alu3|WideNor0~2, cputop, 1
instance = comp, \cpu|alu3|WideNor0~3 , cpu|alu3|WideNor0~3, cputop, 1
instance = comp, \cpu|sr1_3|q[15]~_Duplicate_1feeder , cpu|sr1_3|q[15]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_3|q[15]~_Duplicate_1 , cpu|sr1_3|q[15]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|WideNor0~0 , cpu|alu3|WideNor0~0, cputop, 1
instance = comp, \cpu|alu3|WideNor0~1 , cpu|alu3|WideNor0~1, cputop, 1
instance = comp, \cpu|alu3|WideNor0~4 , cpu|alu3|WideNor0~4, cputop, 1
instance = comp, \cpu|alu3|q[8]~0 , cpu|alu3|q[8]~0, cputop, 1
instance = comp, \cpu|alu3|q[8]~1 , cpu|alu3|q[8]~1, cputop, 1
instance = comp, \cpu|pc3|q[14]~44 , cpu|pc3|q[14]~44, cputop, 1
instance = comp, \cpu|pc3|q[15]~46 , cpu|pc3|q[15]~46, cputop, 1
instance = comp, \cpu|write_pc3~0 , cpu|write_pc3~0, cputop, 1
instance = comp, \cpu|write_pc3~2 , cpu|write_pc3~2, cputop, 1
instance = comp, \cpu|pc3|q[15] , cpu|pc3|q[15], cputop, 1
instance = comp, \cpu|alu3|Selector0~0 , cpu|alu3|Selector0~0, cputop, 1
instance = comp, \cpu|alu3|Add0~76 , cpu|alu3|Add0~76, cputop, 1
instance = comp, \cpu|alu3|Add0~77 , cpu|alu3|Add0~77, cputop, 1
instance = comp, \cpu|alu3|Add0~78 , cpu|alu3|Add0~78, cputop, 1
instance = comp, \cpu|alu3|Selector0~1 , cpu|alu3|Selector0~1, cputop, 1
instance = comp, \cpu|alu3|q[15] , cpu|alu3|q[15], cputop, 1
instance = comp, \cpu|dr3|q[15]~feeder , cpu|dr3|q[15]~feeder, cputop, 1
instance = comp, \cpu|dr3|q[15] , cpu|dr3|q[15], cputop, 1
instance = comp, \cpu|w_d3[15]~5 , cpu|w_d3[15]~5, cputop, 1
instance = comp, \cpu|regfile3|q2[15] , cpu|regfile3|q2[15], cputop, 1
instance = comp, \cpu|sr2_3|Mux0~2 , cpu|sr2_3|Mux0~2, cputop, 1
instance = comp, \cpu|sr2_3|Mux0~3 , cpu|sr2_3|Mux0~3, cputop, 1
instance = comp, \cpu|sr2_3|Mux0~0 , cpu|sr2_3|Mux0~0, cputop, 1
instance = comp, \cpu|sr2_3|Mux0~1 , cpu|sr2_3|Mux0~1, cputop, 1
instance = comp, \cpu|sr2_3|Mux0~4 , cpu|sr2_3|Mux0~4, cputop, 1
instance = comp, \cpu|sr2_3|q[15]~_Duplicate_1 , cpu|sr2_3|q[15]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu3|LessThan0~1 , cpu|alu3|LessThan0~1, cputop, 1
instance = comp, \cpu|alu3|LessThan0~3 , cpu|alu3|LessThan0~3, cputop, 1
instance = comp, \cpu|alu3|LessThan0~5 , cpu|alu3|LessThan0~5, cputop, 1
instance = comp, \cpu|alu3|LessThan0~7 , cpu|alu3|LessThan0~7, cputop, 1
instance = comp, \cpu|alu3|LessThan0~9 , cpu|alu3|LessThan0~9, cputop, 1
instance = comp, \cpu|alu3|LessThan0~11 , cpu|alu3|LessThan0~11, cputop, 1
instance = comp, \cpu|alu3|LessThan0~13 , cpu|alu3|LessThan0~13, cputop, 1
instance = comp, \cpu|alu3|LessThan0~15 , cpu|alu3|LessThan0~15, cputop, 1
instance = comp, \cpu|alu3|LessThan0~17 , cpu|alu3|LessThan0~17, cputop, 1
instance = comp, \cpu|alu3|LessThan0~19 , cpu|alu3|LessThan0~19, cputop, 1
instance = comp, \cpu|alu3|LessThan0~21 , cpu|alu3|LessThan0~21, cputop, 1
instance = comp, \cpu|alu3|LessThan0~23 , cpu|alu3|LessThan0~23, cputop, 1
instance = comp, \cpu|alu3|LessThan0~25 , cpu|alu3|LessThan0~25, cputop, 1
instance = comp, \cpu|alu3|LessThan0~27 , cpu|alu3|LessThan0~27, cputop, 1
instance = comp, \cpu|alu3|LessThan0~29 , cpu|alu3|LessThan0~29, cputop, 1
instance = comp, \cpu|alu3|LessThan0~30 , cpu|alu3|LessThan0~30, cputop, 1
instance = comp, \cpu|alu3|Selector3~0 , cpu|alu3|Selector3~0, cputop, 1
instance = comp, \cpu|alu3|Selector13~0 , cpu|alu3|Selector13~0, cputop, 1
instance = comp, \cpu|alu3|Selector13~1 , cpu|alu3|Selector13~1, cputop, 1
instance = comp, \cpu|alu3|Selector13~2 , cpu|alu3|Selector13~2, cputop, 1
instance = comp, \cpu|alu3|q[2] , cpu|alu3|q[2], cputop, 1
instance = comp, \cpu|w_d3[2]~16 , cpu|w_d3[2]~16, cputop, 1
instance = comp, \cpu|regfile3|q3[2] , cpu|regfile3|q3[2], cputop, 1
instance = comp, \cpu|sr1_3|Mux13~2 , cpu|sr1_3|Mux13~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux13~3 , cpu|sr1_3|Mux13~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux13~0 , cpu|sr1_3|Mux13~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux13~1 , cpu|sr1_3|Mux13~1, cputop, 1
instance = comp, \cpu|sr1_3|Mux13~4 , cpu|sr1_3|Mux13~4, cputop, 1
instance = comp, \cpu|sr1_3|q[2]~_Duplicate_1feeder , cpu|sr1_3|q[2]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_3|q[2]~_Duplicate_1 , cpu|sr1_3|q[2]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr1[2]~6 , cpu|w_sr1[2]~6, cputop, 1
instance = comp, \cpu|w_sr1[2]~7 , cpu|w_sr1[2]~7, cputop, 1
instance = comp, \cpu|dr0|q[2]~feeder , cpu|dr0|q[2]~feeder, cputop, 1
instance = comp, \cpu|dr0|q[2] , cpu|dr0|q[2], cputop, 1
instance = comp, \cpu|w_d0[2]~5 , cpu|w_d0[2]~5, cputop, 1
instance = comp, \cpu|regfile0|q7[2] , cpu|regfile0|q7[2], cputop, 1
instance = comp, \cpu|sr1_0|Mux13~0 , cpu|sr1_0|Mux13~0, cputop, 1
instance = comp, \cpu|sr1_0|Mux13~1 , cpu|sr1_0|Mux13~1, cputop, 1
instance = comp, \cpu|sr1_0|Mux13~2 , cpu|sr1_0|Mux13~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux13~3 , cpu|sr1_0|Mux13~3, cputop, 1
instance = comp, \cpu|sr1_0|Mux13~4 , cpu|sr1_0|Mux13~4, cputop, 1
instance = comp, \cpu|alu0|Selector14~1 , cpu|alu0|Selector14~1, cputop, 1
instance = comp, \cpu|alu0|Selector14~2 , cpu|alu0|Selector14~2, cputop, 1
instance = comp, \cpu|alu0|q[1] , cpu|alu0|q[1], cputop, 1
instance = comp, \cpu|dr0|q[1]~feeder , cpu|dr0|q[1]~feeder, cputop, 1
instance = comp, \cpu|dr0|q[1] , cpu|dr0|q[1], cputop, 1
instance = comp, \cpu|w_d0[1]~4 , cpu|w_d0[1]~4, cputop, 1
instance = comp, \cpu|regfile0|q7[1] , cpu|regfile0|q7[1], cputop, 1
instance = comp, \cpu|sr1_0|Mux14~0 , cpu|sr1_0|Mux14~0, cputop, 1
instance = comp, \cpu|sr1_0|Mux14~1 , cpu|sr1_0|Mux14~1, cputop, 1
instance = comp, \cpu|sr1_0|Mux14~2 , cpu|sr1_0|Mux14~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux14~3 , cpu|sr1_0|Mux14~3, cputop, 1
instance = comp, \cpu|sr1_0|Mux14~4 , cpu|sr1_0|Mux14~4, cputop, 1
instance = comp, \cpu|sr1_0|q[1]~_Duplicate_1feeder , cpu|sr1_0|q[1]~_Duplicate_1feeder, cputop, 1
instance = comp, \cpu|sr1_0|q[1]~_Duplicate_1 , cpu|sr1_0|q[1]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr1[1]~3 , cpu|w_sr1[1]~3, cputop, 1
instance = comp, \cpu|w_sr1[1]~4 , cpu|w_sr1[1]~4, cputop, 1
instance = comp, \cpu|w_sr1[1]~5 , cpu|w_sr1[1]~5, cputop, 1
instance = comp, \cpu|dr1|q[0]~feeder , cpu|dr1|q[0]~feeder, cputop, 1
instance = comp, \cpu|dr1|q[0] , cpu|dr1|q[0], cputop, 1
instance = comp, \cpu|w_d1[0]~4 , cpu|w_d1[0]~4, cputop, 1
instance = comp, \cpu|regfile1|q7[0] , cpu|regfile1|q7[0], cputop, 1
instance = comp, \cpu|sr1_1|Mux15~0 , cpu|sr1_1|Mux15~0, cputop, 1
instance = comp, \cpu|sr1_1|Mux15~1 , cpu|sr1_1|Mux15~1, cputop, 1
instance = comp, \cpu|sr1_1|Mux15~2 , cpu|sr1_1|Mux15~2, cputop, 1
instance = comp, \cpu|sr1_1|Mux15~3 , cpu|sr1_1|Mux15~3, cputop, 1
instance = comp, \cpu|sr1_1|Mux15~4 , cpu|sr1_1|Mux15~4, cputop, 1
instance = comp, \cpu|sr1_1|q[0]~_Duplicate_1 , cpu|sr1_1|q[0]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr1[0]~1 , cpu|w_sr1[0]~1, cputop, 1
instance = comp, \cpu|w_sr1[0]~2 , cpu|w_sr1[0]~2, cputop, 1
instance = comp, \cpu|dr2|q[1]~feeder , cpu|dr2|q[1]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[1] , cpu|dr2|q[1], cputop, 1
instance = comp, \cpu|alu2|Selector14~1 , cpu|alu2|Selector14~1, cputop, 1
instance = comp, \cpu|alu2|Selector14~0 , cpu|alu2|Selector14~0, cputop, 1
instance = comp, \cpu|alu2|Selector14~2 , cpu|alu2|Selector14~2, cputop, 1
instance = comp, \cpu|alu2|q[1] , cpu|alu2|q[1], cputop, 1
instance = comp, \cpu|w_d2[1]~4 , cpu|w_d2[1]~4, cputop, 1
instance = comp, \cpu|regfile2|q1[1]~feeder , cpu|regfile2|q1[1]~feeder, cputop, 1
instance = comp, \cpu|regfile2|q1[1] , cpu|regfile2|q1[1], cputop, 1
instance = comp, \cpu|sr1_2|Mux14~2 , cpu|sr1_2|Mux14~2, cputop, 1
instance = comp, \cpu|sr1_2|Mux14~3 , cpu|sr1_2|Mux14~3, cputop, 1
instance = comp, \cpu|sr1_2|Mux14~0 , cpu|sr1_2|Mux14~0, cputop, 1
instance = comp, \cpu|sr1_2|Mux14~1 , cpu|sr1_2|Mux14~1, cputop, 1
instance = comp, \cpu|sr1_2|Mux14~4 , cpu|sr1_2|Mux14~4, cputop, 1
instance = comp, \cpu|sr1_2|q[1]~_Duplicate_1 , cpu|sr1_2|q[1]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|WideNor0~3 , cpu|alu2|WideNor0~3, cputop, 1
instance = comp, \cpu|alu2|WideNor0~1 , cpu|alu2|WideNor0~1, cputop, 1
instance = comp, \cpu|alu2|WideNor0~0 , cpu|alu2|WideNor0~0, cputop, 1
instance = comp, \cpu|alu2|WideNor0~2 , cpu|alu2|WideNor0~2, cputop, 1
instance = comp, \cpu|alu2|WideNor0~4 , cpu|alu2|WideNor0~4, cputop, 1
instance = comp, \cpu|alu2|q[7]~0 , cpu|alu2|q[7]~0, cputop, 1
instance = comp, \cpu|alu2|q[7]~1 , cpu|alu2|q[7]~1, cputop, 1
instance = comp, \cpu|alu2|Selector15~0 , cpu|alu2|Selector15~0, cputop, 1
instance = comp, \cpu|alu2|Selector15~1 , cpu|alu2|Selector15~1, cputop, 1
instance = comp, \cpu|alu2|Selector15~2 , cpu|alu2|Selector15~2, cputop, 1
instance = comp, \cpu|alu2|q[0] , cpu|alu2|q[0], cputop, 1
instance = comp, \cpu|dr2|q[0]~feeder , cpu|dr2|q[0]~feeder, cputop, 1
instance = comp, \cpu|dr2|q[0] , cpu|dr2|q[0], cputop, 1
instance = comp, \cpu|w_d2[0]~3 , cpu|w_d2[0]~3, cputop, 1
instance = comp, \cpu|regfile2|q5[0] , cpu|regfile2|q5[0], cputop, 1
instance = comp, \cpu|sr2_2|Mux15~0 , cpu|sr2_2|Mux15~0, cputop, 1
instance = comp, \cpu|sr2_2|Mux15~1 , cpu|sr2_2|Mux15~1, cputop, 1
instance = comp, \cpu|sr2_2|Mux15~2 , cpu|sr2_2|Mux15~2, cputop, 1
instance = comp, \cpu|sr2_2|Mux15~3 , cpu|sr2_2|Mux15~3, cputop, 1
instance = comp, \cpu|sr2_2|Mux15~4 , cpu|sr2_2|Mux15~4, cputop, 1
instance = comp, \cpu|sr2_2|q[0]~_Duplicate_1 , cpu|sr2_2|q[0]~_Duplicate_1, cputop, 1
instance = comp, \cpu|w_sr2[0]~29 , cpu|w_sr2[0]~29, cputop, 1
instance = comp, \cpu|w_sr2[0]~30 , cpu|w_sr2[0]~30, cputop, 1
instance = comp, \cpu|dr0|q[3] , cpu|dr0|q[3], cputop, 1
instance = comp, \cpu|w_d0[3]~6 , cpu|w_d0[3]~6, cputop, 1
instance = comp, \cpu|regfile0|q0[3] , cpu|regfile0|q0[3], cputop, 1
instance = comp, \cpu|sr1_0|Mux12~2 , cpu|sr1_0|Mux12~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux12~3 , cpu|sr1_0|Mux12~3, cputop, 1
instance = comp, \cpu|sr1_0|Mux12~0 , cpu|sr1_0|Mux12~0, cputop, 1
instance = comp, \cpu|sr1_0|Mux12~1 , cpu|sr1_0|Mux12~1, cputop, 1
instance = comp, \cpu|sr1_0|Mux12~4 , cpu|sr1_0|Mux12~4, cputop, 1
instance = comp, \cpu|sr1_0|q[3]~_Duplicate_1 , cpu|sr1_0|q[3]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|WideNor0~3 , cpu|alu0|WideNor0~3, cputop, 1
instance = comp, \cpu|alu0|WideNor0~1 , cpu|alu0|WideNor0~1, cputop, 1
instance = comp, \cpu|alu0|WideNor0~2 , cpu|alu0|WideNor0~2, cputop, 1
instance = comp, \cpu|sr1_0|q[15]~_Duplicate_1 , cpu|sr1_0|q[15]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|WideNor0~0 , cpu|alu0|WideNor0~0, cputop, 1
instance = comp, \cpu|alu0|WideNor0~4 , cpu|alu0|WideNor0~4, cputop, 1
instance = comp, \cpu|alu0|q[15]~2 , cpu|alu0|q[15]~2, cputop, 1
instance = comp, \cpu|pc0|Add0~45 , cpu|pc0|Add0~45, cputop, 1
instance = comp, \cpu|pc0|Add0~47 , cpu|pc0|Add0~47, cputop, 1
instance = comp, \cpu|pc0|q[15] , cpu|pc0|q[15], cputop, 1
instance = comp, \cpu|alu0|Selector0~0 , cpu|alu0|Selector0~0, cputop, 1
instance = comp, \cpu|alu0|Add0~75 , cpu|alu0|Add0~75, cputop, 1
instance = comp, \cpu|alu0|Add0~74 , cpu|alu0|Add0~74, cputop, 1
instance = comp, \cpu|alu0|Add0~76 , cpu|alu0|Add0~76, cputop, 1
instance = comp, \cpu|alu0|Selector0~1 , cpu|alu0|Selector0~1, cputop, 1
instance = comp, \cpu|alu0|q[15] , cpu|alu0|q[15], cputop, 1
instance = comp, \cpu|dr0|q[15]~feeder , cpu|dr0|q[15]~feeder, cputop, 1
instance = comp, \cpu|dr0|q[15] , cpu|dr0|q[15], cputop, 1
instance = comp, \cpu|w_d0[15]~13 , cpu|w_d0[15]~13, cputop, 1
instance = comp, \cpu|regfile0|q0[15] , cpu|regfile0|q0[15], cputop, 1
instance = comp, \cpu|sr2_0|Mux0~2 , cpu|sr2_0|Mux0~2, cputop, 1
instance = comp, \cpu|sr2_0|Mux0~3 , cpu|sr2_0|Mux0~3, cputop, 1
instance = comp, \cpu|sr2_0|Mux0~0 , cpu|sr2_0|Mux0~0, cputop, 1
instance = comp, \cpu|sr2_0|Mux0~1 , cpu|sr2_0|Mux0~1, cputop, 1
instance = comp, \cpu|sr2_0|Mux0~4 , cpu|sr2_0|Mux0~4, cputop, 1
instance = comp, \cpu|sr2_0|q[15]~_Duplicate_1 , cpu|sr2_0|q[15]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu0|LessThan0~1 , cpu|alu0|LessThan0~1, cputop, 1
instance = comp, \cpu|alu0|LessThan0~3 , cpu|alu0|LessThan0~3, cputop, 1
instance = comp, \cpu|alu0|LessThan0~5 , cpu|alu0|LessThan0~5, cputop, 1
instance = comp, \cpu|alu0|LessThan0~7 , cpu|alu0|LessThan0~7, cputop, 1
instance = comp, \cpu|alu0|LessThan0~9 , cpu|alu0|LessThan0~9, cputop, 1
instance = comp, \cpu|alu0|LessThan0~11 , cpu|alu0|LessThan0~11, cputop, 1
instance = comp, \cpu|alu0|LessThan0~13 , cpu|alu0|LessThan0~13, cputop, 1
instance = comp, \cpu|alu0|LessThan0~15 , cpu|alu0|LessThan0~15, cputop, 1
instance = comp, \cpu|alu0|LessThan0~17 , cpu|alu0|LessThan0~17, cputop, 1
instance = comp, \cpu|alu0|LessThan0~19 , cpu|alu0|LessThan0~19, cputop, 1
instance = comp, \cpu|alu0|LessThan0~21 , cpu|alu0|LessThan0~21, cputop, 1
instance = comp, \cpu|alu0|LessThan0~23 , cpu|alu0|LessThan0~23, cputop, 1
instance = comp, \cpu|alu0|LessThan0~25 , cpu|alu0|LessThan0~25, cputop, 1
instance = comp, \cpu|alu0|LessThan0~27 , cpu|alu0|LessThan0~27, cputop, 1
instance = comp, \cpu|alu0|LessThan0~29 , cpu|alu0|LessThan0~29, cputop, 1
instance = comp, \cpu|alu0|LessThan0~30 , cpu|alu0|LessThan0~30, cputop, 1
instance = comp, \cpu|alu0|Selector15~1 , cpu|alu0|Selector15~1, cputop, 1
instance = comp, \cpu|alu0|Selector15~0 , cpu|alu0|Selector15~0, cputop, 1
instance = comp, \cpu|alu0|Selector15~2 , cpu|alu0|Selector15~2, cputop, 1
instance = comp, \cpu|alu0|q[0] , cpu|alu0|q[0], cputop, 1
instance = comp, \cpu|dr0|q[0]~feeder , cpu|dr0|q[0]~feeder, cputop, 1
instance = comp, \cpu|dr0|q[0] , cpu|dr0|q[0], cputop, 1
instance = comp, \cpu|w_d0[0]~3 , cpu|w_d0[0]~3, cputop, 1
instance = comp, \cpu|regfile0|q0[0] , cpu|regfile0|q0[0], cputop, 1
instance = comp, \cpu|sr1_0|Mux15~2 , cpu|sr1_0|Mux15~2, cputop, 1
instance = comp, \cpu|sr1_0|Mux15~3 , cpu|sr1_0|Mux15~3, cputop, 1
instance = comp, \cpu|sr1_0|Mux15~0 , cpu|sr1_0|Mux15~0, cputop, 1
instance = comp, \cpu|sr1_0|Mux15~1 , cpu|sr1_0|Mux15~1, cputop, 1
instance = comp, \cpu|sr1_0|Mux15~4 , cpu|sr1_0|Mux15~4, cputop, 1
instance = comp, \cpu|alu0|Selector8~0 , cpu|alu0|Selector8~0, cputop, 1
instance = comp, \cpu|alu0|Selector8~2 , cpu|alu0|Selector8~2, cputop, 1
instance = comp, \cpu|alu0|q[7] , cpu|alu0|q[7], cputop, 1
instance = comp, \cpu|pc0|Add0~23 , cpu|pc0|Add0~23, cputop, 1
instance = comp, \cpu|pc0|q[7] , cpu|pc0|q[7], cputop, 1
instance = comp, \cpu|w_pc[5]~1 , cpu|w_pc[5]~1, cputop, 1
instance = comp, \cpu|w_pc[5]~0 , cpu|w_pc[5]~0, cputop, 1
instance = comp, \cpu|w_pc[7]~16 , cpu|w_pc[7]~16, cputop, 1
instance = comp, \cpu|w_pc[7]~17 , cpu|w_pc[7]~17, cputop, 1
instance = comp, \cpu|ir1|q[0] , cpu|ir1|q[0], cputop, 1
instance = comp, \cpu|alu1|WideNor2 , cpu|alu1|WideNor2, cputop, 1
instance = comp, \cpu|alu1|Selector9~1 , cpu|alu1|Selector9~1, cputop, 1
instance = comp, \cpu|alu1|Selector9~0 , cpu|alu1|Selector9~0, cputop, 1
instance = comp, \cpu|alu1|Selector9~2 , cpu|alu1|Selector9~2, cputop, 1
instance = comp, \cpu|alu1|q[6] , cpu|alu1|q[6], cputop, 1
instance = comp, \cpu|pc1|Add0~20 , cpu|pc1|Add0~20, cputop, 1
instance = comp, \cpu|pc1|q[6]~feeder , cpu|pc1|q[6]~feeder, cputop, 1
instance = comp, \cpu|pc1|q[6] , cpu|pc1|q[6], cputop, 1
instance = comp, \cpu|w_pc[6]~14 , cpu|w_pc[6]~14, cputop, 1
instance = comp, \cpu|w_pc[6]~15 , cpu|w_pc[6]~15, cputop, 1
instance = comp, \cpu|ir0|q[3] , cpu|ir0|q[3], cputop, 1
instance = comp, \cpu|alu0|Selector12~1 , cpu|alu0|Selector12~1, cputop, 1
instance = comp, \cpu|alu0|Selector12~0 , cpu|alu0|Selector12~0, cputop, 1
instance = comp, \cpu|alu0|Selector12~2 , cpu|alu0|Selector12~2, cputop, 1
instance = comp, \cpu|alu0|q[3] , cpu|alu0|q[3], cputop, 1
instance = comp, \cpu|pc0|Add0~9 , cpu|pc0|Add0~9, cputop, 1
instance = comp, \cpu|pc0|Add0~11 , cpu|pc0|Add0~11, cputop, 1
instance = comp, \cpu|pc0|q[3] , cpu|pc0|q[3], cputop, 1
instance = comp, \cpu|pc0|Add0~12 , cpu|pc0|Add0~12, cputop, 1
instance = comp, \cpu|pc0|Add0~17 , cpu|pc0|Add0~17, cputop, 1
instance = comp, \cpu|pc0|q[5] , cpu|pc0|q[5], cputop, 1
instance = comp, \cpu|w_pc[5]~12 , cpu|w_pc[5]~12, cputop, 1
instance = comp, \cpu|w_pc[5]~13 , cpu|w_pc[5]~13, cputop, 1
instance = comp, \cpu|ir0|q[1] , cpu|ir0|q[1], cputop, 1
instance = comp, \cpu|alu0|WideNor2 , cpu|alu0|WideNor2, cputop, 1
instance = comp, \cpu|alu0|Selector11~1 , cpu|alu0|Selector11~1, cputop, 1
instance = comp, \cpu|alu0|Selector11~0 , cpu|alu0|Selector11~0, cputop, 1
instance = comp, \cpu|alu0|Selector11~2 , cpu|alu0|Selector11~2, cputop, 1
instance = comp, \cpu|alu0|q[4] , cpu|alu0|q[4], cputop, 1
instance = comp, \cpu|pc0|Add0~14 , cpu|pc0|Add0~14, cputop, 1
instance = comp, \cpu|pc0|q[4] , cpu|pc0|q[4], cputop, 1
instance = comp, \cpu|w_pc[4]~10 , cpu|w_pc[4]~10, cputop, 1
instance = comp, \cpu|w_pc[4]~11 , cpu|w_pc[4]~11, cputop, 1
instance = comp, \cpu|ir2|q[7] , cpu|ir2|q[7], cputop, 1
instance = comp, \cpu|sr2_2|Mux0~0 , cpu|sr2_2|Mux0~0, cputop, 1
instance = comp, \cpu|sr2_2|Mux0~1 , cpu|sr2_2|Mux0~1, cputop, 1
instance = comp, \cpu|sr2_2|Mux0~2 , cpu|sr2_2|Mux0~2, cputop, 1
instance = comp, \cpu|sr2_2|Mux0~3 , cpu|sr2_2|Mux0~3, cputop, 1
instance = comp, \cpu|sr2_2|Mux0~4 , cpu|sr2_2|Mux0~4, cputop, 1
instance = comp, \cpu|sr2_2|q[15]~_Duplicate_1 , cpu|sr2_2|q[15]~_Duplicate_1, cputop, 1
instance = comp, \cpu|alu2|LessThan0~1 , cpu|alu2|LessThan0~1, cputop, 1
instance = comp, \cpu|alu2|LessThan0~3 , cpu|alu2|LessThan0~3, cputop, 1
instance = comp, \cpu|alu2|LessThan0~5 , cpu|alu2|LessThan0~5, cputop, 1
instance = comp, \cpu|alu2|LessThan0~7 , cpu|alu2|LessThan0~7, cputop, 1
instance = comp, \cpu|alu2|LessThan0~9 , cpu|alu2|LessThan0~9, cputop, 1
instance = comp, \cpu|alu2|LessThan0~11 , cpu|alu2|LessThan0~11, cputop, 1
instance = comp, \cpu|alu2|LessThan0~13 , cpu|alu2|LessThan0~13, cputop, 1
instance = comp, \cpu|alu2|LessThan0~15 , cpu|alu2|LessThan0~15, cputop, 1
instance = comp, \cpu|alu2|LessThan0~17 , cpu|alu2|LessThan0~17, cputop, 1
instance = comp, \cpu|alu2|LessThan0~19 , cpu|alu2|LessThan0~19, cputop, 1
instance = comp, \cpu|alu2|LessThan0~21 , cpu|alu2|LessThan0~21, cputop, 1
instance = comp, \cpu|alu2|LessThan0~23 , cpu|alu2|LessThan0~23, cputop, 1
instance = comp, \cpu|alu2|LessThan0~25 , cpu|alu2|LessThan0~25, cputop, 1
instance = comp, \cpu|alu2|LessThan0~27 , cpu|alu2|LessThan0~27, cputop, 1
instance = comp, \cpu|alu2|LessThan0~29 , cpu|alu2|LessThan0~29, cputop, 1
instance = comp, \cpu|alu2|LessThan0~30 , cpu|alu2|LessThan0~30, cputop, 1
instance = comp, \cpu|alu2|Selector12~1 , cpu|alu2|Selector12~1, cputop, 1
instance = comp, \cpu|alu2|Selector12~0 , cpu|alu2|Selector12~0, cputop, 1
instance = comp, \cpu|alu2|Selector12~2 , cpu|alu2|Selector12~2, cputop, 1
instance = comp, \cpu|alu2|q[3] , cpu|alu2|q[3], cputop, 1
instance = comp, \cpu|pc2|Add0~11 , cpu|pc2|Add0~11, cputop, 1
instance = comp, \cpu|pc2|q[3] , cpu|pc2|q[3], cputop, 1
instance = comp, \cpu|w_pc[3]~8 , cpu|w_pc[3]~8, cputop, 1
instance = comp, \cpu|w_pc[3]~9 , cpu|w_pc[3]~9, cputop, 1
instance = comp, \cpu|ir1|q[9] , cpu|ir1|q[9], cputop, 1
instance = comp, \cpu|write_pc1~1 , cpu|write_pc1~1, cputop, 1
instance = comp, \cpu|write_pc1~0 , cpu|write_pc1~0, cputop, 1
instance = comp, \cpu|write_pc1~2 , cpu|write_pc1~2, cputop, 1
instance = comp, \cpu|pc1|Add0~8 , cpu|pc1|Add0~8, cputop, 1
instance = comp, \cpu|pc1|q[2]~feeder , cpu|pc1|q[2]~feeder, cputop, 1
instance = comp, \cpu|pc1|q[2] , cpu|pc1|q[2], cputop, 1
instance = comp, \cpu|w_pc[2]~6 , cpu|w_pc[2]~6, cputop, 1
instance = comp, \cpu|w_pc[2]~7 , cpu|w_pc[2]~7, cputop, 1
instance = comp, \cpu|ir2|q[8]~feeder , cpu|ir2|q[8]~feeder, cputop, 1
instance = comp, \cpu|ir2|q[8] , cpu|ir2|q[8], cputop, 1
instance = comp, \cpu|write_pc2~1 , cpu|write_pc2~1, cputop, 1
instance = comp, \cpu|write_pc2~0 , cpu|write_pc2~0, cputop, 1
instance = comp, \cpu|write_pc2~2 , cpu|write_pc2~2, cputop, 1
instance = comp, \cpu|pc2|Add0~5 , cpu|pc2|Add0~5, cputop, 1
instance = comp, \cpu|pc2|q[1] , cpu|pc2|q[1], cputop, 1
instance = comp, \cpu|w_pc[1]~4 , cpu|w_pc[1]~4, cputop, 1
instance = comp, \cpu|w_pc[1]~5 , cpu|w_pc[1]~5, cputop, 1
instance = comp, \cpu|ir0|q[13] , cpu|ir0|q[13], cputop, 1
instance = comp, \cpu|write_pc0~0 , cpu|write_pc0~0, cputop, 1
instance = comp, \cpu|write_pc0~2 , cpu|write_pc0~2, cputop, 1
instance = comp, \cpu|pc0|Add0~2 , cpu|pc0|Add0~2, cputop, 1
instance = comp, \cpu|pc0|q[0] , cpu|pc0|q[0], cputop, 1
instance = comp, \cpu|w_pc[0]~2 , cpu|w_pc[0]~2, cputop, 1
instance = comp, \cpu|w_pc[0]~3 , cpu|w_pc[0]~3, cputop, 1
instance = comp, \cpu|ir3|q[10] , cpu|ir3|q[10], cputop, 1
instance = comp, \cpu|sr1_3|Mux15~0 , cpu|sr1_3|Mux15~0, cputop, 1
instance = comp, \cpu|sr1_3|Mux15~1 , cpu|sr1_3|Mux15~1, cputop, 1
instance = comp, \cpu|sr1_3|Mux15~2 , cpu|sr1_3|Mux15~2, cputop, 1
instance = comp, \cpu|sr1_3|Mux15~3 , cpu|sr1_3|Mux15~3, cputop, 1
instance = comp, \cpu|sr1_3|Mux15~4 , cpu|sr1_3|Mux15~4, cputop, 1
instance = comp, \cpu|alu3|Selector15~0 , cpu|alu3|Selector15~0, cputop, 1
instance = comp, \cpu|alu3|Selector15~1 , cpu|alu3|Selector15~1, cputop, 1
instance = comp, \cpu|alu3|Selector15~2 , cpu|alu3|Selector15~2, cputop, 1
instance = comp, \cpu|alu3|q[0] , cpu|alu3|q[0], cputop, 1
instance = comp, \cpu|pc3|q[0] , cpu|pc3|q[0], cputop, 1
instance = comp, \cpu|pc3|q[1]~18 , cpu|pc3|q[1]~18, cputop, 1
instance = comp, \cpu|pc3|q[1] , cpu|pc3|q[1], cputop, 1
instance = comp, \cpu|pc3|q[2]~20 , cpu|pc3|q[2]~20, cputop, 1
instance = comp, \cpu|pc3|q[2] , cpu|pc3|q[2], cputop, 1
instance = comp, \cpu|pc3|q[3]~22 , cpu|pc3|q[3]~22, cputop, 1
instance = comp, \cpu|pc3|q[3] , cpu|pc3|q[3], cputop, 1
instance = comp, \cpu|pc3|q[4]~24 , cpu|pc3|q[4]~24, cputop, 1
instance = comp, \cpu|pc3|q[4] , cpu|pc3|q[4], cputop, 1
instance = comp, \cpu|pc3|q[5]~26 , cpu|pc3|q[5]~26, cputop, 1
instance = comp, \cpu|pc3|q[5] , cpu|pc3|q[5], cputop, 1
instance = comp, \cpu|pc3|q[6]~28 , cpu|pc3|q[6]~28, cputop, 1
instance = comp, \cpu|pc3|q[6] , cpu|pc3|q[6], cputop, 1
instance = comp, \cpu|pc3|q[7]~30 , cpu|pc3|q[7]~30, cputop, 1
instance = comp, \cpu|pc3|q[7] , cpu|pc3|q[7], cputop, 1
instance = comp, \cpu|pc3|q[8]~32 , cpu|pc3|q[8]~32, cputop, 1
instance = comp, \cpu|pc3|q[8] , cpu|pc3|q[8], cputop, 1
instance = comp, \cpu|pc3|q[9]~34 , cpu|pc3|q[9]~34, cputop, 1
instance = comp, \cpu|pc3|q[9] , cpu|pc3|q[9], cputop, 1
instance = comp, \cpu|pc3|q[10]~36 , cpu|pc3|q[10]~36, cputop, 1
instance = comp, \cpu|pc3|q[10] , cpu|pc3|q[10], cputop, 1
instance = comp, \cpu|pc3|q[11]~38 , cpu|pc3|q[11]~38, cputop, 1
instance = comp, \cpu|pc3|q[11] , cpu|pc3|q[11], cputop, 1
instance = comp, \cpu|pc3|q[12]~40 , cpu|pc3|q[12]~40, cputop, 1
instance = comp, \cpu|pc3|q[12] , cpu|pc3|q[12], cputop, 1
instance = comp, \cpu|pc3|q[13]~42 , cpu|pc3|q[13]~42, cputop, 1
instance = comp, \cpu|pc3|q[13] , cpu|pc3|q[13], cputop, 1
instance = comp, \cpu|pc3|q[14] , cpu|pc3|q[14], cputop, 1
instance = comp, \sevenseg|WideOr34~0 , sevenseg|WideOr34~0, cputop, 1
instance = comp, \sevenseg|Mux48~0 , sevenseg|Mux48~0, cputop, 1
instance = comp, \sevenseg|WideOr48~0 , sevenseg|WideOr48~0, cputop, 1
instance = comp, \sevenseg|Mux48~2 , sevenseg|Mux48~2, cputop, 1
instance = comp, \sevenseg|Mux48~1 , sevenseg|Mux48~1, cputop, 1
instance = comp, \sevenseg|WideOr20~0 , sevenseg|WideOr20~0, cputop, 1
instance = comp, \sevenseg|WideOr27~0 , sevenseg|WideOr27~0, cputop, 1
instance = comp, \sevenseg|WideOr13~0 , sevenseg|WideOr13~0, cputop, 1
instance = comp, \sevenseg|WideOr6~0 , sevenseg|WideOr6~0, cputop, 1
instance = comp, \sevenseg|Mux6~0 , sevenseg|Mux6~0, cputop, 1
instance = comp, \sevenseg|Mux6~1 , sevenseg|Mux6~1, cputop, 1
instance = comp, \sevenseg|Mux6~2 , sevenseg|Mux6~2, cputop, 1
instance = comp, \sevenseg|WideOr41~0 , sevenseg|WideOr41~0, cputop, 1
instance = comp, \sevenseg|Mux6~3 , sevenseg|Mux6~3, cputop, 1
instance = comp, \sevenseg|Mux6~4 , sevenseg|Mux6~4, cputop, 1
instance = comp, \sevenseg|WideOr12~0 , sevenseg|WideOr12~0, cputop, 1
instance = comp, \sevenseg|WideOr5~0 , sevenseg|WideOr5~0, cputop, 1
instance = comp, \sevenseg|Mux5~0 , sevenseg|Mux5~0, cputop, 1
instance = comp, \sevenseg|WideOr26~0 , sevenseg|WideOr26~0, cputop, 1
instance = comp, \sevenseg|WideOr19~0 , sevenseg|WideOr19~0, cputop, 1
instance = comp, \sevenseg|Mux5~1 , sevenseg|Mux5~1, cputop, 1
instance = comp, \sevenseg|WideOr47~0 , sevenseg|WideOr47~0, cputop, 1
instance = comp, \sevenseg|Mux5~2 , sevenseg|Mux5~2, cputop, 1
instance = comp, \sevenseg|WideOr33~0 , sevenseg|WideOr33~0, cputop, 1
instance = comp, \sevenseg|WideOr40~0 , sevenseg|WideOr40~0, cputop, 1
instance = comp, \sevenseg|Mux5~3 , sevenseg|Mux5~3, cputop, 1
instance = comp, \sevenseg|Mux5~4 , sevenseg|Mux5~4, cputop, 1
instance = comp, \sevenseg|WideOr32~0 , sevenseg|WideOr32~0, cputop, 1
instance = comp, \sevenseg|WideOr4~0 , sevenseg|WideOr4~0, cputop, 1
instance = comp, \sevenseg|WideOr11~0 , sevenseg|WideOr11~0, cputop, 1
instance = comp, \sevenseg|Mux4~0 , sevenseg|Mux4~0, cputop, 1
instance = comp, \sevenseg|WideOr25~0 , sevenseg|WideOr25~0, cputop, 1
instance = comp, \sevenseg|WideOr18~0 , sevenseg|WideOr18~0, cputop, 1
instance = comp, \sevenseg|Mux4~1 , sevenseg|Mux4~1, cputop, 1
instance = comp, \sevenseg|WideOr46~0 , sevenseg|WideOr46~0, cputop, 1
instance = comp, \sevenseg|Mux4~2 , sevenseg|Mux4~2, cputop, 1
instance = comp, \sevenseg|WideOr39~0 , sevenseg|WideOr39~0, cputop, 1
instance = comp, \sevenseg|Mux4~3 , sevenseg|Mux4~3, cputop, 1
instance = comp, \sevenseg|Mux4~4 , sevenseg|Mux4~4, cputop, 1
instance = comp, \sevenseg|WideOr38~0 , sevenseg|WideOr38~0, cputop, 1
instance = comp, \sevenseg|WideOr31~0 , sevenseg|WideOr31~0, cputop, 1
instance = comp, \sevenseg|WideOr45~0 , sevenseg|WideOr45~0, cputop, 1
instance = comp, \sevenseg|WideOr17~0 , sevenseg|WideOr17~0, cputop, 1
instance = comp, \sevenseg|WideOr3~0 , sevenseg|WideOr3~0, cputop, 1
instance = comp, \sevenseg|Mux3~0 , sevenseg|Mux3~0, cputop, 1
instance = comp, \sevenseg|WideOr10~0 , sevenseg|WideOr10~0, cputop, 1
instance = comp, \sevenseg|WideOr24~0 , sevenseg|WideOr24~0, cputop, 1
instance = comp, \sevenseg|Mux3~1 , sevenseg|Mux3~1, cputop, 1
instance = comp, \sevenseg|Mux3~2 , sevenseg|Mux3~2, cputop, 1
instance = comp, \sevenseg|Mux3~3 , sevenseg|Mux3~3, cputop, 1
instance = comp, \sevenseg|Mux3~4 , sevenseg|Mux3~4, cputop, 1
instance = comp, \sevenseg|WideOr37~0 , sevenseg|WideOr37~0, cputop, 1
instance = comp, \sevenseg|WideOr30~0 , sevenseg|WideOr30~0, cputop, 1
instance = comp, \sevenseg|WideOr44~0 , sevenseg|WideOr44~0, cputop, 1
instance = comp, \sevenseg|WideOr9~0 , sevenseg|WideOr9~0, cputop, 1
instance = comp, \sevenseg|WideOr2~0 , sevenseg|WideOr2~0, cputop, 1
instance = comp, \sevenseg|Mux2~0 , sevenseg|Mux2~0, cputop, 1
instance = comp, \sevenseg|WideOr16~0 , sevenseg|WideOr16~0, cputop, 1
instance = comp, \sevenseg|WideOr23~0 , sevenseg|WideOr23~0, cputop, 1
instance = comp, \sevenseg|Mux2~1 , sevenseg|Mux2~1, cputop, 1
instance = comp, \sevenseg|Mux2~2 , sevenseg|Mux2~2, cputop, 1
instance = comp, \sevenseg|Mux2~3 , sevenseg|Mux2~3, cputop, 1
instance = comp, \sevenseg|Mux2~4 , sevenseg|Mux2~4, cputop, 1
instance = comp, \sevenseg|WideOr36~0 , sevenseg|WideOr36~0, cputop, 1
instance = comp, \sevenseg|WideOr43~0 , sevenseg|WideOr43~0, cputop, 1
instance = comp, \sevenseg|WideOr8~0 , sevenseg|WideOr8~0, cputop, 1
instance = comp, \sevenseg|WideOr22~0 , sevenseg|WideOr22~0, cputop, 1
instance = comp, \sevenseg|WideOr15~0 , sevenseg|WideOr15~0, cputop, 1
instance = comp, \sevenseg|WideOr1~0 , sevenseg|WideOr1~0, cputop, 1
instance = comp, \sevenseg|Mux1~0 , sevenseg|Mux1~0, cputop, 1
instance = comp, \sevenseg|Mux1~1 , sevenseg|Mux1~1, cputop, 1
instance = comp, \sevenseg|Mux1~2 , sevenseg|Mux1~2, cputop, 1
instance = comp, \sevenseg|WideOr29~0 , sevenseg|WideOr29~0, cputop, 1
instance = comp, \sevenseg|Mux1~3 , sevenseg|Mux1~3, cputop, 1
instance = comp, \sevenseg|Mux1~4 , sevenseg|Mux1~4, cputop, 1
instance = comp, \sevenseg|WideOr35~0 , sevenseg|WideOr35~0, cputop, 1
instance = comp, \sevenseg|WideOr42~0 , sevenseg|WideOr42~0, cputop, 1
instance = comp, \sevenseg|WideOr0~0 , sevenseg|WideOr0~0, cputop, 1
instance = comp, \sevenseg|WideOr7~0 , sevenseg|WideOr7~0, cputop, 1
instance = comp, \sevenseg|Mux0~0 , sevenseg|Mux0~0, cputop, 1
instance = comp, \sevenseg|WideOr14~0 , sevenseg|WideOr14~0, cputop, 1
instance = comp, \sevenseg|WideOr21~0 , sevenseg|WideOr21~0, cputop, 1
instance = comp, \sevenseg|Mux0~1 , sevenseg|Mux0~1, cputop, 1
instance = comp, \sevenseg|Mux0~2 , sevenseg|Mux0~2, cputop, 1
instance = comp, \sevenseg|WideOr28~0 , sevenseg|WideOr28~0, cputop, 1
instance = comp, \sevenseg|Mux0~3 , sevenseg|Mux0~3, cputop, 1
instance = comp, \sevenseg|Mux0~4 , sevenseg|Mux0~4, cputop, 1
instance = comp, \sevenseg|WideOr104~0 , sevenseg|WideOr104~0, cputop, 1
instance = comp, \sevenseg|WideOr69~0 , sevenseg|WideOr69~0, cputop, 1
instance = comp, \sevenseg|WideOr83~0 , sevenseg|WideOr83~0, cputop, 1
instance = comp, \sevenseg|WideOr76~0 , sevenseg|WideOr76~0, cputop, 1
instance = comp, \sevenseg|WideOr62~0 , sevenseg|WideOr62~0, cputop, 1
instance = comp, \sevenseg|Mux13~0 , sevenseg|Mux13~0, cputop, 1
instance = comp, \sevenseg|Mux13~1 , sevenseg|Mux13~1, cputop, 1
instance = comp, \sevenseg|Mux13~2 , sevenseg|Mux13~2, cputop, 1
instance = comp, \sevenseg|WideOr97~0 , sevenseg|WideOr97~0, cputop, 1
instance = comp, \sevenseg|WideOr90~0 , sevenseg|WideOr90~0, cputop, 1
instance = comp, \sevenseg|Mux13~3 , sevenseg|Mux13~3, cputop, 1
instance = comp, \sevenseg|Mux13~4 , sevenseg|Mux13~4, cputop, 1
instance = comp, \sevenseg|WideOr96~0 , sevenseg|WideOr96~0, cputop, 1
instance = comp, \sevenseg|WideOr89~0 , sevenseg|WideOr89~0, cputop, 1
instance = comp, \sevenseg|WideOr103~0 , sevenseg|WideOr103~0, cputop, 1
instance = comp, \sevenseg|WideOr82~0 , sevenseg|WideOr82~0, cputop, 1
instance = comp, \sevenseg|WideOr75~0 , sevenseg|WideOr75~0, cputop, 1
instance = comp, \sevenseg|WideOr61~0 , sevenseg|WideOr61~0, cputop, 1
instance = comp, \sevenseg|WideOr68~0 , sevenseg|WideOr68~0, cputop, 1
instance = comp, \sevenseg|Mux12~0 , sevenseg|Mux12~0, cputop, 1
instance = comp, \sevenseg|Mux12~1 , sevenseg|Mux12~1, cputop, 1
instance = comp, \sevenseg|Mux12~2 , sevenseg|Mux12~2, cputop, 1
instance = comp, \sevenseg|Mux12~3 , sevenseg|Mux12~3, cputop, 1
instance = comp, \sevenseg|Mux12~4 , sevenseg|Mux12~4, cputop, 1
instance = comp, \sevenseg|WideOr102~0 , sevenseg|WideOr102~0, cputop, 1
instance = comp, \sevenseg|WideOr67~0 , sevenseg|WideOr67~0, cputop, 1
instance = comp, \sevenseg|WideOr81~0 , sevenseg|WideOr81~0, cputop, 1
instance = comp, \sevenseg|WideOr60~0 , sevenseg|WideOr60~0, cputop, 1
instance = comp, \sevenseg|WideOr74~0 , sevenseg|WideOr74~0, cputop, 1
instance = comp, \sevenseg|Mux11~0 , sevenseg|Mux11~0, cputop, 1
instance = comp, \sevenseg|Mux11~1 , sevenseg|Mux11~1, cputop, 1
instance = comp, \sevenseg|Mux11~2 , sevenseg|Mux11~2, cputop, 1
instance = comp, \sevenseg|WideOr95~0 , sevenseg|WideOr95~0, cputop, 1
instance = comp, \sevenseg|WideOr88~0 , sevenseg|WideOr88~0, cputop, 1
instance = comp, \sevenseg|Mux11~3 , sevenseg|Mux11~3, cputop, 1
instance = comp, \sevenseg|Mux11~4 , sevenseg|Mux11~4, cputop, 1
instance = comp, \sevenseg|WideOr101~0 , sevenseg|WideOr101~0, cputop, 1
instance = comp, \sevenseg|WideOr80~0 , sevenseg|WideOr80~0, cputop, 1
instance = comp, \sevenseg|WideOr73~0 , sevenseg|WideOr73~0, cputop, 1
instance = comp, \sevenseg|WideOr59~0 , sevenseg|WideOr59~0, cputop, 1
instance = comp, \sevenseg|WideOr66~0 , sevenseg|WideOr66~0, cputop, 1
instance = comp, \sevenseg|Mux10~0 , sevenseg|Mux10~0, cputop, 1
instance = comp, \sevenseg|Mux10~1 , sevenseg|Mux10~1, cputop, 1
instance = comp, \sevenseg|Mux10~2 , sevenseg|Mux10~2, cputop, 1
instance = comp, \sevenseg|WideOr94~0 , sevenseg|WideOr94~0, cputop, 1
instance = comp, \sevenseg|WideOr87~0 , sevenseg|WideOr87~0, cputop, 1
instance = comp, \sevenseg|Mux10~3 , sevenseg|Mux10~3, cputop, 1
instance = comp, \sevenseg|Mux10~4 , sevenseg|Mux10~4, cputop, 1
instance = comp, \sevenseg|WideOr86~0 , sevenseg|WideOr86~0, cputop, 1
instance = comp, \sevenseg|WideOr93~0 , sevenseg|WideOr93~0, cputop, 1
instance = comp, \sevenseg|WideOr100~0 , sevenseg|WideOr100~0, cputop, 1
instance = comp, \sevenseg|WideOr79~0 , sevenseg|WideOr79~0, cputop, 1
instance = comp, \sevenseg|WideOr72~0 , sevenseg|WideOr72~0, cputop, 1
instance = comp, \sevenseg|WideOr58~0 , sevenseg|WideOr58~0, cputop, 1
instance = comp, \sevenseg|Mux9~0 , sevenseg|Mux9~0, cputop, 1
instance = comp, \sevenseg|WideOr65~0 , sevenseg|WideOr65~0, cputop, 1
instance = comp, \sevenseg|Mux9~1 , sevenseg|Mux9~1, cputop, 1
instance = comp, \sevenseg|Mux9~2 , sevenseg|Mux9~2, cputop, 1
instance = comp, \sevenseg|Mux9~3 , sevenseg|Mux9~3, cputop, 1
instance = comp, \sevenseg|Mux9~4 , sevenseg|Mux9~4, cputop, 1
instance = comp, \sevenseg|WideOr92~0 , sevenseg|WideOr92~0, cputop, 1
instance = comp, \sevenseg|WideOr78~0 , sevenseg|WideOr78~0, cputop, 1
instance = comp, \sevenseg|WideOr57~0 , sevenseg|WideOr57~0, cputop, 1
instance = comp, \sevenseg|WideOr64~0 , sevenseg|WideOr64~0, cputop, 1
instance = comp, \sevenseg|Mux8~0 , sevenseg|Mux8~0, cputop, 1
instance = comp, \sevenseg|WideOr71~0 , sevenseg|WideOr71~0, cputop, 1
instance = comp, \sevenseg|Mux8~1 , sevenseg|Mux8~1, cputop, 1
instance = comp, \sevenseg|WideOr99~0 , sevenseg|WideOr99~0, cputop, 1
instance = comp, \sevenseg|Mux8~2 , sevenseg|Mux8~2, cputop, 1
instance = comp, \sevenseg|WideOr85~0 , sevenseg|WideOr85~0, cputop, 1
instance = comp, \sevenseg|Mux8~3 , sevenseg|Mux8~3, cputop, 1
instance = comp, \sevenseg|Mux8~4 , sevenseg|Mux8~4, cputop, 1
instance = comp, \sevenseg|WideOr84~0 , sevenseg|WideOr84~0, cputop, 1
instance = comp, \sevenseg|WideOr98~0 , sevenseg|WideOr98~0, cputop, 1
instance = comp, \sevenseg|WideOr77~0 , sevenseg|WideOr77~0, cputop, 1
instance = comp, \sevenseg|WideOr56~0 , sevenseg|WideOr56~0, cputop, 1
instance = comp, \sevenseg|WideOr70~0 , sevenseg|WideOr70~0, cputop, 1
instance = comp, \sevenseg|Mux7~0 , sevenseg|Mux7~0, cputop, 1
instance = comp, \sevenseg|WideOr63~0 , sevenseg|WideOr63~0, cputop, 1
instance = comp, \sevenseg|Mux7~1 , sevenseg|Mux7~1, cputop, 1
instance = comp, \sevenseg|Mux7~2 , sevenseg|Mux7~2, cputop, 1
instance = comp, \sevenseg|WideOr91~0 , sevenseg|WideOr91~0, cputop, 1
instance = comp, \sevenseg|Mux7~3 , sevenseg|Mux7~3, cputop, 1
instance = comp, \sevenseg|Mux7~4 , sevenseg|Mux7~4, cputop, 1
instance = comp, \sevenseg|WideOr146~0 , sevenseg|WideOr146~0, cputop, 1
instance = comp, \sevenseg|WideOr139~0 , sevenseg|WideOr139~0, cputop, 1
instance = comp, \sevenseg|WideOr118~0 , sevenseg|WideOr118~0, cputop, 1
instance = comp, \sevenseg|WideOr125~0 , sevenseg|WideOr125~0, cputop, 1
instance = comp, \sevenseg|Mux20~0 , sevenseg|Mux20~0, cputop, 1
instance = comp, \sevenseg|WideOr132~0 , sevenseg|WideOr132~0, cputop, 1
instance = comp, \sevenseg|Mux20~1 , sevenseg|Mux20~1, cputop, 1
instance = comp, \sevenseg|WideOr160~0 , sevenseg|WideOr160~0, cputop, 1
instance = comp, \sevenseg|Mux20~2 , sevenseg|Mux20~2, cputop, 1
instance = comp, \sevenseg|WideOr153~0 , sevenseg|WideOr153~0, cputop, 1
instance = comp, \sevenseg|Mux20~3 , sevenseg|Mux20~3, cputop, 1
instance = comp, \sevenseg|Mux20~4 , sevenseg|Mux20~4, cputop, 1
instance = comp, \sevenseg|WideOr145~0 , sevenseg|WideOr145~0, cputop, 1
instance = comp, \sevenseg|WideOr152~0 , sevenseg|WideOr152~0, cputop, 1
instance = comp, \sevenseg|WideOr159~0 , sevenseg|WideOr159~0, cputop, 1
instance = comp, \sevenseg|WideOr124~0 , sevenseg|WideOr124~0, cputop, 1
instance = comp, \sevenseg|WideOr138~0 , sevenseg|WideOr138~0, cputop, 1
instance = comp, \sevenseg|WideOr117~0 , sevenseg|WideOr117~0, cputop, 1
instance = comp, \sevenseg|WideOr131~0 , sevenseg|WideOr131~0, cputop, 1
instance = comp, \sevenseg|Mux19~0 , sevenseg|Mux19~0, cputop, 1
instance = comp, \sevenseg|Mux19~1 , sevenseg|Mux19~1, cputop, 1
instance = comp, \sevenseg|Mux19~2 , sevenseg|Mux19~2, cputop, 1
instance = comp, \sevenseg|Mux19~3 , sevenseg|Mux19~3, cputop, 1
instance = comp, \sevenseg|Mux19~4 , sevenseg|Mux19~4, cputop, 1
instance = comp, \sevenseg|WideOr158~0 , sevenseg|WideOr158~0, cputop, 1
instance = comp, \sevenseg|WideOr137~0 , sevenseg|WideOr137~0, cputop, 1
instance = comp, \sevenseg|WideOr123~0 , sevenseg|WideOr123~0, cputop, 1
instance = comp, \sevenseg|WideOr116~0 , sevenseg|WideOr116~0, cputop, 1
instance = comp, \sevenseg|Mux18~0 , sevenseg|Mux18~0, cputop, 1
instance = comp, \sevenseg|WideOr130~0 , sevenseg|WideOr130~0, cputop, 1
instance = comp, \sevenseg|Mux18~1 , sevenseg|Mux18~1, cputop, 1
instance = comp, \sevenseg|Mux18~2 , sevenseg|Mux18~2, cputop, 1
instance = comp, \sevenseg|WideOr151~0 , sevenseg|WideOr151~0, cputop, 1
instance = comp, \sevenseg|WideOr144~0 , sevenseg|WideOr144~0, cputop, 1
instance = comp, \sevenseg|Mux18~3 , sevenseg|Mux18~3, cputop, 1
instance = comp, \sevenseg|Mux18~4 , sevenseg|Mux18~4, cputop, 1
instance = comp, \sevenseg|WideOr157~0 , sevenseg|WideOr157~0, cputop, 1
instance = comp, \sevenseg|WideOr129~0 , sevenseg|WideOr129~0, cputop, 1
instance = comp, \sevenseg|WideOr115~0 , sevenseg|WideOr115~0, cputop, 1
instance = comp, \sevenseg|Mux17~0 , sevenseg|Mux17~0, cputop, 1
instance = comp, \sevenseg|WideOr122~0 , sevenseg|WideOr122~0, cputop, 1
instance = comp, \sevenseg|WideOr136~0 , sevenseg|WideOr136~0, cputop, 1
instance = comp, \sevenseg|Mux17~1 , sevenseg|Mux17~1, cputop, 1
instance = comp, \sevenseg|Mux17~2 , sevenseg|Mux17~2, cputop, 1
instance = comp, \sevenseg|WideOr143~0 , sevenseg|WideOr143~0, cputop, 1
instance = comp, \sevenseg|WideOr150~0 , sevenseg|WideOr150~0, cputop, 1
instance = comp, \sevenseg|Mux17~3 , sevenseg|Mux17~3, cputop, 1
instance = comp, \sevenseg|Mux17~4 , sevenseg|Mux17~4, cputop, 1
instance = comp, \sevenseg|WideOr149~0 , sevenseg|WideOr149~0, cputop, 1
instance = comp, \sevenseg|WideOr156~0 , sevenseg|WideOr156~0, cputop, 1
instance = comp, \sevenseg|WideOr128~0 , sevenseg|WideOr128~0, cputop, 1
instance = comp, \sevenseg|WideOr135~0 , sevenseg|WideOr135~0, cputop, 1
instance = comp, \sevenseg|WideOr121~0 , sevenseg|WideOr121~0, cputop, 1
instance = comp, \sevenseg|WideOr114~0 , sevenseg|WideOr114~0, cputop, 1
instance = comp, \sevenseg|Mux16~0 , sevenseg|Mux16~0, cputop, 1
instance = comp, \sevenseg|Mux16~1 , sevenseg|Mux16~1, cputop, 1
instance = comp, \sevenseg|Mux16~2 , sevenseg|Mux16~2, cputop, 1
instance = comp, \sevenseg|WideOr142~0 , sevenseg|WideOr142~0, cputop, 1
instance = comp, \sevenseg|Mux16~3 , sevenseg|Mux16~3, cputop, 1
instance = comp, \sevenseg|Mux16~4 , sevenseg|Mux16~4, cputop, 1
instance = comp, \sevenseg|WideOr141~0 , sevenseg|WideOr141~0, cputop, 1
instance = comp, \sevenseg|WideOr148~0 , sevenseg|WideOr148~0, cputop, 1
instance = comp, \sevenseg|WideOr127~0 , sevenseg|WideOr127~0, cputop, 1
instance = comp, \sevenseg|WideOr113~0 , sevenseg|WideOr113~0, cputop, 1
instance = comp, \sevenseg|Mux15~0 , sevenseg|Mux15~0, cputop, 1
instance = comp, \sevenseg|WideOr134~0 , sevenseg|WideOr134~0, cputop, 1
instance = comp, \sevenseg|WideOr120~0 , sevenseg|WideOr120~0, cputop, 1
instance = comp, \sevenseg|Mux15~1 , sevenseg|Mux15~1, cputop, 1
instance = comp, \sevenseg|WideOr155~0 , sevenseg|WideOr155~0, cputop, 1
instance = comp, \sevenseg|Mux15~2 , sevenseg|Mux15~2, cputop, 1
instance = comp, \sevenseg|Mux15~3 , sevenseg|Mux15~3, cputop, 1
instance = comp, \sevenseg|Mux15~4 , sevenseg|Mux15~4, cputop, 1
instance = comp, \sevenseg|WideOr140~0 , sevenseg|WideOr140~0, cputop, 1
instance = comp, \sevenseg|WideOr147~0 , sevenseg|WideOr147~0, cputop, 1
instance = comp, \sevenseg|WideOr112~0 , sevenseg|WideOr112~0, cputop, 1
instance = comp, \sevenseg|WideOr119~0 , sevenseg|WideOr119~0, cputop, 1
instance = comp, \sevenseg|Mux14~0 , sevenseg|Mux14~0, cputop, 1
instance = comp, \sevenseg|WideOr133~0 , sevenseg|WideOr133~0, cputop, 1
instance = comp, \sevenseg|WideOr126~0 , sevenseg|WideOr126~0, cputop, 1
instance = comp, \sevenseg|Mux14~1 , sevenseg|Mux14~1, cputop, 1
instance = comp, \sevenseg|WideOr154~0 , sevenseg|WideOr154~0, cputop, 1
instance = comp, \sevenseg|Mux14~2 , sevenseg|Mux14~2, cputop, 1
instance = comp, \sevenseg|Mux14~3 , sevenseg|Mux14~3, cputop, 1
instance = comp, \sevenseg|Mux14~4 , sevenseg|Mux14~4, cputop, 1
instance = comp, \sevenseg|WideOr209~0 , sevenseg|WideOr209~0, cputop, 1
instance = comp, \sevenseg|WideOr202~0 , sevenseg|WideOr202~0, cputop, 1
instance = comp, \sevenseg|WideOr174~0 , sevenseg|WideOr174~0, cputop, 1
instance = comp, \sevenseg|WideOr188~0 , sevenseg|WideOr188~0, cputop, 1
instance = comp, \sevenseg|Mux27~0 , sevenseg|Mux27~0, cputop, 1
instance = comp, \sevenseg|WideOr195~0 , sevenseg|WideOr195~0, cputop, 1
instance = comp, \sevenseg|WideOr181~0 , sevenseg|WideOr181~0, cputop, 1
instance = comp, \sevenseg|Mux27~1 , sevenseg|Mux27~1, cputop, 1
instance = comp, \sevenseg|WideOr216~0 , sevenseg|WideOr216~0, cputop, 1
instance = comp, \sevenseg|Mux27~2 , sevenseg|Mux27~2, cputop, 1
instance = comp, \sevenseg|Mux27~3 , sevenseg|Mux27~3, cputop, 1
instance = comp, \sevenseg|Mux27~4 , sevenseg|Mux27~4, cputop, 1
instance = comp, \sevenseg|WideOr201~0 , sevenseg|WideOr201~0, cputop, 1
instance = comp, \sevenseg|WideOr173~0 , sevenseg|WideOr173~0, cputop, 1
instance = comp, \sevenseg|WideOr180~0 , sevenseg|WideOr180~0, cputop, 1
instance = comp, \sevenseg|Mux26~0 , sevenseg|Mux26~0, cputop, 1
instance = comp, \sevenseg|WideOr187~0 , sevenseg|WideOr187~0, cputop, 1
instance = comp, \sevenseg|WideOr194~0 , sevenseg|WideOr194~0, cputop, 1
instance = comp, \sevenseg|Mux26~1 , sevenseg|Mux26~1, cputop, 1
instance = comp, \sevenseg|WideOr215~0 , sevenseg|WideOr215~0, cputop, 1
instance = comp, \sevenseg|Mux26~2 , sevenseg|Mux26~2, cputop, 1
instance = comp, \sevenseg|WideOr208~0 , sevenseg|WideOr208~0, cputop, 1
instance = comp, \sevenseg|Mux26~3 , sevenseg|Mux26~3, cputop, 1
instance = comp, \sevenseg|Mux26~4 , sevenseg|Mux26~4, cputop, 1
instance = comp, \sevenseg|WideOr200~0 , sevenseg|WideOr200~0, cputop, 1
instance = comp, \sevenseg|WideOr207~0 , sevenseg|WideOr207~0, cputop, 1
instance = comp, \sevenseg|WideOr179~0 , sevenseg|WideOr179~0, cputop, 1
instance = comp, \sevenseg|WideOr193~0 , sevenseg|WideOr193~0, cputop, 1
instance = comp, \sevenseg|WideOr186~0 , sevenseg|WideOr186~0, cputop, 1
instance = comp, \sevenseg|WideOr172~0 , sevenseg|WideOr172~0, cputop, 1
instance = comp, \sevenseg|Mux25~0 , sevenseg|Mux25~0, cputop, 1
instance = comp, \sevenseg|Mux25~1 , sevenseg|Mux25~1, cputop, 1
instance = comp, \sevenseg|WideOr214~0 , sevenseg|WideOr214~0, cputop, 1
instance = comp, \sevenseg|Mux25~2 , sevenseg|Mux25~2, cputop, 1
instance = comp, \sevenseg|Mux25~3 , sevenseg|Mux25~3, cputop, 1
instance = comp, \sevenseg|Mux25~4 , sevenseg|Mux25~4, cputop, 1
instance = comp, \sevenseg|WideOr199~0 , sevenseg|WideOr199~0, cputop, 1
instance = comp, \sevenseg|WideOr206~0 , sevenseg|WideOr206~0, cputop, 1
instance = comp, \sevenseg|WideOr213~0 , sevenseg|WideOr213~0, cputop, 1
instance = comp, \sevenseg|WideOr192~0 , sevenseg|WideOr192~0, cputop, 1
instance = comp, \sevenseg|WideOr185~0 , sevenseg|WideOr185~0, cputop, 1
instance = comp, \sevenseg|WideOr178~0 , sevenseg|WideOr178~0, cputop, 1
instance = comp, \sevenseg|WideOr171~0 , sevenseg|WideOr171~0, cputop, 1
instance = comp, \sevenseg|Mux24~0 , sevenseg|Mux24~0, cputop, 1
instance = comp, \sevenseg|Mux24~1 , sevenseg|Mux24~1, cputop, 1
instance = comp, \sevenseg|Mux24~2 , sevenseg|Mux24~2, cputop, 1
instance = comp, \sevenseg|Mux24~3 , sevenseg|Mux24~3, cputop, 1
instance = comp, \sevenseg|Mux24~4 , sevenseg|Mux24~4, cputop, 1
instance = comp, \sevenseg|WideOr205~0 , sevenseg|WideOr205~0, cputop, 1
instance = comp, \sevenseg|WideOr198~0 , sevenseg|WideOr198~0, cputop, 1
instance = comp, \sevenseg|WideOr212~0 , sevenseg|WideOr212~0, cputop, 1
instance = comp, \sevenseg|WideOr177~0 , sevenseg|WideOr177~0, cputop, 1
instance = comp, \sevenseg|WideOr191~0 , sevenseg|WideOr191~0, cputop, 1
instance = comp, \sevenseg|WideOr170~0 , sevenseg|WideOr170~0, cputop, 1
instance = comp, \sevenseg|WideOr184~0 , sevenseg|WideOr184~0, cputop, 1
instance = comp, \sevenseg|Mux23~0 , sevenseg|Mux23~0, cputop, 1
instance = comp, \sevenseg|Mux23~1 , sevenseg|Mux23~1, cputop, 1
instance = comp, \sevenseg|Mux23~2 , sevenseg|Mux23~2, cputop, 1
instance = comp, \sevenseg|Mux23~3 , sevenseg|Mux23~3, cputop, 1
instance = comp, \sevenseg|Mux23~4 , sevenseg|Mux23~4, cputop, 1
instance = comp, \sevenseg|WideOr197~0 , sevenseg|WideOr197~0, cputop, 1
instance = comp, \sevenseg|WideOr183~0 , sevenseg|WideOr183~0, cputop, 1
instance = comp, \sevenseg|WideOr176~0 , sevenseg|WideOr176~0, cputop, 1
instance = comp, \sevenseg|WideOr169~0 , sevenseg|WideOr169~0, cputop, 1
instance = comp, \sevenseg|Mux22~0 , sevenseg|Mux22~0, cputop, 1
instance = comp, \sevenseg|WideOr190~0 , sevenseg|WideOr190~0, cputop, 1
instance = comp, \sevenseg|Mux22~1 , sevenseg|Mux22~1, cputop, 1
instance = comp, \sevenseg|WideOr211~0 , sevenseg|WideOr211~0, cputop, 1
instance = comp, \sevenseg|Mux22~2 , sevenseg|Mux22~2, cputop, 1
instance = comp, \sevenseg|WideOr204~0 , sevenseg|WideOr204~0, cputop, 1
instance = comp, \sevenseg|Mux22~3 , sevenseg|Mux22~3, cputop, 1
instance = comp, \sevenseg|Mux22~4 , sevenseg|Mux22~4, cputop, 1
instance = comp, \sevenseg|WideOr196~0 , sevenseg|WideOr196~0, cputop, 1
instance = comp, \sevenseg|WideOr203~0 , sevenseg|WideOr203~0, cputop, 1
instance = comp, \sevenseg|WideOr210~0 , sevenseg|WideOr210~0, cputop, 1
instance = comp, \sevenseg|WideOr182~0 , sevenseg|WideOr182~0, cputop, 1
instance = comp, \sevenseg|WideOr168~0 , sevenseg|WideOr168~0, cputop, 1
instance = comp, \sevenseg|Mux21~0 , sevenseg|Mux21~0, cputop, 1
instance = comp, \sevenseg|WideOr175~0 , sevenseg|WideOr175~0, cputop, 1
instance = comp, \sevenseg|WideOr189~0 , sevenseg|WideOr189~0, cputop, 1
instance = comp, \sevenseg|Mux21~1 , sevenseg|Mux21~1, cputop, 1
instance = comp, \sevenseg|Mux21~2 , sevenseg|Mux21~2, cputop, 1
instance = comp, \sevenseg|Mux21~3 , sevenseg|Mux21~3, cputop, 1
instance = comp, \sevenseg|Mux21~4 , sevenseg|Mux21~4, cputop, 1
instance = comp, \sevenseg|WideOr272~0 , sevenseg|WideOr272~0, cputop, 1
instance = comp, \sevenseg|WideOr230~0 , sevenseg|WideOr230~0, cputop, 1
instance = comp, \sevenseg|WideOr237~0 , sevenseg|WideOr237~0, cputop, 1
instance = comp, \sevenseg|Mux34~0 , sevenseg|Mux34~0, cputop, 1
instance = comp, \sevenseg|WideOr251~0 , sevenseg|WideOr251~0, cputop, 1
instance = comp, \sevenseg|WideOr244~0 , sevenseg|WideOr244~0, cputop, 1
instance = comp, \sevenseg|Mux34~1 , sevenseg|Mux34~1, cputop, 1
instance = comp, \sevenseg|Mux34~2 , sevenseg|Mux34~2, cputop, 1
instance = comp, \sevenseg|WideOr258~0 , sevenseg|WideOr258~0, cputop, 1
instance = comp, \sevenseg|WideOr265~0 , sevenseg|WideOr265~0, cputop, 1
instance = comp, \sevenseg|Mux34~3 , sevenseg|Mux34~3, cputop, 1
instance = comp, \sevenseg|Mux34~4 , sevenseg|Mux34~4, cputop, 1
instance = comp, \sevenseg|WideOr257~0 , sevenseg|WideOr257~0, cputop, 1
instance = comp, \sevenseg|WideOr229~0 , sevenseg|WideOr229~0, cputop, 1
instance = comp, \sevenseg|WideOr243~0 , sevenseg|WideOr243~0, cputop, 1
instance = comp, \sevenseg|Mux33~0 , sevenseg|Mux33~0, cputop, 1
instance = comp, \sevenseg|WideOr250~0 , sevenseg|WideOr250~0, cputop, 1
instance = comp, \sevenseg|WideOr236~0 , sevenseg|WideOr236~0, cputop, 1
instance = comp, \sevenseg|Mux33~1 , sevenseg|Mux33~1, cputop, 1
instance = comp, \sevenseg|WideOr271~0 , sevenseg|WideOr271~0, cputop, 1
instance = comp, \sevenseg|Mux33~2 , sevenseg|Mux33~2, cputop, 1
instance = comp, \sevenseg|WideOr264~0 , sevenseg|WideOr264~0, cputop, 1
instance = comp, \sevenseg|Mux33~3 , sevenseg|Mux33~3, cputop, 1
instance = comp, \sevenseg|Mux33~4 , sevenseg|Mux33~4, cputop, 1
instance = comp, \sevenseg|WideOr270~0 , sevenseg|WideOr270~0, cputop, 1
instance = comp, \sevenseg|WideOr249~0 , sevenseg|WideOr249~0, cputop, 1
instance = comp, \sevenseg|WideOr242~0 , sevenseg|WideOr242~0, cputop, 1
instance = comp, \sevenseg|WideOr228~0 , sevenseg|WideOr228~0, cputop, 1
instance = comp, \sevenseg|WideOr235~0 , sevenseg|WideOr235~0, cputop, 1
instance = comp, \sevenseg|Mux32~0 , sevenseg|Mux32~0, cputop, 1
instance = comp, \sevenseg|Mux32~1 , sevenseg|Mux32~1, cputop, 1
instance = comp, \sevenseg|Mux32~2 , sevenseg|Mux32~2, cputop, 1
instance = comp, \sevenseg|WideOr256~0 , sevenseg|WideOr256~0, cputop, 1
instance = comp, \sevenseg|WideOr263~0 , sevenseg|WideOr263~0, cputop, 1
instance = comp, \sevenseg|Mux32~3 , sevenseg|Mux32~3, cputop, 1
instance = comp, \sevenseg|Mux32~4 , sevenseg|Mux32~4, cputop, 1
instance = comp, \sevenseg|WideOr262~0 , sevenseg|WideOr262~0, cputop, 1
instance = comp, \sevenseg|WideOr255~0 , sevenseg|WideOr255~0, cputop, 1
instance = comp, \sevenseg|WideOr269~0 , sevenseg|WideOr269~0, cputop, 1
instance = comp, \sevenseg|WideOr248~0 , sevenseg|WideOr248~0, cputop, 1
instance = comp, \sevenseg|WideOr234~0 , sevenseg|WideOr234~0, cputop, 1
instance = comp, \sevenseg|WideOr241~0 , sevenseg|WideOr241~0, cputop, 1
instance = comp, \sevenseg|WideOr227~0 , sevenseg|WideOr227~0, cputop, 1
instance = comp, \sevenseg|Mux31~0 , sevenseg|Mux31~0, cputop, 1
instance = comp, \sevenseg|Mux31~1 , sevenseg|Mux31~1, cputop, 1
instance = comp, \sevenseg|Mux31~2 , sevenseg|Mux31~2, cputop, 1
instance = comp, \sevenseg|Mux31~3 , sevenseg|Mux31~3, cputop, 1
instance = comp, \sevenseg|Mux31~4 , sevenseg|Mux31~4, cputop, 1
instance = comp, \sevenseg|WideOr254~0 , sevenseg|WideOr254~0, cputop, 1
instance = comp, \sevenseg|WideOr268~0 , sevenseg|WideOr268~0, cputop, 1
instance = comp, \sevenseg|WideOr226~0 , sevenseg|WideOr226~0, cputop, 1
instance = comp, \sevenseg|WideOr233~0 , sevenseg|WideOr233~0, cputop, 1
instance = comp, \sevenseg|Mux30~0 , sevenseg|Mux30~0, cputop, 1
instance = comp, \sevenseg|WideOr240~0 , sevenseg|WideOr240~0, cputop, 1
instance = comp, \sevenseg|WideOr247~0 , sevenseg|WideOr247~0, cputop, 1
instance = comp, \sevenseg|Mux30~1 , sevenseg|Mux30~1, cputop, 1
instance = comp, \sevenseg|Mux30~2 , sevenseg|Mux30~2, cputop, 1
instance = comp, \sevenseg|WideOr261~0 , sevenseg|WideOr261~0, cputop, 1
instance = comp, \sevenseg|Mux30~3 , sevenseg|Mux30~3, cputop, 1
instance = comp, \sevenseg|Mux30~4 , sevenseg|Mux30~4, cputop, 1
instance = comp, \sevenseg|WideOr260~0 , sevenseg|WideOr260~0, cputop, 1
instance = comp, \sevenseg|WideOr253~0 , sevenseg|WideOr253~0, cputop, 1
instance = comp, \sevenseg|WideOr267~0 , sevenseg|WideOr267~0, cputop, 1
instance = comp, \sevenseg|WideOr232~0 , sevenseg|WideOr232~0, cputop, 1
instance = comp, \sevenseg|WideOr239~0 , sevenseg|WideOr239~0, cputop, 1
instance = comp, \sevenseg|WideOr225~0 , sevenseg|WideOr225~0, cputop, 1
instance = comp, \sevenseg|Mux29~0 , sevenseg|Mux29~0, cputop, 1
instance = comp, \sevenseg|WideOr246~0 , sevenseg|WideOr246~0, cputop, 1
instance = comp, \sevenseg|Mux29~1 , sevenseg|Mux29~1, cputop, 1
instance = comp, \sevenseg|Mux29~2 , sevenseg|Mux29~2, cputop, 1
instance = comp, \sevenseg|Mux29~3 , sevenseg|Mux29~3, cputop, 1
instance = comp, \sevenseg|Mux29~4 , sevenseg|Mux29~4, cputop, 1
instance = comp, \sevenseg|WideOr259~0 , sevenseg|WideOr259~0, cputop, 1
instance = comp, \sevenseg|WideOr266~0 , sevenseg|WideOr266~0, cputop, 1
instance = comp, \sevenseg|WideOr238~0 , sevenseg|WideOr238~0, cputop, 1
instance = comp, \sevenseg|WideOr245~0 , sevenseg|WideOr245~0, cputop, 1
instance = comp, \sevenseg|WideOr231~0 , sevenseg|WideOr231~0, cputop, 1
instance = comp, \sevenseg|WideOr224~0 , sevenseg|WideOr224~0, cputop, 1
instance = comp, \sevenseg|Mux28~0 , sevenseg|Mux28~0, cputop, 1
instance = comp, \sevenseg|Mux28~1 , sevenseg|Mux28~1, cputop, 1
instance = comp, \sevenseg|Mux28~2 , sevenseg|Mux28~2, cputop, 1
instance = comp, \sevenseg|WideOr252~0 , sevenseg|WideOr252~0, cputop, 1
instance = comp, \sevenseg|Mux28~3 , sevenseg|Mux28~3, cputop, 1
instance = comp, \sevenseg|Mux28~4 , sevenseg|Mux28~4, cputop, 1
instance = comp, \sevenseg|WideOr328~0 , sevenseg|WideOr328~0, cputop, 1
instance = comp, \sevenseg|WideOr307~0 , sevenseg|WideOr307~0, cputop, 1
instance = comp, \sevenseg|WideOr293~0 , sevenseg|WideOr293~0, cputop, 1
instance = comp, \sevenseg|WideOr300~0 , sevenseg|WideOr300~0, cputop, 1
instance = comp, \sevenseg|WideOr286~0 , sevenseg|WideOr286~0, cputop, 1
instance = comp, \sevenseg|Mux41~0 , sevenseg|Mux41~0, cputop, 1
instance = comp, \sevenseg|Mux41~1 , sevenseg|Mux41~1, cputop, 1
instance = comp, \sevenseg|Mux41~2 , sevenseg|Mux41~2, cputop, 1
instance = comp, \sevenseg|WideOr321~0 , sevenseg|WideOr321~0, cputop, 1
instance = comp, \sevenseg|WideOr314~0 , sevenseg|WideOr314~0, cputop, 1
instance = comp, \sevenseg|Mux41~3 , sevenseg|Mux41~3, cputop, 1
instance = comp, \sevenseg|Mux41~4 , sevenseg|Mux41~4, cputop, 1
instance = comp, \sevenseg|WideOr313~0 , sevenseg|WideOr313~0, cputop, 1
instance = comp, \sevenseg|WideOr327~0 , sevenseg|WideOr327~0, cputop, 1
instance = comp, \sevenseg|WideOr306~0 , sevenseg|WideOr306~0, cputop, 1
instance = comp, \sevenseg|WideOr299~0 , sevenseg|WideOr299~0, cputop, 1
instance = comp, \sevenseg|WideOr292~0 , sevenseg|WideOr292~0, cputop, 1
instance = comp, \sevenseg|WideOr285~0 , sevenseg|WideOr285~0, cputop, 1
instance = comp, \sevenseg|Mux40~0 , sevenseg|Mux40~0, cputop, 1
instance = comp, \sevenseg|Mux40~1 , sevenseg|Mux40~1, cputop, 1
instance = comp, \sevenseg|Mux40~2 , sevenseg|Mux40~2, cputop, 1
instance = comp, \sevenseg|WideOr320~0 , sevenseg|WideOr320~0, cputop, 1
instance = comp, \sevenseg|Mux40~3 , sevenseg|Mux40~3, cputop, 1
instance = comp, \sevenseg|Mux40~4 , sevenseg|Mux40~4, cputop, 1
instance = comp, \sevenseg|WideOr312~0 , sevenseg|WideOr312~0, cputop, 1
instance = comp, \sevenseg|WideOr326~0 , sevenseg|WideOr326~0, cputop, 1
instance = comp, \sevenseg|WideOr284~0 , sevenseg|WideOr284~0, cputop, 1
instance = comp, \sevenseg|WideOr298~0 , sevenseg|WideOr298~0, cputop, 1
instance = comp, \sevenseg|Mux39~0 , sevenseg|Mux39~0, cputop, 1
instance = comp, \sevenseg|WideOr305~0 , sevenseg|WideOr305~0, cputop, 1
instance = comp, \sevenseg|WideOr291~0 , sevenseg|WideOr291~0, cputop, 1
instance = comp, \sevenseg|Mux39~1 , sevenseg|Mux39~1, cputop, 1
instance = comp, \sevenseg|Mux39~2 , sevenseg|Mux39~2, cputop, 1
instance = comp, \sevenseg|WideOr319~0 , sevenseg|WideOr319~0, cputop, 1
instance = comp, \sevenseg|Mux39~3 , sevenseg|Mux39~3, cputop, 1
instance = comp, \sevenseg|Mux39~4 , sevenseg|Mux39~4, cputop, 1
instance = comp, \sevenseg|WideOr311~0 , sevenseg|WideOr311~0, cputop, 1
instance = comp, \sevenseg|WideOr318~0 , sevenseg|WideOr318~0, cputop, 1
instance = comp, \sevenseg|WideOr290~0 , sevenseg|WideOr290~0, cputop, 1
instance = comp, \sevenseg|WideOr283~0 , sevenseg|WideOr283~0, cputop, 1
instance = comp, \sevenseg|Mux38~0 , sevenseg|Mux38~0, cputop, 1
instance = comp, \sevenseg|WideOr297~0 , sevenseg|WideOr297~0, cputop, 1
instance = comp, \sevenseg|WideOr304~0 , sevenseg|WideOr304~0, cputop, 1
instance = comp, \sevenseg|Mux38~1 , sevenseg|Mux38~1, cputop, 1
instance = comp, \sevenseg|WideOr325~0 , sevenseg|WideOr325~0, cputop, 1
instance = comp, \sevenseg|Mux38~2 , sevenseg|Mux38~2, cputop, 1
instance = comp, \sevenseg|Mux38~3 , sevenseg|Mux38~3, cputop, 1
instance = comp, \sevenseg|Mux38~4 , sevenseg|Mux38~4, cputop, 1
instance = comp, \sevenseg|WideOr324~0 , sevenseg|WideOr324~0, cputop, 1
instance = comp, \sevenseg|WideOr282~0 , sevenseg|WideOr282~0, cputop, 1
instance = comp, \sevenseg|WideOr296~0 , sevenseg|WideOr296~0, cputop, 1
instance = comp, \sevenseg|Mux37~0 , sevenseg|Mux37~0, cputop, 1
instance = comp, \sevenseg|WideOr303~0 , sevenseg|WideOr303~0, cputop, 1
instance = comp, \sevenseg|WideOr289~0 , sevenseg|WideOr289~0, cputop, 1
instance = comp, \sevenseg|Mux37~1 , sevenseg|Mux37~1, cputop, 1
instance = comp, \sevenseg|Mux37~2 , sevenseg|Mux37~2, cputop, 1
instance = comp, \sevenseg|WideOr310~0 , sevenseg|WideOr310~0, cputop, 1
instance = comp, \sevenseg|WideOr317~0 , sevenseg|WideOr317~0, cputop, 1
instance = comp, \sevenseg|Mux37~3 , sevenseg|Mux37~3, cputop, 1
instance = comp, \sevenseg|Mux37~4 , sevenseg|Mux37~4, cputop, 1
instance = comp, \sevenseg|WideOr309~0 , sevenseg|WideOr309~0, cputop, 1
instance = comp, \sevenseg|WideOr281~0 , sevenseg|WideOr281~0, cputop, 1
instance = comp, \sevenseg|WideOr288~0 , sevenseg|WideOr288~0, cputop, 1
instance = comp, \sevenseg|Mux36~0 , sevenseg|Mux36~0, cputop, 1
instance = comp, \sevenseg|WideOr302~0 , sevenseg|WideOr302~0, cputop, 1
instance = comp, \sevenseg|WideOr295~0 , sevenseg|WideOr295~0, cputop, 1
instance = comp, \sevenseg|Mux36~1 , sevenseg|Mux36~1, cputop, 1
instance = comp, \sevenseg|WideOr323~0 , sevenseg|WideOr323~0, cputop, 1
instance = comp, \sevenseg|Mux36~2 , sevenseg|Mux36~2, cputop, 1
instance = comp, \sevenseg|WideOr316~0 , sevenseg|WideOr316~0, cputop, 1
instance = comp, \sevenseg|Mux36~3 , sevenseg|Mux36~3, cputop, 1
instance = comp, \sevenseg|Mux36~4 , sevenseg|Mux36~4, cputop, 1
instance = comp, \sevenseg|WideOr308~0 , sevenseg|WideOr308~0, cputop, 1
instance = comp, \sevenseg|WideOr301~0 , sevenseg|WideOr301~0, cputop, 1
instance = comp, \sevenseg|WideOr280~0 , sevenseg|WideOr280~0, cputop, 1
instance = comp, \sevenseg|WideOr294~0 , sevenseg|WideOr294~0, cputop, 1
instance = comp, \sevenseg|Mux35~0 , sevenseg|Mux35~0, cputop, 1
instance = comp, \sevenseg|WideOr287~0 , sevenseg|WideOr287~0, cputop, 1
instance = comp, \sevenseg|Mux35~1 , sevenseg|Mux35~1, cputop, 1
instance = comp, \sevenseg|WideOr322~0 , sevenseg|WideOr322~0, cputop, 1
instance = comp, \sevenseg|Mux35~2 , sevenseg|Mux35~2, cputop, 1
instance = comp, \sevenseg|WideOr315~0 , sevenseg|WideOr315~0, cputop, 1
instance = comp, \sevenseg|Mux35~3 , sevenseg|Mux35~3, cputop, 1
instance = comp, \sevenseg|Mux35~4 , sevenseg|Mux35~4, cputop, 1
instance = comp, \sevenseg|WideOr377~0 , sevenseg|WideOr377~0, cputop, 1
instance = comp, \sevenseg|WideOr370~0 , sevenseg|WideOr370~0, cputop, 1
instance = comp, \sevenseg|WideOr384~0 , sevenseg|WideOr384~0, cputop, 1
instance = comp, \sevenseg|WideOr356~0 , sevenseg|WideOr356~0, cputop, 1
instance = comp, \sevenseg|WideOr363~0 , sevenseg|WideOr363~0, cputop, 1
instance = comp, \sevenseg|WideOr342~0 , sevenseg|WideOr342~0, cputop, 1
instance = comp, \sevenseg|WideOr349~0 , sevenseg|WideOr349~0, cputop, 1
instance = comp, \sevenseg|Mux48~3 , sevenseg|Mux48~3, cputop, 1
instance = comp, \sevenseg|Mux48~4 , sevenseg|Mux48~4, cputop, 1
instance = comp, \sevenseg|Mux48~5 , sevenseg|Mux48~5, cputop, 1
instance = comp, \sevenseg|Mux48~6 , sevenseg|Mux48~6, cputop, 1
instance = comp, \sevenseg|Mux48~7 , sevenseg|Mux48~7, cputop, 1
instance = comp, \sevenseg|WideOr376~0 , sevenseg|WideOr376~0, cputop, 1
instance = comp, \sevenseg|WideOr383~0 , sevenseg|WideOr383~0, cputop, 1
instance = comp, \sevenseg|WideOr362~0 , sevenseg|WideOr362~0, cputop, 1
instance = comp, \sevenseg|WideOr341~0 , sevenseg|WideOr341~0, cputop, 1
instance = comp, \sevenseg|WideOr355~0 , sevenseg|WideOr355~0, cputop, 1
instance = comp, \sevenseg|Mux47~0 , sevenseg|Mux47~0, cputop, 1
instance = comp, \sevenseg|WideOr348~0 , sevenseg|WideOr348~0, cputop, 1
instance = comp, \sevenseg|Mux47~1 , sevenseg|Mux47~1, cputop, 1
instance = comp, \sevenseg|Mux47~2 , sevenseg|Mux47~2, cputop, 1
instance = comp, \sevenseg|WideOr369~0 , sevenseg|WideOr369~0, cputop, 1
instance = comp, \sevenseg|Mux47~3 , sevenseg|Mux47~3, cputop, 1
instance = comp, \sevenseg|Mux47~4 , sevenseg|Mux47~4, cputop, 1
instance = comp, \sevenseg|WideOr368~0 , sevenseg|WideOr368~0, cputop, 1
instance = comp, \sevenseg|WideOr375~0 , sevenseg|WideOr375~0, cputop, 1
instance = comp, \sevenseg|WideOr347~0 , sevenseg|WideOr347~0, cputop, 1
instance = comp, \sevenseg|WideOr340~0 , sevenseg|WideOr340~0, cputop, 1
instance = comp, \sevenseg|Mux46~0 , sevenseg|Mux46~0, cputop, 1
instance = comp, \sevenseg|WideOr354~0 , sevenseg|WideOr354~0, cputop, 1
instance = comp, \sevenseg|WideOr361~0 , sevenseg|WideOr361~0, cputop, 1
instance = comp, \sevenseg|Mux46~1 , sevenseg|Mux46~1, cputop, 1
instance = comp, \sevenseg|WideOr382~0 , sevenseg|WideOr382~0, cputop, 1
instance = comp, \sevenseg|Mux46~2 , sevenseg|Mux46~2, cputop, 1
instance = comp, \sevenseg|Mux46~3 , sevenseg|Mux46~3, cputop, 1
instance = comp, \sevenseg|Mux46~4 , sevenseg|Mux46~4, cputop, 1
instance = comp, \sevenseg|WideOr346~0 , sevenseg|WideOr346~0, cputop, 1
instance = comp, \sevenseg|WideOr360~0 , sevenseg|WideOr360~0, cputop, 1
instance = comp, \sevenseg|WideOr353~0 , sevenseg|WideOr353~0, cputop, 1
instance = comp, \sevenseg|WideOr339~0 , sevenseg|WideOr339~0, cputop, 1
instance = comp, \sevenseg|Mux45~0 , sevenseg|Mux45~0, cputop, 1
instance = comp, \sevenseg|Mux45~1 , sevenseg|Mux45~1, cputop, 1
instance = comp, \sevenseg|WideOr381~0 , sevenseg|WideOr381~0, cputop, 1
instance = comp, \sevenseg|Mux45~2 , sevenseg|Mux45~2, cputop, 1
instance = comp, \sevenseg|WideOr367~0 , sevenseg|WideOr367~0, cputop, 1
instance = comp, \sevenseg|WideOr374~0 , sevenseg|WideOr374~0, cputop, 1
instance = comp, \sevenseg|Mux45~3 , sevenseg|Mux45~3, cputop, 1
instance = comp, \sevenseg|Mux45~4 , sevenseg|Mux45~4, cputop, 1
instance = comp, \sevenseg|WideOr373~0 , sevenseg|WideOr373~0, cputop, 1
instance = comp, \sevenseg|WideOr366~0 , sevenseg|WideOr366~0, cputop, 1
instance = comp, \sevenseg|WideOr359~0 , sevenseg|WideOr359~0, cputop, 1
instance = comp, \sevenseg|WideOr352~0 , sevenseg|WideOr352~0, cputop, 1
instance = comp, \sevenseg|WideOr345~0 , sevenseg|WideOr345~0, cputop, 1
instance = comp, \sevenseg|WideOr338~0 , sevenseg|WideOr338~0, cputop, 1
instance = comp, \sevenseg|Mux44~0 , sevenseg|Mux44~0, cputop, 1
instance = comp, \sevenseg|Mux44~1 , sevenseg|Mux44~1, cputop, 1
instance = comp, \sevenseg|WideOr380~0 , sevenseg|WideOr380~0, cputop, 1
instance = comp, \sevenseg|Mux44~2 , sevenseg|Mux44~2, cputop, 1
instance = comp, \sevenseg|Mux44~3 , sevenseg|Mux44~3, cputop, 1
instance = comp, \sevenseg|Mux44~4 , sevenseg|Mux44~4, cputop, 1
instance = comp, \sevenseg|WideOr379~0 , sevenseg|WideOr379~0, cputop, 1
instance = comp, \sevenseg|WideOr358~0 , sevenseg|WideOr358~0, cputop, 1
instance = comp, \sevenseg|WideOr344~0 , sevenseg|WideOr344~0, cputop, 1
instance = comp, \sevenseg|WideOr351~0 , sevenseg|WideOr351~0, cputop, 1
instance = comp, \sevenseg|WideOr337~0 , sevenseg|WideOr337~0, cputop, 1
instance = comp, \sevenseg|Mux43~0 , sevenseg|Mux43~0, cputop, 1
instance = comp, \sevenseg|Mux43~1 , sevenseg|Mux43~1, cputop, 1
instance = comp, \sevenseg|Mux43~2 , sevenseg|Mux43~2, cputop, 1
instance = comp, \sevenseg|WideOr372~0 , sevenseg|WideOr372~0, cputop, 1
instance = comp, \sevenseg|WideOr365~0 , sevenseg|WideOr365~0, cputop, 1
instance = comp, \sevenseg|Mux43~3 , sevenseg|Mux43~3, cputop, 1
instance = comp, \sevenseg|Mux43~4 , sevenseg|Mux43~4, cputop, 1
instance = comp, \sevenseg|WideOr371~0 , sevenseg|WideOr371~0, cputop, 1
instance = comp, \sevenseg|WideOr364~0 , sevenseg|WideOr364~0, cputop, 1
instance = comp, \sevenseg|WideOr378~0 , sevenseg|WideOr378~0, cputop, 1
instance = comp, \sevenseg|WideOr357~0 , sevenseg|WideOr357~0, cputop, 1
instance = comp, \sevenseg|WideOr350~0 , sevenseg|WideOr350~0, cputop, 1
instance = comp, \sevenseg|WideOr336~0 , sevenseg|WideOr336~0, cputop, 1
instance = comp, \sevenseg|WideOr343~0 , sevenseg|WideOr343~0, cputop, 1
instance = comp, \sevenseg|Mux42~0 , sevenseg|Mux42~0, cputop, 1
instance = comp, \sevenseg|Mux42~1 , sevenseg|Mux42~1, cputop, 1
instance = comp, \sevenseg|Mux42~2 , sevenseg|Mux42~2, cputop, 1
instance = comp, \sevenseg|Mux42~3 , sevenseg|Mux42~3, cputop, 1
instance = comp, \sevenseg|Mux42~4 , sevenseg|Mux42~4, cputop, 1
instance = comp, \sevenseg|WideOr433~0 , sevenseg|WideOr433~0, cputop, 1
instance = comp, \sevenseg|WideOr426~0 , sevenseg|WideOr426~0, cputop, 1
instance = comp, \sevenseg|WideOr440~0 , sevenseg|WideOr440~0, cputop, 1
instance = comp, \sevenseg|WideOr398~0 , sevenseg|WideOr398~0, cputop, 1
instance = comp, \sevenseg|WideOr412~0 , sevenseg|WideOr412~0, cputop, 1
instance = comp, \sevenseg|Mux55~0 , sevenseg|Mux55~0, cputop, 1
instance = comp, \sevenseg|WideOr405~0 , sevenseg|WideOr405~0, cputop, 1
instance = comp, \sevenseg|WideOr419~0 , sevenseg|WideOr419~0, cputop, 1
instance = comp, \sevenseg|Mux55~1 , sevenseg|Mux55~1, cputop, 1
instance = comp, \sevenseg|Mux55~2 , sevenseg|Mux55~2, cputop, 1
instance = comp, \sevenseg|Mux55~3 , sevenseg|Mux55~3, cputop, 1
instance = comp, \sevenseg|Mux55~4 , sevenseg|Mux55~4, cputop, 1
instance = comp, \sevenseg|WideOr425~0 , sevenseg|WideOr425~0, cputop, 1
instance = comp, \sevenseg|WideOr432~0 , sevenseg|WideOr432~0, cputop, 1
instance = comp, \sevenseg|WideOr439~0 , sevenseg|WideOr439~0, cputop, 1
instance = comp, \sevenseg|WideOr411~0 , sevenseg|WideOr411~0, cputop, 1
instance = comp, \sevenseg|WideOr418~0 , sevenseg|WideOr418~0, cputop, 1
instance = comp, \sevenseg|WideOr397~0 , sevenseg|WideOr397~0, cputop, 1
instance = comp, \sevenseg|WideOr404~0 , sevenseg|WideOr404~0, cputop, 1
instance = comp, \sevenseg|Mux54~0 , sevenseg|Mux54~0, cputop, 1
instance = comp, \sevenseg|Mux54~1 , sevenseg|Mux54~1, cputop, 1
instance = comp, \sevenseg|Mux54~2 , sevenseg|Mux54~2, cputop, 1
instance = comp, \sevenseg|Mux54~3 , sevenseg|Mux54~3, cputop, 1
instance = comp, \sevenseg|Mux54~4 , sevenseg|Mux54~4, cputop, 1
instance = comp, \sevenseg|WideOr424~0 , sevenseg|WideOr424~0, cputop, 1
instance = comp, \sevenseg|WideOr396~0 , sevenseg|WideOr396~0, cputop, 1
instance = comp, \sevenseg|WideOr410~0 , sevenseg|WideOr410~0, cputop, 1
instance = comp, \sevenseg|Mux53~0 , sevenseg|Mux53~0, cputop, 1
instance = comp, \sevenseg|WideOr403~0 , sevenseg|WideOr403~0, cputop, 1
instance = comp, \sevenseg|WideOr417~0 , sevenseg|WideOr417~0, cputop, 1
instance = comp, \sevenseg|Mux53~1 , sevenseg|Mux53~1, cputop, 1
instance = comp, \sevenseg|WideOr438~0 , sevenseg|WideOr438~0, cputop, 1
instance = comp, \sevenseg|Mux53~2 , sevenseg|Mux53~2, cputop, 1
instance = comp, \sevenseg|WideOr431~0 , sevenseg|WideOr431~0, cputop, 1
instance = comp, \sevenseg|Mux53~3 , sevenseg|Mux53~3, cputop, 1
instance = comp, \sevenseg|Mux53~4 , sevenseg|Mux53~4, cputop, 1
instance = comp, \sevenseg|WideOr430~0 , sevenseg|WideOr430~0, cputop, 1
instance = comp, \sevenseg|WideOr423~0 , sevenseg|WideOr423~0, cputop, 1
instance = comp, \sevenseg|WideOr437~0 , sevenseg|WideOr437~0, cputop, 1
instance = comp, \sevenseg|WideOr409~0 , sevenseg|WideOr409~0, cputop, 1
instance = comp, \sevenseg|WideOr402~0 , sevenseg|WideOr402~0, cputop, 1
instance = comp, \sevenseg|WideOr395~0 , sevenseg|WideOr395~0, cputop, 1
instance = comp, \sevenseg|Mux52~0 , sevenseg|Mux52~0, cputop, 1
instance = comp, \sevenseg|WideOr416~0 , sevenseg|WideOr416~0, cputop, 1
instance = comp, \sevenseg|Mux52~1 , sevenseg|Mux52~1, cputop, 1
instance = comp, \sevenseg|Mux52~2 , sevenseg|Mux52~2, cputop, 1
instance = comp, \sevenseg|Mux52~3 , sevenseg|Mux52~3, cputop, 1
instance = comp, \sevenseg|Mux52~4 , sevenseg|Mux52~4, cputop, 1
instance = comp, \sevenseg|WideOr422~0 , sevenseg|WideOr422~0, cputop, 1
instance = comp, \sevenseg|WideOr429~0 , sevenseg|WideOr429~0, cputop, 1
instance = comp, \sevenseg|WideOr436~0 , sevenseg|WideOr436~0, cputop, 1
instance = comp, \sevenseg|WideOr415~0 , sevenseg|WideOr415~0, cputop, 1
instance = comp, \sevenseg|WideOr401~0 , sevenseg|WideOr401~0, cputop, 1
instance = comp, \sevenseg|WideOr408~0 , sevenseg|WideOr408~0, cputop, 1
instance = comp, \sevenseg|WideOr394~0 , sevenseg|WideOr394~0, cputop, 1
instance = comp, \sevenseg|Mux51~0 , sevenseg|Mux51~0, cputop, 1
instance = comp, \sevenseg|Mux51~1 , sevenseg|Mux51~1, cputop, 1
instance = comp, \sevenseg|Mux51~2 , sevenseg|Mux51~2, cputop, 1
instance = comp, \sevenseg|Mux51~3 , sevenseg|Mux51~3, cputop, 1
instance = comp, \sevenseg|Mux51~4 , sevenseg|Mux51~4, cputop, 1
instance = comp, \sevenseg|WideOr428~0 , sevenseg|WideOr428~0, cputop, 1
instance = comp, \sevenseg|WideOr435~0 , sevenseg|WideOr435~0, cputop, 1
instance = comp, \sevenseg|WideOr407~0 , sevenseg|WideOr407~0, cputop, 1
instance = comp, \sevenseg|WideOr414~0 , sevenseg|WideOr414~0, cputop, 1
instance = comp, \sevenseg|WideOr393~0 , sevenseg|WideOr393~0, cputop, 1
instance = comp, \sevenseg|WideOr400~0 , sevenseg|WideOr400~0, cputop, 1
instance = comp, \sevenseg|Mux50~0 , sevenseg|Mux50~0, cputop, 1
instance = comp, \sevenseg|Mux50~1 , sevenseg|Mux50~1, cputop, 1
instance = comp, \sevenseg|Mux50~2 , sevenseg|Mux50~2, cputop, 1
instance = comp, \sevenseg|WideOr421~0 , sevenseg|WideOr421~0, cputop, 1
instance = comp, \sevenseg|Mux50~3 , sevenseg|Mux50~3, cputop, 1
instance = comp, \sevenseg|Mux50~4 , sevenseg|Mux50~4, cputop, 1
instance = comp, \sevenseg|WideOr434~0 , sevenseg|WideOr434~0, cputop, 1
instance = comp, \sevenseg|WideOr413~0 , sevenseg|WideOr413~0, cputop, 1
instance = comp, \sevenseg|WideOr406~0 , sevenseg|WideOr406~0, cputop, 1
instance = comp, \sevenseg|WideOr392~0 , sevenseg|WideOr392~0, cputop, 1
instance = comp, \sevenseg|Mux49~0 , sevenseg|Mux49~0, cputop, 1
instance = comp, \sevenseg|WideOr399~0 , sevenseg|WideOr399~0, cputop, 1
instance = comp, \sevenseg|Mux49~1 , sevenseg|Mux49~1, cputop, 1
instance = comp, \sevenseg|Mux49~2 , sevenseg|Mux49~2, cputop, 1
instance = comp, \sevenseg|WideOr427~0 , sevenseg|WideOr427~0, cputop, 1
instance = comp, \sevenseg|WideOr420~0 , sevenseg|WideOr420~0, cputop, 1
instance = comp, \sevenseg|Mux49~3 , sevenseg|Mux49~3, cputop, 1
instance = comp, \sevenseg|Mux49~4 , sevenseg|Mux49~4, cputop, 1
instance = comp, \sevenseg|Equal1~0 , sevenseg|Equal1~0, cputop, 1
instance = comp, \sevenseg|Equal11~0 , sevenseg|Equal11~0, cputop, 1
instance = comp, \sevenseg|Equal11~1 , sevenseg|Equal11~1, cputop, 1
instance = comp, \sevenseg|Equal11~2 , sevenseg|Equal11~2, cputop, 1
instance = comp, \sevenseg|Equal11~3 , sevenseg|Equal11~3, cputop, 1
instance = comp, \sevenseg|Equal11~4 , sevenseg|Equal11~4, cputop, 1
instance = comp, \sevenseg|SEGX_SEL[0] , sevenseg|SEGX_SEL[0], cputop, 1
instance = comp, \sevenseg|SEGX_SEL[3]~0 , sevenseg|SEGX_SEL[3]~0, cputop, 1
instance = comp, \sevenseg|SEGX_SEL[1] , sevenseg|SEGX_SEL[1], cputop, 1
instance = comp, \sevenseg|SEGX_SEL[2] , sevenseg|SEGX_SEL[2], cputop, 1
instance = comp, \sevenseg|SEGX_SEL[3] , sevenseg|SEGX_SEL[3], cputop, 1
instance = comp, \sevenseg|SEGX_SEL[4] , sevenseg|SEGX_SEL[4], cputop, 1
instance = comp, \sevenseg|SEGX_SEL[7]~1 , sevenseg|SEGX_SEL[7]~1, cputop, 1
instance = comp, \sevenseg|SEGX_SEL[5] , sevenseg|SEGX_SEL[5], cputop, 1
instance = comp, \sevenseg|SEGX_SEL[6] , sevenseg|SEGX_SEL[6], cputop, 1
instance = comp, \sevenseg|SEGX_SEL[7] , sevenseg|SEGX_SEL[7], cputop, 1
instance = comp, \sevenseg|SEGX_SEL[8] , sevenseg|SEGX_SEL[8], cputop, 1
instance = comp, \sound|counter[0]~17 , sound|counter[0]~17, cputop, 1
instance = comp, \sound|Equal0~5 , sound|Equal0~5, cputop, 1
instance = comp, \sound|Equal0~1 , sound|Equal0~1, cputop, 1
instance = comp, \sound|Equal0~0 , sound|Equal0~0, cputop, 1
instance = comp, \sound|Equal0~6 , sound|Equal0~6, cputop, 1
instance = comp, \sound|Equal15~0 , sound|Equal15~0, cputop, 1
instance = comp, \sound|Equal8~0 , sound|Equal8~0, cputop, 1
instance = comp, \sound|Equal7~0 , sound|Equal7~0, cputop, 1
instance = comp, \sound|Equal4~2 , sound|Equal4~2, cputop, 1
instance = comp, \sound|Equal0~2 , sound|Equal0~2, cputop, 1
instance = comp, \sound|Equal0~9 , sound|Equal0~9, cputop, 1
instance = comp, \sound|Equal0~10 , sound|Equal0~10, cputop, 1
instance = comp, \sound|Equal22~1 , sound|Equal22~1, cputop, 1
instance = comp, \sound|Equal20~0 , sound|Equal20~0, cputop, 1
instance = comp, \sound|Equal20~1 , sound|Equal20~1, cputop, 1
instance = comp, \sound|Equal16~0 , sound|Equal16~0, cputop, 1
instance = comp, \sound|Equal49~0 , sound|Equal49~0, cputop, 1
instance = comp, \sound|Equal9~2 , sound|Equal9~2, cputop, 1
instance = comp, \sound|Equal51~0 , sound|Equal51~0, cputop, 1
instance = comp, \sound|WideOr16~1 , sound|WideOr16~1, cputop, 1
instance = comp, \sound|Equal0~3 , sound|Equal0~3, cputop, 1
instance = comp, \sound|Equal0~4 , sound|Equal0~4, cputop, 1
instance = comp, \sound|Equal4~3 , sound|Equal4~3, cputop, 1
instance = comp, \sound|Equal31~2 , sound|Equal31~2, cputop, 1
instance = comp, \sound|Equal31~3 , sound|Equal31~3, cputop, 1
instance = comp, \sound|Equal43~2 , sound|Equal43~2, cputop, 1
instance = comp, \sound|Equal15~1 , sound|Equal15~1, cputop, 1
instance = comp, \sound|Equal23~0 , sound|Equal23~0, cputop, 1
instance = comp, \sound|Equal2~0 , sound|Equal2~0, cputop, 1
instance = comp, \sound|Equal1~0 , sound|Equal1~0, cputop, 1
instance = comp, \sound|Equal5~0 , sound|Equal5~0, cputop, 1
instance = comp, \sound|WideOr0~0 , sound|WideOr0~0, cputop, 1
instance = comp, \sound|WideOr0~1 , sound|WideOr0~1, cputop, 1
instance = comp, \sound|Equal6~0 , sound|Equal6~0, cputop, 1
instance = comp, \sound|Equal6~1 , sound|Equal6~1, cputop, 1
instance = comp, \sound|WideOr9~2 , sound|WideOr9~2, cputop, 1
instance = comp, \sound|WideOr16~2 , sound|WideOr16~2, cputop, 1
instance = comp, \sound|WideOr16~3 , sound|WideOr16~3, cputop, 1
instance = comp, \sound|Equal12~2 , sound|Equal12~2, cputop, 1
instance = comp, \sound|Equal12~3 , sound|Equal12~3, cputop, 1
instance = comp, \sound|Equal25~0 , sound|Equal25~0, cputop, 1
instance = comp, \sound|Equal9~3 , sound|Equal9~3, cputop, 1
instance = comp, \sound|WideOr16~0 , sound|WideOr16~0, cputop, 1
instance = comp, \sound|Equal28~0 , sound|Equal28~0, cputop, 1
instance = comp, \sound|Equal30~0 , sound|Equal30~0, cputop, 1
instance = comp, \sound|Equal33~0 , sound|Equal33~0, cputop, 1
instance = comp, \sound|Equal33~1 , sound|Equal33~1, cputop, 1
instance = comp, \sound|Equal31~0 , sound|Equal31~0, cputop, 1
instance = comp, \sound|Equal31~1 , sound|Equal31~1, cputop, 1
instance = comp, \sound|WideOr15~2 , sound|WideOr15~2, cputop, 1
instance = comp, \sound|Equal34~0 , sound|Equal34~0, cputop, 1
instance = comp, \sound|Equal34~1 , sound|Equal34~1, cputop, 1
instance = comp, \sound|Equal44~2 , sound|Equal44~2, cputop, 1
instance = comp, \sound|WideOr10~0 , sound|WideOr10~0, cputop, 1
instance = comp, \sound|Equal34~2 , sound|Equal34~2, cputop, 1
instance = comp, \sound|Equal8~1 , sound|Equal8~1, cputop, 1
instance = comp, \sound|Equal8~2 , sound|Equal8~2, cputop, 1
instance = comp, \sound|Equal50~0 , sound|Equal50~0, cputop, 1
instance = comp, \sound|Equal47~4 , sound|Equal47~4, cputop, 1
instance = comp, \sound|Equal3~0 , sound|Equal3~0, cputop, 1
instance = comp, \sound|Equal19~0 , sound|Equal19~0, cputop, 1
instance = comp, \sound|WideOr14~0 , sound|WideOr14~0, cputop, 1
instance = comp, \sound|WideNor0~1 , sound|WideNor0~1, cputop, 1
instance = comp, \sound|Equal36~2 , sound|Equal36~2, cputop, 1
instance = comp, \sound|WideOr9~0 , sound|WideOr9~0, cputop, 1
instance = comp, \sound|Equal6~2 , sound|Equal6~2, cputop, 1
instance = comp, \sound|Equal38~0 , sound|Equal38~0, cputop, 1
instance = comp, \sound|Equal37~0 , sound|Equal37~0, cputop, 1
instance = comp, \sound|Equal41~2 , sound|Equal41~2, cputop, 1
instance = comp, \sound|WideOr4~0 , sound|WideOr4~0, cputop, 1
instance = comp, \sound|Equal24~0 , sound|Equal24~0, cputop, 1
instance = comp, \sound|Equal47~5 , sound|Equal47~5, cputop, 1
instance = comp, \sound|Equal25~1 , sound|Equal25~1, cputop, 1
instance = comp, \sound|Equal25~2 , sound|Equal25~2, cputop, 1
instance = comp, \sound|Equal11~0 , sound|Equal11~0, cputop, 1
instance = comp, \sound|Equal27~0 , sound|Equal27~0, cputop, 1
instance = comp, \sound|WideNor0~2 , sound|WideNor0~2, cputop, 1
instance = comp, \sound|WideNor0~3 , sound|WideNor0~3, cputop, 1
instance = comp, \sound|Equal14~0 , sound|Equal14~0, cputop, 1
instance = comp, \sound|Equal51~1 , sound|Equal51~1, cputop, 1
instance = comp, \sound|Equal51~2 , sound|Equal51~2, cputop, 1
instance = comp, \sound|Equal16~1 , sound|Equal16~1, cputop, 1
instance = comp, \sound|WideOr15~3 , sound|WideOr15~3, cputop, 1
instance = comp, \sound|Equal10~2 , sound|Equal10~2, cputop, 1
instance = comp, \sound|Equal32~0 , sound|Equal32~0, cputop, 1
instance = comp, \sound|Equal32~1 , sound|Equal32~1, cputop, 1
instance = comp, \sound|WideOr3~0 , sound|WideOr3~0, cputop, 1
instance = comp, \sound|Equal11~1 , sound|Equal11~1, cputop, 1
instance = comp, \sound|WideOr15~4 , sound|WideOr15~4, cputop, 1
instance = comp, \sound|WideOr15~5 , sound|WideOr15~5, cputop, 1
instance = comp, \sound|Equal26~0 , sound|Equal26~0, cputop, 1
instance = comp, \sound|Equal42~2 , sound|Equal42~2, cputop, 1
instance = comp, \sound|WideOr9~1 , sound|WideOr9~1, cputop, 1
instance = comp, \sound|Equal13~0 , sound|Equal13~0, cputop, 1
instance = comp, \sound|Equal13~1 , sound|Equal13~1, cputop, 1
instance = comp, \sound|Equal39~2 , sound|Equal39~2, cputop, 1
instance = comp, \sound|Equal21~0 , sound|Equal21~0, cputop, 1
instance = comp, \sound|Equal40~0 , sound|Equal40~0, cputop, 1
instance = comp, \sound|Equal3~1 , sound|Equal3~1, cputop, 1
instance = comp, \sound|Equal0~7 , sound|Equal0~7, cputop, 1
instance = comp, \sound|Equal0~8 , sound|Equal0~8, cputop, 1
instance = comp, \sound|WideOr12~0 , sound|WideOr12~0, cputop, 1
instance = comp, \sound|WideOr12~1 , sound|WideOr12~1, cputop, 1
instance = comp, \sound|WideNor0~4 , sound|WideNor0~4, cputop, 1
instance = comp, \sound|WideNor0 , sound|WideNor0, cputop, 1
instance = comp, \sound|WideOr16~4 , sound|WideOr16~4, cputop, 1
instance = comp, \sound|Equal52~4 , sound|Equal52~4, cputop, 1
instance = comp, \sound|Equal52~3 , sound|Equal52~3, cputop, 1
instance = comp, \sound|Equal52~0 , sound|Equal52~0, cputop, 1
instance = comp, \sound|Equal52~1 , sound|Equal52~1, cputop, 1
instance = comp, \sound|Equal52~2 , sound|Equal52~2, cputop, 1
instance = comp, \sound|Equal52~5 , sound|Equal52~5, cputop, 1
instance = comp, \sound|counter[0] , sound|counter[0], cputop, 1
instance = comp, \sound|counter[1]~19 , sound|counter[1]~19, cputop, 1
instance = comp, \sound|Equal5~1 , sound|Equal5~1, cputop, 1
instance = comp, \sound|Equal17~0 , sound|Equal17~0, cputop, 1
instance = comp, \sound|WideOr15~9 , sound|WideOr15~9, cputop, 1
instance = comp, \sound|WideOr15~10 , sound|WideOr15~10, cputop, 1
instance = comp, \sound|WideOr15~7 , sound|WideOr15~7, cputop, 1
instance = comp, \sound|WideOr15~8 , sound|WideOr15~8, cputop, 1
instance = comp, \sound|WideOr15 , sound|WideOr15, cputop, 1
instance = comp, \sound|counter[1] , sound|counter[1], cputop, 1
instance = comp, \sound|counter[2]~21 , sound|counter[2]~21, cputop, 1
instance = comp, \sound|WideOr6~1 , sound|WideOr6~1, cputop, 1
instance = comp, \sound|WideOr6~2 , sound|WideOr6~2, cputop, 1
instance = comp, \sound|Equal46~0 , sound|Equal46~0, cputop, 1
instance = comp, \sound|WideOr7~0 , sound|WideOr7~0, cputop, 1
instance = comp, \sound|WideOr8~0 , sound|WideOr8~0, cputop, 1
instance = comp, \sound|WideOr14~4 , sound|WideOr14~4, cputop, 1
instance = comp, \sound|WideOr14~3 , sound|WideOr14~3, cputop, 1
instance = comp, \sound|WideOr14~5 , sound|WideOr14~5, cputop, 1
instance = comp, \sound|WideOr14~1 , sound|WideOr14~1, cputop, 1
instance = comp, \sound|WideOr14~2 , sound|WideOr14~2, cputop, 1
instance = comp, \sound|WideOr14 , sound|WideOr14, cputop, 1
instance = comp, \sound|counter[2] , sound|counter[2], cputop, 1
instance = comp, \sound|counter[3]~23 , sound|counter[3]~23, cputop, 1
instance = comp, \sound|WideOr1~7 , sound|WideOr1~7, cputop, 1
instance = comp, \sound|WideOr13~0 , sound|WideOr13~0, cputop, 1
instance = comp, \sound|WideOr13~1 , sound|WideOr13~1, cputop, 1
instance = comp, \sound|counter[3] , sound|counter[3], cputop, 1
instance = comp, \sound|counter[4]~25 , sound|counter[4]~25, cputop, 1
instance = comp, \sound|Equal2~1 , sound|Equal2~1, cputop, 1
instance = comp, \sound|Equal22~0 , sound|Equal22~0, cputop, 1
instance = comp, \sound|WideOr12~3 , sound|WideOr12~3, cputop, 1
instance = comp, \sound|WideOr12~2 , sound|WideOr12~2, cputop, 1
instance = comp, \sound|WideOr12~4 , sound|WideOr12~4, cputop, 1
instance = comp, \sound|WideOr12~5 , sound|WideOr12~5, cputop, 1
instance = comp, \sound|WideOr12 , sound|WideOr12, cputop, 1
instance = comp, \sound|counter[4] , sound|counter[4], cputop, 1
instance = comp, \sound|counter[5]~27 , sound|counter[5]~27, cputop, 1
instance = comp, \sound|Equal1~1 , sound|Equal1~1, cputop, 1
instance = comp, \sound|WideOr11~3 , sound|WideOr11~3, cputop, 1
instance = comp, \sound|WideOr11~4 , sound|WideOr11~4, cputop, 1
instance = comp, \sound|WideOr11~5 , sound|WideOr11~5, cputop, 1
instance = comp, \sound|WideOr11~0 , sound|WideOr11~0, cputop, 1
instance = comp, \sound|WideOr11~1 , sound|WideOr11~1, cputop, 1
instance = comp, \sound|WideOr11~2 , sound|WideOr11~2, cputop, 1
instance = comp, \sound|WideOr11 , sound|WideOr11, cputop, 1
instance = comp, \sound|counter[5] , sound|counter[5], cputop, 1
instance = comp, \sound|counter[6]~29 , sound|counter[6]~29, cputop, 1
instance = comp, \sound|WideOr5~4 , sound|WideOr5~4, cputop, 1
instance = comp, \sound|WideOr10~1 , sound|WideOr10~1, cputop, 1
instance = comp, \sound|WideOr7~1 , sound|WideOr7~1, cputop, 1
instance = comp, \sound|WideOr7~2 , sound|WideOr7~2, cputop, 1
instance = comp, \sound|WideOr7~3 , sound|WideOr7~3, cputop, 1
instance = comp, \sound|WideOr10 , sound|WideOr10, cputop, 1
instance = comp, \sound|counter[6] , sound|counter[6], cputop, 1
instance = comp, \sound|counter[7]~31 , sound|counter[7]~31, cputop, 1
instance = comp, \sound|WideOr9~3 , sound|WideOr9~3, cputop, 1
instance = comp, \sound|WideOr9~4 , sound|WideOr9~4, cputop, 1
instance = comp, \sound|WideOr9~5 , sound|WideOr9~5, cputop, 1
instance = comp, \sound|WideOr5~3 , sound|WideOr5~3, cputop, 1
instance = comp, \sound|WideOr9~6 , sound|WideOr9~6, cputop, 1
instance = comp, \sound|WideOr9 , sound|WideOr9, cputop, 1
instance = comp, \sound|counter[7] , sound|counter[7], cputop, 1
instance = comp, \sound|counter[8]~33 , sound|counter[8]~33, cputop, 1
instance = comp, \sound|WideOr3~3 , sound|WideOr3~3, cputop, 1
instance = comp, \sound|WideOr3~4 , sound|WideOr3~4, cputop, 1
instance = comp, \sound|WideOr8~1 , sound|WideOr8~1, cputop, 1
instance = comp, \sound|WideOr8 , sound|WideOr8, cputop, 1
instance = comp, \sound|counter[8] , sound|counter[8], cputop, 1
instance = comp, \sound|counter[9]~35 , sound|counter[9]~35, cputop, 1
instance = comp, \sound|WideOr2~4 , sound|WideOr2~4, cputop, 1
instance = comp, \sound|WideOr7~4 , sound|WideOr7~4, cputop, 1
instance = comp, \sound|WideOr7~5 , sound|WideOr7~5, cputop, 1
instance = comp, \sound|WideOr7 , sound|WideOr7, cputop, 1
instance = comp, \sound|counter[9] , sound|counter[9], cputop, 1
instance = comp, \sound|counter[10]~37 , sound|counter[10]~37, cputop, 1
instance = comp, \sound|WideOr15~6 , sound|WideOr15~6, cputop, 1
instance = comp, \sound|WideOr6~3 , sound|WideOr6~3, cputop, 1
instance = comp, \sound|WideOr6~4 , sound|WideOr6~4, cputop, 1
instance = comp, \sound|WideOr6~0 , sound|WideOr6~0, cputop, 1
instance = comp, \sound|WideOr6 , sound|WideOr6, cputop, 1
instance = comp, \sound|counter[10] , sound|counter[10], cputop, 1
instance = comp, \sound|counter[11]~39 , sound|counter[11]~39, cputop, 1
instance = comp, \sound|WideOr5~5 , sound|WideOr5~5, cputop, 1
instance = comp, \sound|WideOr5~1 , sound|WideOr5~1, cputop, 1
instance = comp, \sound|WideOr5~0 , sound|WideOr5~0, cputop, 1
instance = comp, \sound|WideOr5~2 , sound|WideOr5~2, cputop, 1
instance = comp, \sound|WideOr5 , sound|WideOr5, cputop, 1
instance = comp, \sound|counter[11] , sound|counter[11], cputop, 1
instance = comp, \sound|counter[12]~41 , sound|counter[12]~41, cputop, 1
instance = comp, \sound|WideOr4~1 , sound|WideOr4~1, cputop, 1
instance = comp, \sound|WideOr2~1 , sound|WideOr2~1, cputop, 1
instance = comp, \sound|WideOr2~2 , sound|WideOr2~2, cputop, 1
instance = comp, \sound|WideOr4~2 , sound|WideOr4~2, cputop, 1
instance = comp, \sound|WideOr4 , sound|WideOr4, cputop, 1
instance = comp, \sound|counter[12] , sound|counter[12], cputop, 1
instance = comp, \sound|counter[13]~43 , sound|counter[13]~43, cputop, 1
instance = comp, \sound|WideOr3~1 , sound|WideOr3~1, cputop, 1
instance = comp, \sound|WideOr3~2 , sound|WideOr3~2, cputop, 1
instance = comp, \sound|WideNor0~0 , sound|WideNor0~0, cputop, 1
instance = comp, \sound|WideOr3 , sound|WideOr3, cputop, 1
instance = comp, \sound|counter[13] , sound|counter[13], cputop, 1
instance = comp, \sound|counter[14]~45 , sound|counter[14]~45, cputop, 1
instance = comp, \sound|WideOr2~0 , sound|WideOr2~0, cputop, 1
instance = comp, \sound|WideOr2~5 , sound|WideOr2~5, cputop, 1
instance = comp, \sound|WideOr2~3 , sound|WideOr2~3, cputop, 1
instance = comp, \sound|WideOr2 , sound|WideOr2, cputop, 1
instance = comp, \sound|counter[14] , sound|counter[14], cputop, 1
instance = comp, \sound|counter[15]~47 , sound|counter[15]~47, cputop, 1
instance = comp, \sound|WideOr1~6 , sound|WideOr1~6, cputop, 1
instance = comp, \sound|WideOr1~4 , sound|WideOr1~4, cputop, 1
instance = comp, \sound|WideOr1~5 , sound|WideOr1~5, cputop, 1
instance = comp, \sound|counter[15] , sound|counter[15], cputop, 1
instance = comp, \sound|counter[16]~49 , sound|counter[16]~49, cputop, 1
instance = comp, \sound|WideOr0 , sound|WideOr0, cputop, 1
instance = comp, \sound|counter[16] , sound|counter[16], cputop, 1
instance = comp, \sound|LessThan0~1 , sound|LessThan0~1, cputop, 1
instance = comp, \sound|LessThan0~3 , sound|LessThan0~3, cputop, 1
instance = comp, \sound|LessThan0~5 , sound|LessThan0~5, cputop, 1
instance = comp, \sound|LessThan0~7 , sound|LessThan0~7, cputop, 1
instance = comp, \sound|LessThan0~9 , sound|LessThan0~9, cputop, 1
instance = comp, \sound|LessThan0~11 , sound|LessThan0~11, cputop, 1
instance = comp, \sound|LessThan0~13 , sound|LessThan0~13, cputop, 1
instance = comp, \sound|LessThan0~15 , sound|LessThan0~15, cputop, 1
instance = comp, \sound|LessThan0~17 , sound|LessThan0~17, cputop, 1
instance = comp, \sound|LessThan0~19 , sound|LessThan0~19, cputop, 1
instance = comp, \sound|LessThan0~21 , sound|LessThan0~21, cputop, 1
instance = comp, \sound|LessThan0~23 , sound|LessThan0~23, cputop, 1
instance = comp, \sound|LessThan0~25 , sound|LessThan0~25, cputop, 1
instance = comp, \sound|LessThan0~27 , sound|LessThan0~27, cputop, 1
instance = comp, \sound|LessThan0~29 , sound|LessThan0~29, cputop, 1
instance = comp, \sound|LessThan0~30 , sound|LessThan0~30, cputop, 1
instance = comp, \sound|LessThan0~32 , sound|LessThan0~32, cputop, 1
