OpenROAD 7f00621cb612fd94e15b35790afe744c89d433a7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 36 input buffers.
[INFO RSZ-0028] Inserted 32 output buffers.
[INFO RSZ-0058] Using max wire length 22815um.
[INFO RSZ-0039] Resized 133 instances.
[INFO RSZ-0042] Inserted 6 tie gf180mcu_fd_sc_mcu7t5v0__tiel instances.
Placement Analysis
---------------------------------
total displacement        902.7 u
average displacement        0.9 u
max displacement           12.5 u
original HPWL           30965.2 u
legalized HPWL          31186.5 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 195 instances
[INFO DPL-0021] HPWL before           31186.5 u
[INFO DPL-0022] HPWL after            30700.8 u
[INFO DPL-0023] HPWL delta               -1.6 %
Setting global connections for newly added cells...
Writing OpenROAD database to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/placement/8-resizer.odb...
Writing netlist to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/placement/8-resizer.nl.v...
Writing powered netlist to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/placement/8-resizer.pnl.v...
Writing layout to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/placement/8-resizer.def...
Writing timing constraints to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/placement/8-resizer.sdc...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _537_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.78 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.78 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.25    7.04 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _031_ (net)
                  0.28    0.00    7.04 ^ _537_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.04   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.53    0.78   library removal time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -7.04   data arrival time
-----------------------------------------------------------------------------
                                  6.26   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _536_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.78 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.78 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.29    0.26    7.04 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _030_ (net)
                  0.29    0.00    7.04 ^ _536_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.04   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.53    0.78   library removal time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -7.04   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _526_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.78 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.78 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.31    0.50    7.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _252_ (net)
                  0.31    0.00    7.28 v _451_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.27    0.23    7.51 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _020_ (net)
                  0.27    0.00    7.51 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.51   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.52    0.77   library removal time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -7.51   data arrival time
-----------------------------------------------------------------------------
                                  6.74   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _509_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.78 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.78 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.31    0.50    7.28 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _250_ (net)
                  0.31    0.00    7.28 v _432_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.27    0.23    7.51 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _003_ (net)
                  0.27    0.00    7.51 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.51   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.52    0.77   library removal time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -7.51   data arrival time
-----------------------------------------------------------------------------
                                  6.74   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _528_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.25    6.28 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.28 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.51    6.78 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.78 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.31    0.50    7.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _252_ (net)
                  0.31    0.00    7.28 v _453_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.26    0.23    7.51 ^ _453_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _022_ (net)
                  0.26    0.00    7.51 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.51   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.52    0.77   library removal time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -7.51   data arrival time
-----------------------------------------------------------------------------
                                  6.74   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.32    1.08    1.08 v _506_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.02                           net64 (net)
                  0.32    0.00    1.08 v _425_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.22    0.20    1.28 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _248_ (net)
                  0.22    0.00    1.28 ^ _426_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.15    0.13    1.41 v _426_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _032_ (net)
                  0.15    0.00    1.41 v _506_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.41   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  1.01   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.39    1.13    1.13 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03                           net50 (net)
                  0.39    0.00    1.13 v _330_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.23    0.21    1.34 ^ _330_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00                           _169_ (net)
                  0.23    0.00    1.34 ^ _331_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.15    0.13    1.47 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _048_ (net)
                  0.15    0.00    1.47 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.47   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  1.08   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.24    1.02    1.02 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           net61 (net)
                  0.24    0.00    1.02 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.36    0.28    1.31 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01                           _112_ (net)
                  0.36    0.00    1.31 ^ _268_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.19    0.15    1.46 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _058_ (net)
                  0.19    0.00    1.46 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.46   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  1.08   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.27    1.05    1.05 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02                           net58 (net)
                  0.27    0.00    1.05 v _274_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.36    0.28    1.33 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _121_ (net)
                  0.36    0.00    1.33 ^ _279_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.17    0.14    1.47 v _279_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _056_ (net)
                  0.17    0.00    1.47 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.47   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  1.09   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.28    1.05    1.05 v _536_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02                           net62 (net)
                  0.28    0.00    1.05 v _477_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.36    0.29    1.33 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _077_ (net)
                  0.36    0.00    1.33 ^ _483_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.17    0.14    1.48 v _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _062_ (net)
                  0.17    0.00    1.48 v _536_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.48   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  1.09   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _524_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.55    7.42 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _251_ (net)
                  0.32    0.00    7.42 v _448_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.69 ^ _448_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _018_ (net)
                  0.28    0.00    7.69 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.69   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.69   data arrival time
-----------------------------------------------------------------------------
                                 22.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _523_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.55    7.42 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _251_ (net)
                  0.32    0.00    7.42 v _447_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.69 ^ _447_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _017_ (net)
                  0.28    0.00    7.69 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.69   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.69   data arrival time
-----------------------------------------------------------------------------
                                 22.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _525_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.55    7.42 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _251_ (net)
                  0.32    0.00    7.42 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.69 ^ _449_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _019_ (net)
                  0.28    0.00    7.69 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.69   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.69   data arrival time
-----------------------------------------------------------------------------
                                 22.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _520_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.55    7.42 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _251_ (net)
                  0.32    0.00    7.42 v _444_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.69 ^ _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _014_ (net)
                  0.28    0.00    7.69 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.69   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.69   data arrival time
-----------------------------------------------------------------------------
                                 22.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _535_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.31    0.55    7.42 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _252_ (net)
                  0.31    0.00    7.42 v _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.69 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _029_ (net)
                  0.28    0.00    7.69 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.69   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.69   data arrival time
-----------------------------------------------------------------------------
                                 22.41   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wbs_we_i (in)
     1    0.00                           wbs_we_i (net)
                  0.07    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.42    0.57    6.60 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.03                           net36 (net)
                  0.42    0.00    6.60 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.58    0.49    7.09 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.02                           _072_ (net)
                  0.58    0.00    7.09 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.61    0.63    7.72 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05                           _073_ (net)
                  0.61    0.00    7.72 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.28    0.25    7.97 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00                           _094_ (net)
                  0.28    0.00    7.97 v _498_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.09    0.84    8.82 ^ _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _059_ (net)
                  1.09    0.00    8.82 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.82   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.59   29.16   library setup time
                                 29.16   data required time
-----------------------------------------------------------------------------
                                 29.16   data required time
                                 -8.82   data arrival time
-----------------------------------------------------------------------------
                                 20.34   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wbs_we_i (in)
     1    0.00                           wbs_we_i (net)
                  0.07    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.42    0.57    6.60 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.03                           net36 (net)
                  0.42    0.00    6.60 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.58    0.49    7.09 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.02                           _072_ (net)
                  0.58    0.00    7.09 ^ _369_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.60    0.62    7.71 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05                           _202_ (net)
                  0.60    0.00    7.71 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.24    0.21    7.92 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _208_ (net)
                  0.24    0.00    7.92 v _377_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.17    0.89    8.81 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.01                           _041_ (net)
                  1.17    0.00    8.81 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.81   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.60   29.15   library setup time
                                 29.15   data required time
-----------------------------------------------------------------------------
                                 29.15   data required time
                                 -8.81   data arrival time
-----------------------------------------------------------------------------
                                 20.34   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wbs_we_i (in)
     1    0.00                           wbs_we_i (net)
                  0.07    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.42    0.57    6.60 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.03                           net36 (net)
                  0.42    0.00    6.60 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.58    0.49    7.09 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.02                           _072_ (net)
                  0.58    0.00    7.09 ^ _302_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.61    0.63    7.72 ^ _302_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05                           _146_ (net)
                  0.61    0.00    7.72 ^ _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.25    0.21    7.93 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01                           _197_ (net)
                  0.25    0.00    7.93 v _364_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.15    0.87    8.80 ^ _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _043_ (net)
                  1.15    0.00    8.80 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.80   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.60   29.15   library setup time
                                 29.15   data required time
-----------------------------------------------------------------------------
                                 29.15   data required time
                                 -8.80   data arrival time
-----------------------------------------------------------------------------
                                 20.35   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wbs_we_i (in)
     1    0.00                           wbs_we_i (net)
                  0.07    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.42    0.57    6.60 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.03                           net36 (net)
                  0.42    0.00    6.60 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.58    0.49    7.09 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.02                           _072_ (net)
                  0.58    0.00    7.09 ^ _369_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.60    0.62    7.71 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05                           _202_ (net)
                  0.60    0.00    7.71 ^ _402_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.24    0.20    7.91 v _402_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00                           _229_ (net)
                  0.24    0.00    7.91 v _403_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.17    0.89    8.80 ^ _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.01                           _036_ (net)
                  1.17    0.00    8.80 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.80   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.60   29.15   library setup time
                                 29.15   data required time
-----------------------------------------------------------------------------
                                 29.15   data required time
                                 -8.80   data arrival time
-----------------------------------------------------------------------------
                                 20.35   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wbs_we_i (in)
     1    0.00                           wbs_we_i (net)
                  0.07    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.42    0.57    6.60 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.03                           net36 (net)
                  0.42    0.00    6.60 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.58    0.49    7.09 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.02                           _072_ (net)
                  0.58    0.00    7.09 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.61    0.63    7.72 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05                           _073_ (net)
                  0.61    0.00    7.72 ^ _267_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.25    0.20    7.92 v _267_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00                           _116_ (net)
                  0.25    0.00    7.92 v _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.15    0.87    8.80 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _058_ (net)
                  1.15    0.00    8.80 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.80   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.60   29.15   library setup time
                                 29.15   data required time
-----------------------------------------------------------------------------
                                 29.15   data required time
                                 -8.80   data arrival time
-----------------------------------------------------------------------------
                                 20.36   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _524_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.15    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.15    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.55    7.42 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _251_ (net)
                  0.32    0.00    7.42 v _448_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.69 ^ _448_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _018_ (net)
                  0.28    0.00    7.69 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.69   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.35   30.10   library recovery time
                                 30.10   data required time
-----------------------------------------------------------------------------
                                 30.10   data required time
                                 -7.69   data arrival time
-----------------------------------------------------------------------------
                                 22.41   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wbs_we_i (in)
     1    0.00                           wbs_we_i (net)
                  0.07    0.00    6.02 v input36/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.42    0.57    6.60 v input36/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.03                           net36 (net)
                  0.42    0.00    6.60 v _471_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.58    0.49    7.09 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     5    0.02                           _072_ (net)
                  0.58    0.00    7.09 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.61    0.63    7.72 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.05                           _073_ (net)
                  0.61    0.00    7.72 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                  0.28    0.25    7.97 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00                           _094_ (net)
                  0.28    0.00    7.97 v _498_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  1.09    0.84    8.82 ^ _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _059_ (net)
                  1.09    0.00    8.82 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.82   data arrival time

                  0.15   30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (ideal)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                                 29.75 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.59   29.16   library setup time
                                 29.16   data required time
-----------------------------------------------------------------------------
                                 29.16   data required time
                                 -8.82   data arrival time
-----------------------------------------------------------------------------
                                 20.34   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 20.34

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 1.01
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_506_/CLK ^
   0.38
_506_/CLK ^
   0.35      0.00       0.04

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.03e-04   2.23e-05   3.36e-09   3.26e-04  62.7%
Combinational          7.62e-05   1.18e-04   2.99e-08   1.94e-04  37.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.79e-04   1.40e-04   3.33e-08   5.19e-04 100.0%
                          73.0%      27.0%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 10851 u^2 14% utilization.
area_report_end
Setting global connections for newly added cells...
Writing OpenROAD database to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/placement/8-resizer.odb...
Writing netlist to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/placement/8-resizer.nl.v...
Writing powered netlist to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/placement/8-resizer.pnl.v...
Writing layout to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/placement/8-resizer.def...
Writing timing constraints to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/placement/8-resizer.sdc...
