<profile>

<section name = "Vivado HLS Report for 'foo_foo_user'" level="0">
<item name = "Date">Fri Feb  3 10:31:24 2017
</item>
<item name = "Version">2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)</item>
<item name = "Project">my_project0</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.26, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">391, 391, 391, 391, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- alg_0">390, 390, 78, -, -, 5, no</column>
<column name=" + loop_block">35, 35, 7, -, -, 5, no</column>
<column name=" + loop_x_in">40, 40, 8, -, -, 5, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 15</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 2, 205, 390</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 184</column>
<column name="Register">-, -, 198, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="foo_fadd_32ns_32ns_32_5_full_dsp_U1">foo_fadd_32ns_32ns_32_5_full_dsp, 0, 2, 205, 390</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_136_p2">+, 0, 0, 3, 3, 1</column>
<column name="i_block_1_fu_153_p2">+, 0, 0, 3, 3, 1</column>
<column name="i_x_in_1_fu_170_p2">+, 0, 0, 3, 3, 1</column>
<column name="exitcond1_fu_147_p2">icmp, 0, 0, 2, 3, 3</column>
<column name="exitcond2_fu_130_p2">icmp, 0, 0, 2, 3, 3</column>
<column name="exitcond_fu_164_p2">icmp, 0, 0, 2, 3, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 18, 1, 18</column>
<column name="grp_fu_124_p0">32, 3, 32, 96</column>
<column name="grp_fu_124_p1">32, 3, 32, 96</column>
<column name="i_block_reg_91">3, 2, 3, 6</column>
<column name="i_reg_67">3, 2, 3, 6</column>
<column name="i_x_in_reg_113">3, 2, 3, 6</column>
<column name="storemerge_reg_78">32, 2, 32, 64</column>
<column name="tmp_4_reg_102">32, 2, 32, 64</column>
<column name="y_out_out_int_d0">32, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="block_in_int_load_reg_207">32, 0, 32, 0</column>
<column name="i_1_reg_184">3, 0, 3, 0</column>
<column name="i_block_1_reg_197">3, 0, 3, 0</column>
<column name="i_block_reg_91">3, 0, 3, 0</column>
<column name="i_reg_67">3, 0, 3, 0</column>
<column name="i_x_in_1_reg_220">3, 0, 3, 0</column>
<column name="i_x_in_reg_113">3, 0, 3, 0</column>
<column name="storemerge_reg_78">32, 0, 32, 0</column>
<column name="tmp_4_reg_102">32, 0, 32, 0</column>
<column name="tmp_6_reg_235">32, 0, 32, 0</column>
<column name="x_in_in_int_load_reg_230">32, 0, 32, 0</column>
<column name="y_out_out_int_addr_reg_189">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, foo_foo_user, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, foo_foo_user, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, foo_foo_user, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, foo_foo_user, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, foo_foo_user, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, foo_foo_user, return value</column>
<column name="block_in_int_address0">out, 3, ap_memory, block_in_int, array</column>
<column name="block_in_int_ce0">out, 1, ap_memory, block_in_int, array</column>
<column name="block_in_int_q0">in, 32, ap_memory, block_in_int, array</column>
<column name="x_in_in_int_address0">out, 3, ap_memory, x_in_in_int, array</column>
<column name="x_in_in_int_ce0">out, 1, ap_memory, x_in_in_int, array</column>
<column name="x_in_in_int_q0">in, 32, ap_memory, x_in_in_int, array</column>
<column name="y_out_out_int_address0">out, 3, ap_memory, y_out_out_int, array</column>
<column name="y_out_out_int_ce0">out, 1, ap_memory, y_out_out_int, array</column>
<column name="y_out_out_int_we0">out, 1, ap_memory, y_out_out_int, array</column>
<column name="y_out_out_int_d0">out, 32, ap_memory, y_out_out_int, array</column>
</table>
</item>
</section>
</profile>
