# Build details

This document describes the default Pluto+ target. The separate LibreSDR
Zynq-7020 target uses native Windows Vivado 2022.2 plus Docker packaging; see
[`LIBRESDR.md`](LIBRESDR.md).

The firmware is built **entirely in Docker** on top of
[`sardylan/plutoplus`](https://github.com/sardylan/plutoplus) `fw-0.39`. See the top-level
[`README.md`](../README.md) for the quick-start build/flash commands; this doc covers prerequisites,
the two build variants, and what the build actually changes.

## Prerequisites

- **Docker** (Desktop on Windows/macOS, or Engine on Linux).
- A POSIX shell to run the `.sh` scripts. On **Windows** use **WSL2** or **Git Bash**.
- ~5 GB free disk + network (the build downloads the kernel, buildroot packages, an ARM
  cross-toolchain, and the v0.39 FPGA `system_top.xsa`).
- **Vivado** *only* for the `--hwlatch` / `--gpio-test` (FPGA) variants, which rebuild the bitstream —
  **2023.2** to synth in-container (`--vivado`), **or any compatible version** if you pre-synth the bit
  yourself and inject it (`--prebuilt-bit`, see below). Not needed for the base firmware.

## Build variants

| Command | Produces |
|---|---|
| `bash docker-run.sh` | **Base** `pluto.frm` (GPS system-time firmware). No Vivado, no bitstream. |
| `bash docker-run.sh --hwlatch …` | Base **+ FPGA `pps_counter`** (F20 hardware PPS latch + auto-started `xo_correction`). **Needs a bitstream — supply it one of the two ways below.** |
| `bash docker-run.sh --gpio-test …` | I/O-voltage test build → `pluto-gpiotest.frm` (also needs a bitstream). |

The equivalent explicit default is `bash docker-run.sh --target plutoplus`.
`--target libresdr` selects a separate pinned source cache and never reuses or
modifies the Pluto+ source volume.

### Supplying the FPGA bitstream — pick ONE (this is the step people trip on)

The `--hwlatch` / `--gpio-test` variants rebuild the block design, so they need a `system_top.bit`.
There are **two** ways to give the build one — they produce the same firmware:

- **(A) In-container synth — `--vivado <XilinxPath>`.** Mounts your Vivado into the container at the
  **same absolute path** and runs synth+impl inside the build. Requires **Vivado 2023.2** (the version
  the sardylan HDL targets). One self-contained command:
  ```sh
  bash docker-run.sh --vivado /path/to/Xilinx --hwlatch
  ```
- **(B) Pre-synth + inject — `--prebuilt-bit <system_top.bit>`.** Synthesize `system_top.bit`
  **yourself first** (with any compatible Vivado — do this if you don't have 2023.2, or want a faster
  bake), then hand the `.bit` to the build; **no Vivado runs in the container**:
  ```sh
  bash docker-run.sh --prebuilt-bit /path/to/system_top.bit --hwlatch
  ```

Either way the bit is repackaged into `pluto.frm`; the stock `boot.frm` is reused unchanged (PL-only
"Option B", so no Vitis/FSBL). **If you change the FPGA** — `hdl/pps_counter/*` or the block-design
patch in `docker-build-inner.sh` — you must regenerate the bit by **either** path; a stale
`--prebuilt-bit` will silently ship the old logic.

> ⚠️ **`--prebuilt-bit` is for dev iteration, not releases.** It produced the broken v2.0.1 `pluto.frm`:
> the injected `.bit` was a **truncated 241 KB extract of the real 964 KB bitstream** (the `fdt` Python
> lib silently truncates large `data` props when extracting), so the PL couldn't configure → boot hang →
> brick. This is the v1.5 brick repeated. **Never extract a bitstream with the `fdt` pip lib**, and
> **release only full `--vivado` builds** that synthesize the real bit. `test/check_frm_images.sh` now
> fails any `.frm` whose `fpga@1` is suspiciously small — run it on every artifact. See
> [`../RELEASING.md`](../RELEASING.md).

**Base vs bootloader:** the build produces **`pluto.frm` only**, never `boot.frm` (FSBL + bitstream +
U-Boot). For a normal update of a working device, `pluto.frm` is all you need. To flash a
fresh/bricked device's bootloader you need a Pluto+ `boot.frm` from a prebuilt release — see
[`RECOVERY.md`](../RECOVERY.md).

The build runs unattended and caches source in a Docker named volume (`plutoplus-src-cache`), so
re-runs are fast. (The host `tee` pipeline can report a non-zero exit even on success — trust the
`Done.` line and `output/pluto.frm`.)

## Repository layout

```
.
├── Dockerfile              # Build environment (Ubuntu + cross tools + deps)
├── docker-run.sh           # Builds the image and runs the build (entry point)
├── docker-build-inner.sh   # Runs INSIDE the container: clone, patch, configure, build
├── hdl/pps_counter/        # FPGA GPS-timing counter IP, discipline loop, metrics
├── tdoa/                   # GPS-timestamped IQ capture + TDOA roadmap
├── docs/                   # WIRING, NTP, GOTCHAS, BUILD, NETWORK
├── README.md
├── RECOVERY.md             # Un-brick / first-time bootloader flashing via SD boot
├── CHANGELOG.md
└── output/                 # (gitignored) firmware images land here after a build
```

## What the build customizes on top of `fw-0.39`

`docker-build-inner.sh` clones `sardylan/plutoplus` (`fw-0.39`), applies the upstream patches, then:

**Kernel** (`zynq_pluto_defconfig` + `zynq-pluto-sdr-revc.dts`)
- Enables `CONFIG_PPS` + `CONFIG_PPS_CLIENT_GPIO`; removes the UART1 *early-debug* console options.
- Adds a `pps-gpio` node on **MIO9**.

**Buildroot** (`zynq_pluto_defconfig`, applied idempotently)
- `BR2_PACKAGE_GPSD_DEVICES="/dev/ttyPS0"` (stock default `/dev/ttyS1` doesn't exist)
- `BR2_PACKAGE_CHRONY=y` + `BR2_PACKAGE_PPS_TOOLS=y` → chrony compiles the **PPS refclock**
  (`HAVE_SYS_TIMEPPS_H`) and you get `ppstest`
- `BR2_PACKAGE_NCURSES=y` → gpsd also builds `gpsmon` + `cgps`
- `BR2_TARGET_GENERIC_GETTY_PORT=""` + a post-build script that deletes the serial getty line (so
  nothing competes with gpsd on `ttyPS0`)
- `BR2_ROOTFS_OVERLAY="board/pluto/gps-overlay"` shipping:
  - `/etc/chrony.conf` (GPS via gpsd SHM + PPS via `/dev/pps0`)
  - a custom `/etc/init.d/S50gpsd` that forces **9600** and runs `gpsd -n -b`
  - `/etc/init.d/S30bootdelay` that sets U-Boot `bootdelay=-2`
  - *(`--hwlatch` only)* `xo_correct.sh` + `/etc/init.d/S70xocorrect` (GPS sample-clock discipline)

**FPGA** (`--hwlatch` / `--gpio-test`): integrates `pps_counter` into the Pluto block design and adds
the F20 PPS pin constraint — see [`hdl/pps_counter/README.md`](../hdl/pps_counter/README.md).

**Misc**
- Patches the `plutosdr-fw` Makefile so `git describe` has a `v0.39` fallback (shallow clone).
- Forces `chrony`/`gpsd` to rebuild so the config changes take effect.
