Warning (10268): Verilog HDL information at vga_controller.v(113): always construct contains both blocking and non-blocking assignments File: D:/Documentos/e/ev21g1/ev21g1/hdl/vga_controller.v Line: 113
Warning (10268): Verilog HDL information at lifo.v(45): always construct contains both blocking and non-blocking assignments File: D:/Documentos/e/ev21g1/ev21g1/hdl/lifo.v Line: 45
