<TrID ver="2.00">
	<Info>
		<FileType>LogicLab Explorer Configuration (v2.x)</FileType>
		<Ext>CFG</Ext>
		<Mime>text/plain</Mime>
		<ExtraInfo>
			<Rem>Circuit board design tool for DOS by K.E. Ayers and Associates.</Rem>
			<RefURL></RefURL>
		</ExtraInfo>
		<User>Marco Pontello</User>
		<E-Mail>marcopon@gmail.com</E-Mail>
		<Home>https://mark0.net</Home>
	</Info>
	<General>
		<FileNum>4</FileNum>
		<CheckStrings>True</CheckStrings>
		<Date>
			<Year>2023</Year>
			<Month>8</Month>
			<Day>31</Day>
		</Date>
		<Time>
			<Hour>2</Hour>
			<Min>41</Min>
			<Sec>3</Sec>
		</Time>
		<Creator>TrIDScan/Py v2.02</Creator>
	</General>
	<FrontBlock>
		<Pattern>
			<Bytes>23204C6F6769634C6162202856657220322E</Bytes>
			<ASCII> #   L o g i c L a b   ( V e r   2</ASCII>
			<Pos>0</Pos>
		</Pattern>
	</FrontBlock>
	<GlobalStrings>
		<String>CONFIGURATION FILE</String>
		<String>CLICK_DELAY</String>
		<String>MAX_SAMPLES</String>
		<String>ASSOCIATES</String>
		<String>K.E. AYERS</String>
		<String>WIRE_COLOR</String>
		<String>COLOR_SET</String>
		<String>(C) 1991</String>
		<String>FILENAME</String>
		<String>SIM_MODE</String>
		<String>PRINTER</String>
		<String>SPACING</String>
		<String>WINDOW</String>
		<String>LIGHT</String>
		<String>.CKT</String>
		<String>GRID</String>
		<String>SNAP</String>
	</GlobalStrings>
</TrID>