# VerilogTutorial
# Adders
Implemented adders such as Half Adder, Full adder, Ripple Carry 4bit , Ripple Carry Adder for nbit and multi-adders.

HALF ADDER:
  sum = x'y + y'x = x xor y = x ^ y
  carry = xy
   ![image](https://github.com/ravalika-karnati/VerilogTutorial/assets/131842119/cfbe2524-4d8b-4fd9-91bd-78f864e941d2)

FULL ADDER:
   sum = x xor y xor z
   carry = xy + z( x xor y)
   
FULL ADDER USING HALF ADDER  
             
![image](https://github.com/ravalika-karnati/VerilogTutorial/assets/131842119/2374d38d-f06e-4e3f-b047-628b47faab33)

RIPPLE CARRY ADDER 4bit:

![image](https://github.com/ravalika-karnati/VerilogTutorial/assets/131842119/14ee5815-aa98-46df-92f0-1f8119400ff4)

RIPPLE CARRY ADDER nbit:
    generic RCA using parameter and generate

MULTI_ADDER:   
![Multi_adder](https://github.com/ravalika-karnati/VerilogTutorial/assets/131842119/676825b2-33ae-473e-b265-780d946b4e2f)


