###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID ip-10-70-165-27.il-central-1.compute.internal)
#  Generated on:      Thu Feb 13 09:12:56 2025
#  Design:            lp_riscv_top
#  Command:           report_timing -early > ../reports/hold_timing_report.rpt
###############################################################
Path 1: MET (0.001 ns) Hold Check with Pin lp_riscv/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][7]/CK->D
               View: bc_analysis_view
              Group: reg2reg
         Startpoint: (R) lp_riscv/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][7]/CK
              Clock: (R) CLK
           Endpoint: (F) lp_riscv/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][7]/D
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.796       -0.796
        Net Latency:+    0.830 (P)    0.829 (P)
            Arrival:=    0.034        0.032

               Hold:+    0.006
        Uncertainty:+    0.125
        Cppr Adjust:-    0.000
      Required Time:=    0.164
       Launch Clock:=    0.032
          Data Path:+    0.133
              Slack:=    0.001

#------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                                                Flags  Arc     Edge  Cell              Fanout  Trans   Delay  Arrival  
#                                                                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------------------------------------
  lp_riscv/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][7]/CK  -      CK      R     (arrival)             19  0.032       -    0.032  
  lp_riscv/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][7]/QN  -      CK->QN  R     DFFRPQN_X1M_A9TR       2  0.032   0.094    0.126  
  lp_riscv/g118680/Y                                                                          -      B0->Y   R     OA22_X1M_A9TL          1  0.038   0.026    0.152  
  lp_riscv/g117946/Y                                                                          -      C0->Y   F     OAI221_X1M_A9TL        1  0.015   0.013    0.165  
  lp_riscv/i_riscv_core_if_stage_i_prefetch_32.prefetch_buffer_i_fifo_i_rdata_Q_reg[0][7]/D   -      D       F     DFFRPQN_X1M_A9TR       1  0.016   0.000    0.165  
#------------------------------------------------------------------------------------------------------------------------------------------------------------------

