#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Fri Sep 16 17:06:35 2022
# Process ID: 16352
# Current directory: E:/Proyectos verilog/Lab_Digital/Proyecto 2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8964 E:\Proyectos verilog\Lab_Digital\Proyecto 2\Proyecto 2.xpr
# Log file: E:/Proyectos verilog/Lab_Digital/Proyecto 2/vivado.log
# Journal file: E:/Proyectos verilog/Lab_Digital/Proyecto 2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/sistema/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 780.801 ; gain = 171.160
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.srcs/sources_1/new/Activador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Activador
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.srcs/sources_1/new/Led_Roja.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Roja
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.srcs/sources_1/new/Leds_Prueba.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Leds_Prueba
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.srcs/sources_1/new/Seleccionador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seleccionador
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sistema/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d51dbe42bd2e4555bb53419c37828ed8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_behav xil_defaultlib.Main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 862.465 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Sep 16 17:08:38 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3.1
  **** Build date : Mar 26 2019-05:02:51
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03BB5A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Sep 16 17:09:40 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Sep 16 17:10:20 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 16 17:11:34 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Sep 16 17:17:05 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Sep 16 17:17:55 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 16 17:19:30 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2707.203 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2707.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2805.809 ; gain = 228.910
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Sep 16 17:30:49 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Sep 16 17:31:49 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 16 17:33:01 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Sep 16 17:35:54 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Sep 16 17:38:04 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 16 17:39:17 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Sep 16 17:46:56 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1/runme.log
[Fri Sep 16 17:46:56 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Sep 16 17:48:28 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Sep 16 17:49:02 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 16 17:50:10 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Sep 16 17:54:23 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Sep 16 17:55:24 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Sep 16 17:56:03 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 16 17:57:11 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Fri Sep 16 18:24:59 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Sep 16 18:26:40 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified
2. Failed to delete one or more files in run directory E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Sep 16 18:26:51 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Sep 16 18:27:25 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 16 18:28:38 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Sep 16 18:34:15 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Sep 16 18:34:49 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 16 18:35:52 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
file mkdir E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.srcs/sim_1/new
file mkdir E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.srcs/sim_1/new
file mkdir E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.srcs/sim_1/new
file mkdir E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.srcs/sim_1/new
file mkdir E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.srcs/sim_1/new
file mkdir {E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.srcs/sim_1/new}
close [ open {E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.srcs/sim_1/new/Main_tb.v} w ]
add_files -fileset sim_1 {{E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.srcs/sim_1/new/Main_tb.v}}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Sep 16 18:41:07 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Sep 16 18:42:02 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 16 18:43:03 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Sep 16 18:46:14 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Sep 16 18:47:01 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 16 18:48:05 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Sep 16 18:51:43 2022] Launched synth_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Sep 16 18:52:19 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 16 18:53:30 2022] Launched impl_1...
Run output will be captured here: E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Proyectos verilog/Lab_Digital/Proyecto 2/Proyecto 2.runs/impl_1/Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top Main_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
