{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616464673003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616464673003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 22:57:52 2021 " "Processing started: Mon Mar 22 22:57:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616464673003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464673003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464673003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616464673349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616464673349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intermed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file intermed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 intermed " "Found entity 1: intermed" {  } { { "intermed.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/intermed.tdf" 2 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681098 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "out 7 " "Group MSB out7 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 6 1 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616464681100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681104 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "sel 1 " "Group MSB sel1 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "seletor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/seletor.tdf" 6 5 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616464681107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 seletor " "Found entity 1: seletor" {  } { { "seletor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/seletor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxamfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file muxamfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUXamfm " "Found entity 1: MUXamfm" {  } { { "MUXamfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocoproj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocoproj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blocoproj " "Found entity 1: blocoproj" {  } { { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisormeio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisormeio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisormeio " "Found entity 1: divisormeio" {  } { { "divisormeio.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisormeio.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.tdf 1 1 " "Found 1 design units, including 1 entities, in source file cont.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/cont.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametrosfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file parametrosfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 parametrosfm " "Found entity 1: parametrosfm" {  } { { "parametrosfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/parametrosfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contfm " "Found entity 1: contfm" {  } { { "contfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncers/debouncer_monitor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncers/debouncer_monitor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_monitor " "Found entity 1: debouncer_monitor" {  } { { "debouncers/debouncer_monitor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/debouncers/debouncer_monitor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeparams.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testeparams.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testeparams " "Found entity 1: testeparams" {  } { { "testeparams.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testeparams.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681130 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "maisum " "Variable or input pin \"maisum\" is defined but never used." {  } { { "contadorfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contadorfm.tdf" 17 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1616464681133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contadorfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contadorfm " "Found entity 1: contadorfm" {  } { { "contadorfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contadorfm.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681134 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "teste 2 " "Group MSB teste2 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 7 2 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616464681136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxamfmfav.tdf 1 1 " "Found 1 design units, including 1 entities, in source file muxamfmfav.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUXamfmfav " "Found entity 1: MUXamfmfav" {  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681137 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "teste 2 " "Group MSB teste2 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 6 2 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616464681139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmux.tdf 1 1 " "Found 1 design units, including 1 entities, in source file testmux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 testmux " "Found entity 1: testmux" {  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testemux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testemux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testemux " "Found entity 1: testemux" {  } { { "testemux.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681142 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "teste 2 " "Group MSB teste2 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "testmuxburro.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmuxburro.tdf" 5 2 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616464681145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmuxburro.tdf 1 1 " "Found 1 design units, including 1 entities, in source file testmuxburro.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 testmuxburro " "Found entity 1: testmuxburro" {  } { { "testmuxburro.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmuxburro.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmuxdff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file testmuxdff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 testmuxdff " "Found entity 1: testmuxdff" {  } { { "testmuxdff.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmuxdff.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681148 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "sel 1 " "Group MSB sel1 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "continc.inc" "" { Text "D:/Estudo/Eletrônica Digital/P1/continc.inc" 24 36 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616464681151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contincam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contincam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contincam " "Found entity 1: contincam" {  } { { "contincam.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contincam.tdf" 2 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681152 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "sel 1 " "Group MSB sel1 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "continc.inc" "" { Text "D:/Estudo/Eletrônica Digital/P1/continc.inc" 24 36 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616464681156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contincfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contincfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contincfm " "Found entity 1: contincfm" {  } { { "contincfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contincfm.tdf" 2 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681156 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "sel 1 " "Group MSB sel1 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "continc.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/continc.tdf" 3 19 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616464681159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "continc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file continc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 continc " "Found entity 1: continc" {  } { { "continc.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/continc.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testecontador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testecontador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testecontador " "Found entity 1: testecontador" {  } { { "testecontador.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecontador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enablecont.tdf 1 1 " "Found 1 design units, including 1 entities, in source file enablecont.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 enablecont " "Found entity 1: enablecont" {  } { { "enablecont.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/enablecont.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxfav.tdf 1 1 " "Found 1 design units, including 1 entities, in source file muxfav.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 muxfav " "Found entity 1: muxfav" {  } { { "muxfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/muxfav.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enablecontfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file enablecontfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 enablecontfm " "Found entity 1: enablecontfm" {  } { { "enablecontfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/enablecontfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enablecontam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file enablecontam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 enablecontam " "Found entity 1: enablecontam" {  } { { "enablecontam.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/enablecontam.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enacontfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file enacontfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 enacontfm " "Found entity 1: enacontfm" {  } { { "enacontfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/enacontfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616464681175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464681175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blocoproj " "Elaborating entity \"blocoproj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616464681226 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst11 " "Block or symbol \"NOT\" of instance \"inst11\" overlaps another block or symbol" {  } { { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 200 904 952 232 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1616464681230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst2 " "Elaborating entity \"display\" for hierarchy \"display:inst2\"" {  } { { "blocoproj.bdf" "inst2" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 360 1168 1328 504 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464681250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXamfm MUXamfm:inst " "Elaborating entity \"MUXamfm\" for hierarchy \"MUXamfm:inst\"" {  } { { "blocoproj.bdf" "inst" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 360 880 1064 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464681251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxfav muxfav:inst17 " "Elaborating entity \"muxfav\" for hierarchy \"muxfav:inst17\"" {  } { { "blocoproj.bdf" "inst17" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 808 1616 1816 1112 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464681253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor seletor:inst3 " "Elaborating entity \"seletor\" for hierarchy \"seletor:inst3\"" {  } { { "blocoproj.bdf" "inst3" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 136 1168 1336 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464681254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_monitor debouncer_monitor:inst12 " "Elaborating entity \"debouncer_monitor\" for hierarchy \"debouncer_monitor:inst12\"" {  } { { "blocoproj.bdf" "inst12" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 80 712 856 160 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464681255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst4 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst4\"" {  } { { "blocoproj.bdf" "inst4" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 152 1472 1640 232 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464681256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contincam contincam:Favorito3AM " "Elaborating entity \"contincam\" for hierarchy \"contincam:Favorito3AM\"" {  } { { "blocoproj.bdf" "Favorito3AM" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 664 1344 1496 808 "Favorito3AM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464681258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "continc contincam:Favorito3AM\|continc:uni " "Elaborating entity \"continc\" for hierarchy \"contincam:Favorito3AM\|continc:uni\"" {  } { { "contincam.tdf" "uni" { Text "D:/Estudo/Eletrônica Digital/P1/contincam.tdf" 8 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464681278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "continc contincam:Favorito3AM\|continc:mil " "Elaborating entity \"continc\" for hierarchy \"contincam:Favorito3AM\|continc:mil\"" {  } { { "contincam.tdf" "mil" { Text "D:/Estudo/Eletrônica Digital/P1/contincam.tdf" 8 17 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464681280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enablecontam enablecontam:inst23 " "Elaborating entity \"enablecontam\" for hierarchy \"enablecontam:inst23\"" {  } { { "blocoproj.bdf" "inst23" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 1112 1360 1496 1224 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464681281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contincam contincam:inst20 " "Elaborating entity \"contincam\" for hierarchy \"contincam:inst20\"" {  } { { "blocoproj.bdf" "inst20" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 856 1280 1432 1000 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464681302 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "sel 1 " "Group MSB sel1 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "continc.inc" "" { Text "D:/Estudo/Eletrônica Digital/P1/continc.inc" 24 36 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616464681304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contincfm contincfm:favorito3 " "Elaborating entity \"contincfm\" for hierarchy \"contincfm:favorito3\"" {  } { { "blocoproj.bdf" "favorito3" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 664 448 600 808 "favorito3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464681317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enablecontfm enablecontfm:inst25 " "Elaborating entity \"enablecontfm\" for hierarchy \"enablecontfm:inst25\"" {  } { { "blocoproj.bdf" "inst25" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 1112 464 600 1224 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464681320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contincfm contincfm:inst5 " "Elaborating entity \"contincfm\" for hierarchy \"contincfm:inst5\"" {  } { { "blocoproj.bdf" "inst5" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 856 384 536 1000 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464681343 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616464682902 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616464684212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616464684212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "782 " "Implemented 782 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616464684325 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616464684325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "765 " "Implemented 765 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616464684325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616464684325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616464684363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 22:58:04 2021 " "Processing ended: Mon Mar 22 22:58:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616464684363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616464684363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616464684363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616464684363 ""}
