INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'load' is not allowed [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Controller.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'zero' is not allowed [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Datapath.v:26]
INFO: [VRFC 10-2458] undeclared symbol e_in, assumed default net type wire [C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Datapath.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/Shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/counter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/decoder2x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/flipflopdata.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflopdata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/VivadoCodes/count_1s/count_1s.srcs/sim_1/new/count1s_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count1s_tb
