Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Mon Dec 11 12:48:11 2023
| Host             : DESKTOP-4F755MS running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.072        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.992        |
| Device Static (W)        | 0.080        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 79.7         |
| Junction Temperature (C) | 30.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.041 |       29 |       --- |             --- |
| Slice Logic              |     0.026 |    24058 |       --- |             --- |
|   LUT as Logic           |     0.022 |    10251 |     32600 |           31.44 |
|   CARRY4                 |     0.002 |      861 |      8150 |           10.56 |
|   LUT as Distributed RAM |     0.001 |      532 |      9600 |            5.54 |
|   Register               |    <0.001 |     7769 |     65200 |           11.92 |
|   F7/F8 Muxes            |    <0.001 |      103 |     32600 |            0.32 |
|   LUT as Shift Register  |    <0.001 |      400 |      9600 |            4.17 |
|   Others                 |    <0.001 |     1226 |       --- |             --- |
| Signals                  |     0.046 |    21804 |       --- |             --- |
| Block RAM                |     0.017 |       40 |        75 |           53.33 |
| MMCM                     |     0.206 |        2 |         5 |           40.00 |
| PLL                      |     0.116 |        1 |         5 |           20.00 |
| DSPs                     |     0.025 |       65 |       120 |           54.17 |
| I/O                      |     0.397 |       60 |       210 |           28.57 |
| PHASER                   |     0.113 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.080 |          |           |                 |
| Total                    |     1.072 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.206 |       0.193 |      0.013 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.293 |       0.280 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.116 |       0.115 |      0.001 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                              | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| SYS_CLK_clk_p                                                                                                                                             | SYS_CLK_clk_p                                                                                                                                                                                                                       |             9.8 |
| clk_100                                                                                                                                                   | Clk                                                                                                                                                                                                                                 |            10.0 |
| clk_out1_clk_wiz_0_1                                                                                                                                      | mb_block_i/hdmi_text_controller_0/inst/clk_wiz0/inst/clk_out1_clk_wiz_0                                                                                                                                                             |            40.0 |
| clk_out2_clk_wiz_0_1                                                                                                                                      | mb_block_i/hdmi_text_controller_0/inst/clk_wiz0/inst/clk_out2_clk_wiz_0                                                                                                                                                             |             8.0 |
| clk_out3_clk_wiz_0_1                                                                                                                                      | mb_block_i/hdmi_text_controller_0/inst/clk_wiz0/inst/clk_out3_clk_wiz_0                                                                                                                                                             |            10.0 |
| clk_pll_i                                                                                                                                                 | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                         |            12.0 |
| clkfbout_clk_wiz_0_1                                                                                                                                      | mb_block_i/hdmi_text_controller_0/inst/clk_wiz0/inst/clkfbout_clk_wiz_0                                                                                                                                                             |            10.0 |
| freq_refclk                                                                                                                                               | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                       |             1.5 |
| iserdes_clkdiv                                                                                                                                            | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv            |            12.0 |
| iserdes_clkdiv_1                                                                                                                                          | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv            |            12.0 |
| mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                  | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                                                                                                                                                             |            33.3 |
| mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                     |            33.3 |
| mem_refclk                                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                        |             3.0 |
| mmcm_clkout0                                                                                                                                              | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clkout0                                                                                                                                      |             5.1 |
| oserdes_clk                                                                                                                                               | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             3.0 |
| oserdes_clk_1                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             3.0 |
| oserdes_clk_2                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             3.0 |
| oserdes_clk_3                                                                                                                                             | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             3.0 |
| oserdes_clkdiv                                                                                                                                            | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |            12.0 |
| oserdes_clkdiv_1                                                                                                                                          | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |            12.0 |
| oserdes_clkdiv_2                                                                                                                                          | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             6.0 |
| oserdes_clkdiv_3                                                                                                                                          | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |             6.0 |
| pll_clk3_out                                                                                                                                              | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                      |            12.0 |
| pll_clkfbout                                                                                                                                              | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                      |             9.8 |
| sync_pulse                                                                                                                                                | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                        |            48.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0 |             3.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | mb_block_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in_0 |             3.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| top_level                                |     0.992 |
|   mb_block_i                             |     0.992 |
|     hdmi_text_controller_0               |     0.313 |
|       inst                               |     0.305 |
|     microblaze_0                         |     0.025 |
|       U0                                 |     0.025 |
|     microblaze_0_axi_intc                |     0.001 |
|       U0                                 |     0.001 |
|     microblaze_0_axi_periph              |     0.007 |
|       m00_couplers                       |     0.003 |
|       m01_couplers                       |     0.001 |
|       xbar                               |     0.002 |
|     mig_7series_0                        |     0.644 |
|       u_block_design_mig_7series_0_0_mig |     0.644 |
+------------------------------------------+-----------+


