{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531087313705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531087313713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  8 18:01:53 2018 " "Processing started: Sun Jul  8 18:01:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531087313713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531087313713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531087313713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1531087314424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531087314424 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part1.v 1 1 " "Using design file part1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531087326187 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1531087326187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531087326189 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_D part1.v(33) " "Verilog HDL Always Construct warning at part1.v(33): inferring latch(es) for variable \"Y_D\", which holds its previous value in one or more paths through the always construct" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531087326231 "|part1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..3\] part1.v(12) " "Output port \"LEDR\[8..3\]\" at part1.v(12) has no driver" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531087326231 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.G part1.v(33) " "Inferred latch for \"Y_D.G\" at part1.v(33)" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531087326231 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.F part1.v(33) " "Inferred latch for \"Y_D.F\" at part1.v(33)" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531087326231 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.E part1.v(33) " "Inferred latch for \"Y_D.E\" at part1.v(33)" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531087326231 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.D part1.v(33) " "Inferred latch for \"Y_D.D\" at part1.v(33)" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531087326231 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.C part1.v(33) " "Inferred latch for \"Y_D.C\" at part1.v(33)" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531087326231 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.B part1.v(33) " "Inferred latch for \"Y_D.B\" at part1.v(33)" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531087326231 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.A part1.v(33) " "Inferred latch for \"Y_D.A\" at part1.v(33)" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531087326231 "|part1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.B_175 " "Latch Y_D.B_175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531087326832 ""}  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531087326832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.D_157 " "Latch Y_D.D_157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531087326833 ""}  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531087326833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.F_139 " "Latch Y_D.F_139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531087326833 ""}  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531087326833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.C_166 " "Latch Y_D.C_166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531087326833 ""}  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531087326833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.G_130 " "Latch Y_D.G_130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531087326833 ""}  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531087326833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.E_148 " "Latch Y_D.E_148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_Q.F " "Ports D and ENA on the latch are fed by the same signal y_Q.F" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531087326833 ""}  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531087326833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_D.A_184 " "Latch Y_D.A_184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531087326833 ""}  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531087326833 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531087326845 "|part1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531087326845 "|part1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531087326845 "|part1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531087326845 "|part1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531087326845 "|part1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531087326845 "|part1|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1531087326845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1531087326913 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1531087327078 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531087327479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531087327479 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531087327857 "|part1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531087327857 "|part1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531087327857 "|part1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531087327857 "|part1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531087327857 "|part1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531087327857 "|part1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531087327857 "|part1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531087327857 "|part1|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531087327857 "|part1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531087327857 "|part1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "part1.v" "" { Text "/h/u15/c5/00/mathur15/Lab6/part1/part1.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531087327857 "|part1|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1531087327857 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531087327858 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531087327858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531087327858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531087327858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1048 " "Peak virtual memory: 1048 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531087327956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  8 18:02:07 2018 " "Processing ended: Sun Jul  8 18:02:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531087327956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531087327956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531087327956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531087327956 ""}
