  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/ishan/ECT_110_vitis/cnn/cnn 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ishan/ECT_110_vitis/cnn/cnn/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/ishan/ECT_110_vitis/cnn/cnn'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=approx_mac.h' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/approx_mac.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=accelerator.cpp' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/accelerator.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=accelerator.h' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/accelerator.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=Untitled.cpp' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ishan/ECT_110_vitis/cnn/Untitled.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=cnn_accelerator' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying config ini 'clock=100Mhz' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ishan/ECT_110_vitis/cnn/cnn/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.384 seconds; current allocated memory: 156.281 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./approx_mac.h:17:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./approx_mac.h:18:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./approx_mac.h:39:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./approx_mac.h:40:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'a', please check that the variable exists in the same scope as the pragma. (./approx_mac.h:39:9)
WARNING: [HLS 207-5579] Unknown pragma bind_op variable value 'b', please check that the variable exists in the same scope as the pragma. (./approx_mac.h:40:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.996 seconds; current allocated memory: 159.082 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 930 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,202 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,976 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,683 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,204 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 15,817 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,657 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 18,425 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 23,193 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 23,193 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,657 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,657 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,657 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,657 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,803 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,816 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'approx_mul6(ap_int<6>, ap_int<6>)' into 'mac_int6(ap_int<6>, ap_int<6>, ap_int<32>)' (./approx_mac.h:31:15)
INFO: [HLS 214-131] Inlining function 'mac_int8(ap_int<8>, ap_int<8>, ap_int<32>)' into 'conv_tile(ap_int<8> (*) [10][10], ap_int<8> (*) [16][3][3], ap_int<6> (*) [16][3][3], ap_int<32> (*) [8][8], bool)' (accelerator.cpp:54:39)
INFO: [HLS 214-131] Inlining function 'mac_int6(ap_int<6>, ap_int<6>, ap_int<32>)' into 'conv_tile(ap_int<8> (*) [10][10], ap_int<8> (*) [16][3][3], ap_int<6> (*) [16][3][3], ap_int<32> (*) [8][8], bool)' (accelerator.cpp:48:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_4' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:41:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_5' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:44:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_6' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:45:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_4' (accelerator.cpp:41:34) in function 'conv_tile' completely with a factor of 16 (accelerator.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_5' (accelerator.cpp:44:19) in function 'conv_tile' completely with a factor of 3 (accelerator.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_6' (accelerator.cpp:45:42) in function 'conv_tile' completely with a factor of 3 (accelerator.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. (accelerator.cpp:80:0)
INFO: [HLS 214-248] Applying array_partition to 'weight8': Complete partitioning on dimension 1. (accelerator.cpp:80:0)
INFO: [HLS 214-248] Applying array_partition to 'weight6': Complete partitioning on dimension 1. (accelerator.cpp:80:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'output_15' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_14' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_13' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_12' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_11' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_10' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_9' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_8' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_7' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_6' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_5' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_4' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_3' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_2' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_1' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'output_0' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'weight6_15' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_14' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_13' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_12' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_11' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_10' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_9' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_8' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_7' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_6' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_5' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_4' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_3' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_2' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_1' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight6_0' with compact=bit mode in 6-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_15' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_14' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_13' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_12' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_11' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_10' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_9' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_8' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_7' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_6' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_5' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_4' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_3' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_2' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_1' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'weight8_0' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_15' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_14' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_13' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_12' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_11' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_10' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_9' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_8' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_7' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_6' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_5' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_4' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_3' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_2' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_1' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_0' with compact=bit mode in 8-bits (accelerator.cpp:80:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 56.796 seconds; current allocated memory: 162.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 162.719 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.228 seconds; current allocated memory: 186.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.017 seconds; current allocated memory: 194.441 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'cnn_accelerator' (accelerator.cpp:74:1), detected/extracted 1 process function(s): 
	 'conv_tile'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator.cpp:37:9) to (accelerator.cpp:65:36) in function 'conv_tile'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_tile' (accelerator.cpp:14:30)...281 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 17 seconds. CPU system time: 0 seconds. Elapsed time: 18.38 seconds; current allocated memory: 234.051 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_34_2'(accelerator.cpp:34:26) and 'VITIS_LOOP_35_3'(accelerator.cpp:35:30) in function 'conv_tile' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_1'(accelerator.cpp:33:19) and 'VITIS_LOOP_34_2'(accelerator.cpp:34:26) in function 'conv_tile' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_2' (accelerator.cpp:34:26) in function 'conv_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (accelerator.cpp:33:19) in function 'conv_tile'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 10.589 seconds; current allocated memory: 302.105 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_tile_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3'.
WARNING: [HLS 200-885] The II Violation in module 'conv_tile_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3' (loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation 8 bit ('a', accelerator.cpp:65) on array 'input_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv_tile_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3' (loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation 8 bit ('a', accelerator.cpp:35) on array 'input_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv_tile_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3' (loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation 8 bit ('a', accelerator.cpp:33) on array 'input_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv_tile_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3' (loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3'): Unable to schedule 'load' operation 8 bit ('a', accelerator.cpp:35) on array 'input_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_0'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 23, loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 20.947 seconds; current allocated memory: 383.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.318 seconds; current allocated memory: 383.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 15.122 seconds; current allocated memory: 437.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 26 seconds. CPU system time: 0 seconds. Elapsed time: 27.437 seconds; current allocated memory: 438.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.844 seconds; current allocated memory: 444.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 444.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_tile_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_tile_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3' pipeline 'VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_18s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_19s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_20s_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_22s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_5s_8_1_1': 144 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_6_1_1': 144 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_8_1_1': 144 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_tile_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2_VITIS_LOOP_35_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 90 seconds. CPU system time: 1 seconds. Elapsed time: 95.695 seconds; current allocated memory: 540.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 10.333 seconds; current allocated memory: 707.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/use_int6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_accelerator' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 10.647 seconds; current allocated memory: 883.129 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.415 seconds; current allocated memory: 883.129 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.757 seconds; current allocated memory: 883.129 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_accelerator.
INFO: [HLS 200-789] **** Estimated Fmax: 139.17 MHz
INFO: [HLS 200-112] Total CPU user time: 203 seconds. Total CPU system time: 9 seconds. Total elapsed time: 293.551 seconds; peak allocated memory: 883.129 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 4m 57s
