
Candle_l0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011ec  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  080012ac  080012ac  000112ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080012e8  080012e8  000112e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080012ec  080012ec  000112ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20000000  080012f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000040  20000008  080012f8  00020008  2**3
                  ALLOC
  7 ._user_heap_stack 00000080  20000048  080012f8  00020048  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
  9 .debug_info   000035d5  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000aa1  00000000  00000000  00023605  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000468  00000000  00000000  000240a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003f0  00000000  00000000  00024510  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000188b  00000000  00000000  00024900  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000139c  00000000  00000000  0002618b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00027527  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000e94  00000000  00000000  000275a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000008 	.word	0x20000008
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001294 	.word	0x08001294

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000000c 	.word	0x2000000c
 8000104:	08001294 	.word	0x08001294

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_4
  *         @arg @ref LL_RCC_MSIRANGE_5
  *         @arg @ref LL_RCC_MSIRANGE_6
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE));
 8000224:	4b03      	ldr	r3, [pc, #12]	; (8000234 <LL_RCC_MSI_GetRange+0x14>)
 8000226:	685a      	ldr	r2, [r3, #4]
 8000228:	23e0      	movs	r3, #224	; 0xe0
 800022a:	021b      	lsls	r3, r3, #8
 800022c:	4013      	ands	r3, r2
}
 800022e:	0018      	movs	r0, r3
 8000230:	46bd      	mov	sp, r7
 8000232:	bd80      	pop	{r7, pc}
 8000234:	40021000 	.word	0x40021000

08000238 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800023c:	4b03      	ldr	r3, [pc, #12]	; (800024c <LL_RCC_GetSysClkSource+0x14>)
 800023e:	68db      	ldr	r3, [r3, #12]
 8000240:	220c      	movs	r2, #12
 8000242:	4013      	ands	r3, r2
}
 8000244:	0018      	movs	r0, r3
 8000246:	46bd      	mov	sp, r7
 8000248:	bd80      	pop	{r7, pc}
 800024a:	46c0      	nop			; (mov r8, r8)
 800024c:	40021000 	.word	0x40021000

08000250 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000254:	4b03      	ldr	r3, [pc, #12]	; (8000264 <LL_RCC_GetAHBPrescaler+0x14>)
 8000256:	68db      	ldr	r3, [r3, #12]
 8000258:	22f0      	movs	r2, #240	; 0xf0
 800025a:	4013      	ands	r3, r2
}
 800025c:	0018      	movs	r0, r3
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
 8000262:	46c0      	nop			; (mov r8, r8)
 8000264:	40021000 	.word	0x40021000

08000268 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800026c:	4b03      	ldr	r3, [pc, #12]	; (800027c <LL_RCC_GetAPB1Prescaler+0x14>)
 800026e:	68da      	ldr	r2, [r3, #12]
 8000270:	23e0      	movs	r3, #224	; 0xe0
 8000272:	00db      	lsls	r3, r3, #3
 8000274:	4013      	ands	r3, r2
}
 8000276:	0018      	movs	r0, r3
 8000278:	46bd      	mov	sp, r7
 800027a:	bd80      	pop	{r7, pc}
 800027c:	40021000 	.word	0x40021000

08000280 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000284:	4b03      	ldr	r3, [pc, #12]	; (8000294 <LL_RCC_GetAPB2Prescaler+0x14>)
 8000286:	68da      	ldr	r2, [r3, #12]
 8000288:	23e0      	movs	r3, #224	; 0xe0
 800028a:	019b      	lsls	r3, r3, #6
 800028c:	4013      	ands	r3, r2
}
 800028e:	0018      	movs	r0, r3
 8000290:	46bd      	mov	sp, r7
 8000292:	bd80      	pop	{r7, pc}
 8000294:	40021000 	.word	0x40021000

08000298 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 800029c:	4b03      	ldr	r3, [pc, #12]	; (80002ac <LL_RCC_PLL_GetMainSource+0x14>)
 800029e:	68da      	ldr	r2, [r3, #12]
 80002a0:	2380      	movs	r3, #128	; 0x80
 80002a2:	025b      	lsls	r3, r3, #9
 80002a4:	4013      	ands	r3, r2
}
 80002a6:	0018      	movs	r0, r3
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	40021000 	.word	0x40021000

080002b0 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_24
  *         @arg @ref LL_RCC_PLL_MUL_32
  *         @arg @ref LL_RCC_PLL_MUL_48
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 80002b4:	4b03      	ldr	r3, [pc, #12]	; (80002c4 <LL_RCC_PLL_GetMultiplicator+0x14>)
 80002b6:	68da      	ldr	r2, [r3, #12]
 80002b8:	23f0      	movs	r3, #240	; 0xf0
 80002ba:	039b      	lsls	r3, r3, #14
 80002bc:	4013      	ands	r3, r2
}
 80002be:	0018      	movs	r0, r3
 80002c0:	46bd      	mov	sp, r7
 80002c2:	bd80      	pop	{r7, pc}
 80002c4:	40021000 	.word	0x40021000

080002c8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLL_DIV_2
  *         @arg @ref LL_RCC_PLL_DIV_3
  *         @arg @ref LL_RCC_PLL_DIV_4
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLDIV));
 80002cc:	4b03      	ldr	r3, [pc, #12]	; (80002dc <LL_RCC_PLL_GetDivider+0x14>)
 80002ce:	68da      	ldr	r2, [r3, #12]
 80002d0:	23c0      	movs	r3, #192	; 0xc0
 80002d2:	041b      	lsls	r3, r3, #16
 80002d4:	4013      	ands	r3, r2
}
 80002d6:	0018      	movs	r0, r3
 80002d8:	46bd      	mov	sp, r7
 80002da:	bd80      	pop	{r7, pc}
 80002dc:	40021000 	.word	0x40021000

080002e0 <LL_RCC_IsActiveFlag_HSIDIV>:
  * @brief  Check if HSI Divider is enabled (it divides by 4)
  * @rmtoll CR        HSIDIVF        LL_RCC_IsActiveFlag_HSIDIV
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIDIV(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIDIVF) == RCC_CR_HSIDIVF) ? 1UL : 0UL);
 80002e4:	4b05      	ldr	r3, [pc, #20]	; (80002fc <LL_RCC_IsActiveFlag_HSIDIV+0x1c>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	2210      	movs	r2, #16
 80002ea:	4013      	ands	r3, r2
 80002ec:	2b10      	cmp	r3, #16
 80002ee:	d101      	bne.n	80002f4 <LL_RCC_IsActiveFlag_HSIDIV+0x14>
 80002f0:	2301      	movs	r3, #1
 80002f2:	e000      	b.n	80002f6 <LL_RCC_IsActiveFlag_HSIDIV+0x16>
 80002f4:	2300      	movs	r3, #0
}
 80002f6:	0018      	movs	r0, r3
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	40021000 	.word	0x40021000

08000300 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	b082      	sub	sp, #8
 8000304:	af00      	add	r7, sp, #0
 8000306:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8000308:	f000 f820 	bl	800034c <RCC_GetSystemClockFreq>
 800030c:	0002      	movs	r2, r0
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	0018      	movs	r0, r3
 8000318:	f000 f85c 	bl	80003d4 <RCC_GetHCLKClockFreq>
 800031c:	0002      	movs	r2, r0
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	685b      	ldr	r3, [r3, #4]
 8000326:	0018      	movs	r0, r3
 8000328:	f000 f86a 	bl	8000400 <RCC_GetPCLK1ClockFreq>
 800032c:	0002      	movs	r2, r0
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	685b      	ldr	r3, [r3, #4]
 8000336:	0018      	movs	r0, r3
 8000338:	f000 f876 	bl	8000428 <RCC_GetPCLK2ClockFreq>
 800033c:	0002      	movs	r2, r0
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	60da      	str	r2, [r3, #12]
}
 8000342:	46c0      	nop			; (mov r8, r8)
 8000344:	46bd      	mov	sp, r7
 8000346:	b002      	add	sp, #8
 8000348:	bd80      	pop	{r7, pc}
	...

0800034c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b082      	sub	sp, #8
 8000350:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8000352:	f7ff ff71 	bl	8000238 <LL_RCC_GetSysClkSource>
 8000356:	0003      	movs	r3, r0
 8000358:	2b04      	cmp	r3, #4
 800035a:	d013      	beq.n	8000384 <RCC_GetSystemClockFreq+0x38>
 800035c:	d802      	bhi.n	8000364 <RCC_GetSystemClockFreq+0x18>
 800035e:	2b00      	cmp	r3, #0
 8000360:	d005      	beq.n	800036e <RCC_GetSystemClockFreq+0x22>
 8000362:	e021      	b.n	80003a8 <RCC_GetSystemClockFreq+0x5c>
 8000364:	2b08      	cmp	r3, #8
 8000366:	d017      	beq.n	8000398 <RCC_GetSystemClockFreq+0x4c>
 8000368:	2b0c      	cmp	r3, #12
 800036a:	d018      	beq.n	800039e <RCC_GetSystemClockFreq+0x52>
 800036c:	e01c      	b.n	80003a8 <RCC_GetSystemClockFreq+0x5c>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800036e:	f7ff ff57 	bl	8000220 <LL_RCC_MSI_GetRange>
 8000372:	0003      	movs	r3, r0
 8000374:	0b5b      	lsrs	r3, r3, #13
 8000376:	3301      	adds	r3, #1
 8000378:	2280      	movs	r2, #128	; 0x80
 800037a:	0212      	lsls	r2, r2, #8
 800037c:	409a      	lsls	r2, r3
 800037e:	0013      	movs	r3, r2
 8000380:	607b      	str	r3, [r7, #4]
      break;
 8000382:	e01c      	b.n	80003be <RCC_GetSystemClockFreq+0x72>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
      if (LL_RCC_IsActiveFlag_HSIDIV() != 0U)
 8000384:	f7ff ffac 	bl	80002e0 <LL_RCC_IsActiveFlag_HSIDIV>
 8000388:	1e03      	subs	r3, r0, #0
 800038a:	d002      	beq.n	8000392 <RCC_GetSystemClockFreq+0x46>
      {
        frequency = (HSI_VALUE >> 2U);
 800038c:	4b0e      	ldr	r3, [pc, #56]	; (80003c8 <RCC_GetSystemClockFreq+0x7c>)
 800038e:	607b      	str	r3, [r7, #4]
      }
      else
      {
        frequency = HSI_VALUE;
      }
      break;
 8000390:	e015      	b.n	80003be <RCC_GetSystemClockFreq+0x72>
        frequency = HSI_VALUE;
 8000392:	4b0e      	ldr	r3, [pc, #56]	; (80003cc <RCC_GetSystemClockFreq+0x80>)
 8000394:	607b      	str	r3, [r7, #4]
      break;
 8000396:	e012      	b.n	80003be <RCC_GetSystemClockFreq+0x72>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock source */
      frequency = HSE_VALUE;
 8000398:	4b0d      	ldr	r3, [pc, #52]	; (80003d0 <RCC_GetSystemClockFreq+0x84>)
 800039a:	607b      	str	r3, [r7, #4]
      break;
 800039c:	e00f      	b.n	80003be <RCC_GetSystemClockFreq+0x72>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800039e:	f000 f857 	bl	8000450 <RCC_PLL_GetFreqDomain_SYS>
 80003a2:	0003      	movs	r3, r0
 80003a4:	607b      	str	r3, [r7, #4]
      break;
 80003a6:	e00a      	b.n	80003be <RCC_GetSystemClockFreq+0x72>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80003a8:	f7ff ff3a 	bl	8000220 <LL_RCC_MSI_GetRange>
 80003ac:	0003      	movs	r3, r0
 80003ae:	0b5b      	lsrs	r3, r3, #13
 80003b0:	3301      	adds	r3, #1
 80003b2:	2280      	movs	r2, #128	; 0x80
 80003b4:	0212      	lsls	r2, r2, #8
 80003b6:	409a      	lsls	r2, r3
 80003b8:	0013      	movs	r3, r2
 80003ba:	607b      	str	r3, [r7, #4]
      break;
 80003bc:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 80003be:	687b      	ldr	r3, [r7, #4]
}
 80003c0:	0018      	movs	r0, r3
 80003c2:	46bd      	mov	sp, r7
 80003c4:	b002      	add	sp, #8
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	003d0900 	.word	0x003d0900
 80003cc:	00f42400 	.word	0x00f42400
 80003d0:	007a1200 	.word	0x007a1200

080003d4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b082      	sub	sp, #8
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80003dc:	f7ff ff38 	bl	8000250 <LL_RCC_GetAHBPrescaler>
 80003e0:	0003      	movs	r3, r0
 80003e2:	091b      	lsrs	r3, r3, #4
 80003e4:	220f      	movs	r2, #15
 80003e6:	4013      	ands	r3, r2
 80003e8:	4a04      	ldr	r2, [pc, #16]	; (80003fc <RCC_GetHCLKClockFreq+0x28>)
 80003ea:	5cd3      	ldrb	r3, [r2, r3]
 80003ec:	001a      	movs	r2, r3
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	40d3      	lsrs	r3, r2
}
 80003f2:	0018      	movs	r0, r3
 80003f4:	46bd      	mov	sp, r7
 80003f6:	b002      	add	sp, #8
 80003f8:	bd80      	pop	{r7, pc}
 80003fa:	46c0      	nop			; (mov r8, r8)
 80003fc:	080012c4 	.word	0x080012c4

08000400 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8000408:	f7ff ff2e 	bl	8000268 <LL_RCC_GetAPB1Prescaler>
 800040c:	0003      	movs	r3, r0
 800040e:	0a1b      	lsrs	r3, r3, #8
 8000410:	4a04      	ldr	r2, [pc, #16]	; (8000424 <RCC_GetPCLK1ClockFreq+0x24>)
 8000412:	5cd3      	ldrb	r3, [r2, r3]
 8000414:	001a      	movs	r2, r3
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	40d3      	lsrs	r3, r2
}
 800041a:	0018      	movs	r0, r3
 800041c:	46bd      	mov	sp, r7
 800041e:	b002      	add	sp, #8
 8000420:	bd80      	pop	{r7, pc}
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	080012d4 	.word	0x080012d4

08000428 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8000430:	f7ff ff26 	bl	8000280 <LL_RCC_GetAPB2Prescaler>
 8000434:	0003      	movs	r3, r0
 8000436:	0adb      	lsrs	r3, r3, #11
 8000438:	4a04      	ldr	r2, [pc, #16]	; (800044c <RCC_GetPCLK2ClockFreq+0x24>)
 800043a:	5cd3      	ldrb	r3, [r2, r3]
 800043c:	001a      	movs	r2, r3
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	40d3      	lsrs	r3, r2
}
 8000442:	0018      	movs	r0, r3
 8000444:	46bd      	mov	sp, r7
 8000446:	b002      	add	sp, #8
 8000448:	bd80      	pop	{r7, pc}
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	080012d4 	.word	0x080012d4

08000450 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8000450:	b590      	push	{r4, r7, lr}
 8000452:	b083      	sub	sp, #12
 8000454:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8000456:	f7ff ff1f 	bl	8000298 <LL_RCC_PLL_GetMainSource>
 800045a:	0003      	movs	r3, r0
 800045c:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	2b00      	cmp	r3, #0
 8000462:	d109      	bne.n	8000478 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      if (LL_RCC_IsActiveFlag_HSIDIV() != 0U)
 8000464:	f7ff ff3c 	bl	80002e0 <LL_RCC_IsActiveFlag_HSIDIV>
 8000468:	1e03      	subs	r3, r0, #0
 800046a:	d002      	beq.n	8000472 <RCC_PLL_GetFreqDomain_SYS+0x22>
      {
        pllinputfreq = (HSI_VALUE >> 2U);
 800046c:	4b10      	ldr	r3, [pc, #64]	; (80004b0 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800046e:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSI_VALUE;
      }
      break;
 8000470:	e005      	b.n	800047e <RCC_PLL_GetFreqDomain_SYS+0x2e>
        pllinputfreq = HSI_VALUE;
 8000472:	4b10      	ldr	r3, [pc, #64]	; (80004b4 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8000474:	607b      	str	r3, [r7, #4]
      break;
 8000476:	e002      	b.n	800047e <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8000478:	4b0f      	ldr	r3, [pc, #60]	; (80004b8 <RCC_PLL_GetFreqDomain_SYS+0x68>)
 800047a:	607b      	str	r3, [r7, #4]
      break;
 800047c:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetDivider());
 800047e:	f7ff ff17 	bl	80002b0 <LL_RCC_PLL_GetMultiplicator>
 8000482:	0003      	movs	r3, r0
 8000484:	0c9b      	lsrs	r3, r3, #18
 8000486:	4a0d      	ldr	r2, [pc, #52]	; (80004bc <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 8000488:	5cd3      	ldrb	r3, [r2, r3]
 800048a:	001a      	movs	r2, r3
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	4353      	muls	r3, r2
 8000490:	001c      	movs	r4, r3
 8000492:	f7ff ff19 	bl	80002c8 <LL_RCC_PLL_GetDivider>
 8000496:	0003      	movs	r3, r0
 8000498:	0d9b      	lsrs	r3, r3, #22
 800049a:	3301      	adds	r3, #1
 800049c:	0019      	movs	r1, r3
 800049e:	0020      	movs	r0, r4
 80004a0:	f7ff fe32 	bl	8000108 <__udivsi3>
 80004a4:	0003      	movs	r3, r0
}
 80004a6:	0018      	movs	r0, r3
 80004a8:	46bd      	mov	sp, r7
 80004aa:	b003      	add	sp, #12
 80004ac:	bd90      	pop	{r4, r7, pc}
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	003d0900 	.word	0x003d0900
 80004b4:	00f42400 	.word	0x00f42400
 80004b8:	007a1200 	.word	0x007a1200
 80004bc:	080012dc 	.word	0x080012dc

080004c0 <App_Init>:
void _Sleep(void);

uint32_t _GetTrueRandomNumber(void);

void App_Init(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
#ifdef DEBUG
  RCC->APB2ENR |= RCC_APB2ENR_DBGMCUEN;
 80004c4:	4b07      	ldr	r3, [pc, #28]	; (80004e4 <App_Init+0x24>)
 80004c6:	4a07      	ldr	r2, [pc, #28]	; (80004e4 <App_Init+0x24>)
 80004c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80004ca:	2180      	movs	r1, #128	; 0x80
 80004cc:	03c9      	lsls	r1, r1, #15
 80004ce:	430a      	orrs	r2, r1
 80004d0:	635a      	str	r2, [r3, #52]	; 0x34
#endif

  HW_Init();
 80004d2:	f000 fc69 	bl	8000da8 <HW_Init>
  HW_SetTimCallback(App_TimCallback);
 80004d6:	4b04      	ldr	r3, [pc, #16]	; (80004e8 <App_Init+0x28>)
 80004d8:	0018      	movs	r0, r3
 80004da:	f000 fdb9 	bl	8001050 <HW_SetTimCallback>

}
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	40021000 	.word	0x40021000
 80004e8:	080005c5 	.word	0x080005c5

080004ec <App_Exec>:

void App_Exec(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0

  // SLEPP mod, nez dobehne PWM cyklus
  while (1)
  {
    _Sleep();
 80004f0:	f000 f854 	bl	800059c <_Sleep>
 80004f4:	e7fc      	b.n	80004f0 <App_Exec+0x4>
	...

080004f8 <_FrameControl>:
//  }

}

void _FrameControl(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  g_nFrameCtrl++;
 80004fc:	4b22      	ldr	r3, [pc, #136]	; (8000588 <_FrameControl+0x90>)
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	3301      	adds	r3, #1
 8000502:	b2da      	uxtb	r2, r3
 8000504:	4b20      	ldr	r3, [pc, #128]	; (8000588 <_FrameControl+0x90>)
 8000506:	701a      	strb	r2, [r3, #0]
  g_nFrameCtrl &= 0x1f;
 8000508:	4b1f      	ldr	r3, [pc, #124]	; (8000588 <_FrameControl+0x90>)
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	221f      	movs	r2, #31
 800050e:	4013      	ands	r3, r2
 8000510:	b2da      	uxtb	r2, r3
 8000512:	4b1d      	ldr	r3, [pc, #116]	; (8000588 <_FrameControl+0x90>)
 8000514:	701a      	strb	r2, [r3, #0]

  // generate a new random number every 8 cycles. In reality this is most likely bit serial
  if ((g_nFrameCtrl & 0x07) == 0)
 8000516:	4b1c      	ldr	r3, [pc, #112]	; (8000588 <_FrameControl+0x90>)
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	001a      	movs	r2, r3
 800051c:	2307      	movs	r3, #7
 800051e:	4013      	ands	r3, r2
 8000520:	d115      	bne.n	800054e <_FrameControl+0x56>
  {
    g_nRand = HW_GetTrueRandomNumber() & 0x1f;
 8000522:	f000 fcd5 	bl	8000ed0 <HW_GetTrueRandomNumber>
 8000526:	0003      	movs	r3, r0
 8000528:	b2db      	uxtb	r3, r3
 800052a:	221f      	movs	r2, #31
 800052c:	4013      	ands	r3, r2
 800052e:	b2da      	uxtb	r2, r3
 8000530:	4b16      	ldr	r3, [pc, #88]	; (800058c <_FrameControl+0x94>)
 8000532:	701a      	strb	r2, [r3, #0]
    if ((g_nRand & 0x0c) != 0)
 8000534:	4b15      	ldr	r3, [pc, #84]	; (800058c <_FrameControl+0x94>)
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	001a      	movs	r2, r3
 800053a:	230c      	movs	r3, #12
 800053c:	4013      	ands	r3, r2
 800053e:	d003      	beq.n	8000548 <_FrameControl+0x50>
    {
      g_nRandFlag = 1;
 8000540:	4b13      	ldr	r3, [pc, #76]	; (8000590 <_FrameControl+0x98>)
 8000542:	2201      	movs	r2, #1
 8000544:	701a      	strb	r2, [r3, #0]
 8000546:	e002      	b.n	800054e <_FrameControl+0x56>
    }
    else
    {
      g_nRandFlag = 0; // only update if valid
 8000548:	4b11      	ldr	r3, [pc, #68]	; (8000590 <_FrameControl+0x98>)
 800054a:	2200      	movs	r2, #0
 800054c:	701a      	strb	r2, [r3, #0]
    }
  }

  // NEW FRAME
  if (g_nFrameCtrl == 0)
 800054e:	4b0e      	ldr	r3, [pc, #56]	; (8000588 <_FrameControl+0x90>)
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d106      	bne.n	8000564 <_FrameControl+0x6c>
  {
    // reload PWM
    g_nPwmValue = g_nNextBright;
 8000556:	4b0f      	ldr	r3, [pc, #60]	; (8000594 <_FrameControl+0x9c>)
 8000558:	781a      	ldrb	r2, [r3, #0]
 800055a:	4b0f      	ldr	r3, [pc, #60]	; (8000598 <_FrameControl+0xa0>)
 800055c:	701a      	strb	r2, [r3, #0]

    // force update at beginning of frame
    g_nRandFlag = 1;
 800055e:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <_FrameControl+0x98>)
 8000560:	2201      	movs	r2, #1
 8000562:	701a      	strb	r2, [r3, #0]
  }

  if (g_nRandFlag)
 8000564:	4b0a      	ldr	r3, [pc, #40]	; (8000590 <_FrameControl+0x98>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d00a      	beq.n	8000582 <_FrameControl+0x8a>
  {
    g_nNextBright = g_nRand > 15 ? 15 : g_nRand;
 800056c:	4b07      	ldr	r3, [pc, #28]	; (800058c <_FrameControl+0x94>)
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	1c1a      	adds	r2, r3, #0
 8000572:	b2d3      	uxtb	r3, r2
 8000574:	2b0f      	cmp	r3, #15
 8000576:	d901      	bls.n	800057c <_FrameControl+0x84>
 8000578:	230f      	movs	r3, #15
 800057a:	1c1a      	adds	r2, r3, #0
 800057c:	b2d2      	uxtb	r2, r2
 800057e:	4b05      	ldr	r3, [pc, #20]	; (8000594 <_FrameControl+0x9c>)
 8000580:	701a      	strb	r2, [r3, #0]
  }
}
 8000582:	46c0      	nop			; (mov r8, r8)
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	20000024 	.word	0x20000024
 800058c:	20000027 	.word	0x20000027
 8000590:	20000028 	.word	0x20000028
 8000594:	20000026 	.word	0x20000026
 8000598:	20000025 	.word	0x20000025

0800059c <_Sleep>:

void _Sleep(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  APP_SYSTICK_ISR_OFF;
 80005a0:	4b07      	ldr	r3, [pc, #28]	; (80005c0 <_Sleep+0x24>)
 80005a2:	4a07      	ldr	r2, [pc, #28]	; (80005c0 <_Sleep+0x24>)
 80005a4:	6812      	ldr	r2, [r2, #0]
 80005a6:	2102      	movs	r1, #2
 80005a8:	438a      	bics	r2, r1
 80005aa:	601a      	str	r2, [r3, #0]
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 80005ac:	bf30      	wfi
  __WFI();
  APP_SYSTICK_ISR_ON;
 80005ae:	4b04      	ldr	r3, [pc, #16]	; (80005c0 <_Sleep+0x24>)
 80005b0:	4a03      	ldr	r2, [pc, #12]	; (80005c0 <_Sleep+0x24>)
 80005b2:	6812      	ldr	r2, [r2, #0]
 80005b4:	2102      	movs	r1, #2
 80005b6:	430a      	orrs	r2, r1
 80005b8:	601a      	str	r2, [r3, #0]
}
 80005ba:	46c0      	nop			; (mov r8, r8)
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	e000e010 	.word	0xe000e010

080005c4 <App_TimCallback>:

  APP_SYSTICK_ISR_ON;
}

void App_TimCallback(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  _FrameControl();
 80005c8:	f7ff ff96 	bl	80004f8 <_FrameControl>

  HW_PwmSet(g_nPwmValue);
 80005cc:	4b04      	ldr	r3, [pc, #16]	; (80005e0 <App_TimCallback+0x1c>)
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	b29b      	uxth	r3, r3
 80005d2:	0018      	movs	r0, r3
 80005d4:	f000 fd2a 	bl	800102c <HW_PwmSet>
}
 80005d8:	46c0      	nop			; (mov r8, r8)
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	46c0      	nop			; (mov r8, r8)
 80005e0:	20000025 	.word	0x20000025

080005e4 <GPIO_SetAFpin>:
{
  return (1 << (ePortPin & 0x0F));
}

void GPIO_SetAFpin(gpio_pins_e ePortPin, uint8_t nAF)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	0002      	movs	r2, r0
 80005ec:	1dfb      	adds	r3, r7, #7
 80005ee:	701a      	strb	r2, [r3, #0]
 80005f0:	1dbb      	adds	r3, r7, #6
 80005f2:	1c0a      	adds	r2, r1, #0
 80005f4:	701a      	strb	r2, [r3, #0]
  uint32_t nPin = ePortPin & 0xF;
 80005f6:	1dfb      	adds	r3, r7, #7
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	220f      	movs	r2, #15
 80005fc:	4013      	ands	r3, r2
 80005fe:	60fb      	str	r3, [r7, #12]
  if (nPin < 8)
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	2b07      	cmp	r3, #7
 8000604:	d822      	bhi.n	800064c <GPIO_SetAFpin+0x68>
  {
    MODIFY_REG(GET_PORT(ePortPin)->AFR[0], GPIO_AFRL_AFSEL0 << (nPin << 2), nAF << (nPin << 2));
 8000606:	1dfb      	adds	r3, r7, #7
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	091b      	lsrs	r3, r3, #4
 800060c:	b2db      	uxtb	r3, r3
 800060e:	22a0      	movs	r2, #160	; 0xa0
 8000610:	0352      	lsls	r2, r2, #13
 8000612:	4694      	mov	ip, r2
 8000614:	4463      	add	r3, ip
 8000616:	029b      	lsls	r3, r3, #10
 8000618:	1dfa      	adds	r2, r7, #7
 800061a:	7812      	ldrb	r2, [r2, #0]
 800061c:	0912      	lsrs	r2, r2, #4
 800061e:	b2d2      	uxtb	r2, r2
 8000620:	21a0      	movs	r1, #160	; 0xa0
 8000622:	0349      	lsls	r1, r1, #13
 8000624:	468c      	mov	ip, r1
 8000626:	4462      	add	r2, ip
 8000628:	0292      	lsls	r2, r2, #10
 800062a:	6a12      	ldr	r2, [r2, #32]
 800062c:	68f9      	ldr	r1, [r7, #12]
 800062e:	0089      	lsls	r1, r1, #2
 8000630:	200f      	movs	r0, #15
 8000632:	4088      	lsls	r0, r1
 8000634:	0001      	movs	r1, r0
 8000636:	43c9      	mvns	r1, r1
 8000638:	400a      	ands	r2, r1
 800063a:	1db9      	adds	r1, r7, #6
 800063c:	7808      	ldrb	r0, [r1, #0]
 800063e:	68f9      	ldr	r1, [r7, #12]
 8000640:	0089      	lsls	r1, r1, #2
 8000642:	4088      	lsls	r0, r1
 8000644:	0001      	movs	r1, r0
 8000646:	430a      	orrs	r2, r1
 8000648:	621a      	str	r2, [r3, #32]
  else
  {
    nPin -= 8;
    MODIFY_REG(GET_PORT(ePortPin)->AFR[1], GPIO_AFRH_AFSEL8 << (nPin << 2), nAF << (nPin << 2));
  }
}
 800064a:	e024      	b.n	8000696 <GPIO_SetAFpin+0xb2>
    nPin -= 8;
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	3b08      	subs	r3, #8
 8000650:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(GET_PORT(ePortPin)->AFR[1], GPIO_AFRH_AFSEL8 << (nPin << 2), nAF << (nPin << 2));
 8000652:	1dfb      	adds	r3, r7, #7
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	091b      	lsrs	r3, r3, #4
 8000658:	b2db      	uxtb	r3, r3
 800065a:	22a0      	movs	r2, #160	; 0xa0
 800065c:	0352      	lsls	r2, r2, #13
 800065e:	4694      	mov	ip, r2
 8000660:	4463      	add	r3, ip
 8000662:	029b      	lsls	r3, r3, #10
 8000664:	1dfa      	adds	r2, r7, #7
 8000666:	7812      	ldrb	r2, [r2, #0]
 8000668:	0912      	lsrs	r2, r2, #4
 800066a:	b2d2      	uxtb	r2, r2
 800066c:	21a0      	movs	r1, #160	; 0xa0
 800066e:	0349      	lsls	r1, r1, #13
 8000670:	468c      	mov	ip, r1
 8000672:	4462      	add	r2, ip
 8000674:	0292      	lsls	r2, r2, #10
 8000676:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000678:	68f9      	ldr	r1, [r7, #12]
 800067a:	0089      	lsls	r1, r1, #2
 800067c:	200f      	movs	r0, #15
 800067e:	4088      	lsls	r0, r1
 8000680:	0001      	movs	r1, r0
 8000682:	43c9      	mvns	r1, r1
 8000684:	400a      	ands	r2, r1
 8000686:	1db9      	adds	r1, r7, #6
 8000688:	7808      	ldrb	r0, [r1, #0]
 800068a:	68f9      	ldr	r1, [r7, #12]
 800068c:	0089      	lsls	r1, r1, #2
 800068e:	4088      	lsls	r0, r1
 8000690:	0001      	movs	r1, r0
 8000692:	430a      	orrs	r2, r1
 8000694:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000696:	46c0      	nop			; (mov r8, r8)
 8000698:	46bd      	mov	sp, r7
 800069a:	b004      	add	sp, #16
 800069c:	bd80      	pop	{r7, pc}
	...

080006a0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	0002      	movs	r2, r0
 80006a8:	1dfb      	adds	r3, r7, #7
 80006aa:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 80006ac:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <NVIC_EnableIRQ+0x28>)
 80006ae:	1dfa      	adds	r2, r7, #7
 80006b0:	7812      	ldrb	r2, [r2, #0]
 80006b2:	0011      	movs	r1, r2
 80006b4:	221f      	movs	r2, #31
 80006b6:	400a      	ands	r2, r1
 80006b8:	2101      	movs	r1, #1
 80006ba:	4091      	lsls	r1, r2
 80006bc:	000a      	movs	r2, r1
 80006be:	601a      	str	r2, [r3, #0]
}
 80006c0:	46c0      	nop			; (mov r8, r8)
 80006c2:	46bd      	mov	sp, r7
 80006c4:	b002      	add	sp, #8
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	e000e100 	.word	0xe000e100

080006cc <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006cc:	b5b0      	push	{r4, r5, r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	0002      	movs	r2, r0
 80006d4:	6039      	str	r1, [r7, #0]
 80006d6:	1dfb      	adds	r3, r7, #7
 80006d8:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	2b7f      	cmp	r3, #127	; 0x7f
 80006e0:	d932      	bls.n	8000748 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 80006e2:	4c2f      	ldr	r4, [pc, #188]	; (80007a0 <NVIC_SetPriority+0xd4>)
 80006e4:	1dfb      	adds	r3, r7, #7
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	001a      	movs	r2, r3
 80006ea:	230f      	movs	r3, #15
 80006ec:	4013      	ands	r3, r2
 80006ee:	3b08      	subs	r3, #8
 80006f0:	0899      	lsrs	r1, r3, #2
 80006f2:	4a2b      	ldr	r2, [pc, #172]	; (80007a0 <NVIC_SetPriority+0xd4>)
 80006f4:	1dfb      	adds	r3, r7, #7
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	0018      	movs	r0, r3
 80006fa:	230f      	movs	r3, #15
 80006fc:	4003      	ands	r3, r0
 80006fe:	3b08      	subs	r3, #8
 8000700:	089b      	lsrs	r3, r3, #2
 8000702:	3306      	adds	r3, #6
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	18d3      	adds	r3, r2, r3
 8000708:	3304      	adds	r3, #4
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	1dfa      	adds	r2, r7, #7
 800070e:	7812      	ldrb	r2, [r2, #0]
 8000710:	0010      	movs	r0, r2
 8000712:	2203      	movs	r2, #3
 8000714:	4002      	ands	r2, r0
 8000716:	00d2      	lsls	r2, r2, #3
 8000718:	20ff      	movs	r0, #255	; 0xff
 800071a:	4090      	lsls	r0, r2
 800071c:	0002      	movs	r2, r0
 800071e:	43d2      	mvns	r2, r2
 8000720:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	019b      	lsls	r3, r3, #6
 8000726:	20ff      	movs	r0, #255	; 0xff
 8000728:	4018      	ands	r0, r3
 800072a:	1dfb      	adds	r3, r7, #7
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	001d      	movs	r5, r3
 8000730:	2303      	movs	r3, #3
 8000732:	402b      	ands	r3, r5
 8000734:	00db      	lsls	r3, r3, #3
 8000736:	4098      	lsls	r0, r3
 8000738:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 800073a:	431a      	orrs	r2, r3
 800073c:	1d8b      	adds	r3, r1, #6
 800073e:	009b      	lsls	r3, r3, #2
 8000740:	18e3      	adds	r3, r4, r3
 8000742:	3304      	adds	r3, #4
 8000744:	601a      	str	r2, [r3, #0]
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
 8000746:	e027      	b.n	8000798 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8000748:	4c16      	ldr	r4, [pc, #88]	; (80007a4 <NVIC_SetPriority+0xd8>)
 800074a:	1dfb      	adds	r3, r7, #7
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	b25b      	sxtb	r3, r3
 8000750:	089b      	lsrs	r3, r3, #2
 8000752:	4914      	ldr	r1, [pc, #80]	; (80007a4 <NVIC_SetPriority+0xd8>)
 8000754:	1dfa      	adds	r2, r7, #7
 8000756:	7812      	ldrb	r2, [r2, #0]
 8000758:	b252      	sxtb	r2, r2
 800075a:	0892      	lsrs	r2, r2, #2
 800075c:	32c0      	adds	r2, #192	; 0xc0
 800075e:	0092      	lsls	r2, r2, #2
 8000760:	5852      	ldr	r2, [r2, r1]
 8000762:	1df9      	adds	r1, r7, #7
 8000764:	7809      	ldrb	r1, [r1, #0]
 8000766:	0008      	movs	r0, r1
 8000768:	2103      	movs	r1, #3
 800076a:	4001      	ands	r1, r0
 800076c:	00c9      	lsls	r1, r1, #3
 800076e:	20ff      	movs	r0, #255	; 0xff
 8000770:	4088      	lsls	r0, r1
 8000772:	0001      	movs	r1, r0
 8000774:	43c9      	mvns	r1, r1
 8000776:	4011      	ands	r1, r2
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 8000778:	683a      	ldr	r2, [r7, #0]
 800077a:	0192      	lsls	r2, r2, #6
 800077c:	20ff      	movs	r0, #255	; 0xff
 800077e:	4010      	ands	r0, r2
 8000780:	1dfa      	adds	r2, r7, #7
 8000782:	7812      	ldrb	r2, [r2, #0]
 8000784:	0015      	movs	r5, r2
 8000786:	2203      	movs	r2, #3
 8000788:	402a      	ands	r2, r5
 800078a:	00d2      	lsls	r2, r2, #3
 800078c:	4090      	lsls	r0, r2
 800078e:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8000790:	430a      	orrs	r2, r1
 8000792:	33c0      	adds	r3, #192	; 0xc0
 8000794:	009b      	lsls	r3, r3, #2
 8000796:	511a      	str	r2, [r3, r4]
}
 8000798:	46c0      	nop			; (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	b002      	add	sp, #8
 800079e:	bdb0      	pop	{r4, r5, r7, pc}
 80007a0:	e000ed00 	.word	0xe000ed00
 80007a4:	e000e100 	.word	0xe000e100

080007a8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80007b0:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80007b2:	4a07      	ldr	r2, [pc, #28]	; (80007d0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80007b4:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80007b6:	687a      	ldr	r2, [r7, #4]
 80007b8:	430a      	orrs	r2, r1
 80007ba:	631a      	str	r2, [r3, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80007bc:	4b04      	ldr	r3, [pc, #16]	; (80007d0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80007be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c0:	687a      	ldr	r2, [r7, #4]
 80007c2:	4013      	ands	r3, r2
 80007c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007c6:	68fb      	ldr	r3, [r7, #12]
}
 80007c8:	46c0      	nop			; (mov r8, r8)
 80007ca:	46bd      	mov	sp, r7
 80007cc:	b004      	add	sp, #16
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	40021000 	.word	0x40021000

080007d4 <LL_AHB1_GRP1_DisableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHBENR, Periphs);
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <LL_AHB1_GRP1_DisableClock+0x20>)
 80007de:	4a05      	ldr	r2, [pc, #20]	; (80007f4 <LL_AHB1_GRP1_DisableClock+0x20>)
 80007e0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80007e2:	6879      	ldr	r1, [r7, #4]
 80007e4:	43c9      	mvns	r1, r1
 80007e6:	400a      	ands	r2, r1
 80007e8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80007ea:	46c0      	nop			; (mov r8, r8)
 80007ec:	46bd      	mov	sp, r7
 80007ee:	b002      	add	sp, #8
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	40021000 	.word	0x40021000

080007f8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000800:	4b07      	ldr	r3, [pc, #28]	; (8000820 <LL_APB1_GRP1_EnableClock+0x28>)
 8000802:	4a07      	ldr	r2, [pc, #28]	; (8000820 <LL_APB1_GRP1_EnableClock+0x28>)
 8000804:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8000806:	687a      	ldr	r2, [r7, #4]
 8000808:	430a      	orrs	r2, r1
 800080a:	639a      	str	r2, [r3, #56]	; 0x38
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800080c:	4b04      	ldr	r3, [pc, #16]	; (8000820 <LL_APB1_GRP1_EnableClock+0x28>)
 800080e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000810:	687a      	ldr	r2, [r7, #4]
 8000812:	4013      	ands	r3, r2
 8000814:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000816:	68fb      	ldr	r3, [r7, #12]
}
 8000818:	46c0      	nop			; (mov r8, r8)
 800081a:	46bd      	mov	sp, r7
 800081c:	b004      	add	sp, #16
 800081e:	bd80      	pop	{r7, pc}
 8000820:	40021000 	.word	0x40021000

08000824 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800082c:	4b07      	ldr	r3, [pc, #28]	; (800084c <LL_APB2_GRP1_EnableClock+0x28>)
 800082e:	4a07      	ldr	r2, [pc, #28]	; (800084c <LL_APB2_GRP1_EnableClock+0x28>)
 8000830:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8000832:	687a      	ldr	r2, [r7, #4]
 8000834:	430a      	orrs	r2, r1
 8000836:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000838:	4b04      	ldr	r3, [pc, #16]	; (800084c <LL_APB2_GRP1_EnableClock+0x28>)
 800083a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800083c:	687a      	ldr	r2, [r7, #4]
 800083e:	4013      	ands	r3, r2
 8000840:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000842:	68fb      	ldr	r3, [r7, #12]
}
 8000844:	46c0      	nop			; (mov r8, r8)
 8000846:	46bd      	mov	sp, r7
 8000848:	b004      	add	sp, #16
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40021000 	.word	0x40021000

08000850 <LL_APB2_GRP1_DisableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000858:	4b05      	ldr	r3, [pc, #20]	; (8000870 <LL_APB2_GRP1_DisableClock+0x20>)
 800085a:	4a05      	ldr	r2, [pc, #20]	; (8000870 <LL_APB2_GRP1_DisableClock+0x20>)
 800085c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800085e:	6879      	ldr	r1, [r7, #4]
 8000860:	43c9      	mvns	r1, r1
 8000862:	400a      	ands	r2, r1
 8000864:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000866:	46c0      	nop			; (mov r8, r8)
 8000868:	46bd      	mov	sp, r7
 800086a:	b002      	add	sp, #8
 800086c:	bd80      	pop	{r7, pc}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	40021000 	.word	0x40021000

08000874 <LL_IOP_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b084      	sub	sp, #16
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 800087c:	4b07      	ldr	r3, [pc, #28]	; (800089c <LL_IOP_GRP1_EnableClock+0x28>)
 800087e:	4a07      	ldr	r2, [pc, #28]	; (800089c <LL_IOP_GRP1_EnableClock+0x28>)
 8000880:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8000882:	687a      	ldr	r2, [r7, #4]
 8000884:	430a      	orrs	r2, r1
 8000886:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000888:	4b04      	ldr	r3, [pc, #16]	; (800089c <LL_IOP_GRP1_EnableClock+0x28>)
 800088a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800088c:	687a      	ldr	r2, [r7, #4]
 800088e:	4013      	ands	r3, r2
 8000890:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000892:	68fb      	ldr	r3, [r7, #12]
}
 8000894:	46c0      	nop			; (mov r8, r8)
 8000896:	46bd      	mov	sp, r7
 8000898:	b004      	add	sp, #16
 800089a:	bd80      	pop	{r7, pc}
 800089c:	40021000 	.word	0x40021000

080008a0 <LL_DBGMCU_APB1_GRP1_FreezePeriph>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  SET_BIT(DBGMCU->APB1FZ, Periphs);
 80008a8:	4b04      	ldr	r3, [pc, #16]	; (80008bc <LL_DBGMCU_APB1_GRP1_FreezePeriph+0x1c>)
 80008aa:	4a04      	ldr	r2, [pc, #16]	; (80008bc <LL_DBGMCU_APB1_GRP1_FreezePeriph+0x1c>)
 80008ac:	6891      	ldr	r1, [r2, #8]
 80008ae:	687a      	ldr	r2, [r7, #4]
 80008b0:	430a      	orrs	r2, r1
 80008b2:	609a      	str	r2, [r3, #8]
}
 80008b4:	46c0      	nop			; (mov r8, r8)
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b002      	add	sp, #8
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	40015800 	.word	0x40015800

080008c0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	60f8      	str	r0, [r7, #12]
 80008c8:	60b9      	str	r1, [r7, #8]
 80008ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	6819      	ldr	r1, [r3, #0]
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	435a      	muls	r2, r3
 80008d6:	0013      	movs	r3, r2
 80008d8:	005b      	lsls	r3, r3, #1
 80008da:	189b      	adds	r3, r3, r2
 80008dc:	43db      	mvns	r3, r3
 80008de:	400b      	ands	r3, r1
 80008e0:	001a      	movs	r2, r3
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	68b9      	ldr	r1, [r7, #8]
 80008e6:	434b      	muls	r3, r1
 80008e8:	6879      	ldr	r1, [r7, #4]
 80008ea:	434b      	muls	r3, r1
 80008ec:	431a      	orrs	r2, r3
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	601a      	str	r2, [r3, #0]
}
 80008f2:	46c0      	nop			; (mov r8, r8)
 80008f4:	46bd      	mov	sp, r7
 80008f6:	b004      	add	sp, #16
 80008f8:	bd80      	pop	{r7, pc}

080008fa <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80008fa:	b580      	push	{r7, lr}
 80008fc:	b084      	sub	sp, #16
 80008fe:	af00      	add	r7, sp, #0
 8000900:	60f8      	str	r0, [r7, #12]
 8000902:	60b9      	str	r1, [r7, #8]
 8000904:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	685b      	ldr	r3, [r3, #4]
 800090a:	68ba      	ldr	r2, [r7, #8]
 800090c:	43d2      	mvns	r2, r2
 800090e:	401a      	ands	r2, r3
 8000910:	68bb      	ldr	r3, [r7, #8]
 8000912:	6879      	ldr	r1, [r7, #4]
 8000914:	434b      	muls	r3, r1
 8000916:	431a      	orrs	r2, r3
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	605a      	str	r2, [r3, #4]
}
 800091c:	46c0      	nop			; (mov r8, r8)
 800091e:	46bd      	mov	sp, r7
 8000920:	b004      	add	sp, #16
 8000922:	bd80      	pop	{r7, pc}

08000924 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	60f8      	str	r0, [r7, #12]
 800092c:	60b9      	str	r1, [r7, #8]
 800092e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	68d9      	ldr	r1, [r3, #12]
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	68ba      	ldr	r2, [r7, #8]
 8000938:	435a      	muls	r2, r3
 800093a:	0013      	movs	r3, r2
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	189b      	adds	r3, r3, r2
 8000940:	43db      	mvns	r3, r3
 8000942:	400b      	ands	r3, r1
 8000944:	001a      	movs	r2, r3
 8000946:	68bb      	ldr	r3, [r7, #8]
 8000948:	68b9      	ldr	r1, [r7, #8]
 800094a:	434b      	muls	r3, r1
 800094c:	6879      	ldr	r1, [r7, #4]
 800094e:	434b      	muls	r3, r1
 8000950:	431a      	orrs	r2, r3
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	60da      	str	r2, [r3, #12]
}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	46bd      	mov	sp, r7
 800095a:	b004      	add	sp, #16
 800095c:	bd80      	pop	{r7, pc}
	...

08000960 <LL_ADC_SetCommonFrequencyMode>:
  *         @arg @ref LL_ADC_CLOCK_FREQ_MODE_HIGH
  *         @arg @ref LL_ADC_CLOCK_FREQ_MODE_LOW
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonFrequencyMode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Resolution)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
 8000968:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_LFMEN, Resolution);
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4a05      	ldr	r2, [pc, #20]	; (8000984 <LL_ADC_SetCommonFrequencyMode+0x24>)
 8000970:	401a      	ands	r2, r3
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	431a      	orrs	r2, r3
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	601a      	str	r2, [r3, #0]
}
 800097a:	46c0      	nop			; (mov r8, r8)
 800097c:	46bd      	mov	sp, r7
 800097e:	b002      	add	sp, #8
 8000980:	bd80      	pop	{r7, pc}
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	fdffffff 	.word	0xfdffffff

08000988 <LL_ADC_SetCommonPathInternalCh>:
  *         (1) value not defined in all devices: only on STM32L053xx, STM32L063xx, STM32L073xx, STM32L083xx.
  *         (2) value not defined in all devices: only on STM32L053xx, STM32L063xx, STM32L073xx, STM32L083xx, STM32L04xxx, STM32L03xxx, STM32L02xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
 8000990:	6039      	str	r1, [r7, #0]
#if defined (ADC_CCR_VLCDEN) && defined (ADC_CCR_TSEN)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VLCDEN, PathInternal);
#elif defined (ADC_CCR_TSEN)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a05      	ldr	r2, [pc, #20]	; (80009ac <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000998:	401a      	ands	r2, r3
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	431a      	orrs	r2, r3
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	601a      	str	r2, [r3, #0]
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN, PathInternal);
#endif
}
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	46bd      	mov	sp, r7
 80009a6:	b002      	add	sp, #8
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	46c0      	nop			; (mov r8, r8)
 80009ac:	ff3fffff 	.word	0xff3fffff

080009b0 <LL_ADC_SetClock>:
  *             cycle).
  *             Refer to reference manual.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetClock(ADC_TypeDef *ADCx, uint32_t ClockSource)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_CKMODE, ClockSource);
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	691b      	ldr	r3, [r3, #16]
 80009be:	009b      	lsls	r3, r3, #2
 80009c0:	089a      	lsrs	r2, r3, #2
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	431a      	orrs	r2, r3
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	611a      	str	r2, [r3, #16]
}
 80009ca:	46c0      	nop			; (mov r8, r8)
 80009cc:	46bd      	mov	sp, r7
 80009ce:	b002      	add	sp, #8
 80009d0:	bd80      	pop	{r7, pc}

080009d2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTime)
{
 80009d2:	b580      	push	{r7, lr}
 80009d4:	b082      	sub	sp, #8
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	6078      	str	r0, [r7, #4]
 80009da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	695b      	ldr	r3, [r3, #20]
 80009e0:	2207      	movs	r2, #7
 80009e2:	4393      	bics	r3, r2
 80009e4:	001a      	movs	r2, r3
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	431a      	orrs	r2, r3
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	615a      	str	r2, [r3, #20]
}
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	46bd      	mov	sp, r7
 80009f2:	b002      	add	sp, #8
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <LL_ADC_REG_SetSequencerChannels>:
  *         
  *         (1) On STM32L0, parameter not available on all devices: only on STM32L053xx, STM32L063xx, STM32L073xx, STM32L083xx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChannels(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b082      	sub	sp, #8
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
 80009fe:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	035b      	lsls	r3, r3, #13
 8000a04:	0b5a      	lsrs	r2, r3, #13
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	b002      	add	sp, #8
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_DISABLE
  *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	b082      	sub	sp, #8
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	6078      	str	r0, [r7, #4]
 8000a1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_OVSE, OvsScope);
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	691b      	ldr	r3, [r3, #16]
 8000a20:	2201      	movs	r2, #1
 8000a22:	4393      	bics	r3, r2
 8000a24:	001a      	movs	r2, r3
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	431a      	orrs	r2, r3
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	611a      	str	r2, [r3, #16]
}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	46bd      	mov	sp, r7
 8000a32:	b002      	add	sp, #8
 8000a34:	bd80      	pop	{r7, pc}
	...

08000a38 <LL_ADC_ConfigOverSamplingRatioShift>:
  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint32_t Shift)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	60f8      	str	r0, [r7, #12]
 8000a40:	60b9      	str	r1, [r7, #8]
 8000a42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | Ratio));
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	691b      	ldr	r3, [r3, #16]
 8000a48:	4a05      	ldr	r2, [pc, #20]	; (8000a60 <LL_ADC_ConfigOverSamplingRatioShift+0x28>)
 8000a4a:	401a      	ands	r2, r3
 8000a4c:	6879      	ldr	r1, [r7, #4]
 8000a4e:	68bb      	ldr	r3, [r7, #8]
 8000a50:	430b      	orrs	r3, r1
 8000a52:	431a      	orrs	r2, r3
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	611a      	str	r2, [r3, #16]
}
 8000a58:	46c0      	nop			; (mov r8, r8)
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	b004      	add	sp, #16
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	fffffe03 	.word	0xfffffe03

08000a64 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	689b      	ldr	r3, [r3, #8]
 8000a70:	4a04      	ldr	r2, [pc, #16]	; (8000a84 <LL_ADC_Enable+0x20>)
 8000a72:	4013      	ands	r3, r2
 8000a74:	2201      	movs	r2, #1
 8000a76:	431a      	orrs	r2, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000a7c:	46c0      	nop			; (mov r8, r8)
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	b002      	add	sp, #8
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	7fffffe8 	.word	0x7fffffe8

08000a88 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	689b      	ldr	r3, [r3, #8]
 8000a94:	4a04      	ldr	r2, [pc, #16]	; (8000aa8 <LL_ADC_Disable+0x20>)
 8000a96:	4013      	ands	r3, r2
 8000a98:	2202      	movs	r2, #2
 8000a9a:	431a      	orrs	r2, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000aa0:	46c0      	nop			; (mov r8, r8)
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	b002      	add	sp, #8
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	7fffffe8 	.word	0x7fffffe8

08000aac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	689b      	ldr	r3, [r3, #8]
 8000ab8:	2201      	movs	r2, #1
 8000aba:	4013      	ands	r3, r2
 8000abc:	3b01      	subs	r3, #1
 8000abe:	425a      	negs	r2, r3
 8000ac0:	4153      	adcs	r3, r2
 8000ac2:	b2db      	uxtb	r3, r3
}
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	b002      	add	sp, #8
 8000aca:	bd80      	pop	{r7, pc}

08000acc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	689b      	ldr	r3, [r3, #8]
 8000ad8:	4a04      	ldr	r2, [pc, #16]	; (8000aec <LL_ADC_REG_StartConversion+0x20>)
 8000ada:	4013      	ands	r3, r2
 8000adc:	2204      	movs	r2, #4
 8000ade:	431a      	orrs	r2, r3
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000ae4:	46c0      	nop			; (mov r8, r8)
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	b002      	add	sp, #8
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	7fffffe8 	.word	0x7fffffe8

08000af0 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       DATA           LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afc:	b29b      	uxth	r3, r3
}
 8000afe:	0018      	movs	r0, r3
 8000b00:	46bd      	mov	sp, r7
 8000b02:	b002      	add	sp, #8
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b082      	sub	sp, #8
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	2204      	movs	r2, #4
 8000b14:	4013      	ands	r3, r2
 8000b16:	3b04      	subs	r3, #4
 8000b18:	425a      	negs	r2, r3
 8000b1a:	4153      	adcs	r3, r2
 8000b1c:	b2db      	uxtb	r3, r3
}
 8000b1e:	0018      	movs	r0, r3
 8000b20:	46bd      	mov	sp, r7
 8000b22:	b002      	add	sp, #8
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <LL_ADC_EnableIT_EOC>:
  * @rmtoll IER      EOCIE          LL_ADC_EnableIT_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b082      	sub	sp, #8
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	2204      	movs	r2, #4
 8000b34:	431a      	orrs	r2, r3
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	605a      	str	r2, [r3, #4]
}
 8000b3a:	46c0      	nop			; (mov r8, r8)
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	b002      	add	sp, #8
 8000b40:	bd80      	pop	{r7, pc}

08000b42 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000b42:	b580      	push	{r7, lr}
 8000b44:	b082      	sub	sp, #8
 8000b46:	af00      	add	r7, sp, #0
 8000b48:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	2201      	movs	r2, #1
 8000b50:	431a      	orrs	r2, r3
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	601a      	str	r2, [r3, #0]
}
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	b002      	add	sp, #8
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b082      	sub	sp, #8
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
 8000b66:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	683a      	ldr	r2, [r7, #0]
 8000b6c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b6e:	46c0      	nop			; (mov r8, r8)
 8000b70:	46bd      	mov	sp, r7
 8000b72:	b002      	add	sp, #8
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b082      	sub	sp, #8
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
 8000b7e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	683a      	ldr	r2, [r7, #0]
 8000b84:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	b002      	add	sp, #8
 8000b8c:	bd80      	pop	{r7, pc}

08000b8e <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b082      	sub	sp, #8
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	6078      	str	r0, [r7, #4]
 8000b96:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6a1a      	ldr	r2, [r3, #32]
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	431a      	orrs	r2, r3
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	621a      	str	r2, [r3, #32]
}
 8000ba4:	46c0      	nop			; (mov r8, r8)
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	b002      	add	sp, #8
 8000baa:	bd80      	pop	{r7, pc}

08000bac <LL_TIM_OC_SetMode>:
  *         @arg @ref LL_TIM_OCMODE_PWM1
  *         @arg @ref LL_TIM_OCMODE_PWM2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
{
 8000bac:	b5b0      	push	{r4, r5, r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d00d      	beq.n	8000bda <LL_TIM_OC_SetMode+0x2e>
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	2b10      	cmp	r3, #16
 8000bc2:	d008      	beq.n	8000bd6 <LL_TIM_OC_SetMode+0x2a>
 8000bc4:	68ba      	ldr	r2, [r7, #8]
 8000bc6:	2380      	movs	r3, #128	; 0x80
 8000bc8:	005b      	lsls	r3, r3, #1
 8000bca:	429a      	cmp	r2, r3
 8000bcc:	d101      	bne.n	8000bd2 <LL_TIM_OC_SetMode+0x26>
 8000bce:	2304      	movs	r3, #4
 8000bd0:	e004      	b.n	8000bdc <LL_TIM_OC_SetMode+0x30>
 8000bd2:	2306      	movs	r3, #6
 8000bd4:	e002      	b.n	8000bdc <LL_TIM_OC_SetMode+0x30>
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	e000      	b.n	8000bdc <LL_TIM_OC_SetMode+0x30>
 8000bda:	2300      	movs	r3, #0
 8000bdc:	001d      	movs	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	3318      	adds	r3, #24
 8000be2:	001a      	movs	r2, r3
 8000be4:	0029      	movs	r1, r5
 8000be6:	4b0c      	ldr	r3, [pc, #48]	; (8000c18 <LL_TIM_OC_SetMode+0x6c>)
 8000be8:	5c5b      	ldrb	r3, [r3, r1]
 8000bea:	18d3      	adds	r3, r2, r3
 8000bec:	001c      	movs	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8000bee:	6823      	ldr	r3, [r4, #0]
 8000bf0:	0029      	movs	r1, r5
 8000bf2:	4a0a      	ldr	r2, [pc, #40]	; (8000c1c <LL_TIM_OC_SetMode+0x70>)
 8000bf4:	5c52      	ldrb	r2, [r2, r1]
 8000bf6:	0011      	movs	r1, r2
 8000bf8:	2273      	movs	r2, #115	; 0x73
 8000bfa:	408a      	lsls	r2, r1
 8000bfc:	43d2      	mvns	r2, r2
 8000bfe:	401a      	ands	r2, r3
 8000c00:	0029      	movs	r1, r5
 8000c02:	4b06      	ldr	r3, [pc, #24]	; (8000c1c <LL_TIM_OC_SetMode+0x70>)
 8000c04:	5c5b      	ldrb	r3, [r3, r1]
 8000c06:	0019      	movs	r1, r3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	408b      	lsls	r3, r1
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	6023      	str	r3, [r4, #0]
}
 8000c10:	46c0      	nop			; (mov r8, r8)
 8000c12:	46bd      	mov	sp, r7
 8000c14:	b004      	add	sp, #16
 8000c16:	bdb0      	pop	{r4, r5, r7, pc}
 8000c18:	080012ac 	.word	0x080012ac
 8000c1c:	080012b4 	.word	0x080012b4

08000c20 <LL_TIM_OC_SetPolarity>:
  *         @arg @ref LL_TIM_OCPOLARITY_HIGH
  *         @arg @ref LL_TIM_OCPOLARITY_LOW
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
{
 8000c20:	b590      	push	{r4, r7, lr}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	60f8      	str	r0, [r7, #12]
 8000c28:	60b9      	str	r1, [r7, #8]
 8000c2a:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d00d      	beq.n	8000c4e <LL_TIM_OC_SetPolarity+0x2e>
 8000c32:	68bb      	ldr	r3, [r7, #8]
 8000c34:	2b10      	cmp	r3, #16
 8000c36:	d008      	beq.n	8000c4a <LL_TIM_OC_SetPolarity+0x2a>
 8000c38:	68ba      	ldr	r2, [r7, #8]
 8000c3a:	2380      	movs	r3, #128	; 0x80
 8000c3c:	005b      	lsls	r3, r3, #1
 8000c3e:	429a      	cmp	r2, r3
 8000c40:	d101      	bne.n	8000c46 <LL_TIM_OC_SetPolarity+0x26>
 8000c42:	2304      	movs	r3, #4
 8000c44:	e004      	b.n	8000c50 <LL_TIM_OC_SetPolarity+0x30>
 8000c46:	2306      	movs	r3, #6
 8000c48:	e002      	b.n	8000c50 <LL_TIM_OC_SetPolarity+0x30>
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	e000      	b.n	8000c50 <LL_TIM_OC_SetPolarity+0x30>
 8000c4e:	2300      	movs	r3, #0
 8000c50:	001c      	movs	r4, r3
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	6a1b      	ldr	r3, [r3, #32]
 8000c56:	0021      	movs	r1, r4
 8000c58:	4a09      	ldr	r2, [pc, #36]	; (8000c80 <LL_TIM_OC_SetPolarity+0x60>)
 8000c5a:	5c52      	ldrb	r2, [r2, r1]
 8000c5c:	0011      	movs	r1, r2
 8000c5e:	2202      	movs	r2, #2
 8000c60:	408a      	lsls	r2, r1
 8000c62:	43d2      	mvns	r2, r2
 8000c64:	401a      	ands	r2, r3
 8000c66:	0021      	movs	r1, r4
 8000c68:	4b05      	ldr	r3, [pc, #20]	; (8000c80 <LL_TIM_OC_SetPolarity+0x60>)
 8000c6a:	5c5b      	ldrb	r3, [r3, r1]
 8000c6c:	0019      	movs	r1, r3
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	408b      	lsls	r3, r1
 8000c72:	431a      	orrs	r2, r3
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	621a      	str	r2, [r3, #32]
}
 8000c78:	46c0      	nop			; (mov r8, r8)
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	b005      	add	sp, #20
 8000c7e:	bd90      	pop	{r4, r7, pc}
 8000c80:	080012bc 	.word	0x080012bc

08000c84 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8000c84:	b5b0      	push	{r4, r5, r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	2b01      	cmp	r3, #1
 8000c92:	d00d      	beq.n	8000cb0 <LL_TIM_OC_EnablePreload+0x2c>
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	2b10      	cmp	r3, #16
 8000c98:	d008      	beq.n	8000cac <LL_TIM_OC_EnablePreload+0x28>
 8000c9a:	683a      	ldr	r2, [r7, #0]
 8000c9c:	2380      	movs	r3, #128	; 0x80
 8000c9e:	005b      	lsls	r3, r3, #1
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	d101      	bne.n	8000ca8 <LL_TIM_OC_EnablePreload+0x24>
 8000ca4:	2304      	movs	r3, #4
 8000ca6:	e004      	b.n	8000cb2 <LL_TIM_OC_EnablePreload+0x2e>
 8000ca8:	2306      	movs	r3, #6
 8000caa:	e002      	b.n	8000cb2 <LL_TIM_OC_EnablePreload+0x2e>
 8000cac:	2302      	movs	r3, #2
 8000cae:	e000      	b.n	8000cb2 <LL_TIM_OC_EnablePreload+0x2e>
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	001d      	movs	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	3318      	adds	r3, #24
 8000cb8:	001a      	movs	r2, r3
 8000cba:	0029      	movs	r1, r5
 8000cbc:	4b08      	ldr	r3, [pc, #32]	; (8000ce0 <LL_TIM_OC_EnablePreload+0x5c>)
 8000cbe:	5c5b      	ldrb	r3, [r3, r1]
 8000cc0:	18d3      	adds	r3, r2, r3
 8000cc2:	001c      	movs	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000cc4:	6822      	ldr	r2, [r4, #0]
 8000cc6:	0029      	movs	r1, r5
 8000cc8:	4b06      	ldr	r3, [pc, #24]	; (8000ce4 <LL_TIM_OC_EnablePreload+0x60>)
 8000cca:	5c5b      	ldrb	r3, [r3, r1]
 8000ccc:	0019      	movs	r1, r3
 8000cce:	2308      	movs	r3, #8
 8000cd0:	408b      	lsls	r3, r1
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	6023      	str	r3, [r4, #0]
}
 8000cd6:	46c0      	nop			; (mov r8, r8)
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	b002      	add	sp, #8
 8000cdc:	bdb0      	pop	{r4, r5, r7, pc}
 8000cde:	46c0      	nop			; (mov r8, r8)
 8000ce0:	080012ac 	.word	0x080012ac
 8000ce4:	080012b4 	.word	0x080012b4

08000ce8 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	683a      	ldr	r2, [r7, #0]
 8000cf6:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000cf8:	46c0      	nop			; (mov r8, r8)
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	b002      	add	sp, #8
 8000cfe:	bd80      	pop	{r7, pc}

08000d00 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	431a      	orrs	r2, r3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	60da      	str	r2, [r3, #12]
}
 8000d14:	46c0      	nop			; (mov r8, r8)
 8000d16:	46bd      	mov	sp, r7
 8000d18:	b002      	add	sp, #8
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	695b      	ldr	r3, [r3, #20]
 8000d28:	2201      	movs	r2, #1
 8000d2a:	431a      	orrs	r2, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	615a      	str	r2, [r3, #20]
}
 8000d30:	46c0      	nop			; (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	b002      	add	sp, #8
 8000d36:	bd80      	pop	{r7, pc}

08000d38 <LL_RCC_MSI_SetRange>:
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSIRANGE, Range);
 8000d40:	4b05      	ldr	r3, [pc, #20]	; (8000d58 <LL_RCC_MSI_SetRange+0x20>)
 8000d42:	4a05      	ldr	r2, [pc, #20]	; (8000d58 <LL_RCC_MSI_SetRange+0x20>)
 8000d44:	6852      	ldr	r2, [r2, #4]
 8000d46:	4905      	ldr	r1, [pc, #20]	; (8000d5c <LL_RCC_MSI_SetRange+0x24>)
 8000d48:	4011      	ands	r1, r2
 8000d4a:	687a      	ldr	r2, [r7, #4]
 8000d4c:	430a      	orrs	r2, r1
 8000d4e:	605a      	str	r2, [r3, #4]
}
 8000d50:	46c0      	nop			; (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	b002      	add	sp, #8
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	ffff1fff 	.word	0xffff1fff

08000d60 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000d68:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <LL_PWR_SetRegulVoltageScaling+0x20>)
 8000d6a:	4a05      	ldr	r2, [pc, #20]	; (8000d80 <LL_PWR_SetRegulVoltageScaling+0x20>)
 8000d6c:	6812      	ldr	r2, [r2, #0]
 8000d6e:	4905      	ldr	r1, [pc, #20]	; (8000d84 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000d70:	4011      	ands	r1, r2
 8000d72:	687a      	ldr	r2, [r7, #4]
 8000d74:	430a      	orrs	r2, r1
 8000d76:	601a      	str	r2, [r3, #0]
}
 8000d78:	46c0      	nop			; (mov r8, r8)
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	b002      	add	sp, #8
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40007000 	.word	0x40007000
 8000d84:	ffffe7ff 	.word	0xffffe7ff

08000d88 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOSF       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8000d8c:	4b05      	ldr	r3, [pc, #20]	; (8000da4 <LL_PWR_IsActiveFlag_VOS+0x1c>)
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	2210      	movs	r2, #16
 8000d92:	4013      	ands	r3, r2
 8000d94:	3b10      	subs	r3, #16
 8000d96:	425a      	negs	r2, r3
 8000d98:	4153      	adcs	r3, r2
 8000d9a:	b2db      	uxtb	r3, r3
}
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	46c0      	nop			; (mov r8, r8)
 8000da4:	40007000 	.word	0x40007000

08000da8 <HW_Init>:
void _Gpio_Init(void);
void _PwmInit(void);


void HW_Init(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
  // Change MSI frequency to 1 MHz
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_4);   // 1 MHz
 8000dac:	2380      	movs	r3, #128	; 0x80
 8000dae:	021b      	lsls	r3, r3, #8
 8000db0:	0018      	movs	r0, r3
 8000db2:	f7ff ffc1 	bl	8000d38 <LL_RCC_MSI_SetRange>

  // set voltage range 3
  while (LL_PWR_IsActiveFlag_VOS());
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	f7ff ffe6 	bl	8000d88 <LL_PWR_IsActiveFlag_VOS>
 8000dbc:	1e03      	subs	r3, r0, #0
 8000dbe:	d1fb      	bne.n	8000db8 <HW_Init+0x10>
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE3);
 8000dc0:	23c0      	movs	r3, #192	; 0xc0
 8000dc2:	015b      	lsls	r3, r3, #5
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f7ff ffcb 	bl	8000d60 <LL_PWR_SetRegulVoltageScaling>
  while (LL_PWR_IsActiveFlag_VOS());
 8000dca:	46c0      	nop			; (mov r8, r8)
 8000dcc:	f7ff ffdc 	bl	8000d88 <LL_PWR_IsActiveFlag_VOS>
 8000dd0:	1e03      	subs	r3, r0, #0
 8000dd2:	d1fb      	bne.n	8000dcc <HW_Init+0x24>

//  Timer_Init();
  _Gpio_Init();
 8000dd4:	f000 f85a 	bl	8000e8c <_Gpio_Init>
  _AD_Init();
 8000dd8:	f000 f806 	bl	8000de8 <_AD_Init>
  _PwmInit();
 8000ddc:	f000 f8ce 	bl	8000f7c <_PwmInit>
}
 8000de0:	46c0      	nop			; (mov r8, r8)
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
	...

08000de8 <_AD_Init>:

void _AD_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  // Configure ADC INPUT pins as analog input
   // asi neni treba konfigurovat, po resetu jsou vstupy v analog input
   RCC->IOPENR |= RCC_IOPENR_GPIOAEN;
 8000dec:	4b23      	ldr	r3, [pc, #140]	; (8000e7c <_AD_Init+0x94>)
 8000dee:	4a23      	ldr	r2, [pc, #140]	; (8000e7c <_AD_Init+0x94>)
 8000df0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000df2:	2101      	movs	r1, #1
 8000df4:	430a      	orrs	r2, r1
 8000df6:	62da      	str	r2, [r3, #44]	; 0x2c
   //  GPIOA->MODER = (GPIOA->MODER & ~(GPIO_MODER_MODE4)) | GPIO_MODER_MODE4;

   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8000df8:	2380      	movs	r3, #128	; 0x80
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	f7ff fd11 	bl	8000824 <LL_APB2_GRP1_EnableClock>

   // ADC clock PCLK/2 (Synchronous clock mode) (ADC clock = 1MHz)
   LL_ADC_SetClock(ADC1, LL_ADC_CLOCK_SYNC_PCLK_DIV2);
 8000e02:	2380      	movs	r3, #128	; 0x80
 8000e04:	05db      	lsls	r3, r3, #23
 8000e06:	4a1e      	ldr	r2, [pc, #120]	; (8000e80 <_AD_Init+0x98>)
 8000e08:	0019      	movs	r1, r3
 8000e0a:	0010      	movs	r0, r2
 8000e0c:	f7ff fdd0 	bl	80009b0 <LL_ADC_SetClock>

   LL_ADC_SetCommonFrequencyMode(ADC1_COMMON, LL_ADC_CLOCK_FREQ_MODE_LOW);
 8000e10:	2380      	movs	r3, #128	; 0x80
 8000e12:	049b      	lsls	r3, r3, #18
 8000e14:	4a1b      	ldr	r2, [pc, #108]	; (8000e84 <_AD_Init+0x9c>)
 8000e16:	0019      	movs	r1, r3
 8000e18:	0010      	movs	r0, r2
 8000e1a:	f7ff fda1 	bl	8000960 <LL_ADC_SetCommonFrequencyMode>

   LL_ADC_REG_SetSequencerChannels(ADC1, HW_BATT_CH);
 8000e1e:	4a1a      	ldr	r2, [pc, #104]	; (8000e88 <_AD_Init+0xa0>)
 8000e20:	4b17      	ldr	r3, [pc, #92]	; (8000e80 <_AD_Init+0x98>)
 8000e22:	0011      	movs	r1, r2
 8000e24:	0018      	movs	r0, r3
 8000e26:	f7ff fde6 	bl	80009f6 <LL_ADC_REG_SetSequencerChannels>


   // set oversampling, ! bity CKMODE registru CFGR2 musi byt nastaveny pred jakymkoliv nastaveni ADC - viz datasheet !
   LL_ADC_ConfigOverSamplingRatioShift(ADC1, LL_ADC_OVS_RATIO_16, LL_ADC_OVS_SHIFT_RIGHT_4);
 8000e2a:	4b15      	ldr	r3, [pc, #84]	; (8000e80 <_AD_Init+0x98>)
 8000e2c:	2280      	movs	r2, #128	; 0x80
 8000e2e:	210c      	movs	r1, #12
 8000e30:	0018      	movs	r0, r3
 8000e32:	f7ff fe01 	bl	8000a38 <LL_ADC_ConfigOverSamplingRatioShift>
   LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_GRP_REGULAR_CONTINUED);
 8000e36:	4b12      	ldr	r3, [pc, #72]	; (8000e80 <_AD_Init+0x98>)
 8000e38:	2101      	movs	r1, #1
 8000e3a:	0018      	movs	r0, r3
 8000e3c:	f7ff fde9 	bl	8000a12 <LL_ADC_SetOverSamplingScope>


   LL_ADC_SetSamplingTimeCommonChannels(ADC1, LL_ADC_SAMPLINGTIME_160CYCLES_5);
 8000e40:	4b0f      	ldr	r3, [pc, #60]	; (8000e80 <_AD_Init+0x98>)
 8000e42:	2107      	movs	r1, #7
 8000e44:	0018      	movs	r0, r3
 8000e46:	f7ff fdc4 	bl	80009d2 <LL_ADC_SetSamplingTimeCommonChannels>
//   {
//     /* For robust implementation, add here time-out management */
//   }
//

   LL_ADC_SetCommonPathInternalCh(ADC1_COMMON, LL_ADC_PATH_INTERNAL_VREFINT);
 8000e4a:	2380      	movs	r3, #128	; 0x80
 8000e4c:	03db      	lsls	r3, r3, #15
 8000e4e:	4a0d      	ldr	r2, [pc, #52]	; (8000e84 <_AD_Init+0x9c>)
 8000e50:	0019      	movs	r1, r3
 8000e52:	0010      	movs	r0, r2
 8000e54:	f7ff fd98 	bl	8000988 <LL_ADC_SetCommonPathInternalCh>

   NVIC_SetPriority(ADC1_COMP_IRQn, 2);
 8000e58:	2102      	movs	r1, #2
 8000e5a:	200c      	movs	r0, #12
 8000e5c:	f7ff fc36 	bl	80006cc <NVIC_SetPriority>
   NVIC_EnableIRQ(ADC1_COMP_IRQn);
 8000e60:	200c      	movs	r0, #12
 8000e62:	f7ff fc1d 	bl	80006a0 <NVIC_EnableIRQ>

   LL_ADC_EnableIT_EOC(ADC1);
 8000e66:	4b06      	ldr	r3, [pc, #24]	; (8000e80 <_AD_Init+0x98>)
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f7ff fe5c 	bl	8000b26 <LL_ADC_EnableIT_EOC>

   LL_ADC_Enable(ADC1);
 8000e6e:	4b04      	ldr	r3, [pc, #16]	; (8000e80 <_AD_Init+0x98>)
 8000e70:	0018      	movs	r0, r3
 8000e72:	f7ff fdf7 	bl	8000a64 <LL_ADC_Enable>
}
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	40012400 	.word	0x40012400
 8000e84:	40012708 	.word	0x40012708
 8000e88:	10000010 	.word	0x10000010

08000e8c <_Gpio_Init>:

  LL_ADC_REG_StartConversion(ADC1);
}

void _Gpio_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000e90:	2001      	movs	r0, #1
 8000e92:	f7ff fcef 	bl	8000874 <LL_IOP_GRP1_EnableClock>

  LL_GPIO_SetPinMode(GET_PORT(LED), GET_PIN(LED), LL_GPIO_MODE_ALTERNATE);
 8000e96:	23a0      	movs	r3, #160	; 0xa0
 8000e98:	05db      	lsls	r3, r3, #23
 8000e9a:	2202      	movs	r2, #2
 8000e9c:	2102      	movs	r1, #2
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f7ff fd0e 	bl	80008c0 <LL_GPIO_SetPinMode>
  LL_GPIO_SetPinOutputType(GET_PORT(LED), GET_PIN(LED), LL_GPIO_OUTPUT_PUSHPULL);
 8000ea4:	23a0      	movs	r3, #160	; 0xa0
 8000ea6:	05db      	lsls	r3, r3, #23
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2102      	movs	r1, #2
 8000eac:	0018      	movs	r0, r3
 8000eae:	f7ff fd24 	bl	80008fa <LL_GPIO_SetPinOutputType>
  LL_GPIO_SetPinPull(GET_PORT(LED), GET_PIN(LED), LL_GPIO_PULL_NO);
 8000eb2:	23a0      	movs	r3, #160	; 0xa0
 8000eb4:	05db      	lsls	r3, r3, #23
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	2102      	movs	r1, #2
 8000eba:	0018      	movs	r0, r3
 8000ebc:	f7ff fd32 	bl	8000924 <LL_GPIO_SetPinPull>
  GPIO_SetAFpin(LED, LL_GPIO_AF_2);
 8000ec0:	2102      	movs	r1, #2
 8000ec2:	2001      	movs	r0, #1
 8000ec4:	f7ff fb8e 	bl	80005e4 <GPIO_SetAFpin>
}
 8000ec8:	46c0      	nop			; (mov r8, r8)
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
	...

08000ed0 <HW_GetTrueRandomNumber>:

uint32_t HW_GetTrueRandomNumber(void)
{
 8000ed0:	b590      	push	{r4, r7, lr}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
  //enable ADC1 clock
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8000ed6:	2380      	movs	r3, #128	; 0x80
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	0018      	movs	r0, r3
 8000edc:	f7ff fca2 	bl	8000824 <LL_APB2_GRP1_EnableClock>

  // Enable ADCperipheral
  LL_ADC_Enable(ADC1);
 8000ee0:	4b23      	ldr	r3, [pc, #140]	; (8000f70 <HW_GetTrueRandomNumber+0xa0>)
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	f7ff fdbe 	bl	8000a64 <LL_ADC_Enable>
  while (!LL_ADC_IsEnabled(ADC1));
 8000ee8:	46c0      	nop			; (mov r8, r8)
 8000eea:	4b21      	ldr	r3, [pc, #132]	; (8000f70 <HW_GetTrueRandomNumber+0xa0>)
 8000eec:	0018      	movs	r0, r3
 8000eee:	f7ff fddd 	bl	8000aac <LL_ADC_IsEnabled>
 8000ef2:	1e03      	subs	r3, r0, #0
 8000ef4:	d0f9      	beq.n	8000eea <HW_GetTrueRandomNumber+0x1a>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
 8000ef6:	2380      	movs	r3, #128	; 0x80
 8000ef8:	015b      	lsls	r3, r3, #5
 8000efa:	0018      	movs	r0, r3
 8000efc:	f7ff fc54 	bl	80007a8 <LL_AHB1_GRP1_EnableClock>

  for (uint8_t i = 0; i < 8; i++)
 8000f00:	1dfb      	adds	r3, r7, #7
 8000f02:	2200      	movs	r2, #0
 8000f04:	701a      	strb	r2, [r3, #0]
 8000f06:	e016      	b.n	8000f36 <HW_GetTrueRandomNumber+0x66>
  {
    //Start ADC1 Software Conversion
    LL_ADC_REG_StartConversion(ADC1);
 8000f08:	4b19      	ldr	r3, [pc, #100]	; (8000f70 <HW_GetTrueRandomNumber+0xa0>)
 8000f0a:	0018      	movs	r0, r3
 8000f0c:	f7ff fdde 	bl	8000acc <LL_ADC_REG_StartConversion>

    //wait for conversion complete
    while (!LL_ADC_IsActiveFlag_EOC(ADC1));
 8000f10:	46c0      	nop			; (mov r8, r8)
 8000f12:	4b17      	ldr	r3, [pc, #92]	; (8000f70 <HW_GetTrueRandomNumber+0xa0>)
 8000f14:	0018      	movs	r0, r3
 8000f16:	f7ff fdf6 	bl	8000b06 <LL_ADC_IsActiveFlag_EOC>
 8000f1a:	1e03      	subs	r3, r0, #0
 8000f1c:	d0f9      	beq.n	8000f12 <HW_GetTrueRandomNumber+0x42>

    CRC->DR = LL_ADC_REG_ReadConversionData12(ADC1);
 8000f1e:	4c15      	ldr	r4, [pc, #84]	; (8000f74 <HW_GetTrueRandomNumber+0xa4>)
 8000f20:	4b13      	ldr	r3, [pc, #76]	; (8000f70 <HW_GetTrueRandomNumber+0xa0>)
 8000f22:	0018      	movs	r0, r3
 8000f24:	f7ff fde4 	bl	8000af0 <LL_ADC_REG_ReadConversionData12>
 8000f28:	0003      	movs	r3, r0
 8000f2a:	6023      	str	r3, [r4, #0]
  for (uint8_t i = 0; i < 8; i++)
 8000f2c:	1dfb      	adds	r3, r7, #7
 8000f2e:	781a      	ldrb	r2, [r3, #0]
 8000f30:	1dfb      	adds	r3, r7, #7
 8000f32:	3201      	adds	r2, #1
 8000f34:	701a      	strb	r2, [r3, #0]
 8000f36:	1dfb      	adds	r3, r7, #7
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	2b07      	cmp	r3, #7
 8000f3c:	d9e4      	bls.n	8000f08 <HW_GetTrueRandomNumber+0x38>
  }

  LL_ADC_Disable(ADC1);
 8000f3e:	4b0c      	ldr	r3, [pc, #48]	; (8000f70 <HW_GetTrueRandomNumber+0xa0>)
 8000f40:	0018      	movs	r0, r3
 8000f42:	f7ff fda1 	bl	8000a88 <LL_ADC_Disable>

  LL_APB2_GRP1_DisableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8000f46:	2380      	movs	r3, #128	; 0x80
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	f7ff fc80 	bl	8000850 <LL_APB2_GRP1_DisableClock>

  CRC->DR = 0xBADA55E5;
 8000f50:	4b08      	ldr	r3, [pc, #32]	; (8000f74 <HW_GetTrueRandomNumber+0xa4>)
 8000f52:	4a09      	ldr	r2, [pc, #36]	; (8000f78 <HW_GetTrueRandomNumber+0xa8>)
 8000f54:	601a      	str	r2, [r3, #0]
  uint32_t nValue = CRC->DR;
 8000f56:	4b07      	ldr	r3, [pc, #28]	; (8000f74 <HW_GetTrueRandomNumber+0xa4>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	603b      	str	r3, [r7, #0]

  LL_AHB1_GRP1_DisableClock(LL_AHB1_GRP1_PERIPH_CRC);
 8000f5c:	2380      	movs	r3, #128	; 0x80
 8000f5e:	015b      	lsls	r3, r3, #5
 8000f60:	0018      	movs	r0, r3
 8000f62:	f7ff fc37 	bl	80007d4 <LL_AHB1_GRP1_DisableClock>

  return nValue;
 8000f66:	683b      	ldr	r3, [r7, #0]
}
 8000f68:	0018      	movs	r0, r3
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	b003      	add	sp, #12
 8000f6e:	bd90      	pop	{r4, r7, pc}
 8000f70:	40012400 	.word	0x40012400
 8000f74:	40023000 	.word	0x40023000
 8000f78:	bada55e5 	.word	0xbada55e5

08000f7c <_PwmInit>:

void _PwmInit(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8000f82:	2001      	movs	r0, #1
 8000f84:	f7ff fc38 	bl	80007f8 <LL_APB1_GRP1_EnableClock>

  LL_RCC_ClocksTypeDef  RCC_Clocks;
  LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8000f88:	003b      	movs	r3, r7
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f7ff f9b8 	bl	8000300 <LL_RCC_GetSystemClocksFreq>

  LL_TIM_SetPrescaler(TIM_PWM, RCC_Clocks.PCLK1_Frequency / 5000);  // cca 25 Hz
 8000f90:	003b      	movs	r3, r7
 8000f92:	689b      	ldr	r3, [r3, #8]
 8000f94:	4924      	ldr	r1, [pc, #144]	; (8001028 <_PwmInit+0xac>)
 8000f96:	0018      	movs	r0, r3
 8000f98:	f7ff f8b6 	bl	8000108 <__udivsi3>
 8000f9c:	0003      	movs	r3, r0
 8000f9e:	001a      	movs	r2, r3
 8000fa0:	2380      	movs	r3, #128	; 0x80
 8000fa2:	05db      	lsls	r3, r3, #23
 8000fa4:	0011      	movs	r1, r2
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	f7ff fdd9 	bl	8000b5e <LL_TIM_SetPrescaler>
  LL_TIM_SetAutoReload(TIM_PWM, PWM_STEPS);
 8000fac:	2380      	movs	r3, #128	; 0x80
 8000fae:	05db      	lsls	r3, r3, #23
 8000fb0:	2110      	movs	r1, #16
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	f7ff fddf 	bl	8000b76 <LL_TIM_SetAutoReload>

  LL_TIM_OC_SetMode(TIM_PWM, LL_TIM_CHANNEL_CH2, LL_TIM_OCMODE_PWM1);
 8000fb8:	2380      	movs	r3, #128	; 0x80
 8000fba:	05db      	lsls	r3, r3, #23
 8000fbc:	2260      	movs	r2, #96	; 0x60
 8000fbe:	2110      	movs	r1, #16
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	f7ff fdf3 	bl	8000bac <LL_TIM_OC_SetMode>
  LL_TIM_OC_EnablePreload(TIM_PWM, LL_TIM_CHANNEL_CH2);
 8000fc6:	2380      	movs	r3, #128	; 0x80
 8000fc8:	05db      	lsls	r3, r3, #23
 8000fca:	2110      	movs	r1, #16
 8000fcc:	0018      	movs	r0, r3
 8000fce:	f7ff fe59 	bl	8000c84 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_SetPolarity(TIM_PWM, LL_TIM_CHANNEL_CH2, LL_TIM_OCPOLARITY_LOW);
 8000fd2:	2380      	movs	r3, #128	; 0x80
 8000fd4:	05db      	lsls	r3, r3, #23
 8000fd6:	2202      	movs	r2, #2
 8000fd8:	2110      	movs	r1, #16
 8000fda:	0018      	movs	r0, r3
 8000fdc:	f7ff fe20 	bl	8000c20 <LL_TIM_OC_SetPolarity>
  LL_TIM_CC_EnableChannel(TIM_PWM, LL_TIM_CHANNEL_CH2);
 8000fe0:	2380      	movs	r3, #128	; 0x80
 8000fe2:	05db      	lsls	r3, r3, #23
 8000fe4:	2110      	movs	r1, #16
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f7ff fdd1 	bl	8000b8e <LL_TIM_CC_EnableChannel>

  LL_TIM_EnableCounter(TIM_PWM);
 8000fec:	2380      	movs	r3, #128	; 0x80
 8000fee:	05db      	lsls	r3, r3, #23
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	f7ff fda6 	bl	8000b42 <LL_TIM_EnableCounter>
  LL_TIM_GenerateEvent_UPDATE(TIM_PWM);
 8000ff6:	2380      	movs	r3, #128	; 0x80
 8000ff8:	05db      	lsls	r3, r3, #23
 8000ffa:	0018      	movs	r0, r3
 8000ffc:	f7ff fe8e 	bl	8000d1c <LL_TIM_GenerateEvent_UPDATE>

  LL_TIM_EnableIT_UPDATE(TIM_PWM);
 8001000:	2380      	movs	r3, #128	; 0x80
 8001002:	05db      	lsls	r3, r3, #23
 8001004:	0018      	movs	r0, r3
 8001006:	f7ff fe7b 	bl	8000d00 <LL_TIM_EnableIT_UPDATE>

  // povolit preruseni od TIM3
  NVIC_SetPriority(TIM2_IRQn, 1);    // Set priority
 800100a:	2101      	movs	r1, #1
 800100c:	200f      	movs	r0, #15
 800100e:	f7ff fb5d 	bl	80006cc <NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);         // Enable _IRQn
 8001012:	200f      	movs	r0, #15
 8001014:	f7ff fb44 	bl	80006a0 <NVIC_EnableIRQ>

#ifdef DEBUG
  LL_DBGMCU_APB1_GRP1_FreezePeriph(LL_DBGMCU_APB1_GRP1_TIM2_STOP);
 8001018:	2001      	movs	r0, #1
 800101a:	f7ff fc41 	bl	80008a0 <LL_DBGMCU_APB1_GRP1_FreezePeriph>
#endif
}
 800101e:	46c0      	nop			; (mov r8, r8)
 8001020:	46bd      	mov	sp, r7
 8001022:	b004      	add	sp, #16
 8001024:	bd80      	pop	{r7, pc}
 8001026:	46c0      	nop			; (mov r8, r8)
 8001028:	00001388 	.word	0x00001388

0800102c <HW_PwmSet>:

void HW_PwmSet(uint16_t nValue)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	0002      	movs	r2, r0
 8001034:	1dbb      	adds	r3, r7, #6
 8001036:	801a      	strh	r2, [r3, #0]
  LL_TIM_OC_SetCompareCH2(TIM_PWM, nValue);
 8001038:	1dbb      	adds	r3, r7, #6
 800103a:	881a      	ldrh	r2, [r3, #0]
 800103c:	2380      	movs	r3, #128	; 0x80
 800103e:	05db      	lsls	r3, r3, #23
 8001040:	0011      	movs	r1, r2
 8001042:	0018      	movs	r0, r3
 8001044:	f7ff fe50 	bl	8000ce8 <LL_TIM_OC_SetCompareCH2>
}
 8001048:	46c0      	nop			; (mov r8, r8)
 800104a:	46bd      	mov	sp, r7
 800104c:	b002      	add	sp, #8
 800104e:	bd80      	pop	{r7, pc}

08001050 <HW_SetTimCallback>:
{
  bEnable ? BATT_CTRL_EN : BATT_CTRL_DIS;
}

void HW_SetTimCallback(PtrTimIntCb pTimCb)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  g_pTimCb = pTimCb;
 8001058:	4b03      	ldr	r3, [pc, #12]	; (8001068 <HW_SetTimCallback+0x18>)
 800105a:	687a      	ldr	r2, [r7, #4]
 800105c:	601a      	str	r2, [r3, #0]
}
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	46bd      	mov	sp, r7
 8001062:	b002      	add	sp, #8
 8001064:	bd80      	pop	{r7, pc}
 8001066:	46c0      	nop			; (mov r8, r8)
 8001068:	2000002c 	.word	0x2000002c

0800106c <ADC1_COMP_IRQHandler>:
{
  return g_nBatVoltage_mV;
}

void ADC1_COMP_IRQHandler(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  if (g_nActualAdcChannel == HW_BATT_CH)
 8001070:	4b0e      	ldr	r3, [pc, #56]	; (80010ac <ADC1_COMP_IRQHandler+0x40>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a0e      	ldr	r2, [pc, #56]	; (80010b0 <ADC1_COMP_IRQHandler+0x44>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d108      	bne.n	800108c <ADC1_COMP_IRQHandler+0x20>
  {
    g_nBatVoltage_mV = LL_ADC_REG_ReadConversionData12(ADC1);
 800107a:	4b0e      	ldr	r3, [pc, #56]	; (80010b4 <ADC1_COMP_IRQHandler+0x48>)
 800107c:	0018      	movs	r0, r3
 800107e:	f7ff fd37 	bl	8000af0 <LL_ADC_REG_ReadConversionData12>
 8001082:	0003      	movs	r3, r0
 8001084:	001a      	movs	r2, r3
 8001086:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <ADC1_COMP_IRQHandler+0x4c>)
 8001088:	601a      	str	r2, [r3, #0]
  }
  else if (g_nActualAdcChannel == HW_OPTO_CH)
  {
    g_nOptoVoltage_mV = LL_ADC_REG_ReadConversionData12(ADC1);
  }
}
 800108a:	e00b      	b.n	80010a4 <ADC1_COMP_IRQHandler+0x38>
  else if (g_nActualAdcChannel == HW_OPTO_CH)
 800108c:	4b07      	ldr	r3, [pc, #28]	; (80010ac <ADC1_COMP_IRQHandler+0x40>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d107      	bne.n	80010a4 <ADC1_COMP_IRQHandler+0x38>
    g_nOptoVoltage_mV = LL_ADC_REG_ReadConversionData12(ADC1);
 8001094:	4b07      	ldr	r3, [pc, #28]	; (80010b4 <ADC1_COMP_IRQHandler+0x48>)
 8001096:	0018      	movs	r0, r3
 8001098:	f7ff fd2a 	bl	8000af0 <LL_ADC_REG_ReadConversionData12>
 800109c:	0003      	movs	r3, r0
 800109e:	001a      	movs	r2, r3
 80010a0:	4b06      	ldr	r3, [pc, #24]	; (80010bc <ADC1_COMP_IRQHandler+0x50>)
 80010a2:	601a      	str	r2, [r3, #0]
}
 80010a4:	46c0      	nop			; (mov r8, r8)
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	20000044 	.word	0x20000044
 80010b0:	10000010 	.word	0x10000010
 80010b4:	40012400 	.word	0x40012400
 80010b8:	20000000 	.word	0x20000000
 80010bc:	20000004 	.word	0x20000004

080010c0 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  if (!(TIM_PWM->SR & TIM_SR_UIF))
 80010c4:	2380      	movs	r3, #128	; 0x80
 80010c6:	05db      	lsls	r3, r3, #23
 80010c8:	691b      	ldr	r3, [r3, #16]
 80010ca:	2201      	movs	r2, #1
 80010cc:	4013      	ands	r3, r2
 80010ce:	d00f      	beq.n	80010f0 <TIM2_IRQHandler+0x30>
  {
    return;
  }

  TIM_PWM->SR &= ~TIM_SR_UIF;
 80010d0:	2380      	movs	r3, #128	; 0x80
 80010d2:	05db      	lsls	r3, r3, #23
 80010d4:	2280      	movs	r2, #128	; 0x80
 80010d6:	05d2      	lsls	r2, r2, #23
 80010d8:	6912      	ldr	r2, [r2, #16]
 80010da:	2101      	movs	r1, #1
 80010dc:	438a      	bics	r2, r1
 80010de:	611a      	str	r2, [r3, #16]

  if (g_pTimCb)
 80010e0:	4b05      	ldr	r3, [pc, #20]	; (80010f8 <TIM2_IRQHandler+0x38>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d004      	beq.n	80010f2 <TIM2_IRQHandler+0x32>
  {
    g_pTimCb();
 80010e8:	4b03      	ldr	r3, [pc, #12]	; (80010f8 <TIM2_IRQHandler+0x38>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4798      	blx	r3
 80010ee:	e000      	b.n	80010f2 <TIM2_IRQHandler+0x32>
    return;
 80010f0:	46c0      	nop			; (mov r8, r8)
  }

}
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	46c0      	nop			; (mov r8, r8)
 80010f8:	2000002c 	.word	0x2000002c

080010fc <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0

  App_Init();
 8001100:	f7ff f9de 	bl	80004c0 <App_Init>

  App_Exec();
 8001104:	f7ff f9f2 	bl	80004ec <App_Exec>
 8001108:	2300      	movs	r3, #0
}
 800110a:	0018      	movs	r0, r3
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <SysTick_Handler>:
{
  pSysTickCallback = pFunction;
}

void SysTick_Handler(void)
{
 8001110:	b5b0      	push	{r4, r5, r7, lr}
 8001112:	af00      	add	r7, sp, #0
  g_nTicks++;
 8001114:	4b0e      	ldr	r3, [pc, #56]	; (8001150 <SysTick_Handler+0x40>)
 8001116:	685c      	ldr	r4, [r3, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	2101      	movs	r1, #1
 800111c:	2200      	movs	r2, #0
 800111e:	185b      	adds	r3, r3, r1
 8001120:	4154      	adcs	r4, r2
 8001122:	4a0b      	ldr	r2, [pc, #44]	; (8001150 <SysTick_Handler+0x40>)
 8001124:	6013      	str	r3, [r2, #0]
 8001126:	6054      	str	r4, [r2, #4]
  if (nDelayTimer)
 8001128:	4b0a      	ldr	r3, [pc, #40]	; (8001154 <SysTick_Handler+0x44>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d004      	beq.n	800113a <SysTick_Handler+0x2a>
  {
    nDelayTimer--;
 8001130:	4b08      	ldr	r3, [pc, #32]	; (8001154 <SysTick_Handler+0x44>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	1e5a      	subs	r2, r3, #1
 8001136:	4b07      	ldr	r3, [pc, #28]	; (8001154 <SysTick_Handler+0x44>)
 8001138:	601a      	str	r2, [r3, #0]
  }

  if (pSysTickCallback)
 800113a:	4b07      	ldr	r3, [pc, #28]	; (8001158 <SysTick_Handler+0x48>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d002      	beq.n	8001148 <SysTick_Handler+0x38>
  {
    pSysTickCallback();
 8001142:	4b05      	ldr	r3, [pc, #20]	; (8001158 <SysTick_Handler+0x48>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4798      	blx	r3
  }
}
 8001148:	46c0      	nop			; (mov r8, r8)
 800114a:	46bd      	mov	sp, r7
 800114c:	bdb0      	pop	{r4, r5, r7, pc}
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	20000038 	.word	0x20000038
 8001154:	20000030 	.word	0x20000030
 8001158:	20000040 	.word	0x20000040

0800115c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800115c:	4813      	ldr	r0, [pc, #76]	; (80011ac <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800115e:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8001160:	2004      	movs	r0, #4
    LDR R1, [R0]
 8001162:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001164:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8001166:	221f      	movs	r2, #31
    CMP R1, R2
 8001168:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800116a:	d105      	bne.n	8001178 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 800116c:	4810      	ldr	r0, [pc, #64]	; (80011b0 <LoopForever+0x6>)
    LDR R1,=0x00000001
 800116e:	2101      	movs	r1, #1
    STR R1, [R0]
 8001170:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8001172:	4810      	ldr	r0, [pc, #64]	; (80011b4 <LoopForever+0xa>)
    LDR R1,=0x00000000
 8001174:	2100      	movs	r1, #0
    STR R1, [R0]
 8001176:	6001      	str	r1, [r0, #0]

08001178 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8001178:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800117a:	e003      	b.n	8001184 <LoopCopyDataInit>

0800117c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800117c:	4b0e      	ldr	r3, [pc, #56]	; (80011b8 <LoopForever+0xe>)
  ldr  r3, [r3, r1]
 800117e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001180:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001182:	3104      	adds	r1, #4

08001184 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8001184:	480d      	ldr	r0, [pc, #52]	; (80011bc <LoopForever+0x12>)
  ldr  r3, =_edata
 8001186:	4b0e      	ldr	r3, [pc, #56]	; (80011c0 <LoopForever+0x16>)
  adds  r2, r0, r1
 8001188:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800118a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800118c:	d3f6      	bcc.n	800117c <CopyDataInit>
  ldr  r2, =_sbss
 800118e:	4a0d      	ldr	r2, [pc, #52]	; (80011c4 <LoopForever+0x1a>)
  b  LoopFillZerobss
 8001190:	e002      	b.n	8001198 <LoopFillZerobss>

08001192 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8001192:	2300      	movs	r3, #0
  str  r3, [r2]
 8001194:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001196:	3204      	adds	r2, #4

08001198 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8001198:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <LoopForever+0x1e>)
  cmp  r2, r3
 800119a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800119c:	d3f9      	bcc.n	8001192 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800119e:	f000 f817 	bl	80011d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011a2:	f000 f853 	bl	800124c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011a6:	f7ff ffa9 	bl	80010fc <main>

080011aa <LoopForever>:

LoopForever:
    b LoopForever
 80011aa:	e7fe      	b.n	80011aa <LoopForever>
   ldr   r0, =_estack
 80011ac:	20000800 	.word	0x20000800
    LDR R0,=0x40021034
 80011b0:	40021034 	.word	0x40021034
    LDR R0,=0x40010000
 80011b4:	40010000 	.word	0x40010000
  ldr  r3, =_sidata
 80011b8:	080012f0 	.word	0x080012f0
  ldr  r0, =_sdata
 80011bc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80011c0:	20000008 	.word	0x20000008
  ldr  r2, =_sbss
 80011c4:	20000008 	.word	0x20000008
  ldr  r3, = _ebss
 80011c8:	20000048 	.word	0x20000048

080011cc <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011cc:	e7fe      	b.n	80011cc <DMA1_Channel1_IRQHandler>
	...

080011d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{    
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 80011d4:	4b17      	ldr	r3, [pc, #92]	; (8001234 <SystemInit+0x64>)
 80011d6:	4a17      	ldr	r2, [pc, #92]	; (8001234 <SystemInit+0x64>)
 80011d8:	6812      	ldr	r2, [r2, #0]
 80011da:	2180      	movs	r1, #128	; 0x80
 80011dc:	0049      	lsls	r1, r1, #1
 80011de:	430a      	orrs	r2, r1
 80011e0:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400C;
 80011e2:	4b14      	ldr	r3, [pc, #80]	; (8001234 <SystemInit+0x64>)
 80011e4:	4a13      	ldr	r2, [pc, #76]	; (8001234 <SystemInit+0x64>)
 80011e6:	68d2      	ldr	r2, [r2, #12]
 80011e8:	4913      	ldr	r1, [pc, #76]	; (8001238 <SystemInit+0x68>)
 80011ea:	400a      	ands	r2, r1
 80011ec:	60da      	str	r2, [r3, #12]
 
  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6;
 80011ee:	4b11      	ldr	r3, [pc, #68]	; (8001234 <SystemInit+0x64>)
 80011f0:	4a10      	ldr	r2, [pc, #64]	; (8001234 <SystemInit+0x64>)
 80011f2:	6812      	ldr	r2, [r2, #0]
 80011f4:	4911      	ldr	r1, [pc, #68]	; (800123c <SystemInit+0x6c>)
 80011f6:	400a      	ands	r2, r1
 80011f8:	601a      	str	r2, [r3, #0]
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFE;
 80011fa:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <SystemInit+0x64>)
 80011fc:	4a0d      	ldr	r2, [pc, #52]	; (8001234 <SystemInit+0x64>)
 80011fe:	6892      	ldr	r2, [r2, #8]
 8001200:	2101      	movs	r1, #1
 8001202:	438a      	bics	r2, r1
 8001204:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001206:	4b0b      	ldr	r3, [pc, #44]	; (8001234 <SystemInit+0x64>)
 8001208:	4a0a      	ldr	r2, [pc, #40]	; (8001234 <SystemInit+0x64>)
 800120a:	6812      	ldr	r2, [r2, #0]
 800120c:	490c      	ldr	r1, [pc, #48]	; (8001240 <SystemInit+0x70>)
 800120e:	400a      	ands	r2, r1
 8001210:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8001212:	4b08      	ldr	r3, [pc, #32]	; (8001234 <SystemInit+0x64>)
 8001214:	4a07      	ldr	r2, [pc, #28]	; (8001234 <SystemInit+0x64>)
 8001216:	68d2      	ldr	r2, [r2, #12]
 8001218:	490a      	ldr	r1, [pc, #40]	; (8001244 <SystemInit+0x74>)
 800121a:	400a      	ands	r2, r1
 800121c:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000;
 800121e:	4b05      	ldr	r3, [pc, #20]	; (8001234 <SystemInit+0x64>)
 8001220:	2200      	movs	r2, #0
 8001222:	611a      	str	r2, [r3, #16]
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001224:	4b08      	ldr	r3, [pc, #32]	; (8001248 <SystemInit+0x78>)
 8001226:	2280      	movs	r2, #128	; 0x80
 8001228:	0512      	lsls	r2, r2, #20
 800122a:	609a      	str	r2, [r3, #8]
#endif
}
 800122c:	46c0      	nop			; (mov r8, r8)
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	46c0      	nop			; (mov r8, r8)
 8001234:	40021000 	.word	0x40021000
 8001238:	88ff400c 	.word	0x88ff400c
 800123c:	fef6fff6 	.word	0xfef6fff6
 8001240:	fffbffff 	.word	0xfffbffff
 8001244:	ff02ffff 	.word	0xff02ffff
 8001248:	e000ed00 	.word	0xe000ed00

0800124c <__libc_init_array>:
 800124c:	b570      	push	{r4, r5, r6, lr}
 800124e:	2600      	movs	r6, #0
 8001250:	4d0c      	ldr	r5, [pc, #48]	; (8001284 <__libc_init_array+0x38>)
 8001252:	4c0d      	ldr	r4, [pc, #52]	; (8001288 <__libc_init_array+0x3c>)
 8001254:	1b64      	subs	r4, r4, r5
 8001256:	10a4      	asrs	r4, r4, #2
 8001258:	42a6      	cmp	r6, r4
 800125a:	d109      	bne.n	8001270 <__libc_init_array+0x24>
 800125c:	2600      	movs	r6, #0
 800125e:	f000 f819 	bl	8001294 <_init>
 8001262:	4d0a      	ldr	r5, [pc, #40]	; (800128c <__libc_init_array+0x40>)
 8001264:	4c0a      	ldr	r4, [pc, #40]	; (8001290 <__libc_init_array+0x44>)
 8001266:	1b64      	subs	r4, r4, r5
 8001268:	10a4      	asrs	r4, r4, #2
 800126a:	42a6      	cmp	r6, r4
 800126c:	d105      	bne.n	800127a <__libc_init_array+0x2e>
 800126e:	bd70      	pop	{r4, r5, r6, pc}
 8001270:	00b3      	lsls	r3, r6, #2
 8001272:	58eb      	ldr	r3, [r5, r3]
 8001274:	4798      	blx	r3
 8001276:	3601      	adds	r6, #1
 8001278:	e7ee      	b.n	8001258 <__libc_init_array+0xc>
 800127a:	00b3      	lsls	r3, r6, #2
 800127c:	58eb      	ldr	r3, [r5, r3]
 800127e:	4798      	blx	r3
 8001280:	3601      	adds	r6, #1
 8001282:	e7f2      	b.n	800126a <__libc_init_array+0x1e>
 8001284:	080012e8 	.word	0x080012e8
 8001288:	080012e8 	.word	0x080012e8
 800128c:	080012e8 	.word	0x080012e8
 8001290:	080012ec 	.word	0x080012ec

08001294 <_init>:
 8001294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001296:	46c0      	nop			; (mov r8, r8)
 8001298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800129a:	bc08      	pop	{r3}
 800129c:	469e      	mov	lr, r3
 800129e:	4770      	bx	lr

080012a0 <_fini>:
 80012a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012a6:	bc08      	pop	{r3}
 80012a8:	469e      	mov	lr, r3
 80012aa:	4770      	bx	lr
