// Seed: 546809901
module module_0;
  wire id_2;
  wire id_3, id_4;
  wire id_5;
  assign id_2 = 1;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    input supply1 id_2
);
  buf (id_0, id_2);
  assign id_0 = 1;
  assign id_0 = (id_2 ? 1 : 1);
  always @(posedge "")
    if (1) begin
      $display(1);
      id_0 <= 1 == id_2;
    end
  module_0();
endmodule
module module_2 (
    input  wor  id_0,
    input  wire id_1,
    input  tri  id_2,
    output tri0 id_3
);
  always if (1);
  module_0();
endmodule
