	{ "mmUVD_POWER_STATUS", REG_MMIO, 0x00c4, 1, &mmUVD_POWER_STATUS[0], sizeof(mmUVD_POWER_STATUS)/sizeof(mmUVD_POWER_STATUS[0]), 0, 0 },
	{ "mmUVD_DPG_RBC_RB_CNTL", REG_MMIO, 0x00cb, 1, &mmUVD_DPG_RBC_RB_CNTL[0], sizeof(mmUVD_DPG_RBC_RB_CNTL)/sizeof(mmUVD_DPG_RBC_RB_CNTL[0]), 0, 0 },
	{ "mmUVD_DPG_RBC_RB_BASE_LOW", REG_MMIO, 0x00cc, 1, &mmUVD_DPG_RBC_RB_BASE_LOW[0], sizeof(mmUVD_DPG_RBC_RB_BASE_LOW)/sizeof(mmUVD_DPG_RBC_RB_BASE_LOW[0]), 0, 0 },
	{ "mmUVD_DPG_RBC_RB_BASE_HIGH", REG_MMIO, 0x00cd, 1, &mmUVD_DPG_RBC_RB_BASE_HIGH[0], sizeof(mmUVD_DPG_RBC_RB_BASE_HIGH)/sizeof(mmUVD_DPG_RBC_RB_BASE_HIGH[0]), 0, 0 },
	{ "mmUVD_DPG_RBC_RB_WPTR_CNTL", REG_MMIO, 0x00ce, 1, &mmUVD_DPG_RBC_RB_WPTR_CNTL[0], sizeof(mmUVD_DPG_RBC_RB_WPTR_CNTL)/sizeof(mmUVD_DPG_RBC_RB_WPTR_CNTL[0]), 0, 0 },
	{ "mmUVD_DPG_RBC_RB_RPTR", REG_MMIO, 0x00cf, 1, &mmUVD_DPG_RBC_RB_RPTR[0], sizeof(mmUVD_DPG_RBC_RB_RPTR)/sizeof(mmUVD_DPG_RBC_RB_RPTR[0]), 0, 0 },
	{ "mmUVD_DPG_RBC_RB_WPTR", REG_MMIO, 0x00d0, 1, &mmUVD_DPG_RBC_RB_WPTR[0], sizeof(mmUVD_DPG_RBC_RB_WPTR)/sizeof(mmUVD_DPG_RBC_RB_WPTR[0]), 0, 0 },
	{ "mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW", REG_MMIO, 0x00e5, 1, &mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW[0], sizeof(mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW)/sizeof(mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW[0]), 0, 0 },
	{ "mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH", REG_MMIO, 0x00e6, 1, &mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH[0], sizeof(mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH)/sizeof(mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH[0]), 0, 0 },
	{ "mmUVD_DPG_VCPU_CACHE_OFFSET0", REG_MMIO, 0x00e7, 1, &mmUVD_DPG_VCPU_CACHE_OFFSET0[0], sizeof(mmUVD_DPG_VCPU_CACHE_OFFSET0)/sizeof(mmUVD_DPG_VCPU_CACHE_OFFSET0[0]), 0, 0 },
	{ "mmUVD_JPEG_ADDR_CONFIG", REG_MMIO, 0x021f, 1, &mmUVD_JPEG_ADDR_CONFIG[0], sizeof(mmUVD_JPEG_ADDR_CONFIG)/sizeof(mmUVD_JPEG_ADDR_CONFIG[0]), 0, 0 },
	{ "mmUVD_GPCOM_VCPU_CMD", REG_MMIO, 0x03c3, 1, &mmUVD_GPCOM_VCPU_CMD[0], sizeof(mmUVD_GPCOM_VCPU_CMD)/sizeof(mmUVD_GPCOM_VCPU_CMD[0]), 0, 0 },
	{ "mmUVD_GPCOM_VCPU_DATA0", REG_MMIO, 0x03c4, 1, &mmUVD_GPCOM_VCPU_DATA0[0], sizeof(mmUVD_GPCOM_VCPU_DATA0)/sizeof(mmUVD_GPCOM_VCPU_DATA0[0]), 0, 0 },
	{ "mmUVD_GPCOM_VCPU_DATA1", REG_MMIO, 0x03c5, 1, &mmUVD_GPCOM_VCPU_DATA1[0], sizeof(mmUVD_GPCOM_VCPU_DATA1)/sizeof(mmUVD_GPCOM_VCPU_DATA1[0]), 0, 0 },
	{ "mmUVD_UDEC_ADDR_CONFIG", REG_MMIO, 0x03d3, 1, &mmUVD_UDEC_ADDR_CONFIG[0], sizeof(mmUVD_UDEC_ADDR_CONFIG)/sizeof(mmUVD_UDEC_ADDR_CONFIG[0]), 0, 0 },
	{ "mmUVD_UDEC_DB_ADDR_CONFIG", REG_MMIO, 0x03d4, 1, &mmUVD_UDEC_DB_ADDR_CONFIG[0], sizeof(mmUVD_UDEC_DB_ADDR_CONFIG)/sizeof(mmUVD_UDEC_DB_ADDR_CONFIG[0]), 0, 0 },
	{ "mmUVD_UDEC_DBW_ADDR_CONFIG", REG_MMIO, 0x03d5, 1, &mmUVD_UDEC_DBW_ADDR_CONFIG[0], sizeof(mmUVD_UDEC_DBW_ADDR_CONFIG)/sizeof(mmUVD_UDEC_DBW_ADDR_CONFIG[0]), 0, 0 },
	{ "mmUVD_SUVD_CGC_GATE", REG_MMIO, 0x03e4, 1, &mmUVD_SUVD_CGC_GATE[0], sizeof(mmUVD_SUVD_CGC_GATE)/sizeof(mmUVD_SUVD_CGC_GATE[0]), 0, 0 },
	{ "mmUVD_SUVD_CGC_CTRL", REG_MMIO, 0x03e6, 1, &mmUVD_SUVD_CGC_CTRL[0], sizeof(mmUVD_SUVD_CGC_CTRL)/sizeof(mmUVD_SUVD_CGC_CTRL[0]), 0, 0 },
	{ "mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW", REG_MMIO, 0x03ec, 1, &mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW[0], sizeof(mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW)/sizeof(mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW[0]), 0, 0 },
	{ "mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH", REG_MMIO, 0x03ed, 1, &mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH[0], sizeof(mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH)/sizeof(mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH[0]), 0, 0 },
	{ "mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW", REG_MMIO, 0x03f0, 1, &mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW[0], sizeof(mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW)/sizeof(mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW[0]), 0, 0 },
	{ "mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH", REG_MMIO, 0x03f1, 1, &mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH[0], sizeof(mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH)/sizeof(mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH[0]), 0, 0 },
	{ "mmUVD_POWER_STATUS_U", REG_MMIO, 0x03fd, 1, &mmUVD_POWER_STATUS_U[0], sizeof(mmUVD_POWER_STATUS_U)/sizeof(mmUVD_POWER_STATUS_U[0]), 0, 0 },
	{ "mmUVD_NO_OP", REG_MMIO, 0x03ff, 1, &mmUVD_NO_OP[0], sizeof(mmUVD_NO_OP)/sizeof(mmUVD_NO_OP[0]), 0, 0 },
	{ "mmUVD_GP_SCRATCH8", REG_MMIO, 0x040a, 1, &mmUVD_GP_SCRATCH8[0], sizeof(mmUVD_GP_SCRATCH8)/sizeof(mmUVD_GP_SCRATCH8[0]), 0, 0 },
	{ "mmUVD_RB_BASE_LO2", REG_MMIO, 0x0421, 1, &mmUVD_RB_BASE_LO2[0], sizeof(mmUVD_RB_BASE_LO2)/sizeof(mmUVD_RB_BASE_LO2[0]), 0, 0 },
	{ "mmUVD_RB_BASE_HI2", REG_MMIO, 0x0422, 1, &mmUVD_RB_BASE_HI2[0], sizeof(mmUVD_RB_BASE_HI2)/sizeof(mmUVD_RB_BASE_HI2[0]), 0, 0 },
	{ "mmUVD_RB_SIZE2", REG_MMIO, 0x0423, 1, &mmUVD_RB_SIZE2[0], sizeof(mmUVD_RB_SIZE2)/sizeof(mmUVD_RB_SIZE2[0]), 0, 0 },
	{ "mmUVD_RB_RPTR2", REG_MMIO, 0x0424, 1, &mmUVD_RB_RPTR2[0], sizeof(mmUVD_RB_RPTR2)/sizeof(mmUVD_RB_RPTR2[0]), 0, 0 },
	{ "mmUVD_RB_WPTR2", REG_MMIO, 0x0425, 1, &mmUVD_RB_WPTR2[0], sizeof(mmUVD_RB_WPTR2)/sizeof(mmUVD_RB_WPTR2[0]), 0, 0 },
	{ "mmUVD_RB_BASE_LO", REG_MMIO, 0x0426, 1, &mmUVD_RB_BASE_LO[0], sizeof(mmUVD_RB_BASE_LO)/sizeof(mmUVD_RB_BASE_LO[0]), 0, 0 },
	{ "mmUVD_RB_BASE_HI", REG_MMIO, 0x0427, 1, &mmUVD_RB_BASE_HI[0], sizeof(mmUVD_RB_BASE_HI)/sizeof(mmUVD_RB_BASE_HI[0]), 0, 0 },
	{ "mmUVD_RB_SIZE", REG_MMIO, 0x0428, 1, &mmUVD_RB_SIZE[0], sizeof(mmUVD_RB_SIZE)/sizeof(mmUVD_RB_SIZE[0]), 0, 0 },
	{ "mmUVD_RB_RPTR", REG_MMIO, 0x0429, 1, &mmUVD_RB_RPTR[0], sizeof(mmUVD_RB_RPTR)/sizeof(mmUVD_RB_RPTR[0]), 0, 0 },
	{ "mmUVD_RB_WPTR", REG_MMIO, 0x042a, 1, &mmUVD_RB_WPTR[0], sizeof(mmUVD_RB_WPTR)/sizeof(mmUVD_RB_WPTR[0]), 0, 0 },
	{ "mmUVD_JRBC_RB_RPTR", REG_MMIO, 0x0457, 1, &mmUVD_JRBC_RB_RPTR[0], sizeof(mmUVD_JRBC_RB_RPTR)/sizeof(mmUVD_JRBC_RB_RPTR[0]), 0, 0 },
	{ "mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH", REG_MMIO, 0x045e, 1, &mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH[0], sizeof(mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH)/sizeof(mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH[0]), 0, 0 },
	{ "mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW", REG_MMIO, 0x045f, 1, &mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW[0], sizeof(mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW)/sizeof(mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW[0]), 0, 0 },
	{ "mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH", REG_MMIO, 0x0466, 1, &mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH[0], sizeof(mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH)/sizeof(mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH[0]), 0, 0 },
	{ "mmUVD_LMI_RBC_IB_64BIT_BAR_LOW", REG_MMIO, 0x0467, 1, &mmUVD_LMI_RBC_IB_64BIT_BAR_LOW[0], sizeof(mmUVD_LMI_RBC_IB_64BIT_BAR_LOW)/sizeof(mmUVD_LMI_RBC_IB_64BIT_BAR_LOW[0]), 0, 0 },
	{ "mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH", REG_MMIO, 0x0468, 1, &mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH[0], sizeof(mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH)/sizeof(mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH[0]), 0, 0 },
	{ "mmUVD_LMI_RBC_RB_64BIT_BAR_LOW", REG_MMIO, 0x0469, 1, &mmUVD_LMI_RBC_RB_64BIT_BAR_LOW[0], sizeof(mmUVD_LMI_RBC_RB_64BIT_BAR_LOW)/sizeof(mmUVD_LMI_RBC_RB_64BIT_BAR_LOW[0]), 0, 0 },
	{ "mmUVD_SEMA_CNTL", REG_MMIO, 0x0500, 1, &mmUVD_SEMA_CNTL[0], sizeof(mmUVD_SEMA_CNTL)/sizeof(mmUVD_SEMA_CNTL[0]), 0, 0 },
	{ "mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW", REG_MMIO, 0x0503, 1, &mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW[0], sizeof(mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW)/sizeof(mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW[0]), 0, 0 },
	{ "mmUVD_JRBC_RB_WPTR", REG_MMIO, 0x0509, 1, &mmUVD_JRBC_RB_WPTR[0], sizeof(mmUVD_JRBC_RB_WPTR)/sizeof(mmUVD_JRBC_RB_WPTR[0]), 0, 0 },
	{ "mmUVD_RB_RPTR3", REG_MMIO, 0x051b, 1, &mmUVD_RB_RPTR3[0], sizeof(mmUVD_RB_RPTR3)/sizeof(mmUVD_RB_RPTR3[0]), 0, 0 },
	{ "mmUVD_RB_WPTR3", REG_MMIO, 0x051c, 1, &mmUVD_RB_WPTR3[0], sizeof(mmUVD_RB_WPTR3)/sizeof(mmUVD_RB_WPTR3[0]), 0, 0 },
	{ "mmUVD_RB_BASE_LO3", REG_MMIO, 0x051d, 1, &mmUVD_RB_BASE_LO3[0], sizeof(mmUVD_RB_BASE_LO3)/sizeof(mmUVD_RB_BASE_LO3[0]), 0, 0 },
	{ "mmUVD_RB_BASE_HI3", REG_MMIO, 0x051e, 1, &mmUVD_RB_BASE_HI3[0], sizeof(mmUVD_RB_BASE_HI3)/sizeof(mmUVD_RB_BASE_HI3[0]), 0, 0 },
	{ "mmUVD_RB_SIZE3", REG_MMIO, 0x051f, 1, &mmUVD_RB_SIZE3[0], sizeof(mmUVD_RB_SIZE3)/sizeof(mmUVD_RB_SIZE3[0]), 0, 0 },
	{ "mmJPEG_CGC_GATE", REG_MMIO, 0x0526, 1, &mmJPEG_CGC_GATE[0], sizeof(mmJPEG_CGC_GATE)/sizeof(mmJPEG_CGC_GATE[0]), 0, 0 },
	{ "mmUVD_CTX_INDEX", REG_MMIO, 0x0528, 1, &mmUVD_CTX_INDEX[0], sizeof(mmUVD_CTX_INDEX)/sizeof(mmUVD_CTX_INDEX[0]), 0, 0 },
	{ "mmUVD_CTX_DATA", REG_MMIO, 0x0529, 1, &mmUVD_CTX_DATA[0], sizeof(mmUVD_CTX_DATA)/sizeof(mmUVD_CTX_DATA[0]), 0, 0 },
	{ "mmUVD_CGC_GATE", REG_MMIO, 0x052a, 1, &mmUVD_CGC_GATE[0], sizeof(mmUVD_CGC_GATE)/sizeof(mmUVD_CGC_GATE[0]), 0, 0 },
	{ "mmUVD_CGC_CTRL", REG_MMIO, 0x052c, 1, &mmUVD_CGC_CTRL[0], sizeof(mmUVD_CGC_CTRL)/sizeof(mmUVD_CGC_CTRL[0]), 0, 0 },
	{ "mmUVD_GP_SCRATCH4", REG_MMIO, 0x0538, 1, &mmUVD_GP_SCRATCH4[0], sizeof(mmUVD_GP_SCRATCH4)/sizeof(mmUVD_GP_SCRATCH4[0]), 0, 0 },
	{ "mmUVD_LMI_CTRL2", REG_MMIO, 0x053d, 1, &mmUVD_LMI_CTRL2[0], sizeof(mmUVD_LMI_CTRL2)/sizeof(mmUVD_LMI_CTRL2[0]), 0, 0 },
	{ "mmUVD_MASTINT_EN", REG_MMIO, 0x0540, 1, &mmUVD_MASTINT_EN[0], sizeof(mmUVD_MASTINT_EN)/sizeof(mmUVD_MASTINT_EN[0]), 0, 0 },
	{ "mmJPEG_CGC_CTRL", REG_MMIO, 0x0565, 1, &mmJPEG_CGC_CTRL[0], sizeof(mmJPEG_CGC_CTRL)/sizeof(mmJPEG_CGC_CTRL[0]), 0, 0 },
	{ "mmUVD_LMI_CTRL", REG_MMIO, 0x0566, 1, &mmUVD_LMI_CTRL[0], sizeof(mmUVD_LMI_CTRL)/sizeof(mmUVD_LMI_CTRL[0]), 0, 0 },
	{ "mmUVD_LMI_VM_CTRL", REG_MMIO, 0x0568, 1, NULL, 0, 0, 0 },
	{ "mmUVD_LMI_SWAP_CNTL", REG_MMIO, 0x056d, 1, &mmUVD_LMI_SWAP_CNTL[0], sizeof(mmUVD_LMI_SWAP_CNTL)/sizeof(mmUVD_LMI_SWAP_CNTL[0]), 0, 0 },
	{ "mmUVD_MP_SWAP_CNTL", REG_MMIO, 0x056f, 1, &mmUVD_MP_SWAP_CNTL[0], sizeof(mmUVD_MP_SWAP_CNTL)/sizeof(mmUVD_MP_SWAP_CNTL[0]), 0, 0 },
	{ "mmUVD_MPC_SET_MUXA0", REG_MMIO, 0x0579, 1, &mmUVD_MPC_SET_MUXA0[0], sizeof(mmUVD_MPC_SET_MUXA0)/sizeof(mmUVD_MPC_SET_MUXA0[0]), 0, 0 },
	{ "mmUVD_MPC_SET_MUXA1", REG_MMIO, 0x057a, 1, &mmUVD_MPC_SET_MUXA1[0], sizeof(mmUVD_MPC_SET_MUXA1)/sizeof(mmUVD_MPC_SET_MUXA1[0]), 0, 0 },
	{ "mmUVD_MPC_SET_MUXB0", REG_MMIO, 0x057b, 1, &mmUVD_MPC_SET_MUXB0[0], sizeof(mmUVD_MPC_SET_MUXB0)/sizeof(mmUVD_MPC_SET_MUXB0[0]), 0, 0 },
	{ "mmUVD_MPC_SET_MUXB1", REG_MMIO, 0x057c, 1, &mmUVD_MPC_SET_MUXB1[0], sizeof(mmUVD_MPC_SET_MUXB1)/sizeof(mmUVD_MPC_SET_MUXB1[0]), 0, 0 },
	{ "mmUVD_MPC_SET_MUX", REG_MMIO, 0x057d, 1, &mmUVD_MPC_SET_MUX[0], sizeof(mmUVD_MPC_SET_MUX)/sizeof(mmUVD_MPC_SET_MUX[0]), 0, 0 },
	{ "mmUVD_MPC_SET_ALU", REG_MMIO, 0x057e, 1, &mmUVD_MPC_SET_ALU[0], sizeof(mmUVD_MPC_SET_ALU)/sizeof(mmUVD_MPC_SET_ALU[0]), 0, 0 },
	{ "mmUVD_VCPU_CACHE_OFFSET0", REG_MMIO, 0x0582, 1, &mmUVD_VCPU_CACHE_OFFSET0[0], sizeof(mmUVD_VCPU_CACHE_OFFSET0)/sizeof(mmUVD_VCPU_CACHE_OFFSET0[0]), 0, 0 },
	{ "mmUVD_VCPU_CACHE_SIZE0", REG_MMIO, 0x0583, 1, &mmUVD_VCPU_CACHE_SIZE0[0], sizeof(mmUVD_VCPU_CACHE_SIZE0)/sizeof(mmUVD_VCPU_CACHE_SIZE0[0]), 0, 0 },
	{ "mmUVD_VCPU_CACHE_OFFSET1", REG_MMIO, 0x0584, 1, &mmUVD_VCPU_CACHE_OFFSET1[0], sizeof(mmUVD_VCPU_CACHE_OFFSET1)/sizeof(mmUVD_VCPU_CACHE_OFFSET1[0]), 0, 0 },
	{ "mmUVD_VCPU_CACHE_SIZE1", REG_MMIO, 0x0585, 1, &mmUVD_VCPU_CACHE_SIZE1[0], sizeof(mmUVD_VCPU_CACHE_SIZE1)/sizeof(mmUVD_VCPU_CACHE_SIZE1[0]), 0, 0 },
	{ "mmUVD_VCPU_CACHE_OFFSET2", REG_MMIO, 0x0586, 1, &mmUVD_VCPU_CACHE_OFFSET2[0], sizeof(mmUVD_VCPU_CACHE_OFFSET2)/sizeof(mmUVD_VCPU_CACHE_OFFSET2[0]), 0, 0 },
	{ "mmUVD_VCPU_CACHE_SIZE2", REG_MMIO, 0x0587, 1, &mmUVD_VCPU_CACHE_SIZE2[0], sizeof(mmUVD_VCPU_CACHE_SIZE2)/sizeof(mmUVD_VCPU_CACHE_SIZE2[0]), 0, 0 },
	{ "mmUVD_VCPU_CNTL", REG_MMIO, 0x0598, 1, &mmUVD_VCPU_CNTL[0], sizeof(mmUVD_VCPU_CNTL)/sizeof(mmUVD_VCPU_CNTL[0]), 0, 0 },
	{ "mmUVD_SOFT_RESET", REG_MMIO, 0x05a0, 1, &mmUVD_SOFT_RESET[0], sizeof(mmUVD_SOFT_RESET)/sizeof(mmUVD_SOFT_RESET[0]), 0, 0 },
	{ "mmUVD_LMI_RBC_IB_VMID", REG_MMIO, 0x05a1, 1, &mmUVD_LMI_RBC_IB_VMID[0], sizeof(mmUVD_LMI_RBC_IB_VMID)/sizeof(mmUVD_LMI_RBC_IB_VMID[0]), 0, 0 },
	{ "mmUVD_RBC_IB_SIZE", REG_MMIO, 0x05a2, 1, &mmUVD_RBC_IB_SIZE[0], sizeof(mmUVD_RBC_IB_SIZE)/sizeof(mmUVD_RBC_IB_SIZE[0]), 0, 0 },
	{ "mmUVD_RBC_RB_RPTR", REG_MMIO, 0x05a4, 1, &mmUVD_RBC_RB_RPTR[0], sizeof(mmUVD_RBC_RB_RPTR)/sizeof(mmUVD_RBC_RB_RPTR[0]), 0, 0 },
	{ "mmUVD_RBC_RB_WPTR", REG_MMIO, 0x05a5, 1, &mmUVD_RBC_RB_WPTR[0], sizeof(mmUVD_RBC_RB_WPTR)/sizeof(mmUVD_RBC_RB_WPTR[0]), 0, 0 },
	{ "mmUVD_RBC_RB_WPTR_CNTL", REG_MMIO, 0x05a6, 1, &mmUVD_RBC_RB_WPTR_CNTL[0], sizeof(mmUVD_RBC_RB_WPTR_CNTL)/sizeof(mmUVD_RBC_RB_WPTR_CNTL[0]), 0, 0 },
	{ "mmUVD_RBC_RB_CNTL", REG_MMIO, 0x05a9, 1, &mmUVD_RBC_RB_CNTL[0], sizeof(mmUVD_RBC_RB_CNTL)/sizeof(mmUVD_RBC_RB_CNTL[0]), 0, 0 },
	{ "mmUVD_RBC_RB_RPTR_ADDR", REG_MMIO, 0x05aa, 1, &mmUVD_RBC_RB_RPTR_ADDR[0], sizeof(mmUVD_RBC_RB_RPTR_ADDR)/sizeof(mmUVD_RBC_RB_RPTR_ADDR[0]), 0, 0 },
	{ "mmUVD_STATUS", REG_MMIO, 0x05af, 1, &mmUVD_STATUS[0], sizeof(mmUVD_STATUS)/sizeof(mmUVD_STATUS[0]), 0, 0 },
	{ "mmUVD_SEMA_TIMEOUT_STATUS", REG_MMIO, 0x05b0, 1, &mmUVD_SEMA_TIMEOUT_STATUS[0], sizeof(mmUVD_SEMA_TIMEOUT_STATUS)/sizeof(mmUVD_SEMA_TIMEOUT_STATUS[0]), 0, 0 },
	{ "mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL", REG_MMIO, 0x05b1, 1, &mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL[0], sizeof(mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL)/sizeof(mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL[0]), 0, 0 },
	{ "mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL", REG_MMIO, 0x05b2, 1, &mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL[0], sizeof(mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL)/sizeof(mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL[0]), 0, 0 },
	{ "mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL", REG_MMIO, 0x05b3, 1, &mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL[0], sizeof(mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL)/sizeof(mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL[0]), 0, 0 },
	{ "mmUVD_CONTEXT_ID", REG_MMIO, 0x05bd, 1, &mmUVD_CONTEXT_ID[0], sizeof(mmUVD_CONTEXT_ID)/sizeof(mmUVD_CONTEXT_ID[0]), 0, 0 },
	{ "mmUVD_CONTEXT_ID2", REG_MMIO, 0x05bf, 1, &mmUVD_CONTEXT_ID2[0], sizeof(mmUVD_CONTEXT_ID2)/sizeof(mmUVD_CONTEXT_ID2[0]), 0, 0 },
