
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -76.50

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -27.54

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -27.54

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[2]$_DFFE_PP0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         25.00   25.00 ^ input external delay
     1    2.76    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  1.13    0.36   25.36 ^ _0_/A (INVx3_ASAP7_75t_R)
     1    1.02    2.35    2.95   28.31 v _0_/Y (INVx3_ASAP7_75t_R)
                                         n1_o (net)
                  2.36    0.01   28.32 v counter_0/_24_/A (INVx2_ASAP7_75t_R)
     4    3.78   12.60    7.13   35.44 ^ counter_0/_24_/Y (INVx2_ASAP7_75t_R)
                                         counter_0/_06_ (net)
                 12.60    0.05   35.49 ^ counter_0/n20_q[2]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                 35.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_0/n20_q[2]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         16.03   16.03   library removal time
                                 16.03   data required time
-----------------------------------------------------------------------------
                                 16.03   data required time
                                -35.49   data arrival time
-----------------------------------------------------------------------------
                                 19.46   slack (MET)


Startpoint: enable_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         25.00   25.00 v input external delay
     5    3.64    0.00    0.00   25.00 v enable_i (in)
                                         enable_i (net)
                  0.76    0.24   25.24 v counter_0/_30_/A2 (OA21x2_ASAP7_75t_R)
     1    0.80    4.76   14.58   39.82 v counter_0/_30_/Y (OA21x2_ASAP7_75t_R)
                                         counter_0/_08_ (net)
                  4.76    0.03   39.85 v counter_0/n20_q[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 39.85   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_0/n20_q[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          9.44    9.44   library hold time
                                  9.44   data required time
-----------------------------------------------------------------------------
                                  9.44   data required time
                                -39.85   data arrival time
-----------------------------------------------------------------------------
                                 30.41   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         25.00   25.00 ^ input external delay
     1    3.26    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  1.40    0.44   25.44 ^ _0_/A (INVx3_ASAP7_75t_R)
     1    1.36    2.96    3.21   28.65 v _0_/Y (INVx3_ASAP7_75t_R)
                                         n1_o (net)
                  2.96    0.01   28.66 v counter_0/_24_/A (INVx2_ASAP7_75t_R)
     4    4.80   15.87    8.69   37.35 ^ counter_0/_24_/Y (INVx2_ASAP7_75t_R)
                                         counter_0/_06_ (net)
                 15.87    0.10   37.45 ^ counter_0/n20_q[0]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                 37.45   data arrival time

                  0.00  125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock network delay (ideal)
                          0.00  125.00   clock reconvergence pessimism
                                125.00 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.73  125.73   library recovery time
                                125.73   data required time
-----------------------------------------------------------------------------
                                125.73   data required time
                                -37.45   data arrival time
-----------------------------------------------------------------------------
                                 88.28   slack (MET)


Startpoint: counter_0/n20_q[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[0]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     4    3.05   28.52   45.33   45.33 ^ counter_0/n20_q[0]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         counter_0/_03_ (net)
                 28.52    0.02   45.35 ^ counter_0/_23_/A (INVx1_ASAP7_75t_R)
     3    2.15   17.41   13.74   59.10 v counter_0/_23_/Y (INVx1_ASAP7_75t_R)
                                         counter_value_o[0] (net)
                 17.41    0.00   59.10 v counter_0/_37_/B (HAxp5_ASAP7_75t_R)
     3    3.08   41.76   25.67   84.77 ^ counter_0/_37_/CON (HAxp5_ASAP7_75t_R)
                                         counter_0/_04_ (net)
                 41.76    0.02   84.79 ^ counter_0/_26_/C (OR3x1_ASAP7_75t_R)
     1    0.65    8.06   20.54  105.33 ^ counter_0/_26_/Y (OR3x1_ASAP7_75t_R)
                                         counter_0/_12_ (net)
                  8.06    0.01  105.33 ^ counter_0/_27_/C (AND3x1_ASAP7_75t_R)
     1    0.71   10.58   20.16  125.49 ^ counter_0/_27_/Y (AND3x1_ASAP7_75t_R)
                                         counter_0/_13_ (net)
                 10.58    0.01  125.50 ^ counter_0/_28_/B (AO21x1_ASAP7_75t_R)
     1    0.81    8.37   12.20  137.70 ^ counter_0/_28_/Y (AO21x1_ASAP7_75t_R)
                                         counter_0/_07_ (net)
                  8.37    0.02  137.73 ^ counter_0/n20_q[0]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                137.73   data arrival time

                  0.00  125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock network delay (ideal)
                          0.00  125.00   clock reconvergence pessimism
                                125.00 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -14.82  110.18   library setup time
                                110.18   data required time
-----------------------------------------------------------------------------
                                110.18   data required time
                               -137.73   data arrival time
-----------------------------------------------------------------------------
                                -27.54   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         25.00   25.00 ^ input external delay
     1    3.26    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  1.40    0.44   25.44 ^ _0_/A (INVx3_ASAP7_75t_R)
     1    1.36    2.96    3.21   28.65 v _0_/Y (INVx3_ASAP7_75t_R)
                                         n1_o (net)
                  2.96    0.01   28.66 v counter_0/_24_/A (INVx2_ASAP7_75t_R)
     4    4.80   15.87    8.69   37.35 ^ counter_0/_24_/Y (INVx2_ASAP7_75t_R)
                                         counter_0/_06_ (net)
                 15.87    0.10   37.45 ^ counter_0/n20_q[0]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                 37.45   data arrival time

                  0.00  125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock network delay (ideal)
                          0.00  125.00   clock reconvergence pessimism
                                125.00 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.73  125.73   library recovery time
                                125.73   data required time
-----------------------------------------------------------------------------
                                125.73   data required time
                                -37.45   data arrival time
-----------------------------------------------------------------------------
                                 88.28   slack (MET)


Startpoint: counter_0/n20_q[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[0]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     4    3.05   28.52   45.33   45.33 ^ counter_0/n20_q[0]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         counter_0/_03_ (net)
                 28.52    0.02   45.35 ^ counter_0/_23_/A (INVx1_ASAP7_75t_R)
     3    2.15   17.41   13.74   59.10 v counter_0/_23_/Y (INVx1_ASAP7_75t_R)
                                         counter_value_o[0] (net)
                 17.41    0.00   59.10 v counter_0/_37_/B (HAxp5_ASAP7_75t_R)
     3    3.08   41.76   25.67   84.77 ^ counter_0/_37_/CON (HAxp5_ASAP7_75t_R)
                                         counter_0/_04_ (net)
                 41.76    0.02   84.79 ^ counter_0/_26_/C (OR3x1_ASAP7_75t_R)
     1    0.65    8.06   20.54  105.33 ^ counter_0/_26_/Y (OR3x1_ASAP7_75t_R)
                                         counter_0/_12_ (net)
                  8.06    0.01  105.33 ^ counter_0/_27_/C (AND3x1_ASAP7_75t_R)
     1    0.71   10.58   20.16  125.49 ^ counter_0/_27_/Y (AND3x1_ASAP7_75t_R)
                                         counter_0/_13_ (net)
                 10.58    0.01  125.50 ^ counter_0/_28_/B (AO21x1_ASAP7_75t_R)
     1    0.81    8.37   12.20  137.70 ^ counter_0/_28_/Y (AO21x1_ASAP7_75t_R)
                                         counter_0/_07_ (net)
                  8.37    0.02  137.73 ^ counter_0/n20_q[0]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                137.73   data arrival time

                  0.00  125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock network delay (ideal)
                          0.00  125.00   clock reconvergence pessimism
                                125.00 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -14.82  110.18   library setup time
                                110.18   data required time
-----------------------------------------------------------------------------
                                110.18   data required time
                               -137.73   data arrival time
-----------------------------------------------------------------------------
                                -27.54   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.20e-05   2.80e-05   3.96e-10   1.10e-04  57.8%
Combinational          3.92e-05   4.11e-05   1.20e-09   8.04e-05  42.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.21e-04   6.91e-05   1.60e-09   1.90e-04 100.0%
                          63.7%      36.3%       0.0%
