# Verilog Test-Bench Generator

gets signals count and their names to print test bench that includes all situations