
AVRASM ver. 2.2.8  C:\Users\fabis\Documents\Atmel Studio\7.0\ProyectoReloj2\ProyectoReloj2\main.asm Wed Mar 19 14:26:12 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\fabis\Documents\Atmel Studio\7.0\ProyectoReloj2\ProyectoReloj2\main.asm(10): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\fabis\Documents\Atmel Studio\7.0\ProyectoReloj2\ProyectoReloj2\main.asm(10): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; ProyectoReloj2.asm
                                 ;
                                 ; Created: 11/03/2025 12:15:41
                                 ; Author : Fabian Lopez
                                 
                                 
                                 /****************************************/
                                 // Encabezado (Definicion de Registros, Variables y Constantes)
                                 .include "M328PDEF.inc" // Incluye libreria del ATMEGA328P
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .equ T0VALUE = 131
                                 
                                 .equ MODES = 5//Modos que puede tener la programacion
                                 .def MODE = R20//Registro para el modo actual
                                 .equ MAX_USEC = 10// Maximo de unidades
                                 .equ MIN_UNDER = -1// Valor minimo para que haga underflow
                                 .equ MAX_DSEC = 6//Maximo valor de decenas
                                 .equ MAX_UHR = 10//Maximo de horas en unidades
                                 .equ MAX_DHR = 24//Maximo total de horas
                                 .def MAXDHR = R14//Registro para cantidad de horas
                                 .def COUNTER = R21//Contador para el timer
                                 .def ACTION = R22//Accion actual para que boton fue presionado
                                 .def COUNTERHR = R13//Registro para igualar el maximo de horas
                                 .def COUNTERHRA = R12//Registro " " " en alarma
                                 .def COUNTERDIA = R2//Registro comparar dias
                                 .def COUNTERMES = R5//Registro para llevar en cuenta los meses
                                 .equ MODESLR = 2//Switch para cambio entre display izquierdos o derechos
                                 .def MODELR = R19//Llevar registro de izq/der
                                 .def ACTIONLR = R24//Lleva registro de que accion realizar
                                 .def COUNTER2 = R18//Contador para poder llegar a minutos
                                 .def MINUNDER = R3//Registro para comparar el valor minimo para hacer underflow
                                 .equ MIN_UNDERM = 0//Valor para hacer underflow
                                 .def MINUNDERM = R4//Registro para hacer underflow
                                 
                                 /************************Registro que se guardan en la RAM**************************************************/
                                 .dseg
                                 .org SRAM_START
                                 /***Minutos***/
000100                           USEC: .byte 1
000101                           DSEC: .byte 1
                                 /***Horas***/
000102                           UHR: .byte 1
000103                           DHR: .byte 1
                                 /***Dias***/
000104                           UDIA: .byte 1
000105                           DDIA: .byte 1
                                 /***Meses***/
000106                           UMES: .byte 1
000107                           DMES: .byte 1
000108                           PMES: .byte 1
                                 /***Alarma***/
000109                           USECA: .byte 1
00010a                           DSECA: .byte 1
00010b                           UHRA: .byte 1
00010c                           DHRA: .byte 1
                                 
                                 
                                 .cseg
                                 .org 0x0000
000000 940c 002f                     JMP START
                                 //Interrupcion por presionar un boton
                                 .org PCI1addr
000008 940c 0359                 	JMP PCINT_ISR
                                 //Ir a interrupcion por Timer
                                 .org OVF0addr
000020 940c 03b1                     JMP RUTINA_DE_TIMER0_OV
                                 
000022 507d
000023 766e
000024 3753
000025 703f
000026 737f
000027 0a77                      NUM7: .DB 0x7D, 0x50, 0x6E, 0x76, 0x53, 0x37, 0x3F, 0x70, 0x7F, 0x73, 0x77, 0x0A// Tabla para los valores del display
000028 1c1f
000029 1e1f
00002a 1e1f
00002b 1f1f
00002c 1f1e
00002d 1f1e
00002e 0402                      LIMTMES: .DB 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31, 2, 4// Tabla limite de meses
                                 /****************************************/
                                 // Configuraci n de la pila
                                 START:
00002f ef0f                      	LDI R16, LOW(RAMEND)
000030 bf0d                      	OUT SPL, R16
000031 e008                      	LDI R16, HIGH(RAMEND)
000032 bf0e                      	OUT SPH, R16
                                 
                                 /****************************************/
                                 // Configuracion MCU
                                 
                                 SETUP:
000033 94f8                      	CLI// Desactivar las interrupciones
                                 	
                                 	//Configuracin de Interrupciones
                                 	
                                 	//Habilitar interrupciones botontes en puerto C
000034 e00f                      	LDI R16, (1 << PCINT8) | (1 << PCINT9) |(1 << PCINT10) | (1 << PCINT11)
000035 9300 006c                 	STS PCMSK1, R16
000037 e002                      	LDI R16, (1 << PCIE1)
000038 9300 0068                 	STS PCICR, R16 
                                 
                                 	// Configurar Prescaler "Principal"
00003a e800                      	LDI R16, (1 << CLKPCE)
00003b 9300 0061                 	STS CLKPR, R16 // Habilitar cambio de PRESCALER
00003d e004                      	LDI R16, 0b00000100
00003e 9300 0061                 	STS CLKPR, R16 // Configurar Prescaler a 16 F_cpu = 1MHz
                                 
                                 	//Configurar el tipo de reloj, prescaler 8
000040 e002                      	LDI R16, (1<<CS01) 
000041 bd05                      	OUT TCCR0B, R16
000042 e803                      	LDI R16, T0VALUE
000043 bd06                      	OUT TCNT0, R16 
                                 
                                 	// Habilitar interrupciones del TOV0
000044 e001                      	LDI R16, (1 <<TOIE0)
000045 9300 006e                 	STS TIMSK0, R16
                                 
                                 	// Configurar puertos (DDRx, PORTx, PINx)
                                 	//Configurar puerto C como entradas para los botones
000047 ef00                      	LDI R16, 0xF0
000048 b907                      	OUT DDRC, R16 // Configuramos puerto C como entradas
000049 e00f                      	LDI R16, 0x0F
00004a b908                      	OUT PORTC, R16 // Pullups en primeros cuatro bits, luego las salidas apagadas
                                 
                                 	//Configurar puerto D como salidas para los botones
00004b ef0f                      	LDI R16, 0xFF
00004c b90a                      	OUT DDRD, R16 // Configuramos puerto D como SALIDAS
00004d e000                      	LDI R16, 0x00
00004e b90b                      	OUT PORTD, R16 // APAGADOS
                                 
                                 	//Configurar puerto B como salidas para los botones
00004f ef0f                      	LDI R16, 0xFF
000050 b904                      	OUT DDRB, R16 // Configuramos puerto B como salidas
000051 e000                      	LDI R16, 0x00
000052 b905                      	OUT PORTB, R16 // APAGADOS
                                 	
                                 	//Colocar valores iniciales a variables
000053 2755                      	CLR COUNTER
000054 e000                      	LDI R16, 0x00
000055 9300 0100                 	STS USEC, R16
000057 9300 0101                 	STS DSEC, R16
000059 9300 0102                 	STS UHR, R16
00005b 9300 0103                 	STS DHR, R16
00005d 9300 0109                 	STS USECA, R16
00005f 9300 010a                 	STS DSECA, R16
000061 9300 0105                 	STS DDIA, R16
000063 9300 0107                 	STS DMES, R16
000065 9300 0108                 	STS PMES, R16
000067 9300 010c                 	STS DHRA, R16
000069 2e20                      	MOV COUNTERDIA, R16
00006a e001                      	LDI R16, 0x01
00006b 9300 0104                 	STS UDIA, R16
00006d e001                      	LDI R16, 0x01
00006e 9300 0106                 	STS UMES, R16
000070 e040                      	LDI MODE, 0x00
000071 e030                      	LDI MODELR, 0x00
000072 e081                      	LDI ACTIONLR, 0x01
000073 2766                      	CLR ACTION
000074 24dd                      	CLR COUNTERHR
000075 e001                      	LDI R16, 1
000076 2ec0                      	MOV COUNTERHRA, R16
000077 e108                      	LDI R16, 0x18//Maximo de horas = 24
000078 2ee0                      	MOV MAXDHR, R16
000079 e00c                      	LDI R16, 0x0C
00007a 2e50                      	MOV COUNTERMES, R16
00007b ef0f                      	LDI R16, -1
00007c 2e30                      	MOV MINUNDER, R16
00007d e000                      	LDI R16, 0
00007e 2e40                      	MOV MINUNDERM, R16
00007f e001                      	LDI R16, 0x01
000080 9300 010b                 	STS UHRA, R16
                                 	
000082 9478                      	SEI// Activar las interrupciones
                                 
                                 //Main Loop
                                 MAIN_LOOP:
000083 940e 0299                 	CALL REVISAR_ALARMA//Verificar si los valores del reloj y la alarma son iguales
000085 3040                      	CPI MODE, 0
000086 f061                      	BREQ RELOJ//Ir al reloj
000087 3041                      	CPI MODE, 1
000088 f121                      	BREQ FECHA //Ir a la fecha
000089 3042                      	CPI MODE, 2
00008a f029                      	BREQ GO_CONFIG_RELOJ//Ir a configurar reloj
00008b 3043                      	CPI MODE, 3
00008c f021                      	BREQ GO_CONFIG_FECHA//Ir a configurar fecha
00008d 3044                      	CPI MODE, 4
00008e f019                      	BREQ GO_CONFIG_ALARMA//Ir a configurar alarma
00008f cff3                      	RJMP MAIN_LOOP
                                 
                                 GO_CONFIG_RELOJ:
000090 c02e                      	RJMP CONFIG_RELOJ
                                 
                                 GO_CONFIG_FECHA:
000091 c0c5                      	RJMP CONFIG_FECHA
                                 
                                 GO_CONFIG_ALARMA:
000092 c180                      	RJMP CONFIG_ALARMA
                                 
                                 //MODOS RELOJ
                                 RELOJ:
000093 9a44                      	SBI PORTC, PC4//Activar solo un LED y desactivando la otra
000094 9845                      	CBI PORTC, PC5
000095 fd50                      	SBRC COUNTER, 0//Ciclos para el multiplexeado de los display
000096 940e 02b9                 	CALL SHOW_USEC
000098 ff50                      	SBRS COUNTER, 0
000099 940e 02e1                 	CALL SHOW_DSEC
00009b fd51                      	SBRC COUNTER, 1
00009c 940e 0331                 	CALL SHOW_UHR
00009e ff51                      	SBRS COUNTER, 1
00009f 940e 0309                 	CALL SHOW_DHR
0000a1 ff21                      	SBRS COUNTER2, 1//Cada medio segundo cambiar el estado de las led para los segundos
0000a2 940e 00a5                 	CALL CAMBIAR_LED
0000a4 c1f3                      	RJMP SALIDA
                                 
                                 CAMBIAR_LED:
0000a5 991c                          SBIC PINB, PB4    //Si esta encendido la ira a apagar, si esta apgado saltara para encenderlos
0000a6 c002                          RJMP APAGAR_LED     
0000a7 9a2c                          SBI PORTB, PB4   //Enciende los leds
0000a8 c003                          RJMP FIN_CAMBIO //Salir
                                 APAGAR_LED:
0000a9 982c                          CBI PORTB, PB4 
0000aa 940e 02b4                 	CALL DELAY   
                                 FIN_CAMBIO:
0000ac 9508                          RET
                                 	
                                 FECHA:
0000ad 9844                      	CBI PORTC, PC4//Se enciende el otro led y se apaga el de el reloj
0000ae 9a45                      	SBI PORTC, PC5
0000af fd50                      	SBRC COUNTER, 0//Mismo proceso solo cambia el modo en las funciones SHOW que ahora mostraran fechas
0000b0 940e 02b9                 	CALL SHOW_USEC
0000b2 ff50                      	SBRS COUNTER, 0
0000b3 940e 02e1                 	CALL SHOW_DSEC
0000b5 fd51                      	SBRC COUNTER, 1
0000b6 940e 0331                 	CALL SHOW_UHR
0000b8 ff51                      	SBRS COUNTER, 1
0000b9 940e 0309                 	CALL SHOW_DHR
0000bb ff21                      	SBRS COUNTER2, 1
0000bc 940e 00a5                 	CALL CAMBIAR_LED
0000be c1d9                      	RJMP SALIDA
                                 	
                                 //**********************************************************CONGIGURACION RELOJ*****************************************************
                                 CONFIG_RELOJ:
0000bf 9828                      	CBI PORTB, 0
0000c0 9829                      	CBI PORTB, 1
0000c1 982a                      	CBI PORTB, 2
0000c2 982b                      	CBI PORTB, 3
0000c3 9a44                      	SBI PORTC, PC4//Se vuelve a encender el LED de reloj y se apaga el de fecha
0000c4 9845                      	CBI PORTC, PC5
0000c5 3060                      	CPI ACTION, 0x00//Ve en si se ha presionado un boton, si se presiona PC0, incrementa y si se presiona PC1 decrementa
0000c6 f031                      	BREQ EXIT_CRELOJ
0000c7 3061                      	CPI ACTION, 0x01
0000c8 f0f9                      	BREQ INC_CRELOJ
0000c9 3062                      	CPI ACTION, 0x02
0000ca f009                      	BREQ GO_DEC_CRELOJ
0000cb c1cc                      	RJMP SALIDA
                                 	
                                 GO_DEC_CRELOJ:
0000cc c057                      	RJMP DEC_CRELOJ
                                 
                                 EXIT_CRELOJ:
0000cd 3081                      	CPI ACTIONLR, 0x01//Cambia de valor dependiendo si se presiono PC3, y alterna entre izquierda y derecha 
0000ce f019                      	BREQ SHOW_LEFT
0000cf 3082                      	CPI ACTIONLR, 0x02
0000d0 f061                      	BREQ SHOW_RIGHT
0000d1 c1c6                      	RJMP SALIDA
                                 
                                 SHOW_LEFT:
0000d2 940e 0309                 	CALL SHOW_DHR//Muestra los valores solo del lado izquierdo ciclandolos con un delay
0000d4 940e 02b4                 	CALL DELAY
0000d6 940e 0331                 	CALL SHOW_UHR
0000d8 940e 02b4                 	CALL DELAY
0000da 940e 0309                 	CALL SHOW_DHR
0000dc c1bb                      	RJMP SALIDA
                                 
                                 SHOW_RIGHT:
0000dd 940e 02b9                 	CALL SHOW_USEC//Muestra los valores solo del lado derecho ciclandolos con un delay
0000df 940e 02b4                 	CALL DELAY
0000e1 940e 02e1                 	CALL SHOW_DSEC
0000e3 940e 02b4                 	CALL DELAY
0000e5 940e 02b9                 	CALL SHOW_USEC
0000e7 c1b0                      	RJMP SALIDA
                                 
                                 INC_CRELOJ:
0000e8 3081                      	CPI ACTIONLR, 0x01//Dependiendo de los displays que se estan mostrando incrementara el valor de ese display
0000e9 f019                      	BREQ INC_LEFT
0000ea 3082                      	CPI ACTIONLR, 0x02
0000eb f101                      	BREQ INC_RIGHT
0000ec c1ab                      	RJMP SALIDA
                                 
                                 INC_LEFT:
0000ed e060                      	LDI ACTION, 0x00//Reiniciando el cambio del boton
0000ee 9100 0102                 	LDS R16, UHR//Cargando valor de la RAM
0000f0 9503                      	INC R16
0000f1 94d3                      	INC COUNTERHR
0000f2 10de                      	CPSE COUNTERHR, MAXDHR//Comparandolo con el maximo para overflow de horas
0000f3 c001                      	RJMP PC+2
0000f4 c00a                      	RJMP PC+11
0000f5 300a                      	CPI R16, MAX_UHR//Comparandolo con el maximo para que reinicie en 0
0000f6 f479                      	BRNE GUARDAR_UHR//Si no ha llegado al maximo ira a gurdar el valor en otra funcion
0000f7 2700                      	CLR R16
0000f8 9300 0102                 	STS UHR, R16//Guardando el valor en la RAM
                                 	//Valores del cuarto display
0000fa 9100 0103                 	LDS R16, DHR//Mismo proceso solo cambia el maximo de la hora
0000fc 9503                      	INC R16
0000fd 3108                      	CPI R16, MAX_DHR
0000fe f451                      	BRNE GUARDAR_DHR
0000ff 2700                      	CLR R16//Reiniciando todos los valor por overflow
000100 24dd                      	CLR COUNTERHR
000101 9300 0102                 	STS UHR, R16
000103 9300 0103                 	STS DHR, R16
000105 c192                      	RJMP SALIDA
                                 
                                 GUARDAR_UHR:
000106 9300 0102                 	STS UHR, R16
000108 c18f                      	RJMP SALIDA
                                 
                                 GUARDAR_DHR:
000109 9300 0103                 	STS DHR, R16
00010b c18c                      	RJMP SALIDA
                                 
                                 INC_RIGHT:
00010c e060                      	LDI ACTION, 0x00//Mismo proceso ahora que del lado de los segundos, solo mas simplificado
00010d 9100 0100                 	LDS R16, USEC	//ya que los limites son numeros exactos de 10 no hay necesidad de un contador extra
00010f 9503                      	INC R16
000110 300a                      	CPI R16, MAX_USEC
000111 f461                      	BRNE GUARDAR_USEC
000112 2700                      	CLR R16
                                 	//Valores en segundo display
000113 9300 0100                 	STS USEC, R16
000115 9100 0101                 	LDS R16, DSEC
000117 9503                      	INC R16
000118 3006                      	CPI R16, MAX_DSEC
000119 f439                      	BRNE GUARDAR_DSEC
00011a 2700                      	CLR R16
00011b 9300 0101                 	STS DSEC, R16
00011d c17a                      	RJMP SALIDA
                                 	
                                 GUARDAR_USEC:
00011e 9300 0100                 	STS USEC, R16
000120 c177                      	RJMP SALIDA
                                 
                                 GUARDAR_DSEC:
000121 9300 0101                 	STS DSEC, R16
000123 c174                      	RJMP SALIDA
                                 
                                 DEC_CRELOJ:
000124 3081                      	CPI ACTIONLR, 0x01//Cambiara a quien restara dependiendo de cual se este mostrando
000125 f019                      	BREQ DEC_LEFT
000126 3082                      	CPI ACTIONLR, 0x02
000127 f0e9                      	BREQ DEC_RIGHT
000128 c16f                      	RJMP SALIDA
                                 
                                 DEC_LEFT:
000129 e060                      	LDI ACTION, 0x00//Mismo codigo solo cambian los INC a DEC y los limites
00012a 9100 0102                 	LDS R16, UHR
00012c 950a                      	DEC R16
00012d 94da                      	DEC COUNTERHR
00012e 10d3                      	CPSE COUNTERHR, MINUNDER//El limite seria cuando llegue el valor a 0
00012f c001                      	RJMP PC+2
000130 c00a                      	RJMP PC+11
000131 3f0f                      	CPI R16, MIN_UNDER
000132 f699                      	BRNE GUARDAR_UHR
000133 e009                      	LDI R16, 9// Ahora inicia en 9 por el underflow
000134 9300 0102                 	STS UHR, R16
                                 	//Valores del cuarto display
000136 9100 0103                 	LDS R16, DHR
000138 950a                      	DEC R16
000139 3f0f                      	CPI R16, MIN_UNDER//Cuando llegue a cero reiniciaria los valores a 23 hrs
00013a f671                      	BRNE GUARDAR_DHR
00013b e108                      	LDI R16, 0x18
00013c 2ed0                      	MOV COUNTERHR, R16
00013d 94da                      	DEC COUNTERHR
00013e e003                      	LDI R16, 3
00013f 9300 0102                 	STS UHR, R16
000141 e002                      	LDI R16, 2
000142 9300 0103                 	STS DHR, R16
000144 c153                      	RJMP SALIDA
                                 	
                                 DEC_RIGHT:
000145 e060                      	LDI ACTION, 0x00
000146 9100 0100                 	LDS R16, USEC//Mimso codigo solo cambiando los limites y el valor inicial
000148 950a                      	DEC R16
000149 3f0f                      	CPI R16, MIN_UNDER
00014a f699                      	BRNE GUARDAR_USEC
00014b e009                      	LDI R16, 9
                                 	//Valores en segundo display
00014c 9300 0100                 	STS USEC, R16
00014e 9100 0101                 	LDS R16, DSEC
000150 950a                      	DEC R16
000151 3f0f                      	CPI R16, MIN_UNDER
000152 f671                      	BRNE GUARDAR_DSEC
000153 e005                      	LDI R16, 5
000154 9300 0101                 	STS DSEC, R16
000156 c141                      	RJMP SALIDA
                                 	//*******************************************CONGIFURACION DE FECHA *****************************************
                                 CONFIG_FECHA:
000157 9844                      	CBI PORTC, PC4//Se enciende LED de fecha y se apaga LED de reloj
000158 9a45                      	SBI PORTC, PC5
000159 3060                      	CPI ACTION, 0x00
00015a f031                      	BREQ GO_EXIT_CRELOJ//Mismo proceso que el codigo de cambio de reloj, solo se modifica lo que muestran las funciones SHOW
00015b 3061                      	CPI ACTION, 0x01//	y los limites para UNDERFLOW y OVERFLOW
00015c f029                      	BREQ INC_CFECHA
00015d 3062                      	CPI ACTION, 0x02
00015e f009                      	BREQ GO_DEC_CFECHA
00015f c138                      	RJMP SALIDA
                                 	
                                 GO_DEC_CFECHA:
000160 c052                      	RJMP DEC_CFECHA
                                 
                                 GO_EXIT_CRELOJ:
000161 cf6b                      	RJMP EXIT_CRELOJ
                                 
                                 INC_CFECHA:
000162 3082                      	CPI ACTIONLR, 0x02
000163 f019                      	BREQ INC_LEFT_F
000164 3081                      	CPI ACTIONLR, 0x01
000165 f141                      	BREQ INC_RIGHT_F
000166 c131                      	RJMP SALIDA
                                 
                                 INC_LEFT_F:
000167 e060                      	LDI ACTION, 0x00
000168 9110 0108                 	LDS R17, PMES// Se carga la tabla para limite de dias para poder realizar el overflow
00016a e5e0                      	LDI ZL, LOW(LIMTMES << 1)
00016b e0f0                      	LDI ZH, HIGH(LIMTMES << 1)
00016c 0fe1                      	ADD ZL, R17
00016d 1df1                      	ADC ZH, R1
00016e 9114                      	LPM R17, Z
                                 	//Comienza Fecha
00016f 9100 0104                 	LDS R16, UDIA
000171 9503                      	INC R16
000172 9423                      	INC COUNTERDIA
000173 1221                      	CPSE COUNTERDIA, R17//Se compara si llego al maximo de dias del mes actual
000174 c001                      	RJMP PC+2
000175 c00a                      	RJMP PC+11
000176 300a                      	CPI R16, MAX_USEC
000177 f481                      	BRNE GUARDAR_UDIA
000178 2700                      	CLR R16
000179 9300 0104                 	STS UDIA, R16
                                 	//Valores en segundo display
00017b 9100 0105                 	LDS R16, DDIA
00017d 9503                      	INC R16
00017e 3006                      	CPI R16, MAX_DSEC
00017f f459                      	BRNE GUARDAR_DDIA
000180 e001                      	LDI R16, 0x01//Siempre comienza en 1 el overflow porque no hay dias 0 
000181 2422                      	CLR COUNTERDIA
000182 9300 0104                 	STS UDIA, R16
000184 2700                      	CLR R16
000185 9300 0105                 	STS DDIA, R16
000187 c110                      	RJMP SALIDA
                                 
                                 GUARDAR_UDIA:
000188 9300 0104                 	STS UDIA, R16
00018a c10d                      	RJMP SALIDA
                                 
                                 GUARDAR_DDIA:
00018b 9300 0105                 	STS DDIA, R16
00018d c10a                      	RJMP SALIDA
                                 
                                 INC_RIGHT_F:
00018e e060                      	LDI ACTION, 0x00
00018f 9100 0106                 	LDS R16, UMES//Mismo codigo solo que en este caso el limite es 12 para los meses
000191 9503                      	INC R16
000192 9110 0108                 	LDS R17, PMES
000194 9513                      	INC R17
000195 9310 0108                 	STS PMES, R17
000197 1115                      	CPSE R17, COUNTERMES
000198 c001                      	RJMP PC+2
000199 c00a                      	RJMP PC+11
00019a 300a                      	CPI R16, MAX_UHR
00019b f489                      	BRNE GUARDAR_UMES
00019c 2700                      	CLR R16
00019d 9300 0106                 	STS UMES, R16
00019f 9100 0107                 	LDS R16, DMES
0001a1 9503                      	INC R16
0001a2 3002                      	CPI R16, 0x02
0001a3 f461                      	BRNE GUARDAR_DMES
0001a4 e001                      	LDI R16, 0x01//Tambien empieza desde 1 
0001a5 9300 0106                 	STS UMES, R16
0001a7 2700                      	CLR R16
0001a8 9300 0108                 	STS PMES, R16
0001aa 9300 0107                 	STS DMES, R16
0001ac c0eb                      	RJMP SALIDA
                                 	
                                 GUARDAR_UMES:
0001ad 9300 0106                 	STS UMES, R16
0001af c0e8                      	RJMP SALIDA
                                 
                                 GUARDAR_DMES:
0001b0 9300 0107                 	STS DMES, R16
0001b2 c0e5                      	RJMP SALIDA
                                 
                                 DEC_CFECHA:
0001b3 3082                      	CPI ACTIONLR, 0x02//Decremente el valor del display
0001b4 f019                      	BREQ DEC_LEFT_F
0001b5 3081                      	CPI ACTIONLR, 0x01
0001b6 f1d1                      	BREQ DEC_RIGHT_F
0001b7 c0e0                      	RJMP SALIDA
                                 
                                 DEC_LEFT_F:
0001b8 e060                      	LDI ACTION, 0x00
0001b9 9110 0108                 	LDS R17, PMES//Solo cambias los limites para cuando iniciaran los dias en unas funciones extras, luego es lo mismo que en reloj
0001bb e5e0                      	LDI ZL, LOW(LIMTMES << 1)
0001bc e0f0                      	LDI ZH, HIGH(LIMTMES << 1)
0001bd 0fe1                      	ADD ZL, R17
0001be 1df1                      	ADC ZH, R1
0001bf 9114                      	LPM R17, Z
                                 	//Comienza Fecha
0001c0 9100 0104                 	LDS R16, UDIA
0001c2 950a                      	DEC R16
0001c3 942a                      	DEC COUNTERDIA
0001c4 1023                      	CPSE COUNTERDIA, MINUNDER
0001c5 c001                      	RJMP PC+2
0001c6 c00a                      	RJMP PC+11
0001c7 3f0f                      	CPI R16, MIN_UNDER
0001c8 f531                      	BRNE GO_GUARDAR_UDIA
0001c9 e009                      	LDI R16, 9
0001ca 9300 0104                 	STS UDIA, R16
                                 	//Valores en segundo display
0001cc 9100 0105                 	LDS R16, DDIA
0001ce 950a                      	DEC R16
0001cf 3f0f                      	CPI R16, MIN_UNDER
0001d0 f4f9                      	BRNE GO_GUARDAR_DDIA
0001d1 2e21                      	MOV COUNTERDIA, R17//Compara con la tabla el dia actual
0001d2 942a                      	DEC COUNTERDIA//Decremento o no podra hacer overflow luego
0001d3 311c                      	CPI R17, 28
0001d4 f029                      	BREQ FEBRERO
0001d5 311e                      	CPI R17, 30
0001d6 f051                      	BREQ MES_PAR
0001d7 311f                      	CPI R17, 31
0001d8 f079                      	BREQ MES_IMPAR
0001d9 c0be                      	RJMP SALIDA
                                 	
                                 FEBRERO://Si esta en mes 2, el underflow te devolvera al dia 28
0001da e008                      	LDI R16, 8
0001db 9300 0104                 	STS UDIA, R16
0001dd e002                      	LDI R16, 2
0001de 9300 0105                 	STS DDIA, R16
0001e0 c0b7                      	RJMP SALIDA
                                 
                                 MES_PAR:// Si el mes es par, entonces el valor que regresara sera 30
0001e1 e000                      	LDI R16, 0
0001e2 9300 0104                 	STS UDIA, R16
0001e4 e003                      	LDI R16, 3
0001e5 9300 0105                 	STS DDIA, R16
0001e7 c0b0                      	RJMP SALIDA
                                 
                                 MES_IMPAR:// Si el mes es impar, entonces el valor que regresara sera 31
0001e8 e001                      	LDI R16, 1
0001e9 9300 0104                 	STS UDIA, R16
0001eb e003                      	LDI R16, 3
0001ec 9300 0105                 	STS DDIA, R16
0001ee c0a9                      	RJMP SALIDA
                                 
                                 GO_GUARDAR_UDIA:
0001ef cf98                      	RJMP GUARDAR_UDIA
                                 
                                 GO_GUARDAR_DDIA:
0001f0 cf9a                      	RJMP GUARDAR_DDIA
                                 
                                 DEC_RIGHT_F:// Solo cambia el hecho que INC es ahora DEC y los limites para realizar underflow son -1
0001f1 e060                      	LDI ACTION, 0x00
0001f2 9100 0106                 	LDS R16, UMES
0001f4 950a                      	DEC R16
0001f5 9110 0108                 	LDS R17, PMES
0001f7 951a                      	DEC R17
0001f8 9310 0108                 	STS PMES, R17
0001fa 1113                      	CPSE R17, MINUNDER
0001fb c001                      	RJMP PC+2
0001fc c00a                      	RJMP PC+11
0001fd 3f0f                      	CPI R16, MIN_UNDER
0001fe f491                      	BRNE GO_GUARDAR_UMES
0001ff e009                      	LDI R16, 9
000200 9300 0106                 	STS UMES, R16
000202 9100 0107                 	LDS R16, DMES
000204 950a                      	DEC R16
000205 3f0f                      	CPI R16, -1
000206 f459                      	BRNE GO_GUARDAR_DMES
000207 e002                      	LDI R16, 0x02// El valor luego de hacer underflow seria 12
000208 9300 0106                 	STS UMES, R16
00020a e001                      	LDI R16, 1
00020b 9300 0107                 	STS DMES, R16
00020d e00b                      	LDI R16, 11
00020e 9300 0108                 	STS PMES, R16
000210 c087                      	RJMP SALIDA
                                 
                                 GO_GUARDAR_UMES:
000211 cf9b                      	RJMP GUARDAR_UMES
                                 
                                 GO_GUARDAR_DMES:
000212 cf9d                      	RJMP GUARDAR_DMES
                                 
                                 /*****************************************CONFIGURACION DE ALARMA*****************************************************/
                                 CONFIG_ALARMA:
000213 9a44                      	SBI PORTC, PC4//Se activan las dos led para notificar que se esta modificando la alarma
000214 9a45                      	SBI PORTC, PC5
000215 982d                      	CBI PORTB, PB5
000216 9828                      	CBI PORTB, 0
000217 9829                      	CBI PORTB, 1
000218 982a                      	CBI PORTB, 2
000219 982b                      	CBI PORTB, 3
00021a 3060                      	CPI ACTION, 0x00
00021b f031                      	BREQ EXIT_ALARMA//Ahora las funciones SHOW mostraran los valores actuales de alarma
00021c 3061                      	CPI ACTION, 0x01
00021d f059                      	BREQ INC_ALARMA// Los codigos para incrementar y decrementar son los mismo que en configuracion de reloj
00021e 3062                      	CPI ACTION, 0x02//solo cambia las variables que modifican de la RAM de reloj a alarma
00021f f009                      	BREQ GO_DEC_ALARMA
000220 c077                      	RJMP SALIDA
                                 	
                                 GO_DEC_ALARMA:
000221 c043                      	RJMP DEC_ALARMA
                                 
                                 EXIT_ALARMA:
000222 3081                      	CPI ACTIONLR, 0x01
000223 f019                      	BREQ GO2_SHOW_LEFT
000224 3082                      	CPI ACTIONLR, 0x02
000225 f011                      	BREQ GO2_SHOW_RIGHT
000226 c071                      	RJMP SALIDA
                                 
                                 GO2_SHOW_LEFT:
000227 ceaa                      	RJMP SHOW_LEFT
                                 
                                 GO2_SHOW_RIGHT:
000228 ceb4                      	RJMP SHOW_RIGHT
                                 
                                 INC_ALARMA:
000229 3081                      	CPI ACTIONLR, 0x01
00022a f019                      	BREQ INC_LEFT_ALARMA
00022b 3082                      	CPI ACTIONLR, 0x02
00022c f101                      	BREQ INC_RIGHT_ALARMA
00022d c06a                      	RJMP SALIDA
                                 
                                 INC_LEFT_ALARMA:
00022e e060                      	LDI ACTION, 0x00
00022f 9100 010b                 	LDS R16, UHRA
000231 9503                      	INC R16
000232 94c3                      	INC COUNTERHRA
000233 10ce                      	CPSE COUNTERHRA, MAXDHR
000234 c001                      	RJMP PC+2
000235 c00a                      	RJMP PC+11
000236 300a                      	CPI R16, MAX_UHR
000237 f479                      	BRNE GUARDAR_UHRA
000238 2700                      	CLR R16
000239 9300 010b                 	STS UHRA, R16
                                 	//Valores del cuarto display
00023b 9100 010c                 	LDS R16, DHRA
00023d 9503                      	INC R16
00023e 3108                      	CPI R16, MAX_DHR
00023f f451                      	BRNE GUARDAR_DHRA
000240 2700                      	CLR R16
000241 24cc                      	CLR COUNTERHRA
000242 9300 010b                 	STS UHRA, R16
000244 9300 010c                 	STS DHRA, R16
000246 c051                      	RJMP SALIDA
                                 
                                 GUARDAR_UHRA:
000247 9300 010b                 	STS UHRA, R16
000249 c04e                      	RJMP SALIDA
                                 
                                 GUARDAR_DHRA:
00024a 9300 010c                 	STS DHRA, R16
00024c c04b                      	RJMP SALIDA
                                 
                                 INC_RIGHT_ALARMA:
00024d e060                      	LDI ACTION, 0x00
00024e 9100 0109                 	LDS R16, USECA
000250 9503                      	INC R16
000251 300a                      	CPI R16, MAX_USEC
000252 f461                      	BRNE GUARDAR_USECA
000253 2700                      	CLR R16
                                 	//Valores en segundo display
000254 9300 0109                 	STS USECA, R16
000256 9100 010a                 	LDS R16, DSECA
000258 9503                      	INC R16
000259 3006                      	CPI R16, MAX_DSEC
00025a f439                      	BRNE GUARDAR_DSECA
00025b 2700                      	CLR R16
00025c 9300 010a                 	STS DSECA, R16
00025e c039                      	RJMP SALIDA
                                 	
                                 GUARDAR_USECA:
00025f 9300 0109                 	STS USECA, R16
000261 c036                      	RJMP SALIDA
                                 
                                 GUARDAR_DSECA:
000262 9300 010a                 	STS DSECA, R16
000264 c033                      	RJMP SALIDA
                                 
                                 DEC_ALARMA:
000265 3081                      	CPI ACTIONLR, 0x01
000266 f019                      	BREQ DEC_LEFT_ALARMA
000267 3082                      	CPI ACTIONLR, 0x02
000268 f0e9                      	BREQ DEC_RIGHT_ALARMA
000269 c02e                      	RJMP SALIDA
                                 
                                 DEC_LEFT_ALARMA:
00026a e060                      	LDI ACTION, 0x00
00026b 9100 010b                 	LDS R16, UHRA
00026d 950a                      	DEC R16
00026e 94ca                      	DEC COUNTERHRA
00026f 10c3                      	CPSE COUNTERHRA, MINUNDER
000270 c001                      	RJMP PC+2
000271 c00a                      	RJMP PC+11
000272 3f0f                      	CPI R16, MIN_UNDER
000273 f699                      	BRNE GUARDAR_UHRA
000274 e009                      	LDI R16, 9
000275 9300 010b                 	STS UHRA, R16
                                 	//Valores del cuarto display
000277 9100 010c                 	LDS R16, DHRA
000279 950a                      	DEC R16
00027a 3f0f                      	CPI R16, MIN_UNDER
00027b f671                      	BRNE GUARDAR_DHRA
00027c e108                      	LDI R16, 0x18
00027d 2ec0                      	MOV COUNTERHRA, R16
00027e 94ca                      	DEC COUNTERHRA
00027f e003                      	LDI R16, 3
000280 9300 010b                 	STS UHRA, R16
000282 e002                      	LDI R16, 2
000283 9300 010c                 	STS DHRA, R16
000285 c012                      	RJMP SALIDA
                                 	
                                 DEC_RIGHT_ALARMA:
000286 e060                      	LDI ACTION, 0x00
000287 9100 0109                 	LDS R16, USECA
000289 950a                      	DEC R16
00028a 3f0f                      	CPI R16, MIN_UNDER
00028b f699                      	BRNE GUARDAR_USECA
00028c e009                      	LDI R16, 9
                                 	//Valores en segundo display
00028d 9300 0109                 	STS USECA, R16
00028f 9100 010a                 	LDS R16, DSECA
000291 950a                      	DEC R16
000292 3f0f                      	CPI R16, MIN_UNDER
000293 f671                      	BRNE GUARDAR_DSECA
000294 e005                      	LDI R16, 5
000295 9300 010a                 	STS DSECA, R16
000297 c000                      	RJMP SALIDA
                                 
                                 SALIDA:
000298 cdea                      	RJMP MAIN_LOOP//Salida para regresar al MAIN_LOOP
                                 	
                                 /*****************************Funciones que no interrumpen********************************/
                                 REVISAR_ALARMA:
000299 91b0 0100                 	LDS R27, USEC//Compara los valores de cada uno de los registros entre el valor actual del reloj y el de la alarma
00029b 91c0 0109                 	LDS R28, USECA//si todos son iguales encendera el buzzer
00029d 13bc                      	CPSE R27, R28
00029e c014                      	RJMP REGRESAR
00029f 91b0 0101                 	LDS R27, DSEC
0002a1 91c0 010a                 	LDS R28, DSECA
0002a3 13bc                      	CPSE R27, R28
0002a4 c00e                      	RJMP REGRESAR
0002a5 91b0 0102                 	LDS R27, UHR
0002a7 91c0 010b                 	LDS R28, UHRA
0002a9 13bc                      	CPSE R27, R28
0002aa c008                      	RJMP REGRESAR
0002ab 91b0 0103                 	LDS R27, DHR
0002ad 91c0 010c                 	LDS R28, DHRA
0002af 13bc                      	CPSE R27, R28
0002b0 c002                      	RJMP REGRESAR
0002b1 9a2d                      	SBI PORTB, 5	//Se enciende el buzzer
0002b2 9508                      	RET
                                 
                                 REGRESAR:
0002b3 9508                      	RET
                                 
                                 DELAY:
0002b4 e0e0                      LDI R30, 0//Delay para mostrar los SHOW cuando estan en configuracion
                                 SUBDELAY1:
0002b5 95e3                      INC R30
0002b6 36e4                      CPI R30, 100
0002b7 f7e9                      BRNE SUBDELAY1
0002b8 9508                      RET
                                 	
                                 SHOW_USEC:
0002b9 9828                      	CBI PORTB, 0//Apaga todos los transistores
0002ba 9829                      	CBI PORTB, 1
0002bb 982a                      	CBI PORTB, 2
0002bc 982b                      	CBI PORTB, 3
0002bd 3041                      	CPI MODE, 1//Si esta en modo fecha ira a mostrar la fecha actual 
0002be f071                      	BREQ SHOW_UDIA
0002bf 3043                      	CPI MODE, 3//Si esta en modo configuracion de fecha mostrara la fecha actual
0002c0 f061                      	BREQ SHOW_UDIA
0002c1 3044                      	CPI MODE, 4//Si esta en modo alarma mostrara los valores de la alarma
0002c2 f0a1                      	BREQ SHOW_USECA
0002c3 9100 0100                 	LDS R16, USEC
0002c5 e4e4                      	LDI ZL, LOW(NUM7 << 1)//Se carga la tabla de los display
0002c6 e0f0                      	LDI ZH, HIGH(NUM7 << 1)
0002c7 0fe0                      	ADD ZL, R16//Se coloca en la posicion actual de donde esta el display en la tabla para mostrar ese valor
0002c8 1df1                      	ADC ZH, R1//Para evitar desplazamiento de la tabla cuando se guarda en Z
0002c9 9104                      	LPM R16, Z//Cargar el valor actual en el display sacandolo de la tabla
0002ca b90b                      	OUT PORTD, R16
0002cb 9a2b                      	SBI PORTB, 3//Encendiendo solo el display actual
0002cc 9508                      	RET
                                 
                                 SHOW_UDIA:// Todos los SHOW realizan lo mismo solo cambia el valor de RAM actual que colocan en la tabla para sacar el valor
0002cd 9100 0104                 	LDS R16, UDIA
0002cf e4e4                      	LDI ZL, LOW(NUM7 << 1)
0002d0 e0f0                      	LDI ZH, HIGH(NUM7 << 1)
0002d1 0fe0                      	ADD ZL, R16
0002d2 1df1                      	ADC ZH, R1
0002d3 9104                      	LPM R16, Z
0002d4 b90b                      	OUT PORTD, R16
0002d5 9a29                      	SBI PORTB, 1
0002d6 9508                      	RET
                                 
                                 SHOW_USECA:
0002d7 9100 0109                 	LDS R16, USECA
0002d9 e4e4                      	LDI ZL, LOW(NUM7 << 1)
0002da e0f0                      	LDI ZH, HIGH(NUM7 << 1)
0002db 0fe0                      	ADD ZL, R16
0002dc 1df1                      	ADC ZH, R1
0002dd 9104                      	LPM R16, Z
0002de b90b                      	OUT PORTD, R16
0002df 9a2b                      	SBI PORTB, 3
0002e0 9508                      	RET
                                 
                                 SHOW_DSEC:
0002e1 9828                      	CBI PORTB, 0
0002e2 9829                      	CBI PORTB, 1
0002e3 982a                      	CBI PORTB, 2
0002e4 982b                      	CBI PORTB, 3
0002e5 3041                      	CPI MODE, 1
0002e6 f071                      	BREQ SHOW_DDIA
0002e7 3043                      	CPI MODE, 3
0002e8 f061                      	BREQ SHOW_DDIA
0002e9 3044                      	CPI MODE, 4
0002ea f0a1                      	BREQ SHOW_DSECA
0002eb 9100 0101                 	LDS R16, DSEC
0002ed e4e4                      	LDI ZL, LOW(NUM7 << 1)
0002ee e0f0                      	LDI ZH, HIGH(NUM7 << 1)
0002ef 0fe0                      	ADD ZL, R16
0002f0 1df1                      	ADC ZH, R1
0002f1 9104                      	LPM R16, Z
0002f2 b90b                      	OUT PORTD, R16
0002f3 9a2a                      	SBI PORTB, 2
0002f4 9508                      	RET
                                 
                                 SHOW_DDIA:
0002f5 9100 0105                 	LDS R16, DDIA
0002f7 e4e4                      	LDI ZL, LOW(NUM7 << 1)
0002f8 e0f0                      	LDI ZH, HIGH(NUM7 << 1)
0002f9 0fe0                      	ADD ZL, R16
0002fa 1df1                      	ADC ZH, R1
0002fb 9104                      	LPM R16, Z
0002fc b90b                      	OUT PORTD, R16
0002fd 9a28                      	SBI PORTB, 0
0002fe 9508                      	RET
                                 
                                 SHOW_DSECA:
0002ff 9100 010a                 	LDS R16, DSECA
000301 e4e4                      	LDI ZL, LOW(NUM7 << 1)
000302 e0f0                      	LDI ZH, HIGH(NUM7 << 1)
000303 0fe0                      	ADD ZL, R16
000304 1df1                      	ADC ZH, R1
000305 9104                      	LPM R16, Z
000306 b90b                      	OUT PORTD, R16
000307 9a2a                      	SBI PORTB, 2
000308 9508                      	RET
                                 
                                 SHOW_DHR:
000309 9828                      	CBI PORTB, 0
00030a 9829                      	CBI PORTB, 1
00030b 982a                      	CBI PORTB, 2
00030c 982b                      	CBI PORTB, 3
00030d 3041                      	CPI MODE, 1
00030e f071                      	BREQ SHOW_DMES
00030f 3043                      	CPI MODE, 3
000310 f061                      	BREQ SHOW_DMES
000311 3044                      	CPI MODE, 4
000312 f0a1                      	BREQ SHOW_DHRA
000313 9100 0103                 	LDS R16, DHR
000315 e4e4                      	LDI ZL, LOW(NUM7 << 1)
000316 e0f0                      	LDI ZH, HIGH(NUM7 << 1)
000317 0fe0                      	ADD ZL, R16
000318 1df1                      	ADC ZH, R1
000319 9104                      	LPM R16, Z
00031a b90b                      	OUT PORTD, R16
00031b 9a28                      	SBI PORTB, 0
00031c 9508                      	RET
                                 
                                 SHOW_DMES:
00031d 9100 0107                 	LDS R16, DMES
00031f e4e4                      	LDI ZL, LOW(NUM7 << 1)
000320 e0f0                      	LDI ZH, HIGH(NUM7 << 1)
000321 0fe0                      	ADD ZL, R16
000322 1df1                      	ADC ZH, R1
000323 9104                      	LPM R16, Z
000324 b90b                      	OUT PORTD, R16
000325 9a2a                      	SBI PORTB, 2
000326 9508                      	RET
                                 
                                 SHOW_DHRA:
000327 9100 010c                 	LDS R16, DHRA
000329 e4e4                      	LDI ZL, LOW(NUM7 << 1)
00032a e0f0                      	LDI ZH, HIGH(NUM7 << 1)
00032b 0fe0                      	ADD ZL, R16
00032c 1df1                      	ADC ZH, R1
00032d 9104                      	LPM R16, Z
00032e b90b                      	OUT PORTD, R16
00032f 9a28                      	SBI PORTB, 0
000330 9508                      	RET
                                 
                                 SHOW_UHR:
000331 9828                      	CBI PORTB, 0
000332 9829                      	CBI PORTB, 1
000333 982a                      	CBI PORTB, 2
000334 982b                      	CBI PORTB, 3
000335 3041                      	CPI MODE, 1
000336 f071                      	BREQ SHOW_UMES
000337 3043                      	CPI MODE, 3
000338 f061                      	BREQ SHOW_UMES
000339 3044                      	CPI MODE, 4
00033a f0a1                      	BREQ SHOW_UHRA
00033b 9100 0102                 	LDS R16, UHR
00033d e4e4                      	LDI ZL, LOW(NUM7 << 1)
00033e e0f0                      	LDI ZH, HIGH(NUM7 << 1)
00033f 0fe0                      	ADD ZL, R16
000340 1df1                      	ADC ZH, R1
000341 9104                      	LPM R16, Z
000342 b90b                      	OUT PORTD, R16
000343 9a29                      	SBI PORTB, 1
000344 9508                      	RET
                                 
                                 SHOW_UMES:
000345 9100 0106                 	LDS R16, UMES
000347 e4e4                      	LDI ZL, LOW(NUM7 << 1)
000348 e0f0                      	LDI ZH, HIGH(NUM7 << 1)
000349 0fe0                      	ADD ZL, R16
00034a 1df1                      	ADC ZH, R1
00034b 9104                      	LPM R16, Z
00034c b90b                      	OUT PORTD, R16
00034d 9a2b                      	SBI PORTB, 3
00034e 9508                      	RET
                                 
                                 SHOW_UHRA:
00034f 9100 010b                 	LDS R16, UHRA
000351 e4e4                      	LDI ZL, LOW(NUM7 << 1)
000352 e0f0                      	LDI ZH, HIGH(NUM7 << 1)
000353 0fe0                      	ADD ZL, R16
000354 1df1                      	ADC ZH, R1
000355 9104                      	LPM R16, Z
000356 b90b                      	OUT PORTD, R16
000357 9a29                      	SBI PORTB, 1
000358 9508                      	RET
                                 
                                 // INTERRUPCIONES
                                 
                                 //Interrupcion de botones
                                 PCINT_ISR:
                                 	//Guardado de datos
000359 930f                      	PUSH R16
00035a b70f                      	IN R16, SREG
00035b 930f                      	PUSH R16
                                 
00035c e060                      	LDI ACTION, 0x00//Reinciando en 0 las acciones de los botones
                                 
00035d 991d                      	SBIC PINB, PB5//Verificar si el buzzer esta activo, asi no se podra presionar otros botones hasta que se apague
00035e c03c                      	RJMP APAGAR_ALARMA
                                 
00035f 9b32                      	SBIS PINC, PC2//Idendificar si se presiono el boton para cambiar de modo y cambiar si es presionado
000360 9543                      	INC MODE
                                 
000361 e005                      	LDI R16, MODES
000362 1340                      	CPSE MODE, R16//Verificar si llego al maximo de modos para dar la vuelta
000363 c001                      	RJMP PC+2
000364 2744                      	CLR MODE
                                 
000365 9b33                      	SBIS PINC, PC3//Ver se presiono boton para cambiar displays de lado izquierdo y derecho
000366 9533                      	INC MODELR
                                 
000367 e002                      	LDI R16, MODESLR
000368 1330                      	CPSE MODELR, R16//Alternar entre los dos
000369 c001                      	RJMP PC+2
00036a 2733                      	CLR MODELR
                                 
00036b 3040                      	CPI MODE, 0//Verificar en que modo esta y realizar las acciones correspondientes
00036c f049                      	BREQ MODE0_ISR
00036d 3041                      	CPI MODE, 1
00036e f041                      	BREQ MODE1_ISR
00036f 3042                      	CPI MODE, 2
000370 f039                      	BREQ MODE2_ISR
000371 3043                      	CPI MODE, 3
000372 f071                      	BREQ MODE3_ISR
000373 3044                      	CPI MODE, 4
000374 f0a9                      	BREQ MODE4_ISR
000375 c021                      	RJMP EXIT_PCINT_ISR
                                 
                                 	MODE0_ISR://Si esta en modo reloj y fecha los saca automaticamente para que los demas botones no puedan intervenir en los procesos
000376 c020                      	RJMP EXIT_PCINT_ISR
                                 
                                 	MODE1_ISR:
000377 c01f                      	RJMP EXIT_PCINT_ISR
                                 
                                 	MODE2_ISR://Verifica si presiono el boton para incrementar o decrementar y dar el valor de la accion correspondiente a cada uno
000378 9b30                      	SBIS PINC, PC0
000379 e061                      	LDI ACTION, 0x01
00037a 9b31                      	SBIS PINC, PC1
00037b e062                      	LDI ACTION, 0x02
00037c 3030                      	CPI MODELR, 0//Ver si esta del lado izquierdo o derecho
00037d f0a9                      	BREQ LEFT
00037e 3031                      	CPI MODELR, 1
00037f f0a9                      	BREQ RIGHT
000380 c016                      	RJMP EXIT_PCINT_ISR
                                 
                                 	MODE3_ISR://Mismo proceso en el modo 3 y 4 (configuraciond de fecha y alarma)
000381 9b30                      	SBIS PINC, PC0
000382 e061                      	LDI ACTION, 0x01
000383 9b31                      	SBIS PINC, PC1
000384 e062                      	LDI ACTION, 0x02
000385 3030                      	CPI MODELR, 0
000386 f061                      	BREQ LEFT
000387 3031                      	CPI MODELR, 1
000388 f061                      	BREQ RIGHT
000389 c00d                      	RJMP EXIT_PCINT_ISR
                                 
                                 	MODE4_ISR:
00038a 9b30                      	SBIS PINC, PC0
00038b e061                      	LDI ACTION, 0x01
00038c 9b31                      	SBIS PINC, PC1
00038d e062                      	LDI ACTION, 0x02
00038e 3030                      	CPI MODELR, 0
00038f f019                      	BREQ LEFT
000390 3031                      	CPI MODELR, 1
000391 f019                      	BREQ RIGHT
000392 c004                      	RJMP EXIT_PCINT_ISR
                                 
                                 LEFT:
000393 e081                      	LDI ACTIONLR, 0x01//Cargar valor para mostrar lado izquierdo
000394 c002                      	RJMP EXIT_PCINT_ISR
                                 
                                 RIGHT: 
000395 e082                      	LDI ACTIONLR, 0x02//Cargar valor para mostrar lado derecho
000396 c000                      	RJMP EXIT_PCINT_ISR
                                 
                                 EXIT_PCINT_ISR://Regresar los datos guardados
000397 910f                      	POP R16
000398 bf0f                      	OUT SREG, R16
000399 910f                      	POP R16
00039a 9518                      	RETI
                                 
                                 APAGAR_ALARMA://Si se detecta que esta encendido el buzzer, desactivara los demas botones hasta que se presiono el indicado para apagarlo
00039b 9b33                      	SBIS PINC, PC3
00039c 982d                      	CBI PORTB, PB5
00039d 9b33                      	SBIS PINC, PC3
00039e c001                      	RJMP ALARMA_SIL
00039f cff7                      	RJMP EXIT_PCINT_ISR
                                 
                                 ALARMA_SIL://Resta uno al valor de la alarma para que no siga sonando luego de presionarla en el mismo momento
0003a0 9100 0109                 	LDS R16, USECA
0003a2 950a                      	DEC R16
0003a3 3f0f                      	CPI R16, MIN_UNDER
0003a4 f421                      	BRNE GUARDAR_USECAR
0003a5 e009                      	LDI R16, 9
0003a6 9300 0109                 	STS USECA, R16
0003a8 cfee                      	RJMP EXIT_PCINT_ISR
                                 
                                 GUARDAR_USECAR:
0003a9 9300 0109                 	STS USECA, R16
0003ab cfeb                      	RJMP EXIT_PCINT_ISR
                                 
                                 //Interrupcion de reloj
                                 GO_EXIT:
0003ac c094                      	RJMP EXIT_TIMER0
                                 
                                 GO_STORE_USEC:
0003ad c07b                      	RJMP STORE_USEC
                                 
                                 GO_STORE_DSEC:
0003ae c07d                      	RJMP STORE_DSEC
                                 
                                 GO_STORE_UHR:
0003af c07f                      	RJMP STORE_UHR
                                 
                                 GO_STORE_DHR:
0003b0 c081                      	RJMP STORE_DHR
                                 
                                 RUTINA_DE_TIMER0_OV:
0003b1 930f                      	PUSH R16
0003b2 b70f                      	IN R16, SREG
0003b3 930f                      	PUSH R16
                                 	//Reiniciar el contador de 10s
0003b4 e803                      	LDI R16, T0VALUE
0003b5 bd06                      	OUT TCNT0, R16
                                 
0003b6 3042                      	CPI MODE, 2//Si esta en los modos de configuracion se sale de la interrupcion para no cambiar sus datos en ese momento
0003b7 f3a1                      	BREQ GO_EXIT
0003b8 3043                      	CPI MODE, 3
0003b9 f391                      	BREQ GO_EXIT
0003ba 3044                      	CPI MODE, 4
0003bb f381                      	BREQ GO_EXIT
                                 
0003bc e061                      	LDI ACTION, 0x01
0003bd 9553                      	INC COUNTER
0003be 3f5a                      	CPI COUNTER, 250//Counter para llegar a 0.25 segundos
0003bf f761                      	BRNE GO_EXIT
0003c0 2755                      	CLR COUNTER
0003c1 9523                      	INC COUNTER2
0003c2 3f20                      	CPI COUNTER2, 240//Counter para llegar a 60 segundos
0003c3 f741                      	BRNE GO_EXIT
0003c4 2722                      	CLR COUNTER2
                                 	//Ver valores primer display
0003c5 9100 0100                 	LDS R16, USEC//Al llegar a 60 segundos incrementa un valor la unidad de minutos
0003c7 9503                      	INC R16
0003c8 300a                      	CPI R16, MAX_USEC
0003c9 f719                      	BRNE GO_STORE_USEC
0003ca 2700                      	CLR R16
                                 	//Valores en segundo display
0003cb 9300 0100                 	STS USEC, R16
0003cd 9100 0101                 	LDS R16, DSEC//Luego de reiniciar el valor a 0 incrementa las decenas
0003cf 9503                      	INC R16
0003d0 3006                      	CPI R16, MAX_DSEC
0003d1 f6e1                      	BRNE GO_STORE_DSEC
0003d2 2700                      	CLR R16
0003d3 9300 0101                 	STS DSEC, R16
                                 	//Valores del tercer display
0003d5 9100 0102                 	LDS R16, UHR
0003d7 9503                      	INC R16
0003d8 94d3                      	INC COUNTERHR
0003d9 10de                      	CPSE COUNTERHR, MAXDHR
0003da c001                      	RJMP PC+2
0003db c00a                      	RJMP PC+11
0003dc 300a                      	CPI R16, MAX_UHR
0003dd f689                      	BRNE GO_STORE_UHR
0003de 2700                      	CLR R16
0003df 9300 0102                 	STS UHR, R16
                                 	//Valores del cuarto display
0003e1 9100 0103                 	LDS R16, DHR
0003e3 9503                      	INC R16
0003e4 3108                      	CPI R16, MAX_DHR
0003e5 f651                      	BRNE GO_STORE_DHR
0003e6 2700                      	CLR R16
0003e7 24dd                      	CLR COUNTERHR
0003e8 9300 0102                 	STS UHR, R16
0003ea 9300 0103                 	STS DHR, R16
                                 	
                                 	//Cargando valor del dia del mes actual
0003ec 9110 0108                 	LDS R17, PMES
0003ee e5e0                      	LDI ZL, LOW(LIMTMES << 1)
0003ef e0f0                      	LDI ZH, HIGH(LIMTMES << 1)
0003f0 0fe1                      	ADD ZL, R17
0003f1 1df1                      	ADC ZH, R1
0003f2 9114                      	LPM R17, Z
                                 	
                                 	//Comienza Fecha
0003f3 9100 0104                 	LDS R16, UDIA
0003f5 9503                      	INC R16
0003f6 9423                      	INC COUNTERDIA
0003f7 1221                      	CPSE COUNTERDIA, R17
0003f8 c001                      	RJMP PC+2
0003f9 c00a                      	RJMP PC+11
0003fa 300a                      	CPI R16, MAX_USEC
0003fb f5c9                      	BRNE STORE_UDIA
0003fc 2700                      	CLR R16
0003fd 9300 0104                 	STS UDIA, R16
                                 	//Valores en segundo display
0003ff 9100 0105                 	LDS R16, DDIA
000401 9503                      	INC R16
000402 3006                      	CPI R16, MAX_DSEC
000403 f5a1                      	BRNE STORE_DDIA
000404 e001                      	LDI R16, 0x01
000405 2422                      	CLR COUNTERDIA
000406 9300 0104                 	STS UDIA, R16
000408 2700                      	CLR R16
000409 9300 0105                 	STS DDIA, R16
                                 	//Valores en tercer display
00040b 9100 0106                 	LDS R16, UMES
00040d 9503                      	INC R16
00040e 9110 0108                 	LDS R17, PMES
000410 9513                      	INC R17
000411 9310 0108                 	STS PMES, R17
000413 1115                      	CPSE R17, COUNTERMES
000414 c001                      	RJMP PC+2
000415 c00a                      	RJMP PC+11
000416 300a                      	CPI R16, MAX_UHR
000417 f519                      	BRNE STORE_UMES
000418 2700                      	CLR R16
000419 9300 0106                 	STS UMES, R16
00041b 9100 0107                 	LDS R16, DMES
00041d 9503                      	INC R16
00041e 3002                      	CPI R16, 0x02
00041f f4f1                      	BRNE STORE_DMES
000420 e001                      	LDI R16, 0x01
000421 9300 0106                 	STS UMES, R16
000423 2700                      	CLR R16
000424 9300 0108                 	STS PMES, R16
000426 9300 0107                 	STS DMES, R16
000428 c018                      	RJMP EXIT_TIMER0
                                 
                                 STORE_USEC:
000429 9300 0100                 	STS USEC, R16
00042b c015                      	RJMP EXIT_TIMER0
                                 
                                 STORE_DSEC:
00042c 9300 0101                 	STS DSEC, R16
00042e c012                      	RJMP EXIT_TIMER0
                                 
                                 STORE_UHR:
00042f 9300 0102                 	STS UHR, R16
000431 c00f                      	RJMP EXIT_TIMER0
                                 
                                 STORE_DHR:
000432 9300 0103                 	STS DHR, R16
000434 c00c                      	RJMP EXIT_TIMER0
                                 
                                 STORE_UDIA:
000435 9300 0104                 	STS UDIA, R16
000437 c009                      	RJMP EXIT_TIMER0
                                 
                                 STORE_DDIA:
000438 9300 0105                 	STS DDIA, R16
00043a c006                      	RJMP EXIT_TIMER0
                                 
                                 STORE_UMES:
00043b 9300 0106                 	STS UMES, R16
00043d c003                      	RJMP EXIT_TIMER0
                                 
                                 STORE_DMES:
00043e 9300 0107                 	STS DMES, R16
000440 c000                      	RJMP EXIT_TIMER0
                                 
                                 EXIT_TIMER0:
000441 910f                      	POP R16
000442 bf0f                      	OUT SREG, R16
000443 910f                      	POP R16


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :  15 r0 :   0 r1 :  15 r2 :  11 r3 :   5 r4 :   1 
r5 :   3 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   8 
r13:  11 r14:   4 r15:   0 r16: 345 r17:  27 r18:   5 r19:  10 r20:  29 
r21:  12 r22:  30 r23:   0 r24:  19 r25:   0 r26:   0 r27:   8 r28:   8 
r29:   0 r30:  33 r31:  30 
Registers used: 21 out of 35 (60.0%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :  15 add   :  15 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  59 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  36 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  22 cbi   :  31 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  32 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  95 cpse  :  17 dec   :  20 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   2 inc   :  32 jmp   :   3 
ld    :   0 ldd   :   0 ldi   : 111 lds   :  59 lpm   :  30 lsl   :   0 
lsr   :   0 mov   :   9 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  25 pop   :   4 
push  :   4 rcall :   0 ret   :  16 reti  :   2 rjmp  : 114 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  20 sbic  :   2 sbis  :  10 
sbiw  :   0 sbr   :   0 sbrc  :   4 sbrs  :   6 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  93 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 31 out of 113 (27.4%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00088a   2104     26   2130   32768   6.5%
[.dseg] 0x000100 0x00010d      0     13     13    2048   0.6%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
