Partition Merge report for PWM_avalonSlave
Fri Nov 29 12:35:58 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Fri Nov 29 12:35:58 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; PWM_avalonSlave                             ;
; Top-level Entity Name           ; DE0_Nano_SoC_top_level                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2496                                        ;
; Total pins                      ; 39                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,112,448                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; Source File            ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                  ;
+---------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------+---------+
; Name                                              ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                 ; Details ;
+---------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------+---------+
; FPGA_CLK1_50~inputCLKENA0                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                                      ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|vcc                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                              ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; pwm_system:u0|PWM_AvalonSlave:pwm_0|ReadData[7]~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; pwm_system:u0|PWM_AvalonSlave:pwm_0|ReadData[7]~0 ; N/A     ;
; pwm_system:u0|PWM_AvalonSlave:pwm_0|ReadData[7]~0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; pwm_system:u0|PWM_AvalonSlave:pwm_0|ReadData[7]~0 ; N/A     ;
+---------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                       ;
+---------------------------------------------+---------+---------------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top     ; pzdyqx:nabboc ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------+---------------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1379    ; 53            ; 95               ; 171                            ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Combinational ALUT usage for logic          ; 2002    ; 94            ; 149              ; 196                            ; 0                              ;
;     -- 7 input functions                    ; 18      ; 3             ; 3                ; 0                              ; 0                              ;
;     -- 6 input functions                    ; 501     ; 13            ; 36               ; 56                             ; 0                              ;
;     -- 5 input functions                    ; 454     ; 15            ; 24               ; 22                             ; 0                              ;
;     -- 4 input functions                    ; 303     ; 18            ; 28               ; 21                             ; 0                              ;
;     -- <=3 input functions                  ; 726     ; 45            ; 58               ; 97                             ; 0                              ;
; Memory ALUT usage                           ; 0       ; 0             ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                      ; 0       ; 0             ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                      ; 0       ; 0             ; 0                ; 0                              ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Dedicated logic registers                   ; 2026    ; 72            ; 119              ; 279                            ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
;                                             ;         ;               ;                  ;                                ;                                ;
; I/O pins                                    ; 39      ; 0             ; 0                ; 0                              ; 0                              ;
; I/O registers                               ; 0       ; 0             ; 0                ; 0                              ; 0                              ;
; Total block memory bits                     ; 1112320 ; 0             ; 0                ; 128                            ; 0                              ;
; Total block memory implementation bits      ; 0       ; 0             ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 0       ; 0             ; 0                ; 0                              ; 1                              ;
; DSP block                                   ; 3       ; 0             ; 0                ; 0                              ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Connections                                 ;         ;               ;                  ;                                ;                                ;
;     -- Input Connections                    ; 329     ; 63            ; 195              ; 522                            ; 1                              ;
;     -- Registered Input Connections         ; 143     ; 28            ; 136              ; 300                            ; 0                              ;
;     -- Output Connections                   ; 158     ; 6             ; 444              ; 35                             ; 467                            ;
;     -- Registered Output Connections        ; 8       ; 4             ; 444              ; 0                              ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Internal Connections                        ;         ;               ;                  ;                                ;                                ;
;     -- Total Connections                    ; 22996   ; 549           ; 1510             ; 1862                           ; 476                            ;
;     -- Registered Connections               ; 8878    ; 349           ; 1193             ; 962                            ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; External Connections                        ;         ;               ;                  ;                                ;                                ;
;     -- Top                                  ; 72      ; 1             ; 206              ; 111                            ; 97                             ;
;     -- pzdyqx:nabboc                        ; 1       ; 0             ; 38               ; 0                              ; 30                             ;
;     -- sld_hub:auto_hub                     ; 206     ; 38            ; 28               ; 204                            ; 163                            ;
;     -- sld_signaltap:auto_signaltap_0       ; 111     ; 0             ; 204              ; 64                             ; 178                            ;
;     -- hard_block:auto_generated_inst       ; 97      ; 30            ; 163              ; 178                            ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Partition Interface                         ;         ;               ;                  ;                                ;                                ;
;     -- Input Ports                          ; 41      ; 11            ; 144              ; 72                             ; 4                              ;
;     -- Output Ports                         ; 6       ; 4             ; 161              ; 17                             ; 9                              ;
;     -- Bidir Ports                          ; 36      ; 0             ; 0                ; 0                              ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Registered Ports                            ;         ;               ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0       ; 2             ; 11               ; 7                              ; 0                              ;
;     -- Registered Output Ports              ; 0       ; 3             ; 88               ; 3                              ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Port Connectivity                           ;         ;               ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0       ; 0             ; 3                ; 18                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0       ; 0             ; 53               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0       ; 0             ; 0                ; 14                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0       ; 0             ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0       ; 0             ; 113              ; 5                              ; 0                              ;
;     -- Output Ports with no Source          ; 0       ; 0             ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0       ; 2             ; 118              ; 19                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0       ; 0             ; 98               ; 5                              ; 0                              ;
+---------------------------------------------+---------+---------------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                             ; Partition ; Type          ; Location ; Status                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK1_50                                                                                                                                                                                              ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK1_50~input                                                                                                                                                                                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[0]                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[0]                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[0]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[10]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[10]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[10]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[11]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[11]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[11]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[12]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[12]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[12]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[13]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[13]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[13]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[14]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[14]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[14]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[15]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[15]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[15]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[16]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[16]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[16]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[17]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[17]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[17]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[18]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[18]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[18]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[19]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[19]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[19]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[1]                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[1]                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[1]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[20]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[20]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[20]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[21]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[21]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[21]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[22]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[22]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[22]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[23]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[23]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[23]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[24]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[24]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[24]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[25]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[25]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[25]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[26]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[26]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[26]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[27]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[27]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[27]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[28]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[28]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[28]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[29]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[29]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[29]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[2]                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[2]                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[2]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[30]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[30]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[30]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[31]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[31]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[31]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[32]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[32]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[32]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[33]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[33]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[33]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[34]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[34]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[34]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[35]                                                                                                                                                                                                       ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[35]                                                                                                                                                                                                ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[35]~output                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[3]                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[3]                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[3]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[4]                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[4]                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[4]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[5]                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[5]                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[5]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[6]                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[6]                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[6]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[7]                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[7]                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[7]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[8]                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[8]                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[8]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; GPIO_0[9]                                                                                                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[9]                                                                                                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[9]~output                                                                                                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; KEY_N[0]                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY_N[0]                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY_N[0]~input                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; KEY_N[1]                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY_N[1]                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY_N[1]~input                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_pwm_system_jtag_uart_0_alt_jtag_atlantic_clr                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_pwm_system_jtag_uart_0_alt_jtag_atlantic_ena                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_pwm_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_pwm_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_pwm_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_pwm_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_pwm_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_pwm_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_pwm_system_jtag_uart_0_alt_jtag_atlantic_raw_tck                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_pwm_system_jtag_uart_0_alt_jtag_atlantic_tdi                                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_pwm_system_jtag_uart_0_alt_jtag_atlantic_tdo                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_pwm_system_jtag_uart_0_alt_jtag_atlantic_usr1                                                                                                                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_pwm_system_nios2_gen2_0_cpu_nios2_oci_the_pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper_pwm_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
; laejrgibqjgjcajif0v92jmfv                                                                                                                                                                                        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                  ;           ;               ;          ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                           ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 1696               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 2441               ;
;     -- 7 input functions                    ; 24                 ;
;     -- 6 input functions                    ; 606                ;
;     -- 5 input functions                    ; 515                ;
;     -- 4 input functions                    ; 370                ;
;     -- <=3 input functions                  ; 926                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 2496               ;
;                                             ;                    ;
; I/O pins                                    ; 39                 ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 1112448            ;
;                                             ;                    ;
; Total DSP Blocks                            ; 3                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 2412               ;
; Total fan-out                               ; 26139              ;
; Average fan-out                             ; 4.82               ;
+---------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; pwm_system:u0|pwm_system_jtag_uart_0:jtag_uart_0|pwm_system_jtag_uart_0_scfifo_r:the_pwm_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; pwm_system:u0|pwm_system_jtag_uart_0:jtag_uart_0|pwm_system_jtag_uart_0_scfifo_w:the_pwm_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; pwm_system:u0|pwm_system_nios2_gen2_0:nios2_gen2_0|pwm_system_nios2_gen2_0_cpu:cpu|pwm_system_nios2_gen2_0_cpu_bht_module:pwm_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                            ;
; pwm_system:u0|pwm_system_nios2_gen2_0:nios2_gen2_0|pwm_system_nios2_gen2_0_cpu:cpu|pwm_system_nios2_gen2_0_cpu_dc_data_module:pwm_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                            ;
; pwm_system:u0|pwm_system_nios2_gen2_0:nios2_gen2_0|pwm_system_nios2_gen2_0_cpu:cpu|pwm_system_nios2_gen2_0_cpu_dc_tag_module:pwm_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 10           ; 64           ; 10           ; 640     ; None                            ;
; pwm_system:u0|pwm_system_nios2_gen2_0:nios2_gen2_0|pwm_system_nios2_gen2_0_cpu:cpu|pwm_system_nios2_gen2_0_cpu_dc_victim_module:pwm_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                            ;
; pwm_system:u0|pwm_system_nios2_gen2_0:nios2_gen2_0|pwm_system_nios2_gen2_0_cpu:cpu|pwm_system_nios2_gen2_0_cpu_ic_data_module:pwm_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                            ;
; pwm_system:u0|pwm_system_nios2_gen2_0:nios2_gen2_0|pwm_system_nios2_gen2_0_cpu:cpu|pwm_system_nios2_gen2_0_cpu_ic_tag_module:pwm_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 15           ; 128          ; 15           ; 1920    ; None                            ;
; pwm_system:u0|pwm_system_nios2_gen2_0:nios2_gen2_0|pwm_system_nios2_gen2_0_cpu:cpu|pwm_system_nios2_gen2_0_cpu_nios2_oci:the_pwm_system_nios2_gen2_0_cpu_nios2_oci|pwm_system_nios2_gen2_0_cpu_nios2_ocimem:the_pwm_system_nios2_gen2_0_cpu_nios2_ocimem|pwm_system_nios2_gen2_0_cpu_ociram_sp_ram_module:pwm_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                            ;
; pwm_system:u0|pwm_system_nios2_gen2_0:nios2_gen2_0|pwm_system_nios2_gen2_0_cpu:cpu|pwm_system_nios2_gen2_0_cpu_register_bank_a_module:pwm_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; pwm_system:u0|pwm_system_nios2_gen2_0:nios2_gen2_0|pwm_system_nios2_gen2_0_cpu:cpu|pwm_system_nios2_gen2_0_cpu_register_bank_b_module:pwm_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                            ;
; pwm_system:u0|pwm_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_pqn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; pwm_system_onchip_memory2_0.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8884:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 1            ; 128          ; 1            ; 128     ; None                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+


+-----------------------------------------------+
; Partition Merge DSP Block Usage Summary       ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 29 12:35:52 2019
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off PWM_avalonSlave -c PWM_avalonSlave --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "pzdyqx:nabboc"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY_N[1]" File: C:/intelFPGA_lite/PWM_avalonSlave/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 38
Info (21057): Implemented 4283 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 1 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 3872 logic cells
    Info (21064): Implemented 364 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4797 megabytes
    Info: Processing ended: Fri Nov 29 12:35:59 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


