

================================================================
== Vitis HLS Report for 'fft_16pt_Pipeline_VITIS_LOOP_165_1'
================================================================
* Date:           Sun Aug 31 16:41:44 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.471 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_165_1  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_7 = load i4 %i" [radixfft/core.cpp:167]   --->   Operation 8 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.30ns)   --->   "%icmp_ln165 = icmp_eq  i4 %i_7, i4 8" [radixfft/core.cpp:165]   --->   Operation 9 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%add_ln165 = add i4 %i_7, i4 1" [radixfft/core.cpp:165]   --->   Operation 11 'add' 'add_ln165' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %for.inc.split, void %for.body.i.preheader.exitStub" [radixfft/core.cpp:165]   --->   Operation 12 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i4 %i_7" [radixfft/core.cpp:167]   --->   Operation 13 'trunc' 'trunc_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln167, i1 0" [radixfft/core.cpp:167]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i2 %shl_ln" [radixfft/core.cpp:167]   --->   Operation 15 'zext' 'zext_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_real_0_addr = getelementptr i32 %in_real_0, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 16 'getelementptr' 'in_real_0_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_real_1_addr = getelementptr i32 %in_real_1, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 17 'getelementptr' 'in_real_1_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_real_2_addr = getelementptr i32 %in_real_2, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 18 'getelementptr' 'in_real_2_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_real_3_addr = getelementptr i32 %in_real_3, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 19 'getelementptr' 'in_real_3_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_imag_0_addr = getelementptr i32 %in_imag_0, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 20 'getelementptr' 'in_imag_0_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_imag_1_addr = getelementptr i32 %in_imag_1, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 21 'getelementptr' 'in_imag_1_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_imag_2_addr = getelementptr i32 %in_imag_2, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 22 'getelementptr' 'in_imag_2_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_imag_3_addr = getelementptr i32 %in_imag_3, i64 0, i64 %zext_ln167" [radixfft/core.cpp:167]   --->   Operation 23 'getelementptr' 'in_imag_3_addr' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%in_real_0_load = load i2 %in_real_0_addr" [radixfft/core.cpp:167]   --->   Operation 24 'load' 'in_real_0_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%in_real_1_load = load i2 %in_real_1_addr" [radixfft/core.cpp:167]   --->   Operation 25 'load' 'in_real_1_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%in_real_2_load = load i2 %in_real_2_addr" [radixfft/core.cpp:167]   --->   Operation 26 'load' 'in_real_2_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%in_real_3_load = load i2 %in_real_3_addr" [radixfft/core.cpp:167]   --->   Operation 27 'load' 'in_real_3_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%in_imag_0_load = load i2 %in_imag_0_addr" [radixfft/core.cpp:167]   --->   Operation 28 'load' 'in_imag_0_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%in_imag_1_load = load i2 %in_imag_1_addr" [radixfft/core.cpp:167]   --->   Operation 29 'load' 'in_imag_1_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%in_imag_2_load = load i2 %in_imag_2_addr" [radixfft/core.cpp:167]   --->   Operation 30 'load' 'in_imag_2_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%in_imag_3_load = load i2 %in_imag_3_addr" [radixfft/core.cpp:167]   --->   Operation 31 'load' 'in_imag_3_load' <Predicate = (!icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_7, i32 2" [radixfft/core.cpp:167]   --->   Operation 32 'bitselect' 'tmp_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %tmp_1, void %arrayidx39.1.case.0, void %arrayidx39.1.case.1" [radixfft/core.cpp:167]   --->   Operation 33 'br' 'br_ln167' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln165 = store i4 %add_ln165, i4 %i" [radixfft/core.cpp:165]   --->   Operation 34 'store' 'store_ln165' <Predicate = (!icmp_ln165)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln165 = br void %for.inc" [radixfft/core.cpp:165]   --->   Operation 35 'br' 'br_ln165' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.47>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i4 %i_7" [radixfft/core.cpp:165]   --->   Operation 36 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln166 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:166]   --->   Operation 37 'specpipeline' 'specpipeline_ln166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [radixfft/core.cpp:165]   --->   Operation 38 'specloopname' 'specloopname_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i2 %trunc_ln165" [radixfft/core.cpp:167]   --->   Operation 39 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%e_in_real_V_16_addr = getelementptr i32 %e_in_real_V_16, i64 0, i64 %zext_ln167_1" [radixfft/core.cpp:167]   --->   Operation 40 'getelementptr' 'e_in_real_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%e_in_real_V_17_addr = getelementptr i32 %e_in_real_V_17, i64 0, i64 %zext_ln167_1" [radixfft/core.cpp:167]   --->   Operation 41 'getelementptr' 'e_in_real_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%e_in_imag_V_16_addr = getelementptr i32 %e_in_imag_V_16, i64 0, i64 %zext_ln167_1" [radixfft/core.cpp:167]   --->   Operation 42 'getelementptr' 'e_in_imag_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%e_in_imag_V_17_addr = getelementptr i32 %e_in_imag_V_17, i64 0, i64 %zext_ln167_1" [radixfft/core.cpp:167]   --->   Operation 43 'getelementptr' 'e_in_imag_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_7, i32 1, i32 2" [radixfft/core.cpp:167]   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%in_real_0_load = load i2 %in_real_0_addr" [radixfft/core.cpp:167]   --->   Operation 45 'load' 'in_real_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 46 [1/2] (2.32ns)   --->   "%in_real_1_load = load i2 %in_real_1_addr" [radixfft/core.cpp:167]   --->   Operation 46 'load' 'in_real_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 47 [1/2] (2.32ns)   --->   "%in_real_2_load = load i2 %in_real_2_addr" [radixfft/core.cpp:167]   --->   Operation 47 'load' 'in_real_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 48 [1/2] (2.32ns)   --->   "%in_real_3_load = load i2 %in_real_3_addr" [radixfft/core.cpp:167]   --->   Operation 48 'load' 'in_real_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 49 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i2 %trunc_ln" [radixfft/core.cpp:167]   --->   Operation 49 'mux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%in_imag_0_load = load i2 %in_imag_0_addr" [radixfft/core.cpp:167]   --->   Operation 50 'load' 'in_imag_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%in_imag_1_load = load i2 %in_imag_1_addr" [radixfft/core.cpp:167]   --->   Operation 51 'load' 'in_imag_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 52 [1/2] (2.32ns)   --->   "%in_imag_2_load = load i2 %in_imag_2_addr" [radixfft/core.cpp:167]   --->   Operation 52 'load' 'in_imag_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 53 [1/2] (2.32ns)   --->   "%in_imag_3_load = load i2 %in_imag_3_addr" [radixfft/core.cpp:167]   --->   Operation 53 'load' 'in_imag_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 54 [1/1] (1.82ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i2 %trunc_ln" [radixfft/core.cpp:167]   --->   Operation 54 'mux' 'tmp_s' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln167 = store i32 %tmp, i2 %e_in_real_V_16_addr" [radixfft/core.cpp:167]   --->   Operation 55 'store' 'store_ln167' <Predicate = (!tmp_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln167 = store i32 %tmp_s, i2 %e_in_imag_V_16_addr" [radixfft/core.cpp:167]   --->   Operation 56 'store' 'store_ln167' <Predicate = (!tmp_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln167 = br void %arrayidx39.1.exit" [radixfft/core.cpp:167]   --->   Operation 57 'br' 'br_ln167' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.32ns)   --->   "%store_ln167 = store i32 %tmp, i2 %e_in_real_V_17_addr" [radixfft/core.cpp:167]   --->   Operation 58 'store' 'store_ln167' <Predicate = (tmp_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln167 = store i32 %tmp_s, i2 %e_in_imag_V_17_addr" [radixfft/core.cpp:167]   --->   Operation 59 'store' 'store_ln167' <Predicate = (tmp_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln167 = br void %arrayidx39.1.exit" [radixfft/core.cpp:167]   --->   Operation 60 'br' 'br_ln167' <Predicate = (tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ e_in_imag_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ e_in_imag_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ e_in_real_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ e_in_real_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_imag_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 010]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
i_7                 (load             ) [ 011]
icmp_ln165          (icmp             ) [ 010]
empty               (speclooptripcount) [ 000]
add_ln165           (add              ) [ 000]
br_ln165            (br               ) [ 000]
trunc_ln167         (trunc            ) [ 000]
shl_ln              (bitconcatenate   ) [ 000]
zext_ln167          (zext             ) [ 000]
in_real_0_addr      (getelementptr    ) [ 011]
in_real_1_addr      (getelementptr    ) [ 011]
in_real_2_addr      (getelementptr    ) [ 011]
in_real_3_addr      (getelementptr    ) [ 011]
in_imag_0_addr      (getelementptr    ) [ 011]
in_imag_1_addr      (getelementptr    ) [ 011]
in_imag_2_addr      (getelementptr    ) [ 011]
in_imag_3_addr      (getelementptr    ) [ 011]
tmp_1               (bitselect        ) [ 011]
br_ln167            (br               ) [ 000]
store_ln165         (store            ) [ 000]
br_ln165            (br               ) [ 000]
trunc_ln165         (trunc            ) [ 000]
specpipeline_ln166  (specpipeline     ) [ 000]
specloopname_ln165  (specloopname     ) [ 000]
zext_ln167_1        (zext             ) [ 000]
e_in_real_V_16_addr (getelementptr    ) [ 000]
e_in_real_V_17_addr (getelementptr    ) [ 000]
e_in_imag_V_16_addr (getelementptr    ) [ 000]
e_in_imag_V_17_addr (getelementptr    ) [ 000]
trunc_ln            (partselect       ) [ 000]
in_real_0_load      (load             ) [ 000]
in_real_1_load      (load             ) [ 000]
in_real_2_load      (load             ) [ 000]
in_real_3_load      (load             ) [ 000]
tmp                 (mux              ) [ 000]
in_imag_0_load      (load             ) [ 000]
in_imag_1_load      (load             ) [ 000]
in_imag_2_load      (load             ) [ 000]
in_imag_3_load      (load             ) [ 000]
tmp_s               (mux              ) [ 000]
store_ln167         (store            ) [ 000]
store_ln167         (store            ) [ 000]
br_ln167            (br               ) [ 000]
store_ln167         (store            ) [ 000]
store_ln167         (store            ) [ 000]
br_ln167            (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="e_in_imag_V_17">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_in_imag_V_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="e_in_imag_V_16">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_in_imag_V_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e_in_real_V_17">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_in_real_V_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="e_in_real_V_16">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_in_real_V_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_real_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_real_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_real_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_real_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_imag_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_imag_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_imag_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_imag_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="in_real_0_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="2" slack="0"/>
<pin id="68" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_0_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="in_real_1_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="2" slack="0"/>
<pin id="75" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_1_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="in_real_2_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="2" slack="0"/>
<pin id="82" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_2_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="in_real_3_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="2" slack="0"/>
<pin id="89" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_real_3_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="in_imag_0_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="2" slack="0"/>
<pin id="96" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_0_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="in_imag_1_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="2" slack="0"/>
<pin id="103" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_1_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_imag_2_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="2" slack="0"/>
<pin id="110" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_2_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="in_imag_3_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="2" slack="0"/>
<pin id="117" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_imag_3_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_0_load/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_1_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_2_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_real_3_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_0_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_1_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_2_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_imag_3_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="e_in_real_V_16_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="2" slack="0"/>
<pin id="172" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_16_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="e_in_real_V_17_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="2" slack="0"/>
<pin id="179" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_real_V_17_addr/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="e_in_imag_V_16_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="2" slack="0"/>
<pin id="186" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_16_addr/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="e_in_imag_V_17_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="2" slack="0"/>
<pin id="193" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_in_imag_V_17_addr/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln167_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln167_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln167_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln167_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_7_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln165_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln165_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln167_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln167/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="shl_ln_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln167_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln165_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln165/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln165_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="1"/>
<pin id="279" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln165/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln167_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="1"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="0" index="3" bw="3" slack="0"/>
<pin id="293" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="0" index="3" bw="32" slack="0"/>
<pin id="302" dir="0" index="4" bw="32" slack="0"/>
<pin id="303" dir="0" index="5" bw="2" slack="0"/>
<pin id="304" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_s_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="0" index="3" bw="32" slack="0"/>
<pin id="318" dir="0" index="4" bw="32" slack="0"/>
<pin id="319" dir="0" index="5" bw="2" slack="0"/>
<pin id="320" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="336" class="1005" name="i_7_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="345" class="1005" name="in_real_0_addr_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="1"/>
<pin id="347" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_0_addr "/>
</bind>
</comp>

<comp id="350" class="1005" name="in_real_1_addr_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="1"/>
<pin id="352" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_1_addr "/>
</bind>
</comp>

<comp id="355" class="1005" name="in_real_2_addr_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="1"/>
<pin id="357" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_2_addr "/>
</bind>
</comp>

<comp id="360" class="1005" name="in_real_3_addr_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="1"/>
<pin id="362" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_real_3_addr "/>
</bind>
</comp>

<comp id="365" class="1005" name="in_imag_0_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="1"/>
<pin id="367" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_0_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="in_imag_1_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="1"/>
<pin id="372" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_1_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="in_imag_2_addr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="1"/>
<pin id="377" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_2_addr "/>
</bind>
</comp>

<comp id="380" class="1005" name="in_imag_3_addr_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="1"/>
<pin id="382" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_imag_3_addr "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="40" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="64" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="71" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="78" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="85" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="92" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="99" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="106" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="113" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="168" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="182" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="175" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="189" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="225" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="225" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="263"><net_src comp="252" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="225" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="234" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="24" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="305"><net_src comp="58" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="120" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="126" pin="3"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="132" pin="3"/><net_sink comp="297" pin=3"/></net>

<net id="309"><net_src comp="138" pin="3"/><net_sink comp="297" pin=4"/></net>

<net id="310"><net_src comp="288" pin="4"/><net_sink comp="297" pin=5"/></net>

<net id="311"><net_src comp="297" pin="6"/><net_sink comp="196" pin=1"/></net>

<net id="312"><net_src comp="297" pin="6"/><net_sink comp="208" pin=1"/></net>

<net id="321"><net_src comp="58" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="144" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="150" pin="3"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="156" pin="3"/><net_sink comp="313" pin=3"/></net>

<net id="325"><net_src comp="162" pin="3"/><net_sink comp="313" pin=4"/></net>

<net id="326"><net_src comp="288" pin="4"/><net_sink comp="313" pin=5"/></net>

<net id="327"><net_src comp="313" pin="6"/><net_sink comp="202" pin=1"/></net>

<net id="328"><net_src comp="313" pin="6"/><net_sink comp="214" pin=1"/></net>

<net id="332"><net_src comp="60" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="339"><net_src comp="225" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="348"><net_src comp="64" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="353"><net_src comp="71" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="358"><net_src comp="78" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="363"><net_src comp="85" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="368"><net_src comp="92" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="373"><net_src comp="99" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="378"><net_src comp="106" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="383"><net_src comp="113" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="388"><net_src comp="264" pin="3"/><net_sink comp="385" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: e_in_imag_V_17 | {2 }
	Port: e_in_imag_V_16 | {2 }
	Port: e_in_real_V_17 | {2 }
	Port: e_in_real_V_16 | {2 }
 - Input state : 
	Port: fft_16pt_Pipeline_VITIS_LOOP_165_1 : in_real_0 | {1 2 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_165_1 : in_real_1 | {1 2 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_165_1 : in_real_2 | {1 2 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_165_1 : in_real_3 | {1 2 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_165_1 : in_imag_0 | {1 2 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_165_1 : in_imag_1 | {1 2 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_165_1 : in_imag_2 | {1 2 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_165_1 : in_imag_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_7 : 1
		icmp_ln165 : 2
		add_ln165 : 2
		br_ln165 : 3
		trunc_ln167 : 2
		shl_ln : 3
		zext_ln167 : 4
		in_real_0_addr : 5
		in_real_1_addr : 5
		in_real_2_addr : 5
		in_real_3_addr : 5
		in_imag_0_addr : 5
		in_imag_1_addr : 5
		in_imag_2_addr : 5
		in_imag_3_addr : 5
		in_real_0_load : 6
		in_real_1_load : 6
		in_real_2_load : 6
		in_real_3_load : 6
		in_imag_0_load : 6
		in_imag_1_load : 6
		in_imag_2_load : 6
		in_imag_3_load : 6
		tmp_1 : 2
		br_ln167 : 3
		store_ln165 : 3
	State 2
		zext_ln167_1 : 1
		e_in_real_V_16_addr : 2
		e_in_real_V_17_addr : 2
		e_in_imag_V_16_addr : 2
		e_in_imag_V_17_addr : 2
		tmp : 1
		tmp_s : 1
		store_ln167 : 3
		store_ln167 : 3
		store_ln167 : 3
		store_ln167 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    mux   |      tmp_fu_297     |    0    |    20   |
|          |     tmp_s_fu_313    |    0    |    20   |
|----------|---------------------|---------|---------|
|    add   |   add_ln165_fu_234  |    0    |    13   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln165_fu_228  |    0    |    9    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln167_fu_240 |    0    |    0    |
|          |  trunc_ln165_fu_277 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_244    |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln167_fu_252  |    0    |    0    |
|          | zext_ln167_1_fu_280 |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|     tmp_1_fu_264    |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|   trunc_ln_fu_288   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    62   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_7_reg_336     |    4   |
|       i_reg_329      |    4   |
|in_imag_0_addr_reg_365|    2   |
|in_imag_1_addr_reg_370|    2   |
|in_imag_2_addr_reg_375|    2   |
|in_imag_3_addr_reg_380|    2   |
|in_real_0_addr_reg_345|    2   |
|in_real_1_addr_reg_350|    2   |
|in_real_2_addr_reg_355|    2   |
|in_real_3_addr_reg_360|    2   |
|     tmp_1_reg_385    |    1   |
+----------------------+--------+
|         Total        |   25   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_126 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_132 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_138 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_162 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   62   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   25   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   25   |   134  |
+-----------+--------+--------+--------+
