GowinSynthesis start
Running parser ...
Analyzing Verilog file '/opt/gowin-eda-ide/ipcore/DVI_TX/data/dvi_tx_top.v'
Analyzing included file 'top_define.v'("/opt/gowin-eda-ide/ipcore/DVI_TX/data/dvi_tx_top.v":30)
Back to file '/opt/gowin-eda-ide/ipcore/DVI_TX/data/dvi_tx_top.v'("/opt/gowin-eda-ide/ipcore/DVI_TX/data/dvi_tx_top.v":30)
Analyzing included file '/opt/gowin-eda-ide/ipcore/DVI_TX/data/static_macro_define.v'("/opt/gowin-eda-ide/ipcore/DVI_TX/data/dvi_tx_top.v":31)
Back to file '/opt/gowin-eda-ide/ipcore/DVI_TX/data/dvi_tx_top.v'("/opt/gowin-eda-ide/ipcore/DVI_TX/data/dvi_tx_top.v":31)
Analyzing included file 'dvi_tx_defines.v'("/opt/gowin-eda-ide/ipcore/DVI_TX/data/dvi_tx_top.v":32)
Back to file '/opt/gowin-eda-ide/ipcore/DVI_TX/data/dvi_tx_top.v'("/opt/gowin-eda-ide/ipcore/DVI_TX/data/dvi_tx_top.v":32)
Analyzing Verilog file '/opt/gowin-eda-ide/ipcore/DVI_TX/data/rgb2dvi.v'
Analyzing included file 'top_define.v'("/opt/gowin-eda-ide/ipcore/DVI_TX/data/rgb2dvi.v":535)
Back to file '/opt/gowin-eda-ide/ipcore/DVI_TX/data/rgb2dvi.v'("/opt/gowin-eda-ide/ipcore/DVI_TX/data/rgb2dvi.v":535)
Analyzing included file '/opt/gowin-eda-ide/ipcore/DVI_TX/data/static_macro_define.v'("/opt/gowin-eda-ide/ipcore/DVI_TX/data/rgb2dvi.v":535)
Back to file '/opt/gowin-eda-ide/ipcore/DVI_TX/data/rgb2dvi.v'("/opt/gowin-eda-ide/ipcore/DVI_TX/data/rgb2dvi.v":535)
Analyzing included file 'dvi_tx_defines.v'("/opt/gowin-eda-ide/ipcore/DVI_TX/data/rgb2dvi.v":535)
Back to file '/opt/gowin-eda-ide/ipcore/DVI_TX/data/rgb2dvi.v'("/opt/gowin-eda-ide/ipcore/DVI_TX/data/rgb2dvi.v":535)
Compiling module 'dvi_tx'("/opt/gowin-eda-ide/ipcore/DVI_TX/data/dvi_tx_top.v":34)
Compiling module '**'("/opt/gowin-eda-ide/ipcore/DVI_TX/data/rgb2dvi.v":535)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("/opt/gowin-eda-ide/ipcore/DVI_TX/data/rgb2dvi.v":535)
NOTE  (EX0101) : Current top module is "dvi_tx"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/workspace/verilog/tang20/2024/uknc/test003ho/src/ip/dvi_tx/temp/DviTx/dvi_tx.vg" completed
Generate template file "/workspace/verilog/tang20/2024/uknc/test003ho/src/ip/dvi_tx/temp/DviTx/dvi_tx_tmp.v" completed
[100%] Generate report file "/workspace/verilog/tang20/2024/uknc/test003ho/src/ip/dvi_tx/temp/DviTx/dvi_tx_syn.rpt.html" completed
GowinSynthesis finish
