<sld_project_info>
  <project>
    <hash md5_digest_80b="54ecd8b197664353f6cb"/>
  </project>
  <file_info>
    <file device="5CSEMA5F31C6" path="DE1_SOC.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="10" ir_width="10" node_addr_width="5" node_count="31"/>
  <node_info>
    <node hpath="lpm_constant_for_tests:inst159|lpm_constant:LPM_CONSTANT_component|lpm_constant_sf8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="0" mfg_id="110" node_id="3" sld_node_info="0x8186E00" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="10"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="0000000010"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1667658752"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst159_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="ghrd_top:inst124|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="0" mfg_id="110" node_id="132" sld_node_info="0xC206E00" version="1">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="132"/>
        <parameter name="sld_version" type="dec" value="1"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="203451904"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ghrd_top:inst124|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|tdo"/>
        <port name="usr_ir_out[0]" source="ghrd_top:inst124|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ghrd_top:inst124|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ghrd_top:inst124|soc_system:u0|soc_system_hps_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[2]"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.inst124_u0_hps_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ghrd_top:inst124|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="1" mfg_id="110" node_id="132" sld_node_info="0xC206E01" version="1">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="132"/>
        <parameter name="sld_version" type="dec" value="1"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="203451904"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="ghrd_top:inst124|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|tdo"/>
        <port name="usr_ir_out[0]" source="ghrd_top:inst124|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="ghrd_top:inst124|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="ghrd_top:inst124|soc_system:u0|soc_system_hps_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[2]"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.inst124_u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_normal.jtag_dc_streaming_jtag_streaming_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="ghrd_top:inst124|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" instance_id="0" mfg_id="110" node_id="128" sld_node_info="0xC006E00" version="1">
      <parameters>
        <parameter name="INSTANCE_ID" type="dec" value="0"/>
        <parameter name="SLD_NODE_INFO" type="ubin" value="00001100000000000110111000000000"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="YES"/>
        <parameter name="LOG2_TXFIFO_DEPTH" type="dec" value="6"/>
        <parameter name="LOG2_RXFIFO_DEPTH" type="dec" value="6"/>
        <parameter name="RESERVED" type="dec" value="0"/>
        <parameter name="DATA_WIDTH" type="dec" value="8"/>
        <parameter name="NODE_IR_WIDTH" type="dec" value="1"/>
        <parameter name="SCAN_LENGTH" type="dec" value="11"/>
      </parameters>
      <inputs>
        <port name="clk" source="ghrd_top:inst124|soc_system:u0|soc_system_jtag_uart:jtag_uart|clk"/>
        <port name="rst_n" source="ghrd_top:inst124|soc_system:u0|soc_system_jtag_uart:jtag_uart|rst_n"/>
        <port name="r_val" source="ghrd_top:inst124|soc_system:u0|soc_system_jtag_uart:jtag_uart|r_val"/>
        <port name="r_dat[0]" source="ghrd_top:inst124|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[0]"/>
        <port name="r_dat[1]" source="ghrd_top:inst124|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[1]"/>
        <port name="r_dat[2]" source="ghrd_top:inst124|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[2]"/>
        <port name="r_dat[3]" source="ghrd_top:inst124|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[3]"/>
        <port name="r_dat[4]" source="ghrd_top:inst124|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[4]"/>
        <port name="r_dat[5]" source="ghrd_top:inst124|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[5]"/>
        <port name="r_dat[6]" source="ghrd_top:inst124|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[6]"/>
        <port name="r_dat[7]" source="ghrd_top:inst124|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|r_dat[7]"/>
        <port name="t_dav" source="ghrd_top:inst124|soc_system:u0|soc_system_jtag_uart:jtag_uart|t_dav"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_raw_tck" source="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_raw_tck"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tck" source="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tck"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdi" source="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdi"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_rti" source="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_rti"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_shift" source="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_shift"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_update" source="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_update"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_usr1" source="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_usr1"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_clr" source="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_clr"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ena" source="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ena"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_in_0_" source="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_in_0_"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_cdr" source="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_cdr"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_sdr" source="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_sdr"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_udr" source="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_jtag_state_udr"/>
      </inputs>
      <outputs>
        <port name="r_ena"/>
        <port name="r_ena"/>
        <port name="t_ena"/>
        <port name="t_ena"/>
        <port name="t_dat[0]"/>
        <port name="t_dat[1]"/>
        <port name="t_dat[2]"/>
        <port name="t_dat[3]"/>
        <port name="t_dat[4]"/>
        <port name="t_dat[5]"/>
        <port name="t_dat[6]"/>
        <port name="t_dat[7]"/>
        <port name="t_pause"/>
        <port name="t_pause"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_tdo"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_irq"/>
        <port name="jtag.bp.inst124_u0_jtag_uart_soc_system_jtag_uart_alt_jtag_atlantic_ir_out_0_"/>
      </outputs>
    </node>
    <node hpath="ghrd_top:inst124|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" instance_id="0" mfg_id="110" node_id="9" sld_node_info="0x486E00" version="0">
      <parameters>
        <parameter name="lpm_type" type="string" value="altsource_probe"/>
        <parameter name="lpm_hint" type="string" value="UNUSED"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4746752"/>
        <parameter name="sld_ir_width" type="dec" value="4"/>
        <parameter name="instance_id" type="string" value="RST"/>
        <parameter name="probe_width" type="dec" value="0"/>
        <parameter name="source_width" type="dec" value="3"/>
        <parameter name="source_initial_value" type="string" value=" 0"/>
        <parameter name="enable_metastability" type="string" value="YES"/>
      </parameters>
      <inputs>
        <port name="probe[0]" source="ghrd_top:inst124|hps_reset:hps_reset_inst|probe"/>
        <port name="source_clk" source="ghrd_top:inst124|hps_reset:hps_reset_inst|source_clk"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_raw_tck" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_raw_tck"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_tdi" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_tdi"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_usr1" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_usr1"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_jtag_state_cdr" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_jtag_state_cdr"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_jtag_state_sdr" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_jtag_state_sdr"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_jtag_state_e1dr" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_jtag_state_e1dr"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_jtag_state_udr" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_jtag_state_udr"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_jtag_state_cir" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_jtag_state_cir"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_jtag_state_uir" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_jtag_state_uir"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_jtag_state_tlr" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_jtag_state_tlr"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_clrn" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_clrn"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_ena" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_ena"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_ir_in_0_" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_ir_in_0_"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_ir_in_1_" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_ir_in_1_"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_ir_in_2_" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_ir_in_2_"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_ir_in_3_" source="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_ir_in_3_"/>
      </inputs>
      <outputs>
        <port name="source[0]"/>
        <port name="source[1]"/>
        <port name="source[2]"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_ir_out_0_"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_ir_out_1_"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_ir_out_2_"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_ir_out_3_"/>
        <port name="jtag.bp.inst124_hps_reset_inst_altsource_probe_component_tdo"/>
      </outputs>
    </node>
    <node hpath="del_x:inst163|lpm_constant:LPM_CONSTANT_component|lpm_constant_vj8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="1" mfg_id="110" node_id="3" sld_node_info="0x8186E01" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="10"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="0000110000"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1684823928"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst163_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="del_y:inst164|lpm_constant:LPM_CONSTANT_component|lpm_constant_sj8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="2" mfg_id="110" node_id="3" sld_node_info="0x8186E02" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="10"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="0000000111"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1684823929"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst164_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="x1_0:inst90|lpm_constant:LPM_CONSTANT_component|lpm_constant_of8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="3" mfg_id="110" node_id="3" sld_node_info="0x8186E03" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="10"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="0000110000"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="2016501552"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst90_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="x2_0:inst161|lpm_constant:LPM_CONSTANT_component|lpm_constant_8g8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="4" mfg_id="110" node_id="3" sld_node_info="0x8186E04" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="10"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="1001111001"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="2016567088"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst161_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="y1_0:inst160|lpm_constant:LPM_CONSTANT_component|lpm_constant_qf8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="5" mfg_id="110" node_id="3" sld_node_info="0x8186E05" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="10"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="0001000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="2033278768"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst160_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="y2_0:inst162|lpm_constant:LPM_CONSTANT_component|lpm_constant_ri8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="6" mfg_id="110" node_id="3" sld_node_info="0x8186E06" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="10"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="0010111010"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="2033344304"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst162_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="dist:inst122|lpm_constant:LPM_CONSTANT_component|lpm_constant_5k8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="7" mfg_id="110" node_id="3" sld_node_info="0x8186E07" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="9"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="111110100"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1684632436"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst122_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="npix_min:inst114|lpm_constant:LPM_CONSTANT_component|lpm_constant_kn8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="8" mfg_id="110" node_id="3" sld_node_info="0x8186E08" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="19"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="5"/>
        <parameter name="cvalue" type="unknown" value="0000000001001011000"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1852860792"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="data_write[10]"/>
        <port name="data_write[11]"/>
        <port name="data_write[12]"/>
        <port name="data_write[13]"/>
        <port name="data_write[14]"/>
        <port name="data_write[15]"/>
        <port name="data_write[16]"/>
        <port name="data_write[17]"/>
        <port name="data_write[18]"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst114_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="const_npix:inst104|lpm_constant:LPM_CONSTANT_component|lpm_constant_bk8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="9" mfg_id="110" node_id="3" sld_node_info="0x8186E09" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="19"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="5"/>
        <parameter name="cvalue" type="unknown" value="0000100001001101000"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1885960192"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="data_write[10]"/>
        <port name="data_write[11]"/>
        <port name="data_write[12]"/>
        <port name="data_write[13]"/>
        <port name="data_write[14]"/>
        <port name="data_write[15]"/>
        <port name="data_write[16]"/>
        <port name="data_write[17]"/>
        <port name="data_write[18]"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst104_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="tv_y:inst107|lpm_constant:LPM_CONSTANT_component|lpm_constant_4k8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="10" mfg_id="110" node_id="3" sld_node_info="0x8186E0A" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="10"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="0000110010"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1953914745"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst107_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="num_x:inst146|lpm_constant:LPM_CONSTANT_component|lpm_constant_ck8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="11" mfg_id="110" node_id="3" sld_node_info="0x8186E0B" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="11"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00001010000"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="2019978869"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="data_write[10]"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst146_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="num_y:inst149|lpm_constant:LPM_CONSTANT_component|lpm_constant_6n8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="12" mfg_id="110" node_id="3" sld_node_info="0x8186E0C" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="10"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="0110101110"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="2036756085"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst149_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="num_x2:inst11174|lpm_constant:LPM_CONSTANT_component|lpm_constant_nj8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="13" mfg_id="110" node_id="3" sld_node_info="0x8186E0D" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="11"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00100111011"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="2016570982"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="data_write[10]"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst11174_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="num_y:inst133350|lpm_constant:LPM_CONSTANT_component|lpm_constant_6n8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="14" mfg_id="110" node_id="3" sld_node_info="0x8186E0E" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="10"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="0110101110"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="2036756085"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst133350_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="num_x3:inst22291|lpm_constant:LPM_CONSTANT_component|lpm_constant_hi8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="15" mfg_id="110" node_id="3" sld_node_info="0x8186E0F" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="11"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="01000100110"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="2016636518"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="data_write[10]"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst22291_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="num_vga:inst188819|lpm_constant2:inst18|lpm_constant:LPM_CONSTANT_component|lpm_constant_he8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="16" mfg_id="110" node_id="3" sld_node_info="0x8186E10" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00001010"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1684370176"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst188819_inst18_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="num_vga:inst188819|lpm_constant1:inst8|lpm_constant:LPM_CONSTANT_component|lpm_constant_9g8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="17" mfg_id="110" node_id="3" sld_node_info="0x8186E11" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="01100100"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1214344804"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst188819_inst8_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="constant_cal:inst128|lpm_constant:LPM_CONSTANT_component|lpm_constant_6g8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="18" mfg_id="110" node_id="3" sld_node_info="0x8186E12" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="11"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="01000100110"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1667463168"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="data_write[10]"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst128_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="constant_cal_y:inst129|lpm_constant:LPM_CONSTANT_component|lpm_constant_dh8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="19" mfg_id="110" node_id="3" sld_node_info="0x8186E13" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="10"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="0000001010"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1667463424"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst129_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="RAM_1PORT_OLD:inst190|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="20" mfg_id="110" node_id="3" sld_node_info="0x8186E14" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="1024"/>
        <parameter name="widthad" type="unknown" value="10"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1380928580"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="RAM_1PORT_OLD:inst190|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated|altsyncram_5ne2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="RAM_1PORT_OLD:inst190|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated|altsyncram_5ne2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="RAM_1PORT_OLD:inst190|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated|altsyncram_5ne2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="RAM_1PORT_OLD:inst190|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated|altsyncram_5ne2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="RAM_1PORT_OLD:inst190|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated|altsyncram_5ne2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="RAM_1PORT_OLD:inst190|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated|altsyncram_5ne2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="RAM_1PORT_OLD:inst190|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated|altsyncram_5ne2:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="RAM_1PORT_OLD:inst190|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated|altsyncram_5ne2:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.inst190_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="COLOR_BLOB:inst97|lpm_constant:LPM_CONSTANT_component|lpm_constant_qi8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="21" mfg_id="110" node_id="3" sld_node_info="0x8186E15" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="10100000"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1668244076"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst97_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="COLOR_CAT:inst100|lpm_constant:LPM_CONSTANT_component|lpm_constant_kd8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="22" mfg_id="110" node_id="3" sld_node_info="0x8186E16" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00011001"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1129272320"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst100_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="n_pix_frame_288:inst142|lpm_constant:LPM_CONSTANT_component|lpm_constant_lr8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="23" mfg_id="110" node_id="3" sld_node_info="0x8186E17" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="20"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="5"/>
        <parameter name="cvalue" type="unknown" value="00101010001011111111"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1852851794"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="data_write[10]"/>
        <port name="data_write[11]"/>
        <port name="data_write[12]"/>
        <port name="data_write[13]"/>
        <port name="data_write[14]"/>
        <port name="data_write[15]"/>
        <port name="data_write[16]"/>
        <port name="data_write[17]"/>
        <port name="data_write[18]"/>
        <port name="data_write[19]"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst142_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="test_in:inst120|lpm_constant:LPM_CONSTANT_component|lpm_constant_vm8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="24" mfg_id="110" node_id="3" sld_node_info="0x8186E18" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="20"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="5"/>
        <parameter name="cvalue" type="unknown" value="00000000000000000001"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="1952805748"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="data_write[10]"/>
        <port name="data_write[11]"/>
        <port name="data_write[12]"/>
        <port name="data_write[13]"/>
        <port name="data_write[14]"/>
        <port name="data_write[15]"/>
        <port name="data_write[16]"/>
        <port name="data_write[17]"/>
        <port name="data_write[18]"/>
        <port name="data_write[19]"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst120_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="con_yark:inst33|lpm_constant:LPM_CONSTANT_component|lpm_constant_vg8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="25" mfg_id="110" node_id="3" sld_node_info="0x8186E19" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="01000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="node_name" type="unknown" value="2036429419"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.inst33_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="sld_signaltap:auto_signaltap_0" instance_id="0" mfg_id="110" node_id="0" sld_node_info="0x30006E00" version="6">
      <parameters>
        <parameter name="lpm_type" type="string" value="sld_signaltap"/>
        <parameter name="sld_node_info" type="unknown" value="805334528"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="6"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="0"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="sld_data_bits" type="unknown" value="116"/>
        <parameter name="sld_trigger_bits" type="unknown" value="116"/>
        <parameter name="SLD_NODE_CRC_BITS" type="dec" value="32"/>
        <parameter name="sld_node_crc_hiword" type="unknown" value="11482"/>
        <parameter name="sld_node_crc_loword" type="unknown" value="21727"/>
        <parameter name="SLD_INCREMENTAL_ROUTING" type="dec" value="0"/>
        <parameter name="sld_sample_depth" type="unknown" value="8192"/>
        <parameter name="sld_segment_size" type="unknown" value="8192"/>
        <parameter name="sld_ram_block_type" type="unknown" value="AUTO"/>
        <parameter name="sld_state_bits" type="unknown" value="11"/>
        <parameter name="sld_buffer_full_stop" type="unknown" value="1"/>
        <parameter name="SLD_MEM_ADDRESS_BITS" type="dec" value="7"/>
        <parameter name="SLD_DATA_BIT_CNTR_BITS" type="dec" value="4"/>
        <parameter name="sld_trigger_level" type="unknown" value="1"/>
        <parameter name="sld_trigger_in_enabled" type="unknown" value="1"/>
        <parameter name="SLD_HPS_TRIGGER_IN_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_TRIGGER_OUT_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_EVENT_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_EVENT_ID" type="dec" value="0"/>
        <parameter name="sld_advanced_trigger_entity" type="unknown" value="basic,1,"/>
        <parameter name="sld_trigger_level_pipeline" type="unknown" value="1"/>
        <parameter name="sld_enable_advanced_trigger" type="unknown" value="0"/>
        <parameter name="SLD_ADVANCED_TRIGGER_1" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_2" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_3" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_4" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_5" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_6" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_7" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_8" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_9" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_10" type="string" value="NONE"/>
        <parameter name="sld_inversion_mask_length" type="unknown" value="492"/>
        <parameter name="sld_inversion_mask" type="unknown" value="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <parameter name="sld_power_up_trigger" type="unknown" value="0"/>
        <parameter name="SLD_STATE_FLOW_MGR_ENTITY" type="string" value="state_flow_mgr_entity.vhd"/>
        <parameter name="sld_state_flow_use_generated" type="unknown" value="0"/>
        <parameter name="sld_current_resource_width" type="unknown" value="1"/>
        <parameter name="sld_attribute_mem_mode" type="unknown" value="OFF"/>
        <parameter name="sld_storage_qualifier_bits" type="unknown" value="116"/>
        <parameter name="sld_storage_qualifier_gap_record" type="unknown" value="1"/>
        <parameter name="sld_storage_qualifier_mode" type="unknown" value="TRANSITIONAL"/>
        <parameter name="SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION" type="dec" value="0"/>
        <parameter name="sld_storage_qualifier_inversion_mask_length" type="unknown" value="117"/>
        <parameter name="SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY" type="string" value="basic"/>
        <parameter name="SLD_STORAGE_QUALIFIER_PIPELINE" type="dec" value="0"/>
      </parameters>
      <inputs/>
      <outputs/>
    </node>
  </node_info>
  <sld_infos>
    <sld_info hpath="qSDRAM_100MHz:inst42" name="inst42">
      <assignment_values>
        <assignment_value text="QSYS_NAME qSDRAM_100MHz HAS_SOPCINFO 1 GENERATION_ID 1445596892"/>
      </assignment_values>
      <parameters/>
    </sld_info>
    <sld_info hpath="ghrd_top:inst124|soc_system:u0" name="u0">
      <assignment_values>
        <assignment_value text="QSYS_NAME soc_system HAS_SOPCINFO 1 GENERATION_ID 1444304653"/>
      </assignment_values>
      <parameters/>
    </sld_info>
  </sld_infos>
</sld_project_info>
