{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461479242266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461479242277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 00:27:22 2016 " "Processing started: Sun Apr 24 00:27:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461479242277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461479242277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Finalproject -c Finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off Finalproject -c Finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461479242277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461479242801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_new/synthesis/main_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_new/synthesis/main_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_pll-rtl " "Found design unit 1: main_pll-rtl" {  } { { "pll_new/synthesis/main_pll.vhd" "" { Text "C:/Altera_projects/pll_new/synthesis/main_pll.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461479256254 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_pll " "Found entity 1: main_pll" {  } { { "pll_new/synthesis/main_pll.vhd" "" { Text "C:/Altera_projects/pll_new/synthesis/main_pll.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461479256254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461479256254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_new/synthesis/submodules/main_pll_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_new/synthesis/submodules/main_pll_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_pll_pll_0 " "Found entity 1: main_pll_pll_0" {  } { { "pll_new/synthesis/submodules/main_pll_pll_0.v" "" { Text "C:/Altera_projects/pll_new/synthesis/submodules/main_pll_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461479256257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461479256257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "C:/Altera_projects/VGA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461479256259 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Altera_projects/VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461479256259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461479256259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461479256262 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461479256262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461479256262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen.vhd 2 0 " "Found 2 design units, including 0 entities, in source file screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCREEN " "Found design unit 1: SCREEN" {  } { { "SCREEN.vhd" "" { Text "C:/Altera_projects/SCREEN.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461479256265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SCREEN-body " "Found design unit 2: SCREEN-body" {  } { { "SCREEN.vhd" "" { Text "C:/Altera_projects/SCREEN.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461479256265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461479256265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand-Behavioral " "Found design unit 1: rand-Behavioral" {  } { { "rand.vhd" "" { Text "C:/Altera_projects/rand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461479256267 ""} { "Info" "ISGN_ENTITY_NAME" "1 rand " "Found entity 1: rand" {  } { { "rand.vhd" "" { Text "C:/Altera_projects/rand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461479256267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461479256267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461479256302 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RESET VGA.vhd(17) " "VHDL Signal Declaration warning at VGA.vhd(17): used explicit default value for signal \"RESET\" because signal was never assigned a value" {  } { { "VGA.vhd" "" { Text "C:/Altera_projects/VGA.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1461479256303 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:C1 " "Elaborating entity \"sync\" for hierarchy \"sync:C1\"" {  } { { "VGA.vhd" "C1" { Text "C:/Altera_projects/VGA.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256318 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH sync.vhd(41) " "VHDL Process Statement warning at sync.vhd(41): signal \"SWITCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461479256321 "|VGA|sync:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REDPOS sync.vhd(41) " "VHDL Process Statement warning at sync.vhd(41): signal \"REDPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461479256321 "|VGA|sync:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNTER16 sync.vhd(43) " "VHDL Process Statement warning at sync.vhd(43): signal \"COUNTER16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461479256321 "|VGA|sync:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNTER16 sync.vhd(45) " "VHDL Process Statement warning at sync.vhd(45): signal \"COUNTER16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461479256321 "|VGA|sync:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLAG sync.vhd(56) " "VHDL Process Statement warning at sync.vhd(56): signal \"FLAG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461479256322 "|VGA|sync:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RANDOM_NUMBER sync.vhd(58) " "VHDL Process Statement warning at sync.vhd(58): signal \"RANDOM_NUMBER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461479256322 "|VGA|sync:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LED0 sync.vhd(39) " "VHDL Process Statement warning at sync.vhd(39): inferring latch(es) for signal or variable \"LED0\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461479256322 "|VGA|sync:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNTER16 sync.vhd(39) " "VHDL Process Statement warning at sync.vhd(39): inferring latch(es) for signal or variable \"COUNTER16\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461479256323 "|VGA|sync:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FFLAG sync.vhd(39) " "VHDL Process Statement warning at sync.vhd(39): inferring latch(es) for signal or variable \"FFLAG\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461479256323 "|VGA|sync:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOCATION sync.vhd(39) " "VHDL Process Statement warning at sync.vhd(39): inferring latch(es) for signal or variable \"LOCATION\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461479256323 "|VGA|sync:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REDPOS sync.vhd(39) " "VHDL Process Statement warning at sync.vhd(39): inferring latch(es) for signal or variable \"REDPOS\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461479256323 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REDPOS\[0\] sync.vhd(39) " "Inferred latch for \"REDPOS\[0\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256326 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REDPOS\[1\] sync.vhd(39) " "Inferred latch for \"REDPOS\[1\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REDPOS\[2\] sync.vhd(39) " "Inferred latch for \"REDPOS\[2\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REDPOS\[3\] sync.vhd(39) " "Inferred latch for \"REDPOS\[3\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[0\] sync.vhd(39) " "Inferred latch for \"LOCATION\[0\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[1\] sync.vhd(39) " "Inferred latch for \"LOCATION\[1\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[2\] sync.vhd(39) " "Inferred latch for \"LOCATION\[2\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[3\] sync.vhd(39) " "Inferred latch for \"LOCATION\[3\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[4\] sync.vhd(39) " "Inferred latch for \"LOCATION\[4\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[5\] sync.vhd(39) " "Inferred latch for \"LOCATION\[5\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[6\] sync.vhd(39) " "Inferred latch for \"LOCATION\[6\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[7\] sync.vhd(39) " "Inferred latch for \"LOCATION\[7\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[8\] sync.vhd(39) " "Inferred latch for \"LOCATION\[8\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[9\] sync.vhd(39) " "Inferred latch for \"LOCATION\[9\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[10\] sync.vhd(39) " "Inferred latch for \"LOCATION\[10\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[11\] sync.vhd(39) " "Inferred latch for \"LOCATION\[11\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FFLAG sync.vhd(39) " "Inferred latch for \"FFLAG\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256327 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[0\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[0\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256328 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[1\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[1\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256328 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[2\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[2\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256328 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[3\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[3\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256328 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[4\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[4\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256328 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[5\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[5\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256328 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[6\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[6\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256328 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[7\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[7\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256328 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[8\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[8\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256328 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[9\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[9\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256328 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[10\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[10\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256328 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[11\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[11\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256328 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[12\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[12\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256328 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[13\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[13\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[14\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[14\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[15\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[15\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[16\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[16\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[17\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[17\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[18\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[18\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[19\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[19\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[20\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[20\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[21\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[21\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[22\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[22\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[23\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[23\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[24\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[24\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[25\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[25\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[26\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[26\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[27\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[27\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[28\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[28\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256329 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[29\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[29\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256330 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[30\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[30\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256330 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[31\] sync.vhd(39) " "Inferred latch for \"COUNTER16\[31\]\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256330 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED0 sync.vhd(39) " "Inferred latch for \"LED0\" at sync.vhd(39)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461479256330 "|VGA|sync:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand sync:C1\|rand:C3 " "Elaborating entity \"rand\" for hierarchy \"sync:C1\|rand:C3\"" {  } { { "sync.vhd" "C3" { Text "C:/Altera_projects/sync.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_pll main_pll:C2 " "Elaborating entity \"main_pll\" for hierarchy \"main_pll:C2\"" {  } { { "VGA.vhd" "C2" { Text "C:/Altera_projects/VGA.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_pll_pll_0 main_pll:C2\|main_pll_pll_0:pll_0 " "Elaborating entity \"main_pll_pll_0\" for hierarchy \"main_pll:C2\|main_pll_pll_0:pll_0\"" {  } { { "pll_new/synthesis/main_pll.vhd" "pll_0" { Text "C:/Altera_projects/pll_new/synthesis/main_pll.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "pll_new/synthesis/submodules/main_pll_pll_0.v" "altera_pll_i" { Text "C:/Altera_projects/pll_new/synthesis/submodules/main_pll_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256390 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1461479256395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "pll_new/synthesis/submodules/main_pll_pll_0.v" "" { Text "C:/Altera_projects/pll_new/synthesis/submodules/main_pll_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461479256396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175000 MHz " "Parameter \"output_clock_frequency0\" = \"25.175000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479256402 ""}  } { { "pll_new/synthesis/submodules/main_pll_pll_0.v" "" { Text "C:/Altera_projects/pll_new/synthesis/submodules/main_pll_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461479256402 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1461479257079 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sync:C1\|FFLAG sync:C1\|LED0 " "Duplicate LATCH primitive \"sync:C1\|FFLAG\" merged with LATCH primitive \"sync:C1\|LED0\"" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461479257160 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1461479257160 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Altera_projects/VGA.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461479257243 "|VGA|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Altera_projects/VGA.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461479257243 "|VGA|VGA_BLANK_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461479257243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1461479257372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461479257868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461479257868 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1461479257932 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1461479257932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461479257990 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461479257990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Implemented 189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461479257990 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1461479257990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461479257990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461479258057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 00:27:38 2016 " "Processing ended: Sun Apr 24 00:27:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461479258057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461479258057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461479258057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461479258057 ""}
