// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_1.h"
#include "conv_2.h"
#include "dense_out.h"
#include "max_pool_1.h"
#include "max_pool_2.h"
#include "dense_1.h"
#include "dense_2.h"
#include "flat.h"
#include "cnn_fpext_32ns_64KfY.h"
#include "cnn_conv_1_input_zec.h"
#include "cnn_conv_1_input_Aem.h"
#include "cnn_conv_1_input_DeQ.h"
#include "cnn_conv_1_out_0_V.h"
#include "cnn_max_pool_1_ouIfE.h"
#include "cnn_conv_2_out_V.h"
#include "cnn_max_pool_2_ouJfO.h"
#include "cnn_dense_1_out_V.h"
#include "cnn_dense_2_out_V.h"
#include "dense_out_dense_axdS.h"

namespace ap_rtl {

struct cnn : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > cnn_input_address0;
    sc_out< sc_logic > cnn_input_ce0;
    sc_in< sc_lv<32> > cnn_input_q0;
    sc_out< sc_lv<4> > prediction_output_address0;
    sc_out< sc_logic > prediction_output_ce0;
    sc_out< sc_logic > prediction_output_we0;
    sc_out< sc_lv<32> > prediction_output_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_conv_1_input_zec* conv_1_input_0_0_V_U;
    cnn_conv_1_input_Aem* conv_1_input_0_1_V_U;
    cnn_conv_1_input_Aem* conv_1_input_0_2_V_U;
    cnn_conv_1_input_Aem* conv_1_input_1_0_V_U;
    cnn_conv_1_input_DeQ* conv_1_input_1_1_V_U;
    cnn_conv_1_input_DeQ* conv_1_input_1_2_V_U;
    cnn_conv_1_input_Aem* conv_1_input_2_0_V_U;
    cnn_conv_1_input_DeQ* conv_1_input_2_1_V_U;
    cnn_conv_1_input_DeQ* conv_1_input_2_2_V_U;
    cnn_conv_1_out_0_V* conv_1_out_0_V_U;
    cnn_conv_1_out_0_V* conv_1_out_1_V_U;
    cnn_max_pool_1_ouIfE* max_pool_1_out_V_U;
    cnn_conv_2_out_V* conv_2_out_V_U;
    cnn_max_pool_2_ouJfO* max_pool_2_out_V_U;
    cnn_max_pool_2_ouJfO* flat_array_V_U;
    cnn_dense_1_out_V* dense_1_out_V_U;
    cnn_dense_2_out_V* dense_2_out_V_U;
    dense_out_dense_axdS* prediction_V_U;
    conv_1* grp_conv_1_fu_617;
    conv_2* grp_conv_2_fu_636;
    dense_out* grp_dense_out_fu_646;
    max_pool_1* grp_max_pool_1_fu_662;
    max_pool_2* grp_max_pool_2_fu_669;
    dense_1* grp_dense_1_fu_675;
    dense_2* grp_dense_2_fu_685;
    flat* grp_flat_fu_695;
    cnn_fpext_32ns_64KfY<1,2,32,64>* cnn_fpext_32ns_64KfY_U93;
    sc_signal< sc_lv<25> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > add_ln23_fu_705_p2;
    sc_signal< sc_lv<11> > add_ln23_reg_1489;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > i_1_fu_717_p2;
    sc_signal< sc_lv<5> > i_1_reg_1497;
    sc_signal< sc_lv<10> > ix_in_fu_723_p2;
    sc_signal< sc_lv<10> > ix_in_reg_1502;
    sc_signal< sc_lv<1> > icmp_ln23_fu_711_p2;
    sc_signal< sc_lv<3> > trunc_ln203_fu_729_p1;
    sc_signal< sc_lv<3> > trunc_ln203_reg_1507;
    sc_signal< sc_lv<8> > add_ln203_fu_771_p2;
    sc_signal< sc_lv<8> > add_ln203_reg_1511;
    sc_signal< sc_lv<8> > add_ln203_13_fu_777_p2;
    sc_signal< sc_lv<8> > add_ln203_13_reg_1516;
    sc_signal< sc_lv<5> > j_fu_789_p2;
    sc_signal< sc_lv<5> > j_reg_1524;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln25_fu_783_p2;
    sc_signal< sc_lv<11> > add_ln203_16_fu_800_p2;
    sc_signal< sc_lv<11> > add_ln203_16_reg_1534;
    sc_signal< sc_lv<8> > add_ln203_14_fu_820_p2;
    sc_signal< sc_lv<8> > add_ln203_14_reg_1539;
    sc_signal< sc_lv<8> > add_ln203_15_fu_825_p2;
    sc_signal< sc_lv<8> > add_ln203_15_reg_1544;
    sc_signal< sc_lv<5> > select_ln23_fu_842_p3;
    sc_signal< sc_lv<32> > cnn_input_load_reg_1554;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > p_Result_31_reg_1560;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<52> > trunc_ln565_fu_880_p1;
    sc_signal< sc_lv<52> > trunc_ln565_reg_1565;
    sc_signal< sc_lv<1> > icmp_ln571_fu_884_p2;
    sc_signal< sc_lv<1> > icmp_ln571_reg_1570;
    sc_signal< sc_lv<12> > F2_fu_890_p2;
    sc_signal< sc_lv<12> > F2_reg_1576;
    sc_signal< sc_lv<5> > select_ln28_fu_1147_p3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<10> > add_ln28_fu_1155_p2;
    sc_signal< sc_lv<4> > i_fu_1167_p2;
    sc_signal< sc_lv<4> > i_reg_1600;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<64> > zext_ln70_fu_1173_p1;
    sc_signal< sc_lv<64> > zext_ln70_reg_1605;
    sc_signal< sc_lv<1> > icmp_ln69_fu_1161_p2;
    sc_signal< sc_lv<1> > icmp_ln935_fu_1178_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_1615;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<1> > p_Result_33_fu_1184_p3;
    sc_signal< sc_lv<1> > p_Result_33_reg_1620;
    sc_signal< sc_lv<14> > tmp_V_9_fu_1198_p3;
    sc_signal< sc_lv<14> > tmp_V_9_reg_1625;
    sc_signal< sc_lv<32> > sub_ln944_fu_1232_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_1630;
    sc_signal< sc_lv<32> > or_ln_fu_1342_p3;
    sc_signal< sc_lv<32> > or_ln_reg_1636;
    sc_signal< sc_lv<1> > icmp_ln958_fu_1350_p2;
    sc_signal< sc_lv<1> > icmp_ln958_reg_1641;
    sc_signal< sc_lv<8> > trunc_ln943_fu_1356_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_1646;
    sc_signal< sc_lv<7> > conv_1_input_0_0_V_address0;
    sc_signal< sc_logic > conv_1_input_0_0_V_ce0;
    sc_signal< sc_logic > conv_1_input_0_0_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_0_0_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_0_1_V_address0;
    sc_signal< sc_logic > conv_1_input_0_1_V_ce0;
    sc_signal< sc_logic > conv_1_input_0_1_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_0_1_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_0_2_V_address0;
    sc_signal< sc_logic > conv_1_input_0_2_V_ce0;
    sc_signal< sc_logic > conv_1_input_0_2_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_0_2_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_1_0_V_address0;
    sc_signal< sc_logic > conv_1_input_1_0_V_ce0;
    sc_signal< sc_logic > conv_1_input_1_0_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_1_0_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_1_1_V_address0;
    sc_signal< sc_logic > conv_1_input_1_1_V_ce0;
    sc_signal< sc_logic > conv_1_input_1_1_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_1_1_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_1_2_V_address0;
    sc_signal< sc_logic > conv_1_input_1_2_V_ce0;
    sc_signal< sc_logic > conv_1_input_1_2_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_1_2_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_2_0_V_address0;
    sc_signal< sc_logic > conv_1_input_2_0_V_ce0;
    sc_signal< sc_logic > conv_1_input_2_0_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_2_0_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_2_1_V_address0;
    sc_signal< sc_logic > conv_1_input_2_1_V_ce0;
    sc_signal< sc_logic > conv_1_input_2_1_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_2_1_V_q0;
    sc_signal< sc_lv<7> > conv_1_input_2_2_V_address0;
    sc_signal< sc_logic > conv_1_input_2_2_V_ce0;
    sc_signal< sc_logic > conv_1_input_2_2_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_2_2_V_q0;
    sc_signal< sc_lv<11> > conv_1_out_0_V_address0;
    sc_signal< sc_logic > conv_1_out_0_V_ce0;
    sc_signal< sc_logic > conv_1_out_0_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_0_V_d0;
    sc_signal< sc_lv<14> > conv_1_out_0_V_q0;
    sc_signal< sc_lv<11> > conv_1_out_1_V_address0;
    sc_signal< sc_logic > conv_1_out_1_V_ce0;
    sc_signal< sc_logic > conv_1_out_1_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_1_V_q0;
    sc_signal< sc_lv<10> > max_pool_1_out_V_address0;
    sc_signal< sc_logic > max_pool_1_out_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_V_d0;
    sc_signal< sc_lv<14> > max_pool_1_out_V_q0;
    sc_signal< sc_lv<11> > conv_2_out_V_address0;
    sc_signal< sc_logic > conv_2_out_V_ce0;
    sc_signal< sc_logic > conv_2_out_V_we0;
    sc_signal< sc_lv<14> > conv_2_out_V_d0;
    sc_signal< sc_lv<14> > conv_2_out_V_q0;
    sc_signal< sc_lv<9> > max_pool_2_out_V_address0;
    sc_signal< sc_logic > max_pool_2_out_V_ce0;
    sc_signal< sc_logic > max_pool_2_out_V_we0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_d0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_q0;
    sc_signal< sc_lv<9> > flat_array_V_address0;
    sc_signal< sc_logic > flat_array_V_ce0;
    sc_signal< sc_logic > flat_array_V_we0;
    sc_signal< sc_lv<14> > flat_array_V_d0;
    sc_signal< sc_lv<14> > flat_array_V_q0;
    sc_signal< sc_lv<6> > dense_1_out_V_address0;
    sc_signal< sc_logic > dense_1_out_V_ce0;
    sc_signal< sc_logic > dense_1_out_V_we0;
    sc_signal< sc_lv<13> > dense_1_out_V_d0;
    sc_signal< sc_lv<13> > dense_1_out_V_q0;
    sc_signal< sc_lv<5> > dense_2_out_V_address0;
    sc_signal< sc_logic > dense_2_out_V_ce0;
    sc_signal< sc_logic > dense_2_out_V_we0;
    sc_signal< sc_lv<13> > dense_2_out_V_d0;
    sc_signal< sc_lv<13> > dense_2_out_V_q0;
    sc_signal< sc_lv<4> > prediction_V_address0;
    sc_signal< sc_logic > prediction_V_ce0;
    sc_signal< sc_logic > prediction_V_we0;
    sc_signal< sc_lv<14> > prediction_V_d0;
    sc_signal< sc_lv<14> > prediction_V_q0;
    sc_signal< sc_logic > grp_conv_1_fu_617_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_617_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_617_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_617_ap_ready;
    sc_signal< sc_lv<7> > grp_conv_1_fu_617_input_0_0_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_617_input_0_0_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_617_input_0_1_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_617_input_0_1_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_617_input_0_2_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_617_input_0_2_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_617_input_1_0_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_617_input_1_0_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_617_input_1_1_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_617_input_1_1_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_617_input_1_2_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_617_input_1_2_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_617_input_2_0_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_617_input_2_0_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_617_input_2_1_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_617_input_2_1_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_1_fu_617_input_2_2_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_617_input_2_2_V_ce0;
    sc_signal< sc_lv<11> > grp_conv_1_fu_617_conv_out_0_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_617_conv_out_0_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_617_conv_out_0_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_617_conv_out_0_V_d0;
    sc_signal< sc_lv<11> > grp_conv_1_fu_617_conv_out_1_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_617_conv_out_1_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_617_conv_out_1_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_617_conv_out_1_V_d0;
    sc_signal< sc_logic > grp_conv_2_fu_636_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_636_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_636_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_636_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_2_fu_636_input_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_636_input_V_ce0;
    sc_signal< sc_lv<11> > grp_conv_2_fu_636_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_636_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_636_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_2_fu_636_conv_out_V_d0;
    sc_signal< sc_logic > grp_dense_out_fu_646_ap_start;
    sc_signal< sc_logic > grp_dense_out_fu_646_ap_done;
    sc_signal< sc_logic > grp_dense_out_fu_646_ap_idle;
    sc_signal< sc_logic > grp_dense_out_fu_646_ap_ready;
    sc_signal< sc_lv<5> > grp_dense_out_fu_646_dense_2_out_V_address0;
    sc_signal< sc_logic > grp_dense_out_fu_646_dense_2_out_V_ce0;
    sc_signal< sc_lv<4> > grp_dense_out_fu_646_prediction_V_address0;
    sc_signal< sc_logic > grp_dense_out_fu_646_prediction_V_ce0;
    sc_signal< sc_logic > grp_dense_out_fu_646_prediction_V_we0;
    sc_signal< sc_lv<14> > grp_dense_out_fu_646_prediction_V_d0;
    sc_signal< sc_logic > grp_max_pool_1_fu_662_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_662_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_662_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_662_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pool_1_fu_662_conv_out_0_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_662_conv_out_0_V_ce0;
    sc_signal< sc_lv<11> > grp_max_pool_1_fu_662_conv_out_1_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_662_conv_out_1_V_ce0;
    sc_signal< sc_lv<10> > grp_max_pool_1_fu_662_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_662_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_662_max_pool_out_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_662_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_max_pool_2_fu_669_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_669_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_669_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_669_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_669_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_669_conv_out_V_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_669_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_669_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_669_max_pool_out_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_2_fu_669_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_dense_1_fu_675_ap_start;
    sc_signal< sc_logic > grp_dense_1_fu_675_ap_done;
    sc_signal< sc_logic > grp_dense_1_fu_675_ap_idle;
    sc_signal< sc_logic > grp_dense_1_fu_675_ap_ready;
    sc_signal< sc_lv<9> > grp_dense_1_fu_675_flat_array_V_address0;
    sc_signal< sc_logic > grp_dense_1_fu_675_flat_array_V_ce0;
    sc_signal< sc_lv<6> > grp_dense_1_fu_675_dense_1_out_V_address0;
    sc_signal< sc_logic > grp_dense_1_fu_675_dense_1_out_V_ce0;
    sc_signal< sc_logic > grp_dense_1_fu_675_dense_1_out_V_we0;
    sc_signal< sc_lv<13> > grp_dense_1_fu_675_dense_1_out_V_d0;
    sc_signal< sc_logic > grp_dense_2_fu_685_ap_start;
    sc_signal< sc_logic > grp_dense_2_fu_685_ap_done;
    sc_signal< sc_logic > grp_dense_2_fu_685_ap_idle;
    sc_signal< sc_logic > grp_dense_2_fu_685_ap_ready;
    sc_signal< sc_lv<6> > grp_dense_2_fu_685_dense_1_out_V_address0;
    sc_signal< sc_logic > grp_dense_2_fu_685_dense_1_out_V_ce0;
    sc_signal< sc_lv<5> > grp_dense_2_fu_685_dense_2_out_V_address0;
    sc_signal< sc_logic > grp_dense_2_fu_685_dense_2_out_V_ce0;
    sc_signal< sc_logic > grp_dense_2_fu_685_dense_2_out_V_we0;
    sc_signal< sc_lv<13> > grp_dense_2_fu_685_dense_2_out_V_d0;
    sc_signal< sc_logic > grp_flat_fu_695_ap_start;
    sc_signal< sc_logic > grp_flat_fu_695_ap_done;
    sc_signal< sc_logic > grp_flat_fu_695_ap_idle;
    sc_signal< sc_logic > grp_flat_fu_695_ap_ready;
    sc_signal< sc_lv<9> > grp_flat_fu_695_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_flat_fu_695_max_pool_out_V_ce0;
    sc_signal< sc_lv<9> > grp_flat_fu_695_flat_array_V_address0;
    sc_signal< sc_logic > grp_flat_fu_695_flat_array_V_ce0;
    sc_signal< sc_logic > grp_flat_fu_695_flat_array_V_we0;
    sc_signal< sc_lv<14> > grp_flat_fu_695_flat_array_V_d0;
    sc_signal< sc_lv<10> > ix_in_0_reg_515;
    sc_signal< sc_lv<5> > i_0_reg_527;
    sc_signal< sc_lv<11> > phi_mul5_reg_538;
    sc_signal< sc_lv<5> > phi_urem7_reg_549;
    sc_signal< sc_lv<10> > ix_in_1_reg_561;
    sc_signal< sc_lv<5> > j_0_reg_572;
    sc_signal< sc_lv<11> > phi_mul_reg_583;
    sc_signal< sc_lv<5> > phi_urem_reg_594;
    sc_signal< sc_lv<4> > i24_0_reg_606;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > grp_conv_1_fu_617_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_conv_2_fu_636_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_dense_out_fu_646_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > grp_max_pool_1_fu_662_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_max_pool_2_fu_669_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_dense_1_fu_675_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > grp_dense_2_fu_685_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > grp_flat_fu_695_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<64> > zext_ln27_fu_795_p1;
    sc_signal< sc_lv<64> > zext_ln203_29_fu_1120_p1;
    sc_signal< sc_lv<64> > zext_ln203_30_fu_1126_p1;
    sc_signal< sc_lv<3> > trunc_ln203_6_fu_1116_p1;
    sc_signal< sc_lv<14> > select_ln603_fu_1099_p3;
    sc_signal< sc_lv<4> > tmp_60_fu_733_p4;
    sc_signal< sc_lv<7> > tmp_61_fu_747_p3;
    sc_signal< sc_lv<5> > tmp_62_fu_759_p3;
    sc_signal< sc_lv<8> > zext_ln203_27_fu_767_p1;
    sc_signal< sc_lv<8> > zext_ln203_26_fu_755_p1;
    sc_signal< sc_lv<8> > zext_ln203_fu_743_p1;
    sc_signal< sc_lv<4> > tmp_69_fu_806_p4;
    sc_signal< sc_lv<8> > zext_ln203_28_fu_816_p1;
    sc_signal< sc_lv<5> > add_ln23_8_fu_830_p2;
    sc_signal< sc_lv<1> > icmp_ln23_1_fu_836_p2;
    sc_signal< sc_lv<64> > grp_fu_701_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_850_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_866_p4;
    sc_signal< sc_lv<63> > trunc_ln556_fu_854_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_876_p1;
    sc_signal< sc_lv<53> > tmp_fu_896_p3;
    sc_signal< sc_lv<54> > p_Result_32_fu_903_p1;
    sc_signal< sc_lv<54> > man_V_1_fu_907_p2;
    sc_signal< sc_lv<1> > icmp_ln581_fu_920_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_925_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_930_p2;
    sc_signal< sc_lv<12> > sh_amt_fu_935_p3;
    sc_signal< sc_lv<54> > man_V_2_fu_913_p3;
    sc_signal< sc_lv<32> > sext_ln581_fu_943_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_968_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_972_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_982_p1;
    sc_signal< sc_lv<1> > tmp_68_fu_985_p3;
    sc_signal< sc_lv<14> > trunc_ln583_fu_952_p1;
    sc_signal< sc_lv<14> > sext_ln581cast_fu_1001_p1;
    sc_signal< sc_lv<1> > icmp_ln582_fu_947_p2;
    sc_signal< sc_lv<1> > xor_ln571_fu_1011_p2;
    sc_signal< sc_lv<1> > and_ln582_fu_1016_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_1030_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_1035_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_956_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_1041_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_1047_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_1053_p2;
    sc_signal< sc_lv<14> > select_ln588_fu_993_p3;
    sc_signal< sc_lv<14> > select_ln582_fu_1022_p3;
    sc_signal< sc_lv<1> > and_ln585_1_fu_1067_p2;
    sc_signal< sc_lv<14> > trunc_ln586_fu_978_p1;
    sc_signal< sc_lv<14> > select_ln585_fu_1059_p3;
    sc_signal< sc_lv<1> > or_ln581_fu_1081_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_962_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_1087_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_1093_p2;
    sc_signal< sc_lv<14> > shl_ln604_fu_1005_p2;
    sc_signal< sc_lv<14> > select_ln585_1_fu_1073_p3;
    sc_signal< sc_lv<5> > add_ln28_2_fu_1135_p2;
    sc_signal< sc_lv<1> > icmp_ln28_fu_1141_p2;
    sc_signal< sc_lv<14> > tmp_V_fu_1192_p2;
    sc_signal< sc_lv<14> > p_Result_13_fu_1206_p4;
    sc_signal< sc_lv<32> > p_Result_34_fu_1216_p3;
    sc_signal< sc_lv<32> > l_fu_1224_p3;
    sc_signal< sc_lv<32> > lsb_index_fu_1242_p2;
    sc_signal< sc_lv<31> > tmp_64_fu_1248_p4;
    sc_signal< sc_lv<4> > trunc_ln947_fu_1264_p1;
    sc_signal< sc_lv<4> > sub_ln947_fu_1268_p2;
    sc_signal< sc_lv<14> > zext_ln947_fu_1274_p1;
    sc_signal< sc_lv<14> > lshr_ln947_fu_1278_p2;
    sc_signal< sc_lv<14> > p_Result_s_fu_1284_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_1258_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_1290_p2;
    sc_signal< sc_lv<1> > tmp_65_fu_1302_p3;
    sc_signal< sc_lv<14> > trunc_ln944_fu_1238_p1;
    sc_signal< sc_lv<14> > add_ln949_fu_1316_p2;
    sc_signal< sc_lv<1> > p_Result_27_fu_1322_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_1310_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_1330_p2;
    sc_signal< sc_lv<1> > a_fu_1296_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_1336_p2;
    sc_signal< sc_lv<32> > m_fu_1360_p1;
    sc_signal< sc_lv<32> > add_ln958_fu_1363_p2;
    sc_signal< sc_lv<32> > sub_ln958_fu_1374_p2;
    sc_signal< sc_lv<32> > lshr_ln958_fu_1368_p2;
    sc_signal< sc_lv<32> > shl_ln958_fu_1379_p2;
    sc_signal< sc_lv<32> > m_7_fu_1385_p3;
    sc_signal< sc_lv<32> > m_8_fu_1392_p2;
    sc_signal< sc_lv<31> > m_s_fu_1397_p4;
    sc_signal< sc_lv<1> > tmp_66_fu_1411_p3;
    sc_signal< sc_lv<8> > select_ln964_fu_1419_p3;
    sc_signal< sc_lv<8> > sub_ln964_fu_1427_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_1432_p2;
    sc_signal< sc_lv<32> > m_11_fu_1407_p1;
    sc_signal< sc_lv<9> > tmp_s_fu_1438_p3;
    sc_signal< sc_lv<32> > p_Result_35_fu_1445_p5;
    sc_signal< sc_lv<32> > bitcast_ln739_fu_1457_p1;
    sc_signal< sc_lv<25> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<25> ap_ST_fsm_state1;
    static const sc_lv<25> ap_ST_fsm_state2;
    static const sc_lv<25> ap_ST_fsm_state3;
    static const sc_lv<25> ap_ST_fsm_state4;
    static const sc_lv<25> ap_ST_fsm_state5;
    static const sc_lv<25> ap_ST_fsm_state6;
    static const sc_lv<25> ap_ST_fsm_state7;
    static const sc_lv<25> ap_ST_fsm_state8;
    static const sc_lv<25> ap_ST_fsm_state9;
    static const sc_lv<25> ap_ST_fsm_state10;
    static const sc_lv<25> ap_ST_fsm_state11;
    static const sc_lv<25> ap_ST_fsm_state12;
    static const sc_lv<25> ap_ST_fsm_state13;
    static const sc_lv<25> ap_ST_fsm_state14;
    static const sc_lv<25> ap_ST_fsm_state15;
    static const sc_lv<25> ap_ST_fsm_state16;
    static const sc_lv<25> ap_ST_fsm_state17;
    static const sc_lv<25> ap_ST_fsm_state18;
    static const sc_lv<25> ap_ST_fsm_state19;
    static const sc_lv<25> ap_ST_fsm_state20;
    static const sc_lv<25> ap_ST_fsm_state21;
    static const sc_lv<25> ap_ST_fsm_state22;
    static const sc_lv<25> ap_ST_fsm_state23;
    static const sc_lv<25> ap_ST_fsm_state24;
    static const sc_lv<25> ap_ST_fsm_state25;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<11> ap_const_lv11_2B;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<12> ap_const_lv12_FF8;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<12> ap_const_lv12_E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<14> ap_const_lv14_3FFF;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<18> ap_const_lv18_3FFFF;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<14> ap_const_lv14_3FE8;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_6;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_890_p2();
    void thread_a_fu_1296_p2();
    void thread_add_ln203_13_fu_777_p2();
    void thread_add_ln203_14_fu_820_p2();
    void thread_add_ln203_15_fu_825_p2();
    void thread_add_ln203_16_fu_800_p2();
    void thread_add_ln203_fu_771_p2();
    void thread_add_ln23_8_fu_830_p2();
    void thread_add_ln23_fu_705_p2();
    void thread_add_ln28_2_fu_1135_p2();
    void thread_add_ln28_fu_1155_p2();
    void thread_add_ln581_fu_925_p2();
    void thread_add_ln949_fu_1316_p2();
    void thread_add_ln958_fu_1363_p2();
    void thread_add_ln964_fu_1432_p2();
    void thread_and_ln581_fu_1041_p2();
    void thread_and_ln582_fu_1016_p2();
    void thread_and_ln585_1_fu_1067_p2();
    void thread_and_ln585_fu_1053_p2();
    void thread_and_ln603_fu_1093_p2();
    void thread_and_ln949_fu_1330_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ashr_ln586_fu_972_p2();
    void thread_bitcast_ln696_fu_982_p1();
    void thread_bitcast_ln739_fu_1457_p1();
    void thread_cnn_input_address0();
    void thread_cnn_input_ce0();
    void thread_conv_1_input_0_0_V_address0();
    void thread_conv_1_input_0_0_V_ce0();
    void thread_conv_1_input_0_0_V_we0();
    void thread_conv_1_input_0_1_V_address0();
    void thread_conv_1_input_0_1_V_ce0();
    void thread_conv_1_input_0_1_V_we0();
    void thread_conv_1_input_0_2_V_address0();
    void thread_conv_1_input_0_2_V_ce0();
    void thread_conv_1_input_0_2_V_we0();
    void thread_conv_1_input_1_0_V_address0();
    void thread_conv_1_input_1_0_V_ce0();
    void thread_conv_1_input_1_0_V_we0();
    void thread_conv_1_input_1_1_V_address0();
    void thread_conv_1_input_1_1_V_ce0();
    void thread_conv_1_input_1_1_V_we0();
    void thread_conv_1_input_1_2_V_address0();
    void thread_conv_1_input_1_2_V_ce0();
    void thread_conv_1_input_1_2_V_we0();
    void thread_conv_1_input_2_0_V_address0();
    void thread_conv_1_input_2_0_V_ce0();
    void thread_conv_1_input_2_0_V_we0();
    void thread_conv_1_input_2_1_V_address0();
    void thread_conv_1_input_2_1_V_ce0();
    void thread_conv_1_input_2_1_V_we0();
    void thread_conv_1_input_2_2_V_address0();
    void thread_conv_1_input_2_2_V_ce0();
    void thread_conv_1_input_2_2_V_we0();
    void thread_conv_1_out_0_V_address0();
    void thread_conv_1_out_0_V_ce0();
    void thread_conv_1_out_0_V_d0();
    void thread_conv_1_out_0_V_we0();
    void thread_conv_1_out_1_V_address0();
    void thread_conv_1_out_1_V_ce0();
    void thread_conv_1_out_1_V_we0();
    void thread_conv_2_out_V_address0();
    void thread_conv_2_out_V_ce0();
    void thread_conv_2_out_V_d0();
    void thread_conv_2_out_V_we0();
    void thread_dense_1_out_V_address0();
    void thread_dense_1_out_V_ce0();
    void thread_dense_1_out_V_d0();
    void thread_dense_1_out_V_we0();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_d0();
    void thread_dense_2_out_V_we0();
    void thread_exp_tmp_V_fu_866_p4();
    void thread_flat_array_V_address0();
    void thread_flat_array_V_ce0();
    void thread_flat_array_V_d0();
    void thread_flat_array_V_we0();
    void thread_grp_conv_1_fu_617_ap_start();
    void thread_grp_conv_2_fu_636_ap_start();
    void thread_grp_dense_1_fu_675_ap_start();
    void thread_grp_dense_2_fu_685_ap_start();
    void thread_grp_dense_out_fu_646_ap_start();
    void thread_grp_flat_fu_695_ap_start();
    void thread_grp_max_pool_1_fu_662_ap_start();
    void thread_grp_max_pool_2_fu_669_ap_start();
    void thread_i_1_fu_717_p2();
    void thread_i_fu_1167_p2();
    void thread_icmp_ln23_1_fu_836_p2();
    void thread_icmp_ln23_fu_711_p2();
    void thread_icmp_ln25_fu_783_p2();
    void thread_icmp_ln28_fu_1141_p2();
    void thread_icmp_ln571_fu_884_p2();
    void thread_icmp_ln581_fu_920_p2();
    void thread_icmp_ln582_fu_947_p2();
    void thread_icmp_ln585_fu_956_p2();
    void thread_icmp_ln603_fu_962_p2();
    void thread_icmp_ln69_fu_1161_p2();
    void thread_icmp_ln935_fu_1178_p2();
    void thread_icmp_ln947_1_fu_1290_p2();
    void thread_icmp_ln947_fu_1258_p2();
    void thread_icmp_ln958_fu_1350_p2();
    void thread_ireg_V_fu_850_p1();
    void thread_ix_in_fu_723_p2();
    void thread_j_fu_789_p2();
    void thread_l_fu_1224_p3();
    void thread_lsb_index_fu_1242_p2();
    void thread_lshr_ln947_fu_1278_p2();
    void thread_lshr_ln958_fu_1368_p2();
    void thread_m_11_fu_1407_p1();
    void thread_m_7_fu_1385_p3();
    void thread_m_8_fu_1392_p2();
    void thread_m_fu_1360_p1();
    void thread_m_s_fu_1397_p4();
    void thread_man_V_1_fu_907_p2();
    void thread_man_V_2_fu_913_p3();
    void thread_max_pool_1_out_V_address0();
    void thread_max_pool_1_out_V_ce0();
    void thread_max_pool_1_out_V_d0();
    void thread_max_pool_1_out_V_we0();
    void thread_max_pool_2_out_V_address0();
    void thread_max_pool_2_out_V_ce0();
    void thread_max_pool_2_out_V_d0();
    void thread_max_pool_2_out_V_we0();
    void thread_or_ln581_fu_1081_p2();
    void thread_or_ln582_fu_1030_p2();
    void thread_or_ln949_fu_1336_p2();
    void thread_or_ln_fu_1342_p3();
    void thread_p_Result_13_fu_1206_p4();
    void thread_p_Result_27_fu_1322_p3();
    void thread_p_Result_32_fu_903_p1();
    void thread_p_Result_33_fu_1184_p3();
    void thread_p_Result_34_fu_1216_p3();
    void thread_p_Result_35_fu_1445_p5();
    void thread_p_Result_s_fu_1284_p2();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_prediction_output_address0();
    void thread_prediction_output_ce0();
    void thread_prediction_output_d0();
    void thread_prediction_output_we0();
    void thread_select_ln23_fu_842_p3();
    void thread_select_ln28_fu_1147_p3();
    void thread_select_ln582_fu_1022_p3();
    void thread_select_ln585_1_fu_1073_p3();
    void thread_select_ln585_fu_1059_p3();
    void thread_select_ln588_fu_993_p3();
    void thread_select_ln603_fu_1099_p3();
    void thread_select_ln964_fu_1419_p3();
    void thread_sext_ln581_fu_943_p1();
    void thread_sext_ln581cast_fu_1001_p1();
    void thread_sh_amt_fu_935_p3();
    void thread_shl_ln604_fu_1005_p2();
    void thread_shl_ln958_fu_1379_p2();
    void thread_sub_ln581_fu_930_p2();
    void thread_sub_ln944_fu_1232_p2();
    void thread_sub_ln947_fu_1268_p2();
    void thread_sub_ln958_fu_1374_p2();
    void thread_sub_ln964_fu_1427_p2();
    void thread_tmp_60_fu_733_p4();
    void thread_tmp_61_fu_747_p3();
    void thread_tmp_62_fu_759_p3();
    void thread_tmp_64_fu_1248_p4();
    void thread_tmp_65_fu_1302_p3();
    void thread_tmp_66_fu_1411_p3();
    void thread_tmp_68_fu_985_p3();
    void thread_tmp_69_fu_806_p4();
    void thread_tmp_V_9_fu_1198_p3();
    void thread_tmp_V_fu_1192_p2();
    void thread_tmp_fu_896_p3();
    void thread_tmp_s_fu_1438_p3();
    void thread_trunc_ln203_6_fu_1116_p1();
    void thread_trunc_ln203_fu_729_p1();
    void thread_trunc_ln556_fu_854_p1();
    void thread_trunc_ln565_fu_880_p1();
    void thread_trunc_ln583_fu_952_p1();
    void thread_trunc_ln586_fu_978_p1();
    void thread_trunc_ln943_fu_1356_p1();
    void thread_trunc_ln944_fu_1238_p1();
    void thread_trunc_ln947_fu_1264_p1();
    void thread_xor_ln571_fu_1011_p2();
    void thread_xor_ln581_fu_1087_p2();
    void thread_xor_ln582_fu_1035_p2();
    void thread_xor_ln585_fu_1047_p2();
    void thread_xor_ln949_fu_1310_p2();
    void thread_zext_ln203_26_fu_755_p1();
    void thread_zext_ln203_27_fu_767_p1();
    void thread_zext_ln203_28_fu_816_p1();
    void thread_zext_ln203_29_fu_1120_p1();
    void thread_zext_ln203_30_fu_1126_p1();
    void thread_zext_ln203_fu_743_p1();
    void thread_zext_ln27_fu_795_p1();
    void thread_zext_ln461_fu_876_p1();
    void thread_zext_ln586_fu_968_p1();
    void thread_zext_ln70_fu_1173_p1();
    void thread_zext_ln947_fu_1274_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
