
---------- Begin Simulation Statistics ----------
final_tick                                88461574000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257268                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662152                       # Number of bytes of host memory used
host_op_rate                                   257773                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   388.70                       # Real time elapsed on the host
host_tick_rate                              227582842                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088462                       # Number of seconds simulated
sim_ticks                                 88461574000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.769231                       # CPI: cycles per instruction
system.cpu.discardedOps                        191252                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        43956562                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.565217                       # IPC: instructions per cycle
system.cpu.numCycles                        176923148                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526151     46.43%     46.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691081     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958393     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132966586                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       267294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        543440                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          114                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       771170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          820                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1543521                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            828                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485403                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734867                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103950                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101892                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.902184                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65390                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51254402                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51254402                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51254909                       # number of overall hits
system.cpu.dcache.overall_hits::total        51254909                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       822443                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         822443                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       830355                       # number of overall misses
system.cpu.dcache.overall_misses::total        830355                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32071816500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32071816500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32071816500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32071816500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52076845                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52076845                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52085264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52085264                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015793                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015942                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015942                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38995.792414                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38995.792414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38624.222772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38624.222772                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       196144                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3225                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.819845                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       676292                       # number of writebacks
system.cpu.dcache.writebacks::total            676292                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58670                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58670                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       763773                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       763773                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       771679                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       771679                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29697516500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29697516500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30300485999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30300485999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014666                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014666                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014816                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014816                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38882.647724                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38882.647724                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39265.660980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39265.660980                       # average overall mshr miss latency
system.cpu.dcache.replacements                 771167                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40684263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40684263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       443321                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        443321                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13105564000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13105564000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41127584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41127584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29562.244965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29562.244965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       443311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       443311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12661492000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12661492000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010779                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010779                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28561.195188                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28561.195188                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10570139                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10570139                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       379122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       379122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18966252500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18966252500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50026.778979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50026.778979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58660                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58660                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       320462                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       320462                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17036024500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17036024500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53160.825621                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53160.825621                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    602969499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    602969499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76267.328485                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76267.328485                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  88461574000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.801380                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52026664                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            771679                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.420085                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.801380                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         417454399                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        417454399                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88461574000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88461574000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88461574000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42684928                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474164                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025801                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700399                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700399                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700399                       # number of overall hits
system.cpu.icache.overall_hits::total         9700399                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          674                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            674                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          674                       # number of overall misses
system.cpu.icache.overall_misses::total           674                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53802000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53802000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53802000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53802000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9701073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9701073                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9701073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9701073                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000069                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000069                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79824.925816                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79824.925816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79824.925816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79824.925816                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          674                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          674                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          674                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          674                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53128000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53128000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53128000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53128000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78824.925816                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78824.925816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78824.925816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78824.925816                       # average overall mshr miss latency
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700399                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700399                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          674                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           674                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53802000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53802000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9701073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9701073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79824.925816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79824.925816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          674                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          674                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53128000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53128000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78824.925816                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78824.925816                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  88461574000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           547.599844                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9701073                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               674                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14393.283383                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   547.599844                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.534765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.534765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          673                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          567                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.657227                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          77609258                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         77609258                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88461574000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88461574000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88461574000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  88461574000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               496175                       # number of demand (read+write) hits
system.l2.demand_hits::total                   496191                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data              496175                       # number of overall hits
system.l2.overall_hits::total                  496191                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             275504                       # number of demand (read+write) misses
system.l2.demand_misses::total                 276162                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            275504                       # number of overall misses
system.l2.overall_misses::total                276162                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51932500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23927906500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23979839000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51932500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23927906500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23979839000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              674                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           771679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               772353                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             674                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          771679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              772353                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.976261                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.357019                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.357559                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.976261                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.357019                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.357559                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78924.772036                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86851.394172                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86832.507731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78924.772036                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86851.394172                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86832.507731                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              189445                       # number of writebacks
system.l2.writebacks::total                    189445                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        275501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            276159                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       275501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           276159                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45352500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21172698500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21218051000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45352500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21172698500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21218051000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.976261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.357015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.357555                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.976261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.357015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.357555                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68924.772036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76851.621228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76832.734041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68924.772036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76851.621228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76832.734041                       # average overall mshr miss latency
system.l2.replacements                         268089                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       676292                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           676292                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       676292                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       676292                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            153495                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                153495                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          166967                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              166967                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14940718000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14940718000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        320462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            320462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.521020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.521020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89483.059527                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89483.059527                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       166967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         166967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13271048000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13271048000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.521020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.521020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79483.059527                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79483.059527                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51932500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51932500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          674                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            674                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.976261                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.976261                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78924.772036                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78924.772036                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45352500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45352500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.976261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68924.772036                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68924.772036                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        342680                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            342680                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8987188500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8987188500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       451217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        451217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.240543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.240543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82802.993449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82802.993449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108534                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108534                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7901650500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7901650500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.240536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.240536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72803.457903                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72803.457903                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  88461574000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8042.250702                       # Cycle average of tags in use
system.l2.tags.total_refs                     1543384                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    276281                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.586284                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.508817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.127398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8008.614487                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981720                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3656                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24970793                       # Number of tag accesses
system.l2.tags.data_accesses                 24970793                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88461574000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    189445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    274782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013990116500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11251                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11251                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              749067                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             178416                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      276159                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     189445                       # Number of write requests accepted
system.mem_ctrls.readBursts                    276159                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   189445                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    719                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                276159                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               189445                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  205099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.478624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.938818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.423685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11118     98.82%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           80      0.71%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           10      0.09%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.02%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           31      0.28%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11251                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.835215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.803009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.053438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6766     60.14%     60.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              106      0.94%     61.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3866     34.36%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              496      4.41%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11251                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   46016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17674176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12124480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    199.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   88461403000                       # Total gap between requests
system.mem_ctrls.avgGap                     189992.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17586048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12122432                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 476048.504404861713                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 198798723.613034516573                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 137036132.773310124874                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          658                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       275501                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       189445                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18406500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9820816750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2115083901250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27973.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35647.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11164633.01                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17632064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17674176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12124480                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12124480                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          658                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       275501                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         276159                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       189445                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        189445                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       476049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    199318904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        199794953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       476049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       476049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    137059284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       137059284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    137059284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       476049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    199318904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       336854237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               275440                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              189413                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        16971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        16761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16618                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        17733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        11986                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12859                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11422                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4674723250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1377200000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9839223250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16971.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35721.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              155723                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              97499                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       211622                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   140.580015                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.309186                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   201.231239                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       156096     73.76%     73.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30637     14.48%     88.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4140      1.96%     90.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2147      1.01%     91.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10208      4.82%     96.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          667      0.32%     96.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          491      0.23%     96.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          732      0.35%     96.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6504      3.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       211622                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17628160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12122432                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              199.274772                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              137.036133                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.63                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  88461574000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       761680920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       404827830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      985805520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     497914920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6982925040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26391921690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11744468640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   47769544560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   540.003330                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30264946000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2953860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55242768000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       749364420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       398277660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      980836080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     490820940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6982925040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26292669870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11828049120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   47722943130                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.476532                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  30483831750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2953860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55023882250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  88461574000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109192                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       189445                       # Transaction distribution
system.membus.trans_dist::CleanEvict            77836                       # Transaction distribution
system.membus.trans_dist::ReadExReq            166967                       # Transaction distribution
system.membus.trans_dist::ReadExResp           166967                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109192                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       819599                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 819599                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29798656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29798656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            276159                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  276159    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              276159                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  88461574000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1355080500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1497867500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            451891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       865737                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          173519                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           320462                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          320462                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           674                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       451217                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1349                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2314525                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2315874                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92670144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               92713344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          268089                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12124480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1040442                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000915                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030488                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1039498     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    936      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1040442                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  88461574000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1448053500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1011000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1157519997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
