#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\caetools\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\caetools\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\caetools\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\caetools\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\caetools\iverilog\lib\ivl\va_math.vpi";
S_0000020e97e94b10 .scope module, "lab1_tb" "lab1_tb" 2 17;
 .timescale -9 -10;
P_0000020e98029d50 .param/l "CLOCK_FREQ" 0 2 20, +C4<00000101111101011110000100000000>;
P_0000020e98029d88 .param/l "CLOCK_PERIOD" 0 2 21, +C4<00000000000000000000000000001010>;
v0000020e97f3f620_0 .var "clock", 0 0;
v0000020e97f3fb20_0 .net "data_received_ready", 0 0, v0000020e97f402a0_0;  1 drivers
v0000020e97f40a20_0 .net "data_transmitted_ready", 0 0, v0000020e97f40f20_0;  1 drivers
v0000020e97f3f6c0_0 .net "datareceived", 7 0, v0000020e97e929a0_0;  1 drivers
v0000020e97f3f580_0 .var "datasent", 7 0;
v0000020e97f3f300_0 .var "datatosend", 7 0;
v0000020e97f3f760_0 .var "reset", 0 0;
v0000020e97f40340_0 .net "rx", 0 0, v0000020e97f40660_0;  1 drivers
v0000020e97f3fc60_0 .var "send_data", 0 0;
v0000020e97f400c0_0 .net "tx", 0 0, v0000020e97edb910_0;  1 drivers
E_0000020e97ee1c40 .event negedge, v0000020e97f40020_0;
E_0000020e97ee2100 .event posedge, v0000020e97f402a0_0;
S_0000020e97edd290 .scope task, "SendData" "SendData" 2 180, 2 180 0, S_0000020e97e94b10;
 .timescale -9 -10;
v0000020e97edcf90_0 .var "data", 7 0;
E_0000020e97ee2000 .event posedge, v0000020e97f40f20_0;
E_0000020e97ee2040 .event posedge, v0000020e97edbd70_0;
E_0000020e97ee1b00 .event negedge, v0000020e97edbd70_0;
TD_lab1_tb.SendData ;
    %wait E_0000020e97ee1b00;
    %load/vec4 v0000020e97edcf90_0;
    %store/vec4 v0000020e97f3f300_0, 0, 8;
    %wait E_0000020e97ee2040;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e97f3fc60_0, 0, 1;
    %wait E_0000020e97ee2040;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e97f3fc60_0, 0, 1;
    %wait E_0000020e97ee2000;
    %end;
S_0000020e97ec51b0 .scope module, "UUT" "lab1" 2 44, 3 13 0, S_0000020e97e94b10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rx";
P_0000020e97ee2300 .param/l "CLOCK_FREQ" 0 3 29, +C4<00000101111101011110000100000000>;
L_0000020e97e8f130 .functor BUFZ 1, v0000020e97edc090_0, C4<0>, C4<0>, C4<0>;
v0000020e97edc1d0_0 .net "clock", 0 0, v0000020e97f3f620_0;  1 drivers
v0000020e97edc270_0 .net "datain", 7 0, v0000020e97edba50_0;  1 drivers
v0000020e97edc310_0 .net "dataout", 7 0, v0000020e97edbeb0_0;  1 drivers
v0000020e97edc630_0 .net "datarxready", 0 0, v0000020e97edc090_0;  1 drivers
v0000020e97e92ea0_0 .net "reset", 0 0, v0000020e97f3f760_0;  1 drivers
v0000020e97e92c20_0 .net "rx", 0 0, v0000020e97f40660_0;  alias, 1 drivers
v0000020e97e92cc0_0 .net "starttx", 0 0, L_0000020e97e8f130;  1 drivers
v0000020e97e92fe0_0 .net "tx", 0 0, v0000020e97edb910_0;  alias, 1 drivers
v0000020e97e93080_0 .net "txready", 0 0, v0000020e97edd170_0;  1 drivers
S_0000020e97ec5340 .scope module, "toupper_1" "toupper" 3 56, 4 1 0, S_0000020e97ec51b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "bytein";
    .port_info 1 /OUTPUT 8 "byteout";
v0000020e97edb370_0 .net "bytein", 7 0, v0000020e97edbeb0_0;  alias, 1 drivers
v0000020e97edba50_0 .var "byteout", 7 0;
E_0000020e97ee1740 .event anyedge, v0000020e97edb370_0;
S_0000020e97ec54d0 .scope module, "uart_1" "uart" 3 39, 5 15 0, S_0000020e97ec51b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /INPUT 1 "txen";
    .port_info 5 /OUTPUT 1 "txready";
    .port_info 6 /OUTPUT 1 "rxready";
    .port_info 7 /OUTPUT 8 "dout";
    .port_info 8 /INPUT 8 "din";
P_0000020e97ebbf90 .param/l "BAUD_RX_COUNT" 0 5 41, +C4<000000000000000000000001101100011>;
P_0000020e97ebbfc8 .param/l "BAUD_TX_COUNT" 0 5 40, +C4<000000000000000000000001101100011>;
P_0000020e97ebc000 .param/l "CLOCK_FREQUENCY" 0 5 37, +C4<00000101111101011110000100000000>;
P_0000020e97ebc038 .param/l "CNT10P" 0 5 81, C4<1>;
P_0000020e97ebc070 .param/l "IDLE" 0 5 80, C4<0>;
P_0000020e97ebc0a8 .param/l "IDLERX" 0 5 84, C4<0>;
P_0000020e97ebc0e0 .param/l "IDLETX" 0 5 88, C4<0>;
P_0000020e97ebc118 .param/l "NBITS_RX_COUNT" 0 5 43, +C4<00000000000000000000000000001110>;
P_0000020e97ebc150 .param/l "NBITS_TX_COUNT" 0 5 42, +C4<00000000000000000000000000001110>;
P_0000020e97ebc188 .param/l "RXDATA" 0 5 85, C4<1>;
P_0000020e97ebc1c0 .param/l "RX_BAUD_RATE" 0 5 39, +C4<00000000000000011100001000000000>;
P_0000020e97ebc1f8 .param/l "TXDATA" 0 5 89, C4<1>;
P_0000020e97ebc230 .param/l "TX_BAUD_RATE" 0 5 38, +C4<00000000000000011100001000000000>;
L_0000020e97e8e8e0 .functor NOT 1, v0000020e97edbff0_0, C4<0>, C4<0>, C4<0>;
L_0000020e97e8ee20 .functor AND 1, v0000020e97edb550_0, L_0000020e97e8e8e0, C4<1>, C4<1>;
L_0000020e97e8f0c0 .functor AND 1, L_0000020e97e8ee20, L_0000020e97f3f800, C4<1>, C4<1>;
v0000020e97edb4b0_0 .net *"_ivl_0", 32 0, L_0000020e97f3fa80;  1 drivers
L_0000020e98030118 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e97edb2d0_0 .net *"_ivl_11", 18 0, L_0000020e98030118;  1 drivers
L_0000020e98030160 .functor BUFT 1, C4<000000000000000000000001101100011>, C4<0>, C4<0>, C4<0>;
v0000020e97edbaf0_0 .net/2u *"_ivl_12", 32 0, L_0000020e98030160;  1 drivers
v0000020e97edcb30_0 .net *"_ivl_16", 0 0, L_0000020e97e8e8e0;  1 drivers
v0000020e97edca90_0 .net *"_ivl_18", 0 0, L_0000020e97e8ee20;  1 drivers
v0000020e97edbcd0_0 .net *"_ivl_20", 31 0, L_0000020e97f3f9e0;  1 drivers
L_0000020e980301a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e97edd0d0_0 .net *"_ivl_23", 27 0, L_0000020e980301a8;  1 drivers
L_0000020e980301f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e97edd030_0 .net/2u *"_ivl_24", 31 0, L_0000020e980301f0;  1 drivers
v0000020e97edc450_0 .net *"_ivl_26", 0 0, L_0000020e97f3f800;  1 drivers
L_0000020e98030088 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020e97edc770_0 .net *"_ivl_3", 18 0, L_0000020e98030088;  1 drivers
L_0000020e980300d0 .functor BUFT 1, C4<000000000000000000000001101100011>, C4<0>, C4<0>, C4<0>;
v0000020e97edb730_0 .net/2u *"_ivl_4", 32 0, L_0000020e980300d0;  1 drivers
v0000020e97edbb90_0 .net *"_ivl_8", 32 0, L_0000020e97f40160;  1 drivers
v0000020e97edc950_0 .net "baudrxclock", 0 0, L_0000020e97f40980;  1 drivers
v0000020e97edc3b0_0 .var "baudrxcount", 13 0;
v0000020e97edcbd0_0 .var "baudrxcount2", 13 0;
v0000020e97edcdb0_0 .net "baudtxclock", 0 0, L_0000020e97f3fbc0;  1 drivers
v0000020e97edcc70_0 .var "baudtxcount", 13 0;
v0000020e97edc4f0_0 .var "bitrxcount", 3 0;
v0000020e97edb410_0 .var "bittxcount", 3 0;
v0000020e97edbd70_0 .net "clock", 0 0, v0000020e97f3f620_0;  alias, 1 drivers
v0000020e97edb9b0_0 .net "din", 7 0, v0000020e97edba50_0;  alias, 1 drivers
v0000020e97edbeb0_0 .var "dout", 7 0;
v0000020e97edce50_0 .var "r_stopbit", 0 0;
v0000020e97edbe10_0 .net "reset", 0 0, v0000020e97f3f760_0;  alias, 1 drivers
v0000020e97edc9f0_0 .net "rx", 0 0, v0000020e97f40660_0;  alias, 1 drivers
v0000020e97edc8b0_0 .var "rx1", 0 0;
v0000020e97edbff0_0 .var "rx2", 0 0;
v0000020e97edb550_0 .var "rx3", 0 0;
v0000020e97edbf50_0 .var "rxdata", 8 0;
v0000020e97edc090_0 .var "rxready", 0 0;
v0000020e97edcd10_0 .net "startrxbit", 0 0, L_0000020e97e8f0c0;  1 drivers
v0000020e97edc590_0 .var "starttxbit", 0 0;
v0000020e97edb5f0_0 .var "staterx", 0 0;
v0000020e97edcef0_0 .var "staterxbc", 0 0;
v0000020e97edb870_0 .var "statetx", 0 0;
v0000020e97edbc30_0 .var "statetxbc", 0 0;
v0000020e97edb910_0 .var "tx", 0 0;
v0000020e97edc130_0 .var "txdata", 8 0;
v0000020e97edc810_0 .net "txen", 0 0, L_0000020e97e8f130;  alias, 1 drivers
v0000020e97edd170_0 .var "txready", 0 0;
E_0000020e97ee2680 .event posedge, v0000020e97edbe10_0, v0000020e97edbd70_0;
L_0000020e97f3fa80 .concat [ 14 19 0 0], v0000020e97edc3b0_0, L_0000020e98030088;
L_0000020e97f40980 .cmp/eq 33, L_0000020e97f3fa80, L_0000020e980300d0;
L_0000020e97f40160 .concat [ 14 19 0 0], v0000020e97edcc70_0, L_0000020e98030118;
L_0000020e97f3fbc0 .cmp/eq 33, L_0000020e97f40160, L_0000020e98030160;
L_0000020e97f3f9e0 .concat [ 4 28 0 0], v0000020e97edc4f0_0, L_0000020e980301a8;
L_0000020e97f3f800 .cmp/eq 32, L_0000020e97f3f9e0, L_0000020e980301f0;
S_0000020e97ebc270 .scope function.vec4.s8, "touppersim" "touppersim" 2 202, 2 202 0, S_0000020e97e94b10;
 .timescale -9 -10;
v0000020e97e922c0_0 .var "bytein", 7 0;
; Variable touppersim is vec4 return value of scope S_0000020e97ebc270
TD_lab1_tb.touppersim ;
    %pushi/vec4 97, 0, 32;
    %load/vec4 v0000020e97e922c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000020e97e922c0_0;
    %pad/u 32;
    %cmpi/u 122, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000020e97e922c0_0;
    %subi 32, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to touppersim (store_vec4_to_lval)
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020e97e922c0_0;
    %ret/vec4 0, 0, 8;  Assign to touppersim (store_vec4_to_lval)
T_1.1 ;
    %end;
S_0000020e97eb7090 .scope module, "uart_1" "sim_uart" 2 59, 6 15 0, S_0000020e97e94b10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /INPUT 1 "txen";
    .port_info 5 /OUTPUT 1 "txready";
    .port_info 6 /OUTPUT 1 "rxready";
    .port_info 7 /OUTPUT 8 "dout";
    .port_info 8 /INPUT 8 "din";
P_0000020e97e8bfa0 .param/l "CLOCK_FREQUENCY" 0 6 41, +C4<00000101111101011110000100000000>;
P_0000020e97e8bfd8 .param/l "RX_BAUD_RATE" 0 6 43, +C4<00000000000000011100001000000000>;
P_0000020e97e8c010 .param/l "RX_BIT_TIME" 0 6 46, +C4<00000000000000000010000111101000>;
P_0000020e97e8c048 .param/l "TX_BAUD_RATE" 0 6 42, +C4<00000000000000011100001000000000>;
P_0000020e97e8c080 .param/l "TX_BIT_TIME" 0 6 45, +C4<00000000000000000010000111101000>;
v0000020e97e92400_0 .net "clock", 0 0, v0000020e97f3f620_0;  alias, 1 drivers
v0000020e97e924a0_0 .var "datatosend", 7 0;
v0000020e97e92540_0 .net "din", 7 0, v0000020e97f3f300_0;  1 drivers
v0000020e97e929a0_0 .var "dout", 7 0;
v0000020e97e92a40_0 .var/i "i", 31 0;
v0000020e97e92680_0 .var/i "j", 31 0;
v0000020e97e92720_0 .net "reset", 0 0, v0000020e97f3f760_0;  alias, 1 drivers
v0000020e97f40ca0_0 .net "rx", 0 0, v0000020e97edb910_0;  alias, 1 drivers
v0000020e97f402a0_0 .var "rxready", 0 0;
v0000020e97f40660_0 .var "tx", 0 0;
v0000020e97f40020_0 .net "txen", 0 0, v0000020e97f3fc60_0;  1 drivers
v0000020e97f40f20_0 .var "txready", 0 0;
E_0000020e97ee21c0 .event negedge, v0000020e97edb910_0;
E_0000020e97ee2480 .event posedge, v0000020e97f40020_0;
    .scope S_0000020e97ec54d0;
T_2 ;
    %wait E_0000020e97ee2680;
    %load/vec4 v0000020e97edbe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020e97edcbd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020e97edcbd0_0;
    %pad/u 33;
    %cmpi/e 433, 0, 33;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020e97edcbd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000020e97edcbd0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000020e97edcbd0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020e97ec54d0;
T_3 ;
    %wait E_0000020e97ee2680;
    %load/vec4 v0000020e97edbe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020e97edc3b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020e97edc4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edcef0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020e97edcef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020e97edc4f0_0, 0;
    %load/vec4 v0000020e97edcd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 433, 0, 14;
    %assign/vec4 v0000020e97edc3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e97edcef0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edcef0_0, 0;
T_3.6 ;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0000020e97edc950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0000020e97edc4f0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edcef0_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e97edcef0_0, 0;
T_3.10 ;
    %load/vec4 v0000020e97edc4f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000020e97edc4f0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020e97edc3b0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0000020e97edc3b0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000020e97edc3b0_0, 0;
T_3.8 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020e97ec54d0;
T_4 ;
    %wait E_0000020e97ee2680;
    %load/vec4 v0000020e97edbe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020e97edcc70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020e97edb410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edbc30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020e97edbc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020e97edb410_0, 0;
    %load/vec4 v0000020e97edc590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 867, 0, 14;
    %assign/vec4 v0000020e97edcc70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e97edbc30_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edbc30_0, 0;
T_4.6 ;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0000020e97edcdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v0000020e97edb410_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edbc30_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e97edbc30_0, 0;
T_4.10 ;
    %load/vec4 v0000020e97edb410_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000020e97edb410_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000020e97edcc70_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000020e97edcc70_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000020e97edcc70_0, 0;
T_4.8 ;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020e97ec54d0;
T_5 ;
    %wait E_0000020e97ee2680;
    %load/vec4 v0000020e97edbe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edc8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edbff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edb550_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020e97edc9f0_0;
    %assign/vec4 v0000020e97edc8b0_0, 0;
    %load/vec4 v0000020e97edc8b0_0;
    %assign/vec4 v0000020e97edbff0_0, 0;
    %load/vec4 v0000020e97edbff0_0;
    %assign/vec4 v0000020e97edb550_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020e97ec54d0;
T_6 ;
    %wait E_0000020e97ee2680;
    %load/vec4 v0000020e97edbe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000020e97edbf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edb5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020e97edbeb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020e97edb5f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edc090_0, 0;
    %load/vec4 v0000020e97edcd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e97edb5f0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edb5f0_0, 0;
T_6.6 ;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0000020e97edc950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0000020e97edc4f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000020e97edb550_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edb5f0_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0000020e97edb550_0;
    %load/vec4 v0000020e97edbf50_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020e97edbf50_0, 0;
    %load/vec4 v0000020e97edc4f0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_6.11, 4;
    %load/vec4 v0000020e97edb550_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edb5f0_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0000020e97edbf50_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0000020e97edbeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e97edc090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edb5f0_0, 0;
T_6.14 ;
T_6.11 ;
T_6.10 ;
T_6.7 ;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020e97ec54d0;
T_7 ;
    %wait E_0000020e97ee2680;
    %load/vec4 v0000020e97edbe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000020e97edc130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edb870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edc590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e97edd170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e97edb910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e97edce50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020e97edb870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e97edb910_0, 0;
    %load/vec4 v0000020e97edc810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e97edb870_0, 0;
    %load/vec4 v0000020e97edce50_0;
    %load/vec4 v0000020e97edb9b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020e97edc130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edd170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e97edc590_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edb870_0, 0;
T_7.6 ;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edc590_0, 0;
    %load/vec4 v0000020e97edcdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0000020e97edb410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edb910_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0000020e97edb410_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_7.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e97edb910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e97edd170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e97edb870_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0000020e97edc130_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000020e97edb910_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000020e97edc130_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020e97edc130_0, 0;
T_7.12 ;
T_7.10 ;
T_7.7 ;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020e97ec5340;
T_8 ;
    %wait E_0000020e97ee1740;
    %pushi/vec4 97, 0, 32;
    %load/vec4 v0000020e97edb370_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000020e97edb370_0;
    %pad/u 32;
    %cmpi/u 122, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000020e97edb370_0;
    %subi 32, 0, 8;
    %store/vec4 v0000020e97edba50_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020e97edb370_0;
    %store/vec4 v0000020e97edba50_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000020e97eb7090;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e97f40660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e97f40f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e97f402a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020e97e929a0_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0000020e97eb7090;
T_10 ;
    %wait E_0000020e97ee2480;
    %wait E_0000020e97ee2040;
    %delay 10, 0;
    %load/vec4 v0000020e97e92540_0;
    %store/vec4 v0000020e97e924a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e97f40f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e97f40660_0, 0, 1;
    %delay 86800, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020e97e92a40_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000020e97e92a40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0000020e97e924a0_0;
    %load/vec4 v0000020e97e92a40_0;
    %part/s 1;
    %store/vec4 v0000020e97f40660_0, 0, 1;
    %delay 86800, 0;
    %load/vec4 v0000020e97e92a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020e97e92a40_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e97f40660_0, 0, 1;
    %delay 86800, 0;
    %wait E_0000020e97ee2040;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e97f40f20_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020e97eb7090;
T_11 ;
    %wait E_0000020e97ee21c0;
    %delay 43400, 0;
    %load/vec4 v0000020e97f40ca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 6 90 "$display", "Error: wrong start bit; ignoring this byte" {0 0 0};
    %delay 694400, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020e97e92680_0, 0, 32;
T_11.2 ;
    %load/vec4 v0000020e97e92680_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.3, 5;
    %delay 86800, 0;
    %load/vec4 v0000020e97f40ca0_0;
    %ix/getv/s 4, v0000020e97e92680_0;
    %store/vec4 v0000020e97e929a0_0, 4, 1;
    %load/vec4 v0000020e97e92680_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020e97e92680_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %delay 86800, 0;
    %load/vec4 v0000020e97f40ca0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.4, 4;
    %vpi_call 6 103 "$display", "Error: wrong stop bit; ignoring" {0 0 0};
    %delay 43400, 0;
    %jmp T_11.5;
T_11.4 ;
    %delay 43400, 0;
    %wait E_0000020e97ee2040;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e97f402a0_0, 0, 1;
    %wait E_0000020e97ee2040;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e97f402a0_0, 0, 1;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020e97e94b10;
T_12 ;
    %vpi_call 2 73 "$dumpfile", "mysimdata.vcd" {0 0 0};
    %vpi_call 2 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020e97e94b10 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000020e97e94b10;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e97f3f760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e97f3f620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e97f3fc60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020e97f3f300_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_0000020e97e94b10;
T_14 ;
    %delay 30000, 0;
    %wait E_0000020e97ee1b00;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e97f3f760_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020e97ee1b00;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e97f3f760_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0000020e97e94b10;
T_15 ;
    %delay 50, 0;
    %load/vec4 v0000020e97f3f620_0;
    %inv;
    %store/vec4 v0000020e97f3f620_0, 0, 1;
    %delay 50, 0;
    %load/vec4 v0000020e97f3f620_0;
    %inv;
    %store/vec4 v0000020e97f3f620_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0000020e97e94b10;
T_16 ;
    %vpi_call 2 128 "$display", "Start simulation" {0 0 0};
    %delay 2000000, 0;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %store/vec4 v0000020e97edcf90_0, 0, 8;
    %fork TD_lab1_tb.SendData, S_0000020e97edd290;
    %join;
    %delay 2000000, 0;
    %pushi/vec4 98, 0, 8; draw_string_vec4
    %store/vec4 v0000020e97edcf90_0, 0, 8;
    %fork TD_lab1_tb.SendData, S_0000020e97edd290;
    %join;
    %delay 2000000, 0;
    %pushi/vec4 67, 0, 8; draw_string_vec4
    %store/vec4 v0000020e97edcf90_0, 0, 8;
    %fork TD_lab1_tb.SendData, S_0000020e97edd290;
    %join;
    %delay 2000000, 0;
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %store/vec4 v0000020e97edcf90_0, 0, 8;
    %fork TD_lab1_tb.SendData, S_0000020e97edd290;
    %join;
    %delay 2000000, 0;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %store/vec4 v0000020e97edcf90_0, 0, 8;
    %fork TD_lab1_tb.SendData, S_0000020e97edd290;
    %join;
    %delay 2000000, 0;
    %pushi/vec4 122, 0, 8; draw_string_vec4
    %store/vec4 v0000020e97edcf90_0, 0, 8;
    %fork TD_lab1_tb.SendData, S_0000020e97edd290;
    %join;
    %delay 2000000, 0;
    %pushi/vec4 102, 0, 8; draw_string_vec4
    %store/vec4 v0000020e97edcf90_0, 0, 8;
    %fork TD_lab1_tb.SendData, S_0000020e97edd290;
    %join;
    %delay 2000000, 0;
    %pushi/vec4 44, 0, 8; draw_string_vec4
    %store/vec4 v0000020e97edcf90_0, 0, 8;
    %fork TD_lab1_tb.SendData, S_0000020e97edd290;
    %join;
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %store/vec4 v0000020e97edcf90_0, 0, 8;
    %fork TD_lab1_tb.SendData, S_0000020e97edd290;
    %join;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %store/vec4 v0000020e97edcf90_0, 0, 8;
    %fork TD_lab1_tb.SendData, S_0000020e97edd290;
    %join;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %store/vec4 v0000020e97edcf90_0, 0, 8;
    %fork TD_lab1_tb.SendData, S_0000020e97edd290;
    %join;
    %pushi/vec4 46, 0, 8; draw_string_vec4
    %store/vec4 v0000020e97edcf90_0, 0, 8;
    %fork TD_lab1_tb.SendData, S_0000020e97edd290;
    %join;
    %delay 5000000, 0;
    %vpi_call 2 150 "$stop" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0000020e97e94b10;
T_17 ;
    %wait E_0000020e97ee1c40;
    %load/vec4 v0000020e97f3f300_0;
    %store/vec4 v0000020e97f3f580_0, 0, 8;
    %wait E_0000020e97ee2100;
    %load/vec4 v0000020e97f3f6c0_0;
    %load/vec4 v0000020e97f3f580_0;
    %store/vec4 v0000020e97e922c0_0, 0, 8;
    %callf/vec4 TD_lab1_tb.touppersim, S_0000020e97ebc270;
    %cmp/e;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 167 "$display", "Ok:    sent %c (%02Xh), received %c (%02Xh)", v0000020e97f3f580_0, v0000020e97f3f580_0, v0000020e97f3f6c0_0, v0000020e97f3f6c0_0 {0 0 0};
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000020e97f3f580_0;
    %store/vec4 v0000020e97e922c0_0, 0, 8;
    %callf/vec4 TD_lab1_tb.touppersim, S_0000020e97ebc270;
    %load/vec4 v0000020e97f3f580_0;
    %store/vec4 v0000020e97e922c0_0, 0, 8;
    %callf/vec4 TD_lab1_tb.touppersim, S_0000020e97ebc270;
    %vpi_call 2 170 "$display", "ERROR: sent %c (%02Xh), received %c (%02Xh) (expected %c (%02Xh))", v0000020e97f3f580_0, v0000020e97f3f580_0, v0000020e97f3f6c0_0, v0000020e97f3f6c0_0, S<1,vec4,u8>, S<0,vec4,u8> {2 0 0};
T_17.1 ;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "../../src/verilog/testbench/lab1_tb.v";
    "../../src/verilog/rtl/lab1.v";
    "../../src/verilog/rtl/toupper.v";
    "../../src/verilog/rtl/uart.v";
    "../../src/verilog/testbench/sim_uart.v";
