$date
	Tue Nov 18 03:48:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module not_gate_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$scope module dUT $end
$var wire 1 " a $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
x!
$end
#10000
1!
0"
#20000
0!
1"
#30000
1!
0"
