

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10'
================================================================
* Date:           Tue May 13 12:46:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.988 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    15882|    15882|  0.127 ms|  0.127 ms|  15877|  15877|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_73_9_VITIS_LOOP_74_10  |    15880|    15880|         6|          1|          1|  15876|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten13"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln73 = store i7 0, i7 %i" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 13 'store' 'store_ln73' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln74 = store i7 0, i7 %j" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 14 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc119"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i14 %indvar_flatten13" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 16 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.81ns)   --->   "%icmp_ln73 = icmp_eq  i14 %indvar_flatten13_load, i14 15876" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 17 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.81ns)   --->   "%add_ln73_1 = add i14 %indvar_flatten13_load, i14 1" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 18 'add' 'add_ln73_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc122, void %for.body136.preheader.exitStub" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 19 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 20 'load' 'j_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.87ns)   --->   "%icmp_ln74 = icmp_eq  i7 %j_load, i7 126" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 21 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln73)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%select_ln73 = select i1 %icmp_ln74, i7 0, i7 %j_load" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 22 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln73 = store i14 %add_ln73_1, i14 %indvar_flatten13" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 23 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 24 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.87ns)   --->   "%add_ln73 = add i7 %i_load, i7 1" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 25 'add' 'add_ln73' <Predicate = (icmp_ln74)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.99ns)   --->   "%select_ln73_1 = select i1 %icmp_ln74, i7 %add_ln73, i7 %i_load" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 26 'select' 'select_ln73_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.87ns)   --->   "%add_ln74 = add i7 %select_ln73, i7 1" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 27 'add' 'add_ln74' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln73 = store i7 %select_ln73_1, i7 %i" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 28 'store' 'store_ln73' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln74 = store i7 %add_ln74, i7 %j" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 29 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.84>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln73_1, i7 0" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 30 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln73_1, i1 0" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i8 %tmp" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 32 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln75 = sub i14 %p_shl, i14 %zext_ln75" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 33 'sub' 'sub_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i7 %select_ln73" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 34 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln75 = add i14 %sub_ln75, i14 %zext_ln75_1" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 35 'add' 'add_ln75' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i14 %add_ln75" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 36 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%out_image_x_addr = getelementptr i11 %out_image_x, i64 0, i64 %zext_ln75_2" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 37 'getelementptr' 'out_image_x_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%out_image_y_addr = getelementptr i11 %out_image_y, i64 0, i64 %zext_ln75_2" [HLS_Convolution/sources/conv2d.c:76]   --->   Operation 38 'getelementptr' 'out_image_y_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (3.25ns)   --->   "%gx = load i14 %out_image_x_addr" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 39 'load' 'gx' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 15876> <RAM>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%gy = load i14 %out_image_y_addr" [HLS_Convolution/sources/conv2d.c:76]   --->   Operation 40 'load' 'gy' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 15876> <RAM>

State 5 <SV = 4> <Delay = 4.89>
ST_5 : Operation 41 [1/2] (3.25ns)   --->   "%gx = load i14 %out_image_x_addr" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 41 'load' 'gx' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 15876> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i11 %gx" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 42 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (3.25ns)   --->   "%gy = load i14 %out_image_y_addr" [HLS_Convolution/sources/conv2d.c:76]   --->   Operation 43 'load' 'gy' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 15876> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i11 %gy" [HLS_Convolution/sources/conv2d.c:76]   --->   Operation 44 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.63ns)   --->   "%sub_ln77 = sub i12 0, i12 %sext_ln75" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 45 'sub' 'sub_ln77' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (1.63ns)   --->   "%abscond = icmp_sgt  i11 %gx, i11 0" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 46 'icmp' 'abscond' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.63ns)   --->   "%sub_ln77_1 = sub i12 0, i12 %sext_ln76" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 47 'sub' 'sub_ln77_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (1.63ns)   --->   "%abscond3 = icmp_sgt  i11 %gy, i11 0" [HLS_Convolution/sources/conv2d.c:76]   --->   Operation 48 'icmp' 'abscond3' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.80>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_73_9_VITIS_LOOP_74_10_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15876, i64 15876, i64 15876"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%out_image_sobel_addr = getelementptr i13 %out_image_sobel, i64 0, i64 %zext_ln75_2" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 51 'getelementptr' 'out_image_sobel_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 52 'specpipeline' 'specpipeline_ln74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln77)   --->   "%select_ln77 = select i1 %abscond, i12 %sext_ln75, i12 %sub_ln77" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 53 'select' 'select_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln77)   --->   "%sext_ln77 = sext i12 %select_ln77" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 54 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln77)   --->   "%select_ln77_1 = select i1 %abscond3, i12 %sext_ln76, i12 %sub_ln77_1" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 55 'select' 'select_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln77)   --->   "%sext_ln77_1 = sext i12 %select_ln77_1" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 56 'sext' 'sext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln77 = add i13 %sext_ln77_1, i13 %sext_ln77" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 57 'add' 'add_ln77' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln77 = store i13 %add_ln77, i14 %out_image_sobel_addr" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 58 'store' 'store_ln77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 15876> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.inc119" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 59 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 4.988ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [7]  (1.588 ns)
	'load' operation 14 bit ('indvar_flatten13_load', HLS_Convolution/sources/conv2d.c:73) on local variable 'indvar_flatten13' [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln73', HLS_Convolution/sources/conv2d.c:73) [13]  (1.812 ns)
	'store' operation 0 bit ('store_ln73', HLS_Convolution/sources/conv2d.c:73) of variable 'add_ln73_1', HLS_Convolution/sources/conv2d.c:73 on local variable 'indvar_flatten13' [51]  (1.588 ns)

 <State 2>: 4.451ns
The critical path consists of the following:
	'load' operation 7 bit ('i_load', HLS_Convolution/sources/conv2d.c:73) on local variable 'i', HLS_Convolution/sources/conv2d.c:73 [18]  (0.000 ns)
	'add' operation 7 bit ('add_ln73', HLS_Convolution/sources/conv2d.c:73) [19]  (1.870 ns)
	'select' operation 7 bit ('select_ln73_1', HLS_Convolution/sources/conv2d.c:73) [24]  (0.993 ns)
	'store' operation 0 bit ('store_ln73', HLS_Convolution/sources/conv2d.c:73) of variable 'select_ln73_1', HLS_Convolution/sources/conv2d.c:73 on local variable 'i', HLS_Convolution/sources/conv2d.c:73 [52]  (1.588 ns)

 <State 3>: 3.845ns
The critical path consists of the following:
	'sub' operation 14 bit ('sub_ln75', HLS_Convolution/sources/conv2d.c:75) [28]  (0.000 ns)
	'add' operation 14 bit ('add_ln75', HLS_Convolution/sources/conv2d.c:75) [30]  (3.845 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 14 bit ('out_image_x_addr', HLS_Convolution/sources/conv2d.c:75) [32]  (0.000 ns)
	'load' operation 11 bit ('gx', HLS_Convolution/sources/conv2d.c:75) on array 'out_image_x' [36]  (3.254 ns)

 <State 5>: 4.893ns
The critical path consists of the following:
	'load' operation 11 bit ('gx', HLS_Convolution/sources/conv2d.c:75) on array 'out_image_x' [36]  (3.254 ns)
	'sub' operation 12 bit ('sub_ln77', HLS_Convolution/sources/conv2d.c:77) [40]  (1.639 ns)

 <State 6>: 4.801ns
The critical path consists of the following:
	'select' operation 12 bit ('select_ln77', HLS_Convolution/sources/conv2d.c:77) [42]  (0.000 ns)
	'add' operation 13 bit ('add_ln77', HLS_Convolution/sources/conv2d.c:77) [48]  (1.547 ns)
	'store' operation 0 bit ('store_ln77', HLS_Convolution/sources/conv2d.c:77) of variable 'add_ln77', HLS_Convolution/sources/conv2d.c:77 on array 'out_image_sobel' [49]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
