ECHO is off.
ECHO is off.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/VITIS_~1/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/VITIS_~1/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'ed' on host 'zakalwe' (Windows NT_amd64 version 6.2) on Wed May 15 22:47:47 +0100 2024
INFO: [HLS 200-10] In directory 'C:/Users/ed/Stuff/PYNQ/boards/ip/hls'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'trace_cntrl_64/script.tcl'
INFO: [HLS 200-1510] Running: open_project trace_cntrl_64 
INFO: [HLS 200-10] Creating and opening project 'C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64'.
INFO: [HLS 200-1510] Running: set_top trace_cntrl_64 
INFO: [HLS 200-1510] Running: add_files trace_cntrl_64/trace_cntrl_64.cpp 
INFO: [HLS 200-10] Adding design file 'trace_cntrl_64/trace_cntrl_64.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 84.918 MB.
INFO: [HLS 200-10] Analyzing design file 'trace_cntrl_64/trace_cntrl_64.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.285 seconds; current allocated memory: 87.797 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ed/Stuff/PYNQ/boards/ip/hls/trace_cntrl_64/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-387] Ignore depth setting for top argument 'trace_64' (trace_cntrl_64/trace_cntrl_64.cpp:15:0)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'capture_64' (trace_cntrl_64/trace_cntrl_64.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.745 seconds; current allocated memory: 89.426 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 89.426 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 94.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 95.723 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 117.320 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 119.934 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'trace_cntrl_64' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trace_cntrl_64_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-880] The II Violation in module 'trace_cntrl_64_Pipeline_VITIS_LOOP_27_1' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation 32 bit ('i', trace_cntrl_64/trace_cntrl_64.cpp:27) and axis read operation ('empty_14', trace_cntrl_64/trace_cntrl_64.cpp:29) on port 'trace_64_V_data_V' (trace_cntrl_64/trace_cntrl_64.cpp:29).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
WARNING: [HLS 200-871] Estimated clock period (9.767 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'trace_cntrl_64_Pipeline_VITIS_LOOP_27_1' consists of the following:
	'store' operation 0 bit ('i_write_ln22', trace_cntrl_64/trace_cntrl_64.cpp:22) of constant 0 on local variable 'i', trace_cntrl_64/trace_cntrl_64.cpp:22 [27]  (1.707 ns)
	'load' operation 32 bit ('i', trace_cntrl_64/trace_cntrl_64.cpp:39) on local variable 'i', trace_cntrl_64/trace_cntrl_64.cpp:22 [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln27', trace_cntrl_64/trace_cntrl_64.cpp:27) [33]  (2.552 ns)
	axis read operation ('empty_14', trace_cntrl_64/trace_cntrl_64.cpp:29) on port 'trace_64_V_data_V' (trace_cntrl_64/trace_cntrl_64.cpp:29) [38]  (1.000 ns)
	'and' operation 32 bit ('and_ln30', trace_cntrl_64/trace_cntrl_64.cpp:30) [46]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln30', trace_cntrl_64/trace_cntrl_64.cpp:30) [47]  (2.552 ns)
	'or' operation 1 bit ('match', trace_cntrl_64/trace_cntrl_64.cpp:30) [48]  (0.978 ns)
	blocking operation 0.978 ns on control path)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 124.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 125.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trace_cntrl_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 125.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 126.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trace_cntrl_64_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'trace_cntrl_64_Pipeline_VITIS_LOOP_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 127.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trace_cntrl_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trace_64_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trace_64_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trace_64_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trace_64_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trace_64_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trace_64_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trace_64_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/capture_64_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/capture_64_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/capture_64_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/capture_64_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/capture_64_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/capture_64_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/capture_64_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/trigger' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trace_cntrl_64/length_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'trace_cntrl_64' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'trigger', 'length_r' and 'return' to AXI-Lite port trace_cntrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trace_cntrl_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 130.555 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 134.391 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 137.836 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for trace_cntrl_64.
INFO: [VLOG 209-307] Generating Verilog RTL for trace_cntrl_64.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.38 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.527 seconds; current allocated memory: 53.273 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -description Controller for the trace analyzer with 64-bit data -version 1.4 -display_name Trace Analyzer Controller with 64 Bits Data 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 15 22:48:05 2024...
INFO: [HLS 200-802] Generated output file trace_cntrl_64/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.203 seconds; current allocated memory: 5.520 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 18.533 seconds; peak allocated memory: 143.539 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed May 15 22:48:06 2024...
