Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : breakout

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../breakout.vhd" into library work
Parsing entity <breakout>.
Parsing architecture <Behavioral> of entity <breakout>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../uMem.vhd" into library work
Parsing entity <uMem>.
Parsing architecture <Behavioral> of entity <umem>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../pMem.vhd" into library work
Parsing entity <pMem>.
Parsing architecture <Behavioral> of entity <pmem>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../ultra.vhd" into library work
Parsing entity <ultra>.
Parsing architecture <ultra_behavior> of entity <ultra>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../leddriver.vhd" into library work
Parsing entity <leddriver>.
Parsing architecture <Behavioral> of entity <leddriver>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../VGA_MOTOR.vhd" into library work
Parsing entity <VGA_MOTOR>.
Parsing architecture <Behavioral> of entity <vga_motor>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../PICT_MEM.vhd" into library work
Parsing entity <PICT_MEM>.
Parsing architecture <Behavioral> of entity <pict_mem>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../KBD_ENC.vhd" into library work
Parsing entity <KBD_ENC>.
Parsing architecture <behavioral> of entity <kbd_enc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <breakout> (architecture <Behavioral>) from library <work>.

Elaborating entity <uMem> (architecture <Behavioral>) from library <work>.

Elaborating entity <pMem> (architecture <Behavioral>) from library <work>.

Elaborating entity <ultra> (architecture <ultra_behavior>) from library <work>.

Elaborating entity <PICT_MEM> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGA_MOTOR> (architecture <Behavioral>) from library <work>.

Elaborating entity <KBD_ENC> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../KBD_ENC.vhd" Line 291. Case statement is complete. others clause is never selected

Elaborating entity <leddriver> (architecture <Behavioral>) from library <work>.
WARNING:Xst:2972 - "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout.vhd" line 214. All outputs of instance <U0> of block <uMem> are unconnected in block <breakout>. Underlying logic will be removed.
WARNING:Xst:2972 - "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout.vhd" line 217. All outputs of instance <U1> of block <pMem> are unconnected in block <breakout>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <breakout>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout.vhd".
INFO:Xst:3010 - "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout.vhd" line 222: Output port <data_out1> of the instance <U3> is unconnected or connected to loadless signal.
    Found 24-bit register for signal <counter_temp>.
    Found 1-bit register for signal <Led<4>>.
    Found 1-bit register for signal <Led<3>>.
    Found 1-bit register for signal <Led<2>>.
    Found 16-bit register for signal <us_time_temp>.
    Found 24-bit adder for signal <counter_temp[23]_GND_4_o_add_23_OUT> created at line 1241.
    Found 16-bit comparator greater for signal <Led<0>> created at line 211
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <breakout> synthesized.

Synthesizing Unit <ultra>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/ultra.vhd".
WARNING:Xst:647 - Input <JB<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <us>.
    Found 1-bit register for signal <trigger>.
    Found 2-bit register for signal <q>.
    Found 16-bit register for signal <us_time>.
    Found 1-bit register for signal <us_rst>.
    Found 7-bit register for signal <us_counter>.
    Found finite state machine <FSM_0> for signal <q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | q_trig                                         |
    | Power Up State     | q_trig                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <us[15]_GND_7_o_add_1_OUT> created at line 1241.
    Found 7-bit adder for signal <us_counter[6]_GND_7_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ultra> synthesized.

Synthesizing Unit <PICT_MEM>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/PICT_MEM.vhd".
    Found 2048x8-bit dual-port RAM <Mram_pictMem> for signal <pictMem>.
    Found 8-bit register for signal <data_out2>.
    Found 8-bit register for signal <data_out1>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <PICT_MEM> synthesized.

Synthesizing Unit <VGA_MOTOR>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/VGA_MOTOR.vhd".
WARNING:Xst:647 - Input <data<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'tileMem', unconnected in block 'VGA_MOTOR', is tied to its initial value.
    Found 2048x12-bit single-port Read Only RAM <Mram_tileMem> for signal <tileMem>.
    Found 10-bit register for signal <Xpixel>.
    Found 10-bit register for signal <Ypixel>.
    Found 8-bit register for signal <tilePixel>.
    Found 2-bit register for signal <ClkDiv>.
    Found 2-bit adder for signal <ClkDiv[1]_GND_18_o_add_0_OUT> created at line 1241.
    Found 10-bit adder for signal <Xpixel[9]_GND_18_o_add_5_OUT> created at line 1241.
    Found 10-bit adder for signal <Ypixel[9]_GND_18_o_add_14_OUT> created at line 1241.
    Found 11-bit adder for signal <addr> created at line 461.
    Found 5x4-bit multiplier for signal <PWR_9_o_Ypixel[8]_MuLt_28_OUT> created at line 461.
    Found 10-bit comparator lessequal for signal <n0010> created at line 391
    Found 10-bit comparator greater for signal <Xpixel[9]_PWR_9_o_LessThan_12_o> created at line 391
    Found 10-bit comparator lessequal for signal <n0022> created at line 426
    Found 10-bit comparator greater for signal <Ypixel[9]_GND_18_o_LessThan_22_o> created at line 426
    Found 10-bit comparator lessequal for signal <n0027> created at line 438
    Found 10-bit comparator lessequal for signal <n0029> created at line 438
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <VGA_MOTOR> synthesized.

Synthesizing Unit <KBD_ENC>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/KBD_ENC.vhd".
    Found 1-bit register for signal <PS2Data>.
    Found 1-bit register for signal <PS2Clk_Q1>.
    Found 1-bit register for signal <PS2Clk_Q2>.
    Found 11-bit register for signal <PS2Data_sr>.
    Found 4-bit register for signal <PS2BitCounter>.
    Found 2-bit register for signal <PS2state>.
    Found 6-bit register for signal <curposX>.
    Found 5-bit register for signal <curposY>.
    Found 2-bit register for signal <WRstate>.
    Found 1-bit register for signal <PS2Clk>.
    Found finite state machine <FSM_1> for signal <WRstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | standby                                        |
    | Power Up State     | standby                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <PS2state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0704 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <PS2BitCounter[3]_GND_20_o_add_4_OUT> created at line 1241.
    Found 6-bit adder for signal <curposX[5]_GND_20_o_add_57_OUT> created at line 1241.
    Found 5-bit adder for signal <curposY[4]_GND_20_o_add_85_OUT> created at line 1241.
    Found 11-bit adder for signal <addr> created at line 306.
    Found 6-bit subtractor for signal <GND_20_o_GND_20_o_sub_62_OUT<5:0>> created at line 1308.
    Found 5-bit subtractor for signal <GND_20_o_GND_20_o_sub_81_OUT<4:0>> created at line 1308.
    Found 5x5-bit multiplier for signal <PWR_10_o_curposY[4]_MuLt_99_OUT> created at line 306.
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <KBD_ENC> synthesized.

Synthesizing Unit <leddriver>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/leddriver.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <segments>.
    Found 4-bit register for signal <an>.
    Found 18-bit register for signal <counter_r>.
    Found 18-bit adder for signal <counter_r[17]_GND_22_o_add_2_OUT> created at line 1241.
    Found 16x7-bit Read Only RAM for signal <v[3]_GND_22_o_wide_mux_3_OUT>
    Found 4x4-bit Read Only RAM for signal <counter_r[17]_PWR_13_o_wide_mux_4_OUT>
    Found 1-bit 4-to-1 multiplexer for signal <v<3>> created at line 31.
    Found 1-bit 4-to-1 multiplexer for signal <v<2>> created at line 31.
    Found 1-bit 4-to-1 multiplexer for signal <v<1>> created at line 31.
    Found 1-bit 4-to-1 multiplexer for signal <v<0>> created at line 31.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <leddriver> synthesized.
RTL-Simplification CPUSTAT: 0.16 
RTL-BasicInf CPUSTAT: 0.22 
RTL-BasicOpt CPUSTAT: 0.01 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port Read Only RAM                    : 1
 2048x12-bit single-port Read Only RAM                 : 1
 2048x8-bit dual-port RAM                              : 1
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 2
 5x4-bit multiplier                                    : 1
 5x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 2
 11-bit adder                                          : 2
 16-bit adder                                          : 1
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 24-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit addsub                                          : 1
 7-bit adder                                           : 1
# Registers                                            : 27
 1-bit register                                        : 9
 10-bit register                                       : 2
 11-bit register                                       : 1
 16-bit register                                       : 3
 18-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
 6-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 3
# Comparators                                          : 7
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
 16-bit comparator greater                             : 1
# Multiplexers                                         : 20
 1-bit 4-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 7
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <KBD_ENC>.
The following registers are absorbed into counter <PS2BitCounter>: 1 register on signal <PS2BitCounter>.
	Multiplier <Mmult_PWR_10_o_curposY[4]_MuLt_99_OUT> in block <KBD_ENC> and adder/subtractor <Madd_addr> in block <KBD_ENC> are combined into a MAC<Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT>.
	The following registers are also absorbed by the MAC: <curposY> in block <KBD_ENC>, <curposX> in block <KBD_ENC>.
Unit <KBD_ENC> synthesized (advanced).

Synthesizing (advanced) Unit <PICT_MEM>.
INFO:Xst:3040 - The RAM <Mram_pictMem> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out1> <data_out2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we1>           | high     |
    |     addrA          | connected to signal <addr1>         |          |
    |     diA            | connected to signal <data_in1>      |          |
    |     doA            | connected to signal <data_out1>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <addr2>         |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <data_out2>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <PICT_MEM> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_MOTOR>.
The following registers are absorbed into counter <ClkDiv>: 1 register on signal <ClkDiv>.
The following registers are absorbed into counter <Xpixel>: 1 register on signal <Xpixel>.
The following registers are absorbed into counter <Ypixel>: 1 register on signal <Ypixel>.
	Multiplier <Mmult_PWR_9_o_Ypixel[8]_MuLt_28_OUT> in block <VGA_MOTOR> and adder/subtractor <Madd_addr> in block <VGA_MOTOR> are combined into a MAC<Maddsub_PWR_9_o_Ypixel[8]_MuLt_28_OUT>.
INFO:Xst:3040 - The RAM <Mram_tileMem> will be implemented as a BLOCK RAM, absorbing the following register(s): <tilePixel>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 12-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(data,Ypixel<4:2>,Xpixel<4:2>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <tilePixel>     |          |
    |     dorstA         | connected to signal <blank>         | high     |
    | reset value        | 000000000000                                   |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <VGA_MOTOR> synthesized (advanced).

Synthesizing (advanced) Unit <breakout>.
The following registers are absorbed into counter <counter_temp>: 1 register on signal <counter_temp>.
Unit <breakout> synthesized (advanced).

Synthesizing (advanced) Unit <leddriver>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
INFO:Xst:3048 - The small RAM <Mram_v[3]_GND_22_o_wide_mux_3_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <v>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_counter_r[17]_PWR_13_o_wide_mux_4_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter_r>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <leddriver> synthesized (advanced).

Synthesizing (advanced) Unit <ultra>.
The following registers are absorbed into counter <us>: 1 register on signal <us>.
Unit <ultra> synthesized (advanced).
WARNING:Xst:2677 - Node <PS2Data_sr_0> of sequential type is unconnected in block <KBD_ENC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port distributed Read Only RAM        : 1
 2048x12-bit single-port block Read Only RAM           : 1
 2048x8-bit dual-port block RAM                        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 2
 5x4-to-11-bit MAC                                     : 1
 5x5-to-11-bit MAC                                     : 1
# Adders/Subtractors                                   : 4
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit addsub                                          : 1
 7-bit adder                                           : 1
# Counters                                             : 7
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 80
 Flip-Flops                                            : 80
# Comparators                                          : 7
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
 16-bit comparator greater                             : 1
# Multiplexers                                         : 18
 1-bit 4-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 7
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UL/FSM_0> on signal <q[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 q_trig  | 00
 q_wait1 | 01
 q_echo  | 11
 q_wait2 | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U5/FSM_2> on signal <PS2state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 make  | 01
 break | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U5/FSM_1> on signal <WRstate[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 standby | 00
 wrchar  | 01
 wrcur   | 10
---------------------
WARNING:Xst:2677 - Node <Mram_tileMem2> of sequential type is unconnected in block <MTP_>.
WARNING:Xst:1710 - FF/Latch <Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT1_0> (without init value) has a constant value of 0 in block <KBD_ENC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_0> (without init value) has a constant value of 0 in block <KBD_ENC>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <curposX_0> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT1_6> 
INFO:Xst:2261 - The FF/Latch <curposY_4> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_1> 
INFO:Xst:2261 - The FF/Latch <curposX_1> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT1_5> 
INFO:Xst:2261 - The FF/Latch <curposX_2> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT1_4> 
INFO:Xst:2261 - The FF/Latch <curposY_0> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_5> 
INFO:Xst:2261 - The FF/Latch <curposX_3> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT1_3> 
INFO:Xst:2261 - The FF/Latch <curposY_1> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_4> 
INFO:Xst:2261 - The FF/Latch <curposX_4> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT1_2> 
INFO:Xst:2261 - The FF/Latch <curposY_2> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_3> 
INFO:Xst:2261 - The FF/Latch <curposX_5> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT1_1> 
INFO:Xst:2261 - The FF/Latch <curposY_3> in Unit <KBD_ENC> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_2> 

Optimizing unit <breakout> ...

Optimizing unit <ultra> ...

Optimizing unit <VGA_MOTOR> ...

Optimizing unit <KBD_ENC> ...

Optimizing unit <leddriver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block breakout, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 170
 Flip-Flops                                            : 170

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 434
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 66
#      LUT2                        : 23
#      LUT3                        : 21
#      LUT4                        : 23
#      LUT5                        : 28
#      LUT6                        : 66
#      MUXCY                       : 92
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 99
# FlipFlops/Latches                : 170
#      FD                          : 32
#      FDE                         : 32
#      FDR                         : 43
#      FDRE                        : 61
#      FDS                         : 2
# RAMS                             : 2
#      RAMB16BWER                  : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 4
#      OBUF                        : 28

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             169  out of  18224     0%  
 Number of Slice LUTs:                  236  out of   9112     2%  
    Number used as Logic:               236  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    272
   Number with an unused Flip Flop:     103  out of    272    37%  
   Number with an unused LUT:            36  out of    272    13%  
   Number of fully used LUT-FF pairs:   133  out of    272    48%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  33  out of    232    14%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 172   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.195ns (Maximum Frequency: 192.482MHz)
   Minimum input arrival time before clock: 4.907ns
   Maximum output required time after clock: 5.668ns
   Maximum combinational path delay: 5.604ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.195ns (frequency: 192.482MHz)
  Total number of paths / destination ports: 4339 / 324
-------------------------------------------------------------------------
Delay:               5.195ns (Levels of Logic = 12)
  Source:            U5/curposY_2 (FF)
  Destination:       U3/Mram_pictMem (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U5/curposY_2 to U3/Mram_pictMem
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.447   0.934  U5/curposY_2 (U5/curposY_2)
     LUT2:I0->O            1   0.203   0.000  U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd1_lut<4> (U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd1_lut<4>)
     MUXCY:S->O            1   0.172   0.000  U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd1_cy<4> (U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd1_cy<5> (U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd1_cy<6> (U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd1_cy<7> (U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd1_cy<7>)
     XORCY:CI->O           1   0.180   0.579  U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd1_xor<8> (U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd_81)
     INV:I->O              1   0.206   0.000  U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd2_lut<8>_INV_0 (U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd2_lut<8>)
     MUXCY:S->O            0   0.172   0.000  U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd2_cy<8> (U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd2_cy<8>)
     XORCY:CI->O           1   0.180   0.580  U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd2_xor<9> (U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_9)
     LUT1:I0->O            1   0.205   0.000  U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd_cy<9>_rt (U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd_cy<9>_rt)
     MUXCY:S->O            0   0.172   0.000  U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd_cy<9> (U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd_cy<9>)
     XORCY:CI->O           1   0.180   0.579  U5/Maddsub_PWR_10_o_curposY[4]_MuLt_99_OUT_Madd_xor<10> (addr_s<10>)
     RAMB16BWER:ADDRA13        0.350          U3/Mram_pictMem
    ----------------------------------------
    Total                      5.195ns (2.524ns logic, 2.671ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 158 / 142
-------------------------------------------------------------------------
Offset:              4.907ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       us_time_temp_0 (FF)
  Destination Clock: clk rising

  Data Path: btns to us_time_temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            90   1.222   2.156  btns_IBUF (Led_1_OBUF)
     LUT5:I0->O           16   0.203   1.004  _n0106_inv1 (_n0106_inv)
     FDE:CE                    0.322          us_time_temp_0
    ----------------------------------------
    Total                      4.907ns (1.747ns logic, 3.160ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 54 / 26
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 3)
  Source:            UL/us_time_7 (FF)
  Destination:       Led<0> (PAD)
  Source Clock:      clk rising

  Data Path: UL/us_time_7 to Led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.981  UL/us_time_7 (UL/us_time_7)
     LUT6:I0->O            1   0.203   0.684  Led<0>24_SW0 (N39)
     LUT6:I4->O            1   0.203   0.579  Led<0>24 (Led_0_OBUF)
     OBUF:I->O                 2.571          Led_0_OBUF (Led<0>)
    ----------------------------------------
    Total                      5.668ns (3.424ns logic, 2.244ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.604ns (Levels of Logic = 2)
  Source:            btns (PAD)
  Destination:       Led<1> (PAD)

  Data Path: btns to Led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            90   1.222   1.811  btns_IBUF (Led_1_OBUF)
     OBUF:I->O                 2.571          Led_1_OBUF (Led<1>)
    ----------------------------------------
    Total                      5.604ns (3.793ns logic, 1.811ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.195|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.13 secs
 
--> 


Total memory usage is 464448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :   17 (   0 filtered)

