<stg><name>addrbound</name>


<trans_list>

<trans id="20" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.0:0 %cols_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.0:1 %rows_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="27" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.0:3 %zext_ln1494 = zext i16 %rows_read

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="27" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.0:4 %zext_ln1494_1 = zext i11 %cols_read

]]></Node>
<StgValue><ssdm name="zext_ln1494_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
fpga_resource_hint.entry.0:5 %ret_V_5 = mul i27 %zext_ln1494, i27 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
fpga_resource_hint.entry.0:5 %ret_V_5 = mul i27 %zext_ln1494, i27 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="10" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.0:2 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
fpga_resource_hint.entry.0:5 %ret_V_5 = mul i27 %zext_ln1494, i27 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.0:6 %specfucore_ln950 = specfucore void @_ssdm_op_SpecFUCore, i27 %ret_V_5, i64 12, i64 3, i64 2

]]></Node>
<StgValue><ssdm name="specfucore_ln950"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.0:7 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="22" op_0_bw="27">
<![CDATA[
fpga_resource_hint.entry.0:8 %trunc_ln1494 = trunc i27 %ret_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln1494"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.0:9 %ret_V = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %trunc_ln1494, i1 0

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.0:10 %add_ln541 = add i23 %ret_V, i23 63

]]></Node>
<StgValue><ssdm name="add_ln541"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="17" op_0_bw="17" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.0:11 %trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i23.i32.i32, i23 %add_ln541, i32 6, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17">
<![CDATA[
fpga_resource_hint.entry.0:12 %write_ln955 = write void @_ssdm_op_Write.ap_auto.volatile.i17P0A, i17 %rows_2, i17 %trunc_ln

]]></Node>
<StgValue><ssdm name="write_ln955"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0">
<![CDATA[
fpga_resource_hint.entry.0:13 %ret_ln955 = ret

]]></Node>
<StgValue><ssdm name="ret_ln955"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="22" name="rows_2" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="rows_2"/></StgValue>
</port>
<port id="23" name="rows" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rows"/></StgValue>
</port>
<port id="24" name="cols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cols"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="26" from="_ssdm_op_Read.ap_auto.i11" to="cols_read" fromId="25" toId="4">
</dataflow>
<dataflow id="27" from="cols" to="cols_read" fromId="24" toId="4">
</dataflow>
<dataflow id="29" from="_ssdm_op_Read.ap_auto.i16" to="rows_read" fromId="28" toId="5">
</dataflow>
<dataflow id="30" from="rows" to="rows_read" fromId="23" toId="5">
</dataflow>
<dataflow id="31" from="rows_read" to="zext_ln1494" fromId="5" toId="6">
</dataflow>
<dataflow id="32" from="cols_read" to="zext_ln1494_1" fromId="4" toId="7">
</dataflow>
<dataflow id="33" from="zext_ln1494" to="ret_V_5" fromId="6" toId="8">
</dataflow>
<dataflow id="34" from="zext_ln1494_1" to="ret_V_5" fromId="7" toId="8">
</dataflow>
<dataflow id="35" from="zext_ln1494" to="ret_V_5" fromId="6" toId="9">
</dataflow>
<dataflow id="36" from="zext_ln1494_1" to="ret_V_5" fromId="7" toId="9">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="37" toId="10">
</dataflow>
<dataflow id="40" from="empty_18" to="rbegin" fromId="39" toId="10">
</dataflow>
<dataflow id="41" from="zext_ln1494" to="ret_V_5" fromId="6" toId="11">
</dataflow>
<dataflow id="42" from="zext_ln1494_1" to="ret_V_5" fromId="7" toId="11">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecFUCore" to="specfucore_ln950" fromId="43" toId="12">
</dataflow>
<dataflow id="45" from="ret_V_5" to="specfucore_ln950" fromId="11" toId="12">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specfucore_ln950" fromId="46" toId="12">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specfucore_ln950" fromId="48" toId="12">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specfucore_ln950" fromId="50" toId="12">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="52" toId="13">
</dataflow>
<dataflow id="54" from="empty_18" to="rend" fromId="39" toId="13">
</dataflow>
<dataflow id="55" from="rbegin" to="rend" fromId="10" toId="13">
</dataflow>
<dataflow id="56" from="ret_V_5" to="trunc_ln1494" fromId="11" toId="14">
</dataflow>
<dataflow id="58" from="_ssdm_op_BitConcatenate.i23.i22.i1" to="ret_V" fromId="57" toId="15">
</dataflow>
<dataflow id="59" from="trunc_ln1494" to="ret_V" fromId="14" toId="15">
</dataflow>
<dataflow id="61" from="StgValue_60" to="ret_V" fromId="60" toId="15">
</dataflow>
<dataflow id="62" from="ret_V" to="add_ln541" fromId="15" toId="16">
</dataflow>
<dataflow id="64" from="StgValue_63" to="add_ln541" fromId="63" toId="16">
</dataflow>
<dataflow id="66" from="_ssdm_op_PartSelect.i17.i23.i32.i32" to="trunc_ln" fromId="65" toId="17">
</dataflow>
<dataflow id="67" from="add_ln541" to="trunc_ln" fromId="16" toId="17">
</dataflow>
<dataflow id="69" from="StgValue_68" to="trunc_ln" fromId="68" toId="17">
</dataflow>
<dataflow id="71" from="StgValue_70" to="trunc_ln" fromId="70" toId="17">
</dataflow>
<dataflow id="73" from="_ssdm_op_Write.ap_auto.volatile.i17P0A" to="write_ln955" fromId="72" toId="18">
</dataflow>
<dataflow id="74" from="rows_2" to="write_ln955" fromId="22" toId="18">
</dataflow>
<dataflow id="75" from="trunc_ln" to="write_ln955" fromId="17" toId="18">
</dataflow>
</dataflows>


</stg>
