<stg><name>expandKey_Pipeline_expandKeyLoop1</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %key_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %key

]]></Node>
<StgValue><ssdm name="key_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %zext_ln241_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln241

]]></Node>
<StgValue><ssdm name="zext_ln241_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="6">
<![CDATA[
newFuncRoot:3 %zext_ln241_cast = zext i6 %zext_ln241_read

]]></Node>
<StgValue><ssdm name="zext_ln241_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i64 0, i64 %i_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.0:0 %i_0_load = load i64 %i_0

]]></Node>
<StgValue><ssdm name="i_0_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.0:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 8, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.0:2 %icmp_ln241 = icmp_eq  i64 %i_0_load, i64 %zext_ln241_cast

]]></Node>
<StgValue><ssdm name="icmp_ln241"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.0:3 %br_ln241 = br i1 %icmp_ln241, void %for.inc.split.0, void %for.inc.0.for.end.loopexit_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="64">
<![CDATA[
for.inc.split.0:0 %empty = trunc i64 %i_0_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split.0:3 %add_ln244 = add i11 %empty, i11 %key_read

]]></Node>
<StgValue><ssdm name="add_ln244"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split.0:4 %zext_ln244 = zext i11 %add_ln244

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.0:5 %key_array128_addr = getelementptr i8 %key_array128, i64 0, i64 %zext_ln244

]]></Node>
<StgValue><ssdm name="key_array128_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="11">
<![CDATA[
for.inc.split.0:6 %key_array128_load = load i11 %key_array128_addr

]]></Node>
<StgValue><ssdm name="key_array128_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.0:7 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i64.i32.i32, i64 %i_0_load, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.0:11 %or_ln241 = or i64 %i_0_load, i64 1

]]></Node>
<StgValue><ssdm name="or_ln241"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split.0:12 %or_ln241_3 = or i11 %empty, i11 1

]]></Node>
<StgValue><ssdm name="or_ln241_3"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.0:13 %icmp_ln241_1 = icmp_eq  i64 %or_ln241, i64 %zext_ln241_cast

]]></Node>
<StgValue><ssdm name="icmp_ln241_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split.0:14 %br_ln241 = br i1 %icmp_ln241_1, void %for.inc.split.1, void %for.inc.0.for.end.loopexit_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split.1:0 %add_ln244_1 = add i11 %or_ln241_3, i11 %key_read

]]></Node>
<StgValue><ssdm name="add_ln244_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split.1:1 %zext_ln244_2 = zext i11 %add_ln244_1

]]></Node>
<StgValue><ssdm name="zext_ln244_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.1:2 %key_array128_addr_1 = getelementptr i8 %key_array128, i64 0, i64 %zext_ln244_2

]]></Node>
<StgValue><ssdm name="key_array128_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="11">
<![CDATA[
for.inc.split.1:3 %key_array128_load_1 = load i11 %key_array128_addr_1

]]></Node>
<StgValue><ssdm name="key_array128_load_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.1:6 %or_ln241_1 = or i64 %i_0_load, i64 2

]]></Node>
<StgValue><ssdm name="or_ln241_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split.1:7 %or_ln241_4 = or i11 %empty, i11 2

]]></Node>
<StgValue><ssdm name="or_ln241_4"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.1:8 %icmp_ln241_2 = icmp_eq  i64 %or_ln241_1, i64 %zext_ln241_cast

]]></Node>
<StgValue><ssdm name="icmp_ln241_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split.1:9 %br_ln241 = br i1 %icmp_ln241_2, void %for.inc.split.2, void %for.inc.0.for.end.loopexit_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split.2:0 %add_ln244_2 = add i11 %or_ln241_4, i11 %key_read

]]></Node>
<StgValue><ssdm name="add_ln244_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split.2:1 %zext_ln244_3 = zext i11 %add_ln244_2

]]></Node>
<StgValue><ssdm name="zext_ln244_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.2:2 %key_array128_addr_2 = getelementptr i8 %key_array128, i64 0, i64 %zext_ln244_3

]]></Node>
<StgValue><ssdm name="key_array128_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="11">
<![CDATA[
for.inc.split.2:3 %key_array128_load_2 = load i11 %key_array128_addr_2

]]></Node>
<StgValue><ssdm name="key_array128_load_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.2:8 %or_ln241_2 = or i64 %i_0_load, i64 3

]]></Node>
<StgValue><ssdm name="or_ln241_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split.2:9 %or_ln241_5 = or i11 %empty, i11 3

]]></Node>
<StgValue><ssdm name="or_ln241_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.2:10 %icmp_ln241_3 = icmp_eq  i64 %or_ln241_2, i64 %zext_ln241_cast

]]></Node>
<StgValue><ssdm name="icmp_ln241_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split.2:11 %br_ln241 = br i1 %icmp_ln241_3, void %for.inc.split.3, void %for.inc.0.for.end.loopexit_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
<literal name="icmp_ln241_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split.3:0 %add_ln244_3 = add i11 %or_ln241_5, i11 %key_read

]]></Node>
<StgValue><ssdm name="add_ln244_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
<literal name="icmp_ln241_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split.3:1 %zext_ln244_5 = zext i11 %add_ln244_3

]]></Node>
<StgValue><ssdm name="zext_ln244_5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
<literal name="icmp_ln241_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.3:2 %key_array128_addr_3 = getelementptr i8 %key_array128, i64 0, i64 %zext_ln244_5

]]></Node>
<StgValue><ssdm name="key_array128_addr_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
<literal name="icmp_ln241_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="11">
<![CDATA[
for.inc.split.3:3 %key_array128_load_3 = load i11 %key_array128_addr_3

]]></Node>
<StgValue><ssdm name="key_array128_load_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
<literal name="icmp_ln241_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.3:6 %add_ln241 = add i64 %i_0_load, i64 4

]]></Node>
<StgValue><ssdm name="add_ln241"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
<literal name="icmp_ln241_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.3:7 %store_ln241 = store i64 %add_ln241, i64 %i_0

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.0:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.0:2 %specloopname_ln234 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln234"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="11">
<![CDATA[
for.inc.split.0:6 %key_array128_load = load i11 %key_array128_addr

]]></Node>
<StgValue><ssdm name="key_array128_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split.0:8 %zext_ln244_1 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln244_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.0:9 %expandedKey_0_addr = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln244_1

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split.0:10 %store_ln244 = store i8 %key_array128_load, i7 %expandedKey_0_addr

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="11">
<![CDATA[
for.inc.split.1:3 %key_array128_load_1 = load i11 %key_array128_addr_1

]]></Node>
<StgValue><ssdm name="key_array128_load_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.1:4 %expandedKey_1_addr = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln244_1

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split.1:5 %store_ln244 = store i8 %key_array128_load_1, i7 %expandedKey_1_addr

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="11">
<![CDATA[
for.inc.split.2:3 %key_array128_load_2 = load i11 %key_array128_addr_2

]]></Node>
<StgValue><ssdm name="key_array128_load_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split.2:4 %or_ln244 = or i7 %lshr_ln, i7 1

]]></Node>
<StgValue><ssdm name="or_ln244"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split.2:5 %zext_ln244_4 = zext i7 %or_ln244

]]></Node>
<StgValue><ssdm name="zext_ln244_4"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.2:6 %expandedKey_0_addr_10 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln244_4

]]></Node>
<StgValue><ssdm name="expandedKey_0_addr_10"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split.2:7 %store_ln244 = store i8 %key_array128_load_2, i7 %expandedKey_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
<literal name="icmp_ln241_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="11">
<![CDATA[
for.inc.split.3:3 %key_array128_load_3 = load i11 %key_array128_addr_3

]]></Node>
<StgValue><ssdm name="key_array128_load_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
<literal name="icmp_ln241_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.3:4 %expandedKey_1_addr_10 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln244_4

]]></Node>
<StgValue><ssdm name="expandedKey_1_addr_10"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
<literal name="icmp_ln241_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split.3:5 %store_ln244 = store i8 %key_array128_load_3, i7 %expandedKey_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln241_1" val="0"/>
<literal name="icmp_ln241_2" val="0"/>
<literal name="icmp_ln241_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.3:8 %br_ln241 = br void %for.inc.0

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln241_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln241_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0">
<![CDATA[
for.inc.0.for.end.loopexit_crit_edge.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
