<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/MipsOptionRecord.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L91'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- MipsOptionRecord.cpp - Abstraction for storing information ---------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsOptionRecord.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsABIInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsELFStreamer.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsTargetStreamer.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/BinaryFormat/ELF.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCAssembler.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCContext.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCSectionELF.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>void MipsRegInfoRecord::EmitMipsOptionRecord() {</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>  MCAssembler &amp;MCA = Streamer-&gt;getAssembler();</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>  MipsTargetStreamer *MTS =</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>      static_cast&lt;MipsTargetStreamer *&gt;(Streamer-&gt;getTargetStreamer());</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>  Streamer-&gt;pushSection();</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We need to distinguish between N64 and the rest because at the moment</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we don&apos;t emit .Mips.options for other ELFs other than N64.</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Since .reginfo has the same information as .Mips.options (ODK_REGINFO),</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we can use the same abstraction (MipsRegInfoRecord class) to handle both.</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>  if (MTS-&gt;getABI().IsN64()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L33' href='#L33'><span>33:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>166</span>, <span class='None'>False</span>: <span class='covered-line'>276</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The EntrySize value of 1 seems strange since the records are neither</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 1-byte long nor fixed length but it matches the value GAS emits.</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    MCSectionELF *Sec =</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>        Context.getELFSection(&quot;.MIPS.options&quot;, ELF::SHT_MIPS_OPTIONS,</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>                              ELF::SHF_ALLOC | ELF::SHF_MIPS_NOSTRIP, 1);</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    MCA.registerSection(*Sec);</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    Sec-&gt;setAlignment(Align(8));</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    Streamer-&gt;switchSection(Sec);</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    Streamer-&gt;emitInt8(ELF::ODK_REGINFO); // kind</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    Streamer-&gt;emitInt8(40);               // size</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    Streamer-&gt;emitInt16(0);               // section</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    Streamer-&gt;emitInt32(0);               // info</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    Streamer-&gt;emitInt32(ri_gprmask);</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    Streamer-&gt;emitInt32(0); // pad</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    Streamer-&gt;emitInt32(ri_cprmask[0]);</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    Streamer-&gt;emitInt32(ri_cprmask[1]);</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    Streamer-&gt;emitInt32(ri_cprmask[2]);</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    Streamer-&gt;emitInt32(ri_cprmask[3]);</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    Streamer-&gt;emitIntValue(ri_gp_value, 8);</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>    MCSectionELF *Sec = Context.getELFSection(&quot;.reginfo&quot;, ELF::SHT_MIPS_REGINFO,</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>                                              ELF::SHF_ALLOC, 24);</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>    MCA.registerSection(*Sec);</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>    Sec-&gt;setAlignment(MTS-&gt;getABI().IsN32() ? <div class='tooltip'>Align(8)<span class='tooltip-content'>54</span></div> : <div class='tooltip'>Align(4)<span class='tooltip-content'>222</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L58' href='#L58'><span>58:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>222</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>    Streamer-&gt;switchSection(Sec);</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>    Streamer-&gt;emitInt32(ri_gprmask);</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>    Streamer-&gt;emitInt32(ri_cprmask[0]);</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>    Streamer-&gt;emitInt32(ri_cprmask[1]);</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>    Streamer-&gt;emitInt32(ri_cprmask[2]);</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>    Streamer-&gt;emitInt32(ri_cprmask[3]);</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>    assert((ri_gp_value &amp; 0xffffffff) == ri_gp_value);</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>    Streamer-&gt;emitInt32(ri_gp_value);</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>  Streamer-&gt;popSection();</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>442</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsRegInfoRecord::SetPhysRegUsed(unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>                                       const MCRegisterInfo *MCRegInfo) {</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>  unsigned Value = 0;</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>9.34k</pre></td><td class='code'><pre>  for (const MCPhysReg &amp;SubReg : MCRegInfo-&gt;subregs_inclusive(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.34k</span>, <span class='None'>False</span>: <span class='covered-line'>7.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>9.34k</pre></td><td class='code'><pre>    unsigned EncVal = MCRegInfo-&gt;getEncodingValue(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>9.34k</pre></td><td class='code'><pre>    Value |= 1 &lt;&lt; EncVal;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>9.34k</pre></td><td class='code'><pre>    if (GPR32RegClass-&gt;contains(SubReg) || <div class='tooltip'>GPR64RegClass-&gt;contains(SubReg)<span class='tooltip-content'>1.81k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.53k</span>, <span class='None'>False</span>: <span class='covered-line'>1.81k</span>]
  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.57k</span>, <span class='None'>False</span>: <span class='covered-line'>240</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L81'><span>81:9</span></a></span>) to (<span class='line-number'><a href='#L81'><span>81:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (81:9)
     Condition C2 --> (81:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>9.10k</pre></td><td class='code'><pre>      ri_gprmask |= Value;</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>240</pre></td><td class='code'><pre>    else if (COP0RegClass-&gt;contains(SubReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>238</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      ri_cprmask[0] |= Value;</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // MIPS COP1 is the FPU.</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>    else if (FGR32RegClass-&gt;contains(SubReg) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>116</span>, <span class='None'>False</span>: <span class='covered-line'>122</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>             <div class='tooltip'>FGR64RegClass-&gt;contains(SubReg)<span class='tooltip-content'>122</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L87' href='#L87'><span>87:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>             <div class='tooltip'>AFGR64RegClass-&gt;contains(SubReg)<span class='tooltip-content'>80</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>             <div class='tooltip'>MSA128BRegClass-&gt;contains(SubReg)<span class='tooltip-content'>60</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L86'><span>86:14</span></a></span>) to (<span class='line-number'><a href='#L86'><span>89:47</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (86:14)
     Condition C2 --> (87:14)
     Condition C3 --> (88:14)
     Condition C4 --> (89:14)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>      ri_cprmask[1] |= Value;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    else if (COP2RegClass-&gt;contains(SubReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L91' href='#L91'><span>91:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>ri_cprmask[2] |= Value</span>;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    else if (COP3RegClass-&gt;contains(SubReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L93' href='#L93'><span>93:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>ri_cprmask[3] |= Value</span>;</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>9.34k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>7.63k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>