{
    "Citedpaper": [], 
    "Bibilometrics": {
        "Downloads_12Months": 18, 
        "Downloads_6Weeks": 7, 
        "Downloads_cumulative": 18, 
        "CitationCount": 0
    }, 
    "Title": "Cache-emulated register file: an integrated on-chip memory architecture for high performance GPGPUs", 
    "Abstract": "The on-chip memory design is critical to the GPGPU performance because it serves between the massive threads and the huge external memory as a low-latency and high-throughput data communication point. However, the existing on-chip memory hierarchy is inherited from the conventional CPU architecture and is oftentimes sub-optimal to the SIMT (single instruction, multiple threads) execution. In this study, we surpass the traditional memory hierarchy design and reform the on-chip memory into an integrated architecture with the cache-emulated register file (RF) capability tailored for high performance GPGPU computing. With the lightweight support from ISA, compiler and the modified microarchitecture, this integrated architecture can dynamically emulate a variable-sized RF and a cache in a uniform way. Evaluation results demonstrate that this novel architecture can deliver better performance and energy efficiency with smaller on-chip memory size. For example, it can gain an average of 50% performance improvement for the cache-sensitive applications.", 
    "Published": 2016, 
    "References": [
        {
            "ArticleName": "NVIDIA Whitepaper, \"Nvidia's next generation CUDA compute architecture: Fermi.\""
        }, 
        {
            "ArticleName": "NVIDIA Whitepaper, \"Nvidia's next generation CUDA compute architecture: Kepler GK110.\""
        }, 
        {
            "ArticleName": "Mark Gebhart , Stephen W. Keckler , Brucek Khailany , Ronny Krashinsky , William J. Dally, Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.96-106, December 01-05, 2012, Vancouver, B.C., CANADA", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2012.18", 
            "DOIname": "10.1109/MICRO.2012.18", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2457489"
        }, 
        {
            "ArticleName": "Mark Gebhart , Daniel R. Johnson , David Tarjan , Stephen W. Keckler , William J. Dally , Erik Lindholm , Kevin Skadron, Energy-efficient mechanisms for managing thread context in throughput processors, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2000064.2000093", 
            "DOIname": "10.1145/2000064.2000093", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2000093"
        }, 
        {
            "ArticleName": "Sangpil Lee , Keunsoo Kim , Gunjae Koo , Hyeran Jeon , Won Woo Ro , Murali Annavaram, Warped-compression: enabling power efficient GPUs through register compression, Proceedings of the 42nd Annual International Symposium on Computer Architecture, June 13-17, 2015, Portland, Oregon", 
            "DOIhref": "http://doi.acm.org/10.1145/2749469.2750417", 
            "DOIname": "10.1145/2749469.2750417", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2750417"
        }, 
        {
            "ArticleName": "W. Jia, K. Shaw, and M. Martonosi, \"MRPB: Memory request prioritization for massively parallel processors,\" in Proceedings of the 20th Annual International Symposium on High Performance Computer Architecture, Feb 2014, pp. 272--283."
        }, 
        {
            "ArticleName": "Xuhao Chen , Li-Wen Chang , Christopher I. Rodrigues , Jie Lv , Zhiying Wang , Wen-Mei Hwu, Adaptive Cache Management for Energy-Efficient GPU Computing, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2014.11", 
            "DOIname": "10.1109/MICRO.2014.11", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2742190"
        }, 
        {
            "ArticleName": "X. Xie, Y. Liang, Y. Wang, G. Sun, and T. Wang, \"Coordinated static and dynamic cache bypassing for GPUs,\" in Proceedings of the 21st Annual International Symposium on High Performance Computer Architecture, Feb 2015, pp. 76--88."
        }, 
        {
            "ArticleName": "Shin-Ying Lee , Akhil Arunkumar , Carole-Jean Wu, CAWA: coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads, Proceedings of the 42nd Annual International Symposium on Computer Architecture, June 13-17, 2015, Portland, Oregon", 
            "DOIhref": "http://doi.acm.org/10.1145/2749469.2750418", 
            "DOIname": "10.1145/2749469.2750418", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2750418"
        }, 
        {
            "ArticleName": "Timothy G. Rogers , Mike O'Connor , Tor M. Aamodt, Cache-Conscious Wavefront Scheduling, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.72-83, December 01-05, 2012, Vancouver, B.C., CANADA", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2012.16", 
            "DOIname": "10.1109/MICRO.2012.16", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2457487"
        }, 
        {
            "ArticleName": "Naifeng Jing , Yao Shen , Yao Lu , Shrikanth Ganapathy , Zhigang Mao , Minyi Guo , Ramon Canal , Xiaoyao Liang, An energy-efficient and scalable eDRAM-based register file architecture for GPGPU, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel", 
            "DOIhref": "http://doi.acm.org/10.1145/2485922.2485952", 
            "DOIname": "10.1145/2485922.2485952", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2485952"
        }, 
        {
            "ArticleName": "Jieun Lim , Nagesh B. Lakshminarayana , Hyesoon Kim , William Song , Sudhakar Yalamanchili , Wonyong Sung, Power Modeling for GPU Architectures Using McPAT, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.3, p.1-24, June 2014", 
            "DOIhref": "http://doi.acm.org/10.1145/2611758", 
            "DOIname": "10.1145/2611758", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2611758"
        }, 
        {
            "ArticleName": "C. Nugteren, G.-J. van den Braak, H. Corporaal, and H. Bal, \"A detailed GPU cache model based on reuse distance theory,\" in Proceedings of the 20th International Symposium on High Performance Computer Architecture, Feb 2014, pp. 37--48."
        }, 
        {
            "ArticleName": "H. Wong, M.-M. Papadopoulou, M. Sadooghi-Alvandi, and A. Moshovos, \"Demystifying GPU microarchitecture through microbenchmarking,\" in Proceedings of the International Symposium on Performance Analysis of Systems Software (ISPASS), March 2010, pp. 235--246."
        }, 
        {
            "ArticleName": "Mohammad Abdel-Majeed , Murali Annavaram, Warped register file: A power efficient register file for GPGPUs, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.412-423, February 23-27, 2013", 
            "DOIhref": "https://dx.doi.org/10.1109/HPCA.2013.6522337", 
            "DOIname": "10.1109/HPCA.2013.6522337", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2495519"
        }, 
        {
            "ArticleName": "H. Jeon and M. Annavaram, \"GPGPU register file management by hardware cooperated register reallocation,\" in Computer Engineering Technical Report Number CENG-2014-05 in University of Southern California, 2014."
        }, 
        {
            "ArticleName": "Hyeran Jeon , Gokul Subramanian Ravi , Nam Sung Kim , Murali Annavaram, GPU register file virtualization, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii", 
            "DOIhref": "http://doi.acm.org/10.1145/2830772.2830784", 
            "DOIname": "10.1145/2830772.2830784", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2830784"
        }, 
        {
            "ArticleName": "Naifeng Jing , Haopeng Liu , Yao Lu , Xiaoyao Liang, Compiler assisted dynamic register file in GPGPU, Proceedings of the 2013 International Symposium on Low Power Electronics and Design, September 04-06, 2013, Beijing, China", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2648673"
        }, 
        {
            "ArticleName": "Andrew W. Appel , Maia Ginsburg, Modern complier implementation in C: basic techniques, Cambridge University Press, New York, NY, 1997", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=248935"
        }, 
        {
            "ArticleName": "NVIDIA Whitepaper, \"Parallel thread execution ISA version 3.0,\" 2012."
        }, 
        {
            "ArticleName": "NVIDIA, \"CUDA SDK,\" https://developer.nvidia.com/cuda-toolkit."
        }, 
        {
            "ArticleName": "R. S. S. A. Scott Grauer-Gray, Lifan Xu and J. Cavazos, \"Auto-tuning a high-level language targeted to GPU codes,\" in Proceedings of Innovative Parallel Computing (InPar), 2012."
        }, 
        {
            "ArticleName": "Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009", 
            "DOIhref": "https://dx.doi.org/10.1109/IISWC.2009.5306797", 
            "DOIname": "10.1109/IISWC.2009.5306797", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1680782"
        }, 
        {
            "ArticleName": "A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt, \"Analyzing CUDA workloads using a detailed GPU simulator,\" in International Symposium on Performance Analysis of Systems and Software, 2009, pp. 163--174."
        }, 
        {
            "ArticleName": "\"CACTI: An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model,\" http://www.hpl.hp.com/research/cacti/."
        }, 
        {
            "ArticleName": "Wing-kei S. Yu , Ruirui Huang , Sarah Q. Xu , Sung-En Wang , Edwin Kan , G. Edward Suh, SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2000064.2000094", 
            "DOIname": "10.1145/2000064.2000094", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2000094"
        }, 
        {
            "ArticleName": "Nilanjan Goswami , Bingyi Cao , Tao Li, Power-performance co-optimization of throughput core architecture using resistive memory, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.342-353, February 23-27, 2013", 
            "DOIhref": "https://dx.doi.org/10.1109/HPCA.2013.6522331", 
            "DOIname": "10.1109/HPCA.2013.6522331", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2495479"
        }, 
        {
            "ArticleName": "Naifeng Jing , Li Jiang , Tao Zhang , Chao Li , Fengfeng Fan , Xiaoyao Liang, Energy-Efficient eDRAM-Based On-Chip Storage Architecture for GPGPUs, IEEE Transactions on Computers, v.65 n.1, p.122-135, January 2016", 
            "DOIhref": "https://dx.doi.org/10.1109/TC.2015.2417545", 
            "DOIname": "10.1109/TC.2015.2417545", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2881866"
        }, 
        {
            "ArticleName": "Wilson W. L. Fung , Ivan Sham , George Yuan , Tor M. Aamodt, Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.407-420, December 01-05, 2007", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2007.12", 
            "DOIname": "10.1109/MICRO.2007.12", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1331735"
        }, 
        {
            "ArticleName": "Veynu Narasiman , Michael Shebanow , Chang Joo Lee , Rustam Miftakhutdinov , Onur Mutlu , Yale N. Patt, Improving GPU performance via large warps and two-level warp scheduling, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil", 
            "DOIhref": "http://doi.acm.org/10.1145/2155620.2155656", 
            "DOIname": "10.1145/2155620.2155656", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2155656"
        }, 
        {
            "ArticleName": "N. Jing, S. Chen, S. Jiang, L. Jiang, C. Li, and X. Liang, \"Bank stealing for conflict mitigation in GPGPU register file,\" in Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), 2015, pp. 55--60."
        }, 
        {
            "ArticleName": "Naifeng Jing , Shunning Jiang , Shuang Chen , Jingjie Zhang , Li Jiang , Chao Li , Xiaoyao Liang, Bank Stealing for a Compact and Efficient Register File Architecture in GPGPU, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.25 n.2, p.520-533, February 2017", 
            "DOIhref": "https://dx.doi.org/10.1109/TVLSI.2016.2584623", 
            "DOIname": "10.1109/TVLSI.2016.2584623", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3053538"
        }, 
        {
            "ArticleName": "Chunyang Gou , Georgi N. Gaydadjiev, Elastic pipeline: addressing GPU on-chip shared memory bank conflicts, Proceedings of the 8th ACM International Conference on Computing Frontiers, May 03-05, 2011, Ischia, Italy", 
            "DOIhref": "http://doi.acm.org/10.1145/2016604.2016608", 
            "DOIname": "10.1145/2016604.2016608", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2016608"
        }, 
        {
            "ArticleName": "Subhasis Das , Tor M. Aamodt , William J. Dally, Reuse Distance-Based Probabilistic Cache Replacement, ACM Transactions on Architecture and Code Optimization (TACO), v.12 n.4, p.1-22, January 2016", 
            "DOIhref": "http://doi.acm.org/10.1145/2818374", 
            "DOIname": "10.1145/2818374", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2818374"
        }, 
        {
            "ArticleName": "Wenhao Jia , Kelly A. Shaw , Margaret Martonosi, Characterizing and improving the use of demand-fetched caches in GPUs, Proceedings of the 26th ACM international conference on Supercomputing, June 25-29, 2012, San Servolo Island, Venice, Italy", 
            "DOIhref": "http://doi.acm.org/10.1145/2304576.2304582", 
            "DOIname": "10.1145/2304576.2304582", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2304582"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Shanghai Jiao Tong University, Shanghai, China", 
            "Name": "Naifeng Jing"
        }, 
        {
            "Affiliation": "Shanghai Jiao Tong University, Shanghai, China", 
            "Name": "Jianfei Wang"
        }, 
        {
            "Affiliation": "Shanghai Jiao Tong University, Shanghai, China", 
            "Name": "Fengfeng Fan"
        }, 
        {
            "Affiliation": "Shanghai Jiao Tong University, Shanghai, China", 
            "Name": "Wenkang Yu"
        }, 
        {
            "Affiliation": "Shanghai Jiao Tong University, Shanghai, China", 
            "Name": "Li Jiang"
        }, 
        {
            "Affiliation": "Shanghai Jiao Tong University, Shanghai, China", 
            "Name": "Chao Li"
        }, 
        {
            "Affiliation": "Shanghai Jiao Tong University, Shanghai, China", 
            "Name": "Xiaoyao Liang"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=3195655&preflayout=flat"
}