  <!-- A diagram for the iCE40 PLB "Logic Cell" is shown in;
        http://www.latticesemi.com/~/media/LatticeSemi/Documents/DataSheets/iCE/iCE40LPHXFamilyDataSheet.pdf
        Architecture iCE40 LP/HX Family Data Sheet
         * Figure 2-2. PLB Block Diagram

       It is 8 x (CARRY + SB_LUT4 + FF)
    -->
  <pb_type name="PLB" xmlns:xi="http://www.w3.org/2001/XInclude">
   <!-- SB_LUT4 inputs -->
   <input  name="I0" num_pins="4" equivalent="false"/>
   <input  name="I1" num_pins="4" equivalent="false"/>
   <input  name="I2" num_pins="4" equivalent="false"/>
   <input  name="I3" num_pins="4" equivalent="false"/>
   <input  name="I4" num_pins="4" equivalent="false"/>
   <input  name="I5" num_pins="4" equivalent="false"/>
   <input  name="I6" num_pins="4" equivalent="false"/>
   <input  name="I7" num_pins="4" equivalent="false"/>
   <!-- D Flipflop outputs -->
   <output  name="O0" num_pins="1" equivalent="false"/>
   <output  name="O1" num_pins="1" equivalent="false"/>
   <output  name="O2" num_pins="1" equivalent="false"/>
   <output  name="O3" num_pins="1" equivalent="false"/>
   <output  name="O4" num_pins="1" equivalent="false"/>
   <output  name="O5" num_pins="1" equivalent="false"/>
   <output  name="O6" num_pins="1" equivalent="false"/>
   <output  name="O7" num_pins="1" equivalent="false"/>

   <!-- D Flipflop controls -->
   <clock  name="CLK" num_pins="1"/>
   <input name="EN" num_pins="1" equivalent="false"/>
   <input name="SR" num_pins="1" equivalent="false"/>

   <!-- Carry chain
   <input name="FCIN"  num_pins="1" equivalent="false"/>
   <output name="FCOUT" num_pins="1" equivalent="false"/>
   -->

   <!-- A PLB contains the same 'cell' repeated 8 times. -->
   <pb_type name="PLB_CELL" num_pb="8">
    <!-- Data -->
    <input  name="I" num_pins="4" equivalent="false"/>
    <output name="O" num_pins="1" equivalent="false"/>

    <!-- Flipflop controls -->
    <clock name="CLK" num_pins="1" />
    <input name="EN"  num_pins="1" equivalent="false"/>
    <input name="SR"  num_pins="1" equivalent="false"/>

    <!-- Fast carry -->
    <input name="FCIN"  num_pins="1" equivalent="false"/>
    <output name="FCOUT" num_pins="1" equivalent="false"/>

    <!-- 4 input LUT -->
    <xi:include href="../../primatives/sb_lut/pb_type.xml"/>

    <!-- D FlipFlop -->
    <xi:include href="../../primatives/sb_ff/pb_type.xml"/>

    <!-- CARRY -->
    <xi:include href="../../primatives/sb_carry/pb_type.xml"/>

    <!-- Connect the PLB_CELL together -->
    <interconnect>
     <complete name="I0" input="PLB_CELL.I[0:0]" output="LUT.I[0:0]"/>
     <complete name="I1" input="PLB_CELL.I[1:1]" output="LUT.I[1:1] CARRY.I1"/>
     <complete name="I2" input="PLB_CELL.I[2:2]" output="LUT.I[2:2] CARRY.I2"/>
     <mux      name="I3" input="PLB_CELL.I[3:3] PLB_CELL.FCIN" output="LUT.I[3:3]"/>
     <mux      name="O"  input="LUT.O SB_FF.Q"   output="PLB_CELL.O"/>

     <direct   name="CK" input="PLB_CELL.CLK"    output="SB_FF.C"/>
     <direct   name="EN" input="PLB_CELL.EN"     output="SB_FF.E"/>
     <direct   name="SR" input="PLB_CELL.SR"     output="SB_FF.S"/>

     <direct name="FCIN"  input="PLB_CELL.FCIN"  output="CARRY.FCIN"/>
     <direct name="FCOUT" input="CARRY.FCOUT"    output="PLB_CELL.FCOUT"/>

     <!-- Find LUT+FF pairs in netlist -->
     <pack_pattern name="PLB_CELL" in_port="LUT.O" out_port="SB_FF.D"/>
    </interconnect>
   </pb_type>

   <interconnect>
    <!-- Inputs -->
    <direct name="I0" input="PLB.I0" output="PLB_CELL[0:0].I" />
    <direct name="I1" input="PLB.I1" output="PLB_CELL[1:1].I" />
    <direct name="I2" input="PLB.I2" output="PLB_CELL[2:2].I" />
    <direct name="I3" input="PLB.I3" output="PLB_CELL[3:3].I" />
    <direct name="I4" input="PLB.I4" output="PLB_CELL[4:4].I" />
    <direct name="I5" input="PLB.I5" output="PLB_CELL[5:5].I" />
    <direct name="I6" input="PLB.I6" output="PLB_CELL[6:6].I" />
    <direct name="I7" input="PLB.I7" output="PLB_CELL[7:7].I" />
    <!-- Outputs -->
    <direct name="O0" input="PLB_CELL[0:0].O" output="PLB.O0" />
    <direct name="O1" input="PLB_CELL[1:1].O" output="PLB.O1" />
    <direct name="O2" input="PLB_CELL[2:2].O" output="PLB.O2" />
    <direct name="O3" input="PLB_CELL[3:3].O" output="PLB.O3" />
    <direct name="O4" input="PLB_CELL[4:4].O" output="PLB.O4" />
    <direct name="O5" input="PLB_CELL[5:5].O" output="PLB.O5" />
    <direct name="O6" input="PLB_CELL[6:6].O" output="PLB.O6" />
    <direct name="O7" input="PLB_CELL[7:7].O" output="PLB.O7" />
    <!-- All flipflops inside a PLB share the CLK, SR & CE signal -->
    <complete name="CLK" input="PLB.CLK" output="PLB_CELL[7:0].CLK" />
    <!-- <mux name="SR" input="GND PLB.SR" output="PLB_CELL[7:0].SR" /> -->
    <complete name="SR" input="PLB.SR" output="PLB_CELL[7:0].SR" />
    <!-- <mux name="EN" input="VCC PLB.EN" output="PLB_CELL[7:0].EN" /> -->
    <complete name="EN" input="PLB.EN" output="PLB_CELL[7:0].EN" />
    <!-- Carry chain -->
    <direct name="FCIN0" input="PLB_CELL[1:1].FCOUT" output="PLB_CELL[0:0].FCIN"/>
    <direct name="FCIN1" input="PLB_CELL[2:2].FCOUT" output="PLB_CELL[1:1].FCIN"/>
    <direct name="FCIN2" input="PLB_CELL[3:3].FCOUT" output="PLB_CELL[2:2].FCIN"/>
    <direct name="FCIN3" input="PLB_CELL[4:4].FCOUT" output="PLB_CELL[3:3].FCIN"/>
    <direct name="FCIN4" input="PLB_CELL[5:5].FCOUT" output="PLB_CELL[4:4].FCIN"/>
    <direct name="FCIN5" input="PLB_CELL[6:6].FCOUT" output="PLB_CELL[5:5].FCIN"/>
   </interconnect>

   <fc default_in_type="frac" default_in_val="1.0" default_out_type="frac" default_out_val="1.0">
    <!-- Carry chain doesn't connect to the interconnect
    <fc_override fc_type="frac" fc_val="0" port_name="PLB.CIN"/>
    <fc_override fc_type="frac" fc_val="0" port_name="PLB.COUT"/>
 -->
   </fc>

   <pinlocations pattern="spread"/>
  </pb_type>
  <!-- End PLB -->
