#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun May  4 19:16:04 2025
# Process ID: 20808
# Current directory: C:/Users/adity/Downloads/final_project_new/final_project_new.runs/synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: C:/Users/adity/Downloads/final_project_new/final_project_new.runs/synth_1/top_level.vds
# Journal file: C:/Users/adity/Downloads/final_project_new/final_project_new.runs/synth_1\vivado.jou
# Running On: Aditya, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16858 MB
#-----------------------------------------------------------
source top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 393.934 ; gain = 42.391
Command: read_checkpoint -auto_incremental -incremental C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/utils_1/imports/synth_1/top_level.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/utils_1/imports/synth_1/top_level.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19044
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'q' is not allowed [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/button_sync.sv:14]
INFO: [Synth 8-11241] undeclared symbol 'bram_din', assumed default net type 'wire' [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/top_level.sv:60]
INFO: [Synth 8-11241] undeclared symbol 'bram_addr', assumed default net type 'wire' [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/top_level.sv:61]
INFO: [Synth 8-11241] undeclared symbol 'bram_en', assumed default net type 'wire' [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/top_level.sv:62]
INFO: [Synth 8-11241] undeclared symbol 'bram_we', assumed default net type 'wire' [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/top_level.sv:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1210.723 ; gain = 408.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/top_level.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sync_debounce' [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/button_sync.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'sync_debounce' (0#1) [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/button_sync.sv:8]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/adity/Downloads/final_project_new/final_project_new.runs/synth_1/.Xil/Vivado-20808-Aditya/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/adity/Downloads/final_project_new/final_project_new.runs/synth_1/.Xil/Vivado-20808-Aditya/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/adity/Downloads/final_project_new/final_project_new.runs/synth_1/.Xil/Vivado-20808-Aditya/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/adity/Downloads/final_project_new/final_project_new.runs/synth_1/.Xil/Vivado-20808-Aditya/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'camera_module' [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'camera_module' (0#1) [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'photo_control_fsm' [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/control_fsm.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/control_fsm.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'photo_control_fsm' (0#1) [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/control_fsm.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/top_level.sv:3]
WARNING: [Synth 8-6014] Unused sequential element sectionX_reg was removed.  [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:70]
WARNING: [Synth 8-6014] Unused sequential element sectionY_reg was removed.  [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:71]
WARNING: [Synth 8-6014] Unused sequential element new_avg_reg was removed.  [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:77]
WARNING: [Synth 8-7137] Register photo_active_reg in module camera_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:36]
WARNING: [Synth 8-7137] Register populated_data_reg in module camera_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:63]
WARNING: [Synth 8-7137] Register pixel_addr_reg in module camera_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:73]
WARNING: [Synth 8-7137] Register old_avg_reg in module camera_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:75]
WARNING: [Synth 8-7137] Register count_reg in module camera_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:76]
WARNING: [Synth 8-7137] Register bram_addr_cam_reg in module camera_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:79]
WARNING: [Synth 8-7137] Register bram_din_cam_reg in module camera_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:80]
WARNING: [Synth 8-7137] Register bram_en_cam_reg in module camera_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:81]
WARNING: [Synth 8-7137] Register bram_we_cam_reg in module camera_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:82]
WARNING: [Synth 8-7137] Register pixel_count_reg in module camera_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register frame_done_reg in module camera_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/camera_module.sv:87]
WARNING: [Synth 8-4767] Trying to implement RAM 'pixel_count_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "pixel_count_reg" dissolved into registers
WARNING: [Synth 8-3917] design top_level has port reset driven by constant 1
WARNING: [Synth 8-3917] design top_level has port pwdn driven by constant 0
WARNING: [Synth 8-7129] Port LED[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1370.703 ; gain = 568.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1370.703 ; gain = 568.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1370.703 ; gain = 568.457
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1370.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/adity/Downloads/final_project_new/final_project_new.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'image_bram'
Finished Parsing XDC File [c:/Users/adity/Downloads/final_project_new/final_project_new.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'image_bram'
Parsing XDC File [c:/Users/adity/Downloads/final_project_new/final_project_new.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Finished Parsing XDC File [c:/Users/adity/Downloads/final_project_new/final_project_new.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Parsing XDC File [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/constrs_1/new/top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_100MHz' already exists, overwriting the previous clock with the same name. [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/constrs_1/new/top.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'pclk_IBUF'. [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/constrs_1/new/top.xdc:12]
Finished Parsing XDC File [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/adity/Downloads/final_project_new/final_project_new.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/adity/Downloads/final_project_new/final_project_new.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1477.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1477.402 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/adity/Downloads/final_project_new/final_project_new.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/adity/Downloads/final_project_new/final_project_new.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for image_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_gen. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'photo_control_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'photo_control_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    INIT |                               01 |                               01
              WAIT_PHOTO |                               10 |                               10
                 CAPTURE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'photo_control_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                              000 |                              000
                  R_READ |                              001 |                              001
                  R_WAIT |                              010 |                              010
                 R_LATCH |                              011 |                              011
                 R_CHECK |                              100 |                              100
                  R_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'photo_control_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               10 Bit    Registers := 791   
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP bram_din_cam1, operation Mode is: C+A*B.
DSP Report: operator bram_din_cam1 is absorbed into DSP bram_din_cam1.
DSP Report: operator bram_din_cam2 is absorbed into DSP bram_din_cam1.
WARNING: [Synth 8-3936] Found unconnected internal register 'photo_fsm/bram_addr_debug_reg' and it is trimmed from '10' to '1' bits. [C:/Users/adity/Downloads/final_project_new/final_project_new.srcs/sources_1/new/control_fsm.sv:74]
WARNING: [Synth 8-3917] design top_level has port reset driven by constant 1
WARNING: [Synth 8-3917] design top_level has port pwdn driven by constant 0
WARNING: [Synth 8-3917] design top_level has port hex_seg_left[7] driven by constant 1
WARNING: [Synth 8-3917] design top_level has port hex_seg_right[7] driven by constant 1
WARNING: [Synth 8-7129] Port LED[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|camera_module | C+A*B       | 16     | 10     | 16     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_100MHz'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|camera_module | C+A'*B'     | 16     | 10     | 16     | -      | 26     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     1|
|3     |BUFG        |     1|
|4     |CARRY4      |   125|
|5     |DSP48E1     |     1|
|6     |LUT1        |    30|
|7     |LUT2        |   217|
|8     |LUT3        |   175|
|9     |LUT4        |   125|
|10    |LUT5        |   636|
|11    |LUT6        |  2423|
|12    |MUXF7       |   997|
|13    |MUXF8       |   493|
|14    |FDCE        |    22|
|15    |FDPE        |     1|
|16    |FDRE        |  8072|
|17    |LDC         |     1|
|18    |IBUF        |    13|
|19    |OBUF        |    30|
|20    |OBUFT       |    13|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1477.402 ; gain = 675.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1477.402 ; gain = 568.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1477.402 ; gain = 675.156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1477.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1617 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_level' is not ideal for floorplanning, since the cellview 'camera_module' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1477.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instance 

Synth Design complete, checksum: 1c54c099
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1477.402 ; gain = 1051.391
INFO: [Common 17-1381] The checkpoint 'C:/Users/adity/Downloads/final_project_new/final_project_new.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  4 19:17:08 2025...
