#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5c2fbcf0c8c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c2fbcef2e60 .scope module, "accumulator_tb" "accumulator_tb" 3 1;
 .timescale 0 0;
P_0x5c2fbcef27d0 .param/l "Width" 0 3 4, +C4<00000000000000000000000000000100>;
v0x5c2fbcf39d20_0 .var "A", 3 0;
v0x5c2fbcf39e30_0 .net "carry", 0 0, v0x5c2fbcf39520_0;  1 drivers
v0x5c2fbcf39f00_0 .var "cin", 0 0;
v0x5c2fbcf39fd0_0 .var "clk", 0 0;
v0x5c2fbcf3a0a0_0 .var/i "i", 31 0;
v0x5c2fbcf3a140_0 .net "overflow", 0 0, v0x5c2fbcf39870_0;  1 drivers
v0x5c2fbcf3a1e0_0 .var "rst", 0 0;
v0x5c2fbcf3a2b0_0 .net "sum", 3 0, v0x5c2fbcf39ba0_0;  1 drivers
E_0x5c2fbcef5dc0 .event posedge, v0x5c2fbcf39690_0;
S_0x5c2fbcf0bbc0 .scope module, "dut" "accumulator" 3 19, 4 1 0, S_0x5c2fbcef2e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 1 "carry";
    .port_info 6 /OUTPUT 4 "sum";
P_0x5c2fbceebee0 .param/l "Width" 0 4 1, +C4<00000000000000000000000000000100>;
v0x5c2fbcf39330_0 .net "A", 3 0, v0x5c2fbcf39d20_0;  1 drivers
v0x5c2fbcf39430_0 .net "V", 0 0, L_0x5c2fbcf3c6f0;  1 drivers
v0x5c2fbcf39520_0 .var "carry", 0 0;
v0x5c2fbcf395f0_0 .net "cin", 0 0, v0x5c2fbcf39f00_0;  1 drivers
v0x5c2fbcf39690_0 .net "clk", 0 0, v0x5c2fbcf39fd0_0;  1 drivers
v0x5c2fbcf39780_0 .net "cout", 0 0, L_0x5c2fbcf3c060;  1 drivers
v0x5c2fbcf39870_0 .var "overflow", 0 0;
v0x5c2fbcf39910_0 .var "post_A", 3 0;
v0x5c2fbcf399d0_0 .net "pre_sum", 3 0, L_0x5c2fbcf3c4f0;  1 drivers
v0x5c2fbcf39b00_0 .net "rst", 0 0, v0x5c2fbcf3a1e0_0;  1 drivers
v0x5c2fbcf39ba0_0 .var "sum", 3 0;
E_0x5c2fbcef54f0/0 .event negedge, v0x5c2fbcf39b00_0;
E_0x5c2fbcef54f0/1 .event posedge, v0x5c2fbcf39690_0;
E_0x5c2fbcef54f0 .event/or E_0x5c2fbcef54f0/0, E_0x5c2fbcef54f0/1;
S_0x5c2fbcef1e10 .scope module, "FANb" "fullAdderNb" 4 28, 5 1 0, S_0x5c2fbcf0bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "V";
P_0x5c2fbceef3f0 .param/l "Width" 0 5 1, +C4<00000000000000000000000000000100>;
L_0x5c2fbcf3c6f0 .functor XOR 1, L_0x5c2fbcf3c060, L_0x5c2fbcf3c840, C4<0>, C4<0>;
v0x5c2fbcf38b40_0 .net "V", 0 0, L_0x5c2fbcf3c6f0;  alias, 1 drivers
v0x5c2fbcf38c20_0 .net *"_ivl_28", 0 0, L_0x5c2fbcf3c840;  1 drivers
o0x77a07aad3bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5c2fbcf38d00_0 name=_ivl_31
v0x5c2fbcf38dc0_0 .net "a", 3 0, v0x5c2fbcf39ba0_0;  alias, 1 drivers
v0x5c2fbcf38ea0_0 .net "b", 3 0, v0x5c2fbcf39910_0;  1 drivers
v0x5c2fbcf38f80_0 .net "carry", 3 0, L_0x5c2fbcf3c970;  1 drivers
v0x5c2fbcf39060_0 .net "cin", 0 0, v0x5c2fbcf39f00_0;  alias, 1 drivers
v0x5c2fbcf39100_0 .net "cout", 0 0, L_0x5c2fbcf3c060;  alias, 1 drivers
v0x5c2fbcf391d0_0 .net "sum", 3 0, L_0x5c2fbcf3c4f0;  alias, 1 drivers
L_0x5c2fbcf3a6c0 .part v0x5c2fbcf39ba0_0, 0, 1;
L_0x5c2fbcf3a7f0 .part v0x5c2fbcf39910_0, 0, 1;
L_0x5c2fbcf3af00 .part v0x5c2fbcf39ba0_0, 1, 1;
L_0x5c2fbcf3b0c0 .part v0x5c2fbcf39910_0, 1, 1;
L_0x5c2fbcf3b290 .part L_0x5c2fbcf3c970, 0, 1;
L_0x5c2fbcf3b830 .part v0x5c2fbcf39ba0_0, 2, 1;
L_0x5c2fbcf3b9a0 .part v0x5c2fbcf39910_0, 2, 1;
L_0x5c2fbcf3bbd0 .part L_0x5c2fbcf3c970, 1, 1;
L_0x5c2fbcf3c1b0 .part v0x5c2fbcf39ba0_0, 3, 1;
L_0x5c2fbcf3c250 .part v0x5c2fbcf39910_0, 3, 1;
L_0x5c2fbcf3c450 .part L_0x5c2fbcf3c970, 2, 1;
L_0x5c2fbcf3c4f0 .concat8 [ 1 1 1 1], L_0x5c2fbcf126b0, L_0x5c2fbcf3aa00, L_0x5c2fbcf3b3a0, L_0x5c2fbcf3bd30;
L_0x5c2fbcf3c840 .part L_0x5c2fbcf3c970, 2, 1;
L_0x5c2fbcf3c970 .concat [ 1 1 1 1], L_0x5c2fbcf0e5b0, L_0x5c2fbcf3adb0, L_0x5c2fbcf3b6e0, o0x77a07aad3bb8;
S_0x5c2fbcef00d0 .scope generate, "genblk1[0]" "genblk1[0]" 5 14, 5 14 0, S_0x5c2fbcef1e10;
 .timescale 0 0;
P_0x5c2fbcef2180 .param/l "i" 1 5 14, +C4<00>;
S_0x5c2fbcef1110 .scope generate, "genblk1" "genblk1" 5 15, 5 15 0, S_0x5c2fbcef00d0;
 .timescale 0 0;
L_0x5c2fbcf3a890 .functor XOR 1, L_0x5c2fbcf3a7f0, v0x5c2fbcf39f00_0, C4<0>, C4<0>;
v0x5c2fbcf35ac0_0 .net *"_ivl_1", 0 0, L_0x5c2fbcf3a7f0;  1 drivers
S_0x5c2fbceef080 .scope module, "fa0" "fullAdder" 5 16, 6 1 0, S_0x5c2fbcef1110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5c2fbcf10300 .functor XOR 1, L_0x5c2fbcf3a6c0, L_0x5c2fbcf3a890, C4<0>, C4<0>;
L_0x5c2fbcf126b0 .functor XOR 1, L_0x5c2fbcf10300, v0x5c2fbcf39f00_0, C4<0>, C4<0>;
L_0x5c2fbcf14870 .functor AND 1, L_0x5c2fbcf3a6c0, L_0x5c2fbcf3a890, C4<1>, C4<1>;
L_0x5c2fbcf0d8e0 .functor XOR 1, L_0x5c2fbcf3a6c0, L_0x5c2fbcf3a890, C4<0>, C4<0>;
L_0x5c2fbcf0def0 .functor AND 1, v0x5c2fbcf39f00_0, L_0x5c2fbcf0d8e0, C4<1>, C4<1>;
L_0x5c2fbcf0e5b0 .functor OR 1, L_0x5c2fbcf14870, L_0x5c2fbcf0def0, C4<0>, C4<0>;
v0x5c2fbcf0e6d0_0 .net *"_ivl_0", 0 0, L_0x5c2fbcf10300;  1 drivers
v0x5c2fbcf0e7a0_0 .net *"_ivl_4", 0 0, L_0x5c2fbcf14870;  1 drivers
v0x5c2fbcf011d0_0 .net *"_ivl_6", 0 0, L_0x5c2fbcf0d8e0;  1 drivers
v0x5c2fbcef2960_0 .net *"_ivl_8", 0 0, L_0x5c2fbcf0def0;  1 drivers
v0x5c2fbceefbd0_0 .net "a", 0 0, L_0x5c2fbcf3a6c0;  1 drivers
v0x5c2fbceece10_0 .net "b", 0 0, L_0x5c2fbcf3a890;  1 drivers
v0x5c2fbcf357e0_0 .net "cin", 0 0, v0x5c2fbcf39f00_0;  alias, 1 drivers
v0x5c2fbcf358a0_0 .net "cout", 0 0, L_0x5c2fbcf0e5b0;  1 drivers
v0x5c2fbcf35960_0 .net "sum", 0 0, L_0x5c2fbcf126b0;  1 drivers
S_0x5c2fbcf35bc0 .scope generate, "genblk1[1]" "genblk1[1]" 5 14, 5 14 0, S_0x5c2fbcef1e10;
 .timescale 0 0;
P_0x5c2fbcf35d90 .param/l "i" 1 5 14, +C4<01>;
S_0x5c2fbcf35e50 .scope generate, "genblk1" "genblk1" 5 17, 5 17 0, S_0x5c2fbcf35bc0;
 .timescale 0 0;
L_0x5c2fbcf3b190 .functor XOR 1, L_0x5c2fbcf3b0c0, v0x5c2fbcf39f00_0, C4<0>, C4<0>;
v0x5c2fbcf36a90_0 .net *"_ivl_1", 0 0, L_0x5c2fbcf3b0c0;  1 drivers
S_0x5c2fbcf36030 .scope module, "fa2" "fullAdder" 5 20, 6 1 0, S_0x5c2fbcf35e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5c2fbcf3a990 .functor XOR 1, L_0x5c2fbcf3af00, L_0x5c2fbcf3b190, C4<0>, C4<0>;
L_0x5c2fbcf3aa00 .functor XOR 1, L_0x5c2fbcf3a990, L_0x5c2fbcf3b290, C4<0>, C4<0>;
L_0x5c2fbcf3aac0 .functor AND 1, L_0x5c2fbcf3af00, L_0x5c2fbcf3b190, C4<1>, C4<1>;
L_0x5c2fbcf3ac00 .functor XOR 1, L_0x5c2fbcf3af00, L_0x5c2fbcf3b190, C4<0>, C4<0>;
L_0x5c2fbcf3aca0 .functor AND 1, L_0x5c2fbcf3b290, L_0x5c2fbcf3ac00, C4<1>, C4<1>;
L_0x5c2fbcf3adb0 .functor OR 1, L_0x5c2fbcf3aac0, L_0x5c2fbcf3aca0, C4<0>, C4<0>;
v0x5c2fbcf36230_0 .net *"_ivl_0", 0 0, L_0x5c2fbcf3a990;  1 drivers
v0x5c2fbcf36330_0 .net *"_ivl_4", 0 0, L_0x5c2fbcf3aac0;  1 drivers
v0x5c2fbcf36410_0 .net *"_ivl_6", 0 0, L_0x5c2fbcf3ac00;  1 drivers
v0x5c2fbcf36500_0 .net *"_ivl_8", 0 0, L_0x5c2fbcf3aca0;  1 drivers
v0x5c2fbcf365e0_0 .net "a", 0 0, L_0x5c2fbcf3af00;  1 drivers
v0x5c2fbcf366f0_0 .net "b", 0 0, L_0x5c2fbcf3b190;  1 drivers
v0x5c2fbcf367b0_0 .net "cin", 0 0, L_0x5c2fbcf3b290;  1 drivers
v0x5c2fbcf36870_0 .net "cout", 0 0, L_0x5c2fbcf3adb0;  1 drivers
v0x5c2fbcf36930_0 .net "sum", 0 0, L_0x5c2fbcf3aa00;  1 drivers
S_0x5c2fbcf36b90 .scope generate, "genblk1[2]" "genblk1[2]" 5 14, 5 14 0, S_0x5c2fbcef1e10;
 .timescale 0 0;
P_0x5c2fbcf36d40 .param/l "i" 1 5 14, +C4<010>;
S_0x5c2fbcf36e00 .scope generate, "genblk1" "genblk1" 5 17, 5 17 0, S_0x5c2fbcf36b90;
 .timescale 0 0;
L_0x5c2fbcf3bad0 .functor XOR 1, L_0x5c2fbcf3b9a0, v0x5c2fbcf39f00_0, C4<0>, C4<0>;
v0x5c2fbcf37a70_0 .net *"_ivl_1", 0 0, L_0x5c2fbcf3b9a0;  1 drivers
S_0x5c2fbcf36fe0 .scope module, "fa2" "fullAdder" 5 20, 6 1 0, S_0x5c2fbcf36e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5c2fbcf3b330 .functor XOR 1, L_0x5c2fbcf3b830, L_0x5c2fbcf3bad0, C4<0>, C4<0>;
L_0x5c2fbcf3b3a0 .functor XOR 1, L_0x5c2fbcf3b330, L_0x5c2fbcf3bbd0, C4<0>, C4<0>;
L_0x5c2fbcf3b440 .functor AND 1, L_0x5c2fbcf3b830, L_0x5c2fbcf3bad0, C4<1>, C4<1>;
L_0x5c2fbcf3b530 .functor XOR 1, L_0x5c2fbcf3b830, L_0x5c2fbcf3bad0, C4<0>, C4<0>;
L_0x5c2fbcf3b5d0 .functor AND 1, L_0x5c2fbcf3bbd0, L_0x5c2fbcf3b530, C4<1>, C4<1>;
L_0x5c2fbcf3b6e0 .functor OR 1, L_0x5c2fbcf3b440, L_0x5c2fbcf3b5d0, C4<0>, C4<0>;
v0x5c2fbcf37210_0 .net *"_ivl_0", 0 0, L_0x5c2fbcf3b330;  1 drivers
v0x5c2fbcf37310_0 .net *"_ivl_4", 0 0, L_0x5c2fbcf3b440;  1 drivers
v0x5c2fbcf373f0_0 .net *"_ivl_6", 0 0, L_0x5c2fbcf3b530;  1 drivers
v0x5c2fbcf374e0_0 .net *"_ivl_8", 0 0, L_0x5c2fbcf3b5d0;  1 drivers
v0x5c2fbcf375c0_0 .net "a", 0 0, L_0x5c2fbcf3b830;  1 drivers
v0x5c2fbcf376d0_0 .net "b", 0 0, L_0x5c2fbcf3bad0;  1 drivers
v0x5c2fbcf37790_0 .net "cin", 0 0, L_0x5c2fbcf3bbd0;  1 drivers
v0x5c2fbcf37850_0 .net "cout", 0 0, L_0x5c2fbcf3b6e0;  1 drivers
v0x5c2fbcf37910_0 .net "sum", 0 0, L_0x5c2fbcf3b3a0;  1 drivers
S_0x5c2fbcf37b70 .scope generate, "genblk1[3]" "genblk1[3]" 5 14, 5 14 0, S_0x5c2fbcef1e10;
 .timescale 0 0;
P_0x5c2fbcf37d20 .param/l "i" 1 5 14, +C4<011>;
S_0x5c2fbcf37e00 .scope generate, "genblk1" "genblk1" 5 17, 5 17 0, S_0x5c2fbcf37b70;
 .timescale 0 0;
L_0x5c2fbcf3c350 .functor XOR 1, L_0x5c2fbcf3c250, v0x5c2fbcf39f00_0, C4<0>, C4<0>;
v0x5c2fbcf38a40_0 .net *"_ivl_1", 0 0, L_0x5c2fbcf3c250;  1 drivers
S_0x5c2fbcf37fe0 .scope module, "fa1" "fullAdder" 5 18, 6 1 0, S_0x5c2fbcf37e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5c2fbcf3bcc0 .functor XOR 1, L_0x5c2fbcf3c1b0, L_0x5c2fbcf3c350, C4<0>, C4<0>;
L_0x5c2fbcf3bd30 .functor XOR 1, L_0x5c2fbcf3bcc0, L_0x5c2fbcf3c450, C4<0>, C4<0>;
L_0x5c2fbcf3bda0 .functor AND 1, L_0x5c2fbcf3c1b0, L_0x5c2fbcf3c350, C4<1>, C4<1>;
L_0x5c2fbcf3beb0 .functor XOR 1, L_0x5c2fbcf3c1b0, L_0x5c2fbcf3c350, C4<0>, C4<0>;
L_0x5c2fbcf3bf50 .functor AND 1, L_0x5c2fbcf3c450, L_0x5c2fbcf3beb0, C4<1>, C4<1>;
L_0x5c2fbcf3c060 .functor OR 1, L_0x5c2fbcf3bda0, L_0x5c2fbcf3bf50, C4<0>, C4<0>;
v0x5c2fbcf381e0_0 .net *"_ivl_0", 0 0, L_0x5c2fbcf3bcc0;  1 drivers
v0x5c2fbcf382e0_0 .net *"_ivl_4", 0 0, L_0x5c2fbcf3bda0;  1 drivers
v0x5c2fbcf383c0_0 .net *"_ivl_6", 0 0, L_0x5c2fbcf3beb0;  1 drivers
v0x5c2fbcf384b0_0 .net *"_ivl_8", 0 0, L_0x5c2fbcf3bf50;  1 drivers
v0x5c2fbcf38590_0 .net "a", 0 0, L_0x5c2fbcf3c1b0;  1 drivers
v0x5c2fbcf386a0_0 .net "b", 0 0, L_0x5c2fbcf3c350;  1 drivers
v0x5c2fbcf38760_0 .net "cin", 0 0, L_0x5c2fbcf3c450;  1 drivers
v0x5c2fbcf38820_0 .net "cout", 0 0, L_0x5c2fbcf3c060;  alias, 1 drivers
v0x5c2fbcf388e0_0 .net "sum", 0 0, L_0x5c2fbcf3bd30;  1 drivers
    .scope S_0x5c2fbcf0bbc0;
T_0 ;
    %wait E_0x5c2fbcef54f0;
    %load/vec4 v0x5c2fbcf39b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c2fbcf39910_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5c2fbcf39330_0;
    %assign/vec4 v0x5c2fbcf39910_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5c2fbcf0bbc0;
T_1 ;
    %wait E_0x5c2fbcef54f0;
    %load/vec4 v0x5c2fbcf39b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c2fbcf39ba0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5c2fbcf399d0_0;
    %assign/vec4 v0x5c2fbcf39ba0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c2fbcf0bbc0;
T_2 ;
    %wait E_0x5c2fbcef54f0;
    %load/vec4 v0x5c2fbcf39b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2fbcf39870_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5c2fbcf39430_0;
    %assign/vec4 v0x5c2fbcf39870_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5c2fbcf0bbc0;
T_3 ;
    %wait E_0x5c2fbcef54f0;
    %load/vec4 v0x5c2fbcf39b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c2fbcf39520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c2fbcf39780_0;
    %assign/vec4 v0x5c2fbcf39520_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c2fbcef2e60;
T_4 ;
    %vpi_call/w 3 22 "$dumpfile", "accumulator_wave.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5c2fbcef2e60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c2fbcf39fd0_0, 0, 1;
T_4.0 ;
    %delay 1, 0;
    %load/vec4 v0x5c2fbcf39fd0_0;
    %inv;
    %store/vec4 v0x5c2fbcf39fd0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x5c2fbcef2e60;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c2fbcf3a1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c2fbcf39f00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c2fbcf3a1e0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5c2fbcf39d20_0, 0, 4;
    %wait E_0x5c2fbcef5dc0;
    %vpi_call/w 3 37 "$display", " " {0 0 0};
    %vpi_call/w 3 38 "$display", "Test case 1: cin = %d,  Width = %d", v0x5c2fbcf39f00_0, P_0x5c2fbcef27d0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2fbcf3a0a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5c2fbcf3a0a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x5c2fbcef5dc0;
    %load/vec4 v0x5c2fbcf3a140_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5c2fbcf39e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call/w 3 43 "$display", "A = %d, S = %d, overflow = %d, carry: %d. DETECT BOTH OVERFLOW AND CARRY", v0x5c2fbcf39d20_0, v0x5c2fbcf3a2b0_0, v0x5c2fbcf3a140_0, v0x5c2fbcf39e30_0 {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5c2fbcf3a140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %vpi_call/w 3 45 "$display", "A = %d, S = %d, overflow = %d, carry: %d. DETECT OVERFLOW", v0x5c2fbcf39d20_0, v0x5c2fbcf3a2b0_0, v0x5c2fbcf3a140_0, v0x5c2fbcf39e30_0 {0 0 0};
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5c2fbcf39e30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %vpi_call/w 3 47 "$display", "A = %d, S = %d, overflow = %d, carry: %d. DETECT CARRY", v0x5c2fbcf39d20_0, v0x5c2fbcf3a2b0_0, v0x5c2fbcf3a140_0, v0x5c2fbcf39e30_0 {0 0 0};
    %jmp T_5.7;
T_5.6 ;
    %vpi_call/w 3 49 "$display", "A = %d, S = %d, overflow = %d, carry: %d", v0x5c2fbcf39d20_0, v0x5c2fbcf3a2b0_0, v0x5c2fbcf3a140_0, v0x5c2fbcf39e30_0 {0 0 0};
T_5.7 ;
T_5.5 ;
T_5.3 ;
    %load/vec4 v0x5c2fbcf3a0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c2fbcf3a0a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c2fbcf3a1e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c2fbcf3a1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c2fbcf39f00_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5c2fbcf39d20_0, 0, 4;
    %wait E_0x5c2fbcef5dc0;
    %vpi_call/w 3 61 "$display", " " {0 0 0};
    %vpi_call/w 3 62 "$display", "Test case 1: cin = %d,  Width = %d", v0x5c2fbcf39f00_0, P_0x5c2fbcef27d0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c2fbcf3a0a0_0, 0, 32;
T_5.8 ;
    %load/vec4 v0x5c2fbcf3a0a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.9, 5;
    %wait E_0x5c2fbcef5dc0;
    %load/vec4 v0x5c2fbcf3a140_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5c2fbcf39e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %vpi_call/w 3 67 "$display", "A = %d, S = %d, overflow = %d, carry: %d. DETECT BOTH OVERFLOW AND CARRY", v0x5c2fbcf39d20_0, v0x5c2fbcf3a2b0_0, v0x5c2fbcf3a140_0, v0x5c2fbcf39e30_0 {0 0 0};
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x5c2fbcf3a140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %vpi_call/w 3 69 "$display", "A = %d, S = %d, overflow = %d, carry: %d. DETECT OVERFLOW", v0x5c2fbcf39d20_0, v0x5c2fbcf3a2b0_0, v0x5c2fbcf3a140_0, v0x5c2fbcf39e30_0 {0 0 0};
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x5c2fbcf39e30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %vpi_call/w 3 71 "$display", "A = %d, S = %d, overflow = %d, carry: %d. DETECT CARRY", v0x5c2fbcf39d20_0, v0x5c2fbcf3a2b0_0, v0x5c2fbcf3a140_0, v0x5c2fbcf39e30_0 {0 0 0};
    %jmp T_5.15;
T_5.14 ;
    %vpi_call/w 3 73 "$display", "A = %d, S = %d, overflow = %d, carry: %d", v0x5c2fbcf39d20_0, v0x5c2fbcf3a2b0_0, v0x5c2fbcf3a140_0, v0x5c2fbcf39e30_0 {0 0 0};
T_5.15 ;
T_5.13 ;
T_5.11 ;
    %load/vec4 v0x5c2fbcf3a0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c2fbcf3a0a0_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %delay 50, 0;
    %vpi_call/w 3 77 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "../dv/accumulator_tb.v";
    "../rtl/accumulator.v";
    "../rtl/fullAdderNb.v";
    "../rtl/fullAdder.v";
