<?xml version="1.0" encoding="UTF-8"?>
<entry>
	<name>Pfalzer — Burdell</name>
	<source>
		<author>Karl W. Pfalzer</author>
		<author>George P. Burdell</author>
		<title>VHDL and SystemVerilog grammars</title>
		<file>vhdl.g</file>
		<date>2006–2011</date>
		<link>
			<uri>https://github.com/gburdell/parser/blob/master/src/parser/vhdl/vhdl.g</uri>
			<name>Explore</name>
		</link>
	</source>
	<readme/>
	<grammar>
		<dir>fetched</dir>
		<level>0</level>
		<method>git</method>
		<format>ANTLR2</format>
	</grammar>
</entry>