
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003125                       # Number of seconds simulated
sim_ticks                                  3125276000                       # Number of ticks simulated
final_tick                                 3125276000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 261877                       # Simulator instruction rate (inst/s)
host_op_rate                                   261877                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               81843628                       # Simulator tick rate (ticks/s)
host_mem_usage                                2320680                       # Number of bytes of host memory used
host_seconds                                    38.19                       # Real time elapsed on the host
sim_insts                                    10000003                       # Number of instructions simulated
sim_ops                                      10000003                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             44224                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             79040                       # Number of bytes read from this memory
system.physmem.bytes_read::total               123264                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        44224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           44224                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                691                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1235                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1926                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             14150430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             25290566                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39440997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        14150430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           14150430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            14150430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            25290566                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39440997                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1821.545981                       # Cycle average of tags in use
system.l2.total_refs                           387037                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1926                       # Sample count of references to valid blocks.
system.l2.avg_refs                         200.953790                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1076.561349                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             660.194376                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              84.790255                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.065708                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.040295                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.005175                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.111178                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                  452                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               189722                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  190174                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           198010                       # number of Writeback hits
system.l2.Writeback_hits::total                198010                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               7438                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7438                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   452                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                197160                       # number of demand (read+write) hits
system.l2.demand_hits::total                   197612                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  452                       # number of overall hits
system.l2.overall_hits::cpu.data               197160                       # number of overall hits
system.l2.overall_hits::total                  197612                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                691                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                 88                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   779                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             1147                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1147                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 691                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1235                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1926                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                691                       # number of overall misses
system.l2.overall_misses::cpu.data               1235                       # number of overall misses
system.l2.overall_misses::total                  1926                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     36977500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      5253500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        42231000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     60662000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      60662000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      36977500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      65915500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        102893000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     36977500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     65915500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       102893000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1143                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           189810                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              190953                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       198010                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            198010                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8585                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1143                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            198395                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               199538                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1143                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           198395                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              199538                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.604549                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.000464                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.004080                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.133605                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.133605                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.604549                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.006225                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009652                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.604549                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.006225                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009652                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53513.024602                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 59698.863636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54211.810013                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52887.532694                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52887.532694                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53513.024602                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53372.874494                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53423.156802                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53513.024602                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53372.874494                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53423.156802                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           691                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data            88                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              779                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1147                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1147                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1926                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1926                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     28540500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      4189500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     32730000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     46812000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     46812000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     28540500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     51001500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     79542000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     28540500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     51001500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     79542000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.604549                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.000464                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.004080                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.133605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.133605                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.604549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.006225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009652                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.604549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.006225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.009652                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41303.183792                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 47607.954545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42015.404365                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40812.554490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40812.554490                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41303.183792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41296.761134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41299.065421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41303.183792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41296.761134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41299.065421                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2118480                       # DTB read hits
system.cpu.dtb.read_misses                         86                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  2118566                       # DTB read accesses
system.cpu.dtb.write_hits                      546804                       # DTB write hits
system.cpu.dtb.write_misses                        97                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  546901                       # DTB write accesses
system.cpu.dtb.data_hits                      2665284                       # DTB hits
system.cpu.dtb.data_misses                        183                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  2665467                       # DTB accesses
system.cpu.itb.fetch_hits                     1197993                       # ITB hits
system.cpu.itb.fetch_misses                        97                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 1198090                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   11                       # Number of system calls
system.cpu.numCycles                          6250553                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                  1516818                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted            1471118                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect               2186                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups               1373022                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                  1354625                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                    15047                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                  99                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles            1223452                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       10110770                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1516818                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1369672                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2247453                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    9029                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                2728135                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1888                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   1197993                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1227                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6207705                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.628745                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.827777                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3960252     63.80%     63.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   372261      6.00%     69.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   744183     11.99%     81.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    42415      0.68%     82.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    90426      1.46%     83.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    65434      1.05%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     8004      0.13%     85.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    11840      0.19%     85.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   912890     14.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6207705                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.242669                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.617580                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1543086                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2411725                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1954199                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                292390                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   6305                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                30313                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   436                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10102728                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1587                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   6305                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1671500                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1151775                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10811                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2097517                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1269797                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10098729                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 501319                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                735747                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             7996565                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              14590852                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         14084415                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            506437                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7961270                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    35205                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                344                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            197                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2053517                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2121765                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              549425                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             13234                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17322                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10040098                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 341                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10021582                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2101                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           39296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        32959                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             77                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6207705                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.614378                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.355870                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1274636     20.53%     20.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2210317     35.61%     56.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1275530     20.55%     76.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              805010     12.97%     89.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              487707      7.86%     97.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               43475      0.70%     98.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              103070      1.66%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                5128      0.08%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2832      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6207705                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1052      2.26%      2.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  705      1.51%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  25491     54.74%     58.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19322     41.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                29      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7213319     71.98%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   88      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               73862      0.74%     72.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               18427      0.18%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  52      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              49143      0.49%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  34      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2119342     21.15%     94.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              547286      5.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10021582                       # Type of FU issued
system.cpu.iq.rate                           1.603311                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       46570                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004647                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           25685555                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9780682                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      9720254                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              613983                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             299121                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       296880                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9751237                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  316886                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            54193                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         7879                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4588                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   6305                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  372733                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 99974                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10092051                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               427                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2121765                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               549425                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                193                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  49029                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   168                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             68                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            965                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1001                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1966                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10019576                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2118570                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2004                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         51612                       # number of nop insts executed
system.cpu.iew.exec_refs                      2665473                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1510377                       # Number of branches executed
system.cpu.iew.exec_stores                     546903                       # Number of stores executed
system.cpu.iew.exec_rate                     1.602990                       # Inst execution rate
system.cpu.iew.wb_sent                       10017808                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10017134                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7137754                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9624220                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.602600                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.741645                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           42117                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             264                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1759                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6201400                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.620570                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.812382                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3693413     59.56%     59.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1135136     18.30%     77.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       112819      1.82%     79.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       122566      1.98%     81.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        50660      0.82%     82.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       142895      2.30%     84.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        29834      0.48%     85.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        87404      1.41%     86.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       826673     13.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6201400                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10049803                       # Number of instructions committed
system.cpu.commit.committedOps               10049803                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2658707                       # Number of memory references committed
system.cpu.commit.loads                       2113870                       # Number of loads committed
system.cpu.commit.membars                         126                       # Number of memory barriers committed
system.cpu.commit.branches                    1507766                       # Number of branches committed
system.cpu.commit.fp_insts                     296230                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9843790                       # Number of committed integer instructions.
system.cpu.commit.function_calls                14482                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                826673                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     15465971                       # The number of ROB reads
system.cpu.rob.rob_writes                    20190253                       # The number of ROB writes
system.cpu.timesIdled                            1116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           42848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000003                       # Number of Instructions Simulated
system.cpu.committedOps                      10000003                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total              10000003                       # Number of Instructions Simulated
system.cpu.cpi                               0.625055                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.625055                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.599859                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.599859                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14200665                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7787610                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    349332                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   187337                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     329                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    266                       # number of misc regfile writes
system.cpu.icache.replacements                    892                       # number of replacements
system.cpu.icache.tagsinuse                248.747459                       # Cycle average of tags in use
system.cpu.icache.total_refs                  1196558                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   1143                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                1046.857393                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     248.747459                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.971670                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.971670                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      1196558                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1196558                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1196558                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1196558                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1196558                       # number of overall hits
system.cpu.icache.overall_hits::total         1196558                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1435                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1435                       # number of overall misses
system.cpu.icache.overall_misses::total          1435                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     60784000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60784000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     60784000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60784000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     60784000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60784000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1197993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1197993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1197993                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1197993                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1197993                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1197993                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001198                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001198                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001198                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42358.188153                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42358.188153                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 42358.188153                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42358.188153                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 42358.188153                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42358.188153                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          292                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          292                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          292                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          292                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1143                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1143                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1143                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1143                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1143                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     45530500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45530500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     45530500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45530500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     45530500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45530500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000954                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000954                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000954                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000954                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000954                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000954                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 39834.208224                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39834.208224                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 39834.208224                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39834.208224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 39834.208224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39834.208224                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 198138                       # number of replacements
system.cpu.dcache.tagsinuse                254.878254                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1816830                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 198394                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                   9.157686                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               26979000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     254.878254                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.995618                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.995618                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      1323623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1323623                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       492966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492966                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          115                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          115                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          126                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1816589                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1816589                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1816589                       # number of overall hits
system.cpu.dcache.overall_hits::total         1816589                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       740516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        740516                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        51745                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        51745                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           21                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       792261                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         792261                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       792261                       # number of overall misses
system.cpu.dcache.overall_misses::total        792261                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  16000985000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16000985000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1355261500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1355261500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       694000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       694000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  17356246500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17356246500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  17356246500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17356246500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2064139                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2064139                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       544711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       544711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2608850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2608850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2608850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2608850                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.358753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.358753                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.094995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.094995                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.154412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.154412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.303682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.303682                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.303682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.303682                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21607.885582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21607.885582                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 26191.158566                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26191.158566                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 33047.619048                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33047.619048                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 21907.233222                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21907.233222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 21907.233222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21907.233222                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       198010                       # number of writebacks
system.cpu.dcache.writebacks::total            198010                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       550577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       550577                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        43308                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        43308                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       593885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       593885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       593885                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       593885                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       189939                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       189939                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8437                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8437                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           20                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       198376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       198376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       198376                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       198376                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3290851500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3290851500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    166338500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    166338500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       563000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       563000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3457190000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3457190000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3457190000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3457190000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.092019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.092019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015489                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015489                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.147059                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.147059                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.076040                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.076040                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.076040                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.076040                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17325.833557                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17325.833557                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 19715.360910                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19715.360910                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        28150                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        28150                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17427.460983                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17427.460983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17427.460983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17427.460983                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
