<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='80' type='std::vector&lt;unsigned int&gt;'/>
<offset>5184</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='79'>// Pressure of input and output registers</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='391' u='w' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='598' u='m' c='_ZN4llvm15SIScheduleBlock10printDebugEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='599' u='m' c='_ZN4llvm15SIScheduleBlock10printDebugEb'/>
