Warning: bus naming style '' is not valid. (UCN-32)
set design_name "cpu"  ;  # Name of the design
cpu
# CONFIGURATION
# ==========================================================================
set TOOL_NAME "ICC"
ICC
# directory where tcl src is located 
set SCRIPTS_DIR "../../src/apr"
../../src/apr
# Configure design, libraries
# ==========================================================================
source ${SCRIPTS_DIR}/setup_nangate.tcl -echo
set results "results"
set reports "reports"
file mkdir ./$results
file mkdir ./$reports
# Project and design
# ==========================================================================
set CORNER "LOW"
# ICC runtime 
# ==========================================================================
# Silence the unholy number of warnings that are known to be harmless
#suppress_message "DPI-025"
#suppress_message "PSYN-485"
# Library setup
# ==========================================================================
set DESIGN_MW_LIB_NAME "design_lib"
# Logic libraries
set ADK_PATH [getenv "ADK_PATH"]
set TARGETCELLLIB_PATH "$ADK_PATH"
set ADDITIONAL_SEARCH_PATHS [list \
                                 "$TARGETCELLLIB_PATH"
                                ]
set TARGET_LIBS [list \
                     "stdcells-wc.db" \
                         "stdcells-bc.db" \
                    ]
#Used by sdc 
set ADDITIONAL_TARGET_LIBS {}
# RAM_16B_512.db}
set ADDITIONAL_SYMBOL_LIBS {}
set SYMBOL_LIB "stdcells.db"
set SYNOPSYS_SYNTHETIC_LIB "dw_foundation.sldb"
# Reference libraries
set MW_REFERENCE_LIBS "$ADK_PATH/stdcells.mwlib"
set MW_ADDITIONAL_REFERENCE_LIBS {}
# ./RAM_16B_512}
# # Worst case library
set LIB_WC_FILE   "stdcells-wc.db"
set LIB_WC_NAME   $LIB_WC_FILE:NangateOpenCellLibrary
# # Best case library
set LIB_BC_FILE   "stdcells-bc.db"
set LIB_BC_NAME   $LIB_BC_FILE:NangateOpenCellLibrary
# # Operating conditions
set LIB_WC_OPCON  "slow"
set LIB_BC_OPCON  "fast"
# Technology files
set MW_TECHFILE_PATH "$ADK_PATH"
set MW_TECHFILE "rtk-tech.tf"
# POWER NETWORK CONFIG
# ==========================================================================
set MESH_FILE "mesh.tpl"
set MESH_NAME "core_mesh"
#set CUSTOM_POWER_PLAN_SCRIPT "macro_power.tcl"
# FUNCTIONAL CONFIG
# ==========================================================================
set_route_zrt_common_options -global_max_layer_mode hard
if {$TOOL_NAME == "ICC"} {
    # Zroute and the common router do not respect macro blockage layers by default
    set_route_zrt_common_options \
        -read_user_metal_blockage_layer "true" \
        -wide_macro_pin_as_fat_wire "true"
}
set FILL_CELLS {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}
set TAP_CELLS {WELLTAP_X1}
set TIE_CELLS {LOGIC0_X1 LOGIC1_X1}
set ANTENNA_CELLS {ANTENNA_X1}
# RESULT GENERATION AND REPORTING
# ==========================================================================
set reports "reports" ; # Directory for reports
set results "results" ; # For generated design files
source ${SCRIPTS_DIR}/common_procs.tcl
source ${SCRIPTS_DIR}/library.tcl -echo
# SPECIFY LIBRARIES
# ==========================================================================
# Set library search path
set_app_var search_path [concat $search_path $ADDITIONAL_SEARCH_PATHS]
# Set the target libraries
set_app_var target_library "$TARGET_LIBS $ADDITIONAL_TARGET_LIBS"
# Set symbol library, link path, and link libs
set_app_var symbol_library "$SYMBOL_LIB"
if {[llength $ADDITIONAL_SYMBOL_LIBS] > 0} {
   set_app_var symbol_library "$symbol_library $ADDITIONAL_SYMBOL_LIBS"
} 
# Set symbol library, link path, and link libs
set_app_var link_path [list "*" $TARGET_LIBS]
set_app_var link_library "* $TARGET_LIBS $SYNOPSYS_SYNTHETIC_LIB"
if {[llength $ADDITIONAL_TARGET_LIBS] > 0} {
   set_app_var target_library "$target_library $ADDITIONAL_TARGET_LIBS"
   set_app_var link_path "$link_path $ADDITIONAL_TARGET_LIBS"
   set_app_var link_library "$link_library $ADDITIONAL_TARGET_LIBS"
}
# Set up tlu_plus files (for virtual route and post route extraction)
#set_tlu_plus_files \
#  -max_tluplus $MW_TLUPLUS_PATH/$MAX_TLUPLUS_FILE \
#  -min_tluplus $MW_TLUPLUS_PATH/$MIN_TLUPLUS_FILE \
#  -tech2itf_map $MW_TLUPLUS_PATH/$TECH2ITF_MAP_FILE
# Create a MW design lib and attach the reference lib and techfiles
if {[file isdirectory $DESIGN_MW_LIB_NAME]} {
  file delete -force $DESIGN_MW_LIB_NAME
}
if {[llength $MW_ADDITIONAL_REFERENCE_LIBS] > 0} {
  set ref_libs [list $MW_REFERENCE_LIBS $MW_ADDITIONAL_REFERENCE_LIBS] 
} else {
  set ref_libs [list $MW_REFERENCE_LIBS] 
}
extend_mw_layers
create_mw_lib $DESIGN_MW_LIB_NAME \
  -technology $MW_TECHFILE_PATH/$MW_TECHFILE \
  -mw_reference_library $ref_libs 
Start to load technology file /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/rtk-tech.tf.
Warning: Layer 'metal1' is missing the attribute 'minArea'. (line 106) (TFCHK-012)
Warning: Layer 'metal2' is missing the attribute 'minArea'. (line 165) (TFCHK-012)
Warning: Layer 'metal3' is missing the attribute 'minArea'. (line 224) (TFCHK-012)
Warning: Layer 'metal4' is missing the attribute 'minArea'. (line 282) (TFCHK-012)
Warning: Layer 'metal5' is missing the attribute 'minArea'. (line 340) (TFCHK-012)
Warning: Layer 'metal6' is missing the attribute 'minArea'. (line 398) (TFCHK-012)
Warning: Layer 'metal7' is missing the attribute 'minArea'. (line 455) (TFCHK-012)
Warning: Layer 'metal8' is missing the attribute 'minArea'. (line 512) (TFCHK-012)
Warning: Layer 'metal9' is missing the attribute 'minArea'. (line 568) (TFCHK-012)
Warning: Layer 'metal10' is missing the attribute 'minArea'. (line 624) (TFCHK-012)
Warning: Cut layer 'via1' has a non-cross primary default ContactCode 'via1_4'. (line 642) (TFCHK-092)
Warning: Cut layer 'via2' has a non-cross primary default ContactCode 'via2_8'. (line 732) (TFCHK-092)
Warning: ContactCode 'via4_0' has undefined or zero enclosures. (line 858). (TFCHK-073)
Warning: ContactCode 'via5_0' has undefined or zero enclosures. (line 876). (TFCHK-073)
Warning: ContactCode 'via7_0' has undefined or zero enclosures. (line 912). (TFCHK-073)
Warning: ContactCode 'via9_0' has undefined or zero enclosures. (line 948). (TFCHK-073)
Warning: ContactCode 'Via4Array-0' has undefined or zero enclosures. (line 1366). (TFCHK-073)
Warning: ContactCode 'Via5Array-0' has undefined or zero enclosures. (line 1385). (TFCHK-073)
Warning: ContactCode 'Via7Array-0' has undefined or zero enclosures. (line 1423). (TFCHK-073)
Warning: ContactCode 'Via9Array-0' has undefined or zero enclosures. (line 1461). (TFCHK-073)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1470) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1479) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1488) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1497) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1506) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1515) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1524) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1533) (TFCHK-014)
Warning: Layer 'metal1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.17. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 0.19 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/rtk-tech.tf has been loaded successfully.
open_mw_lib $DESIGN_MW_LIB_NAME
{design_lib}
# READ DESIGN
# ==========================================================================
# Read in the verilog, uniquify and save the CEL view.
import_designs $design_name.syn.v -format verilog -top $design_name
Loading db file '/homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db'
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Type of creating bus for undefined cells : 0

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:01, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:01, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'cpu.CEL' now...
Total number of cell instances: 22432
Total number of nets: 24005
Total number of ports: 137 (include 0 PG ports)
Total number of hierarchical cell instances: 9

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
link
1
# TIMING CONSTRAINTS
# ==========================================================================
read_sdc ./$design_name.syn.sdc
Loading db file '/homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/gtech.db'
Loading db file '/home/lab.apps/vlsiapps_new/icc/current/libraries/syn/standard.sldb'
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

 Info: hierarchy_separator was changed to /

Reading SDC version 2.1...
Warning: SDC version in file (1.7) does not match the version you requested
        from read_sdc (2.1).  Some constraints and options may not function. (SDC-2)
Warning: SDC version in file (1.7) does not match the version you requested
        from read_sdc (2.1).  Some constraints and options may not function. (SDC-2)
Using operating conditions 'slow' found in library 'NangateOpenCellLibrary'.
Using operating conditions 'fast' found in library 'NangateOpenCellLibrary'.
Current design is 'cpu'.
Current design is 'cpu'.
 Info: hierarchy_separator was changed to /
1
check_timing
Information: Updating graph... (UID-83)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
# FLOORPLAN CREATION
# =========================================================================
# Create core shape and pin placement
source ${SCRIPTS_DIR}/floorplan.tcl -echo
# ==========================================================================
# GENERAL ROUTING PARAMETERS
# ==========================================================================
# Set Min/Max Routing Layers and routing directions
#Then, once routing layer preferences have been established, place pins.
# set_fp_pin_constraints -hard_constraints {layer location} -block_level -use_physical_constraints on
#  set_pin_physical_constraints [all_inputs] \
#                   -side 1 \
#                   -width 0.1 \
#                   -depth 0.1 \
#                   -layers {metal2}
#  set_pin_physical_constraints [all_outputs] \
#                   -side 3 \
#                   -width 0.1 \
#                   -depth 0.1 \
#                   -layers {metal2}
#set_physical_constraints [all_inputs] \
#                    -side 1 \
#                    -width 0.1 \
#                    -depth 0.1 \
#                    -layers {metal2,metal4}
#
#set_physical_constraints [all_outputs] \
#                    -side 3 \
#                    -width 0.1 \
#                    -depth 0.1 \
#                    -layers {metal2,metal4}
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 22432 power ports and 22432 ground ports
derive_pg_connection
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb


Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 22432/22432
Unconnected power pins:           0/0

Other ground nets:                22432/22432
Unconnected ground pins:          0/0
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
if {[file isfile pin_placement.txt]} {
    exec python3 $SCRIPTS_DIR/gen_pin_placement.py -t pin_placement.txt -o pin_placement.tcl
    }
if {[file isfile pin_placement.tcl]} {
    # Fix the pin metal layer change problem
    set_fp_pin_constraints -hard_constraints {layer location} -block_level -use_physical_constraints on
    source pin_placement.tcl -echo
}
set_pin_physical_constraints -pin_name {clk} -layers {metal3} -width 0.1 -depth 0.1 -side 2 -offset 15.95
set_pin_physical_constraints -pin_name {reset} -layers {metal3} -width 0.1 -depth 0.1 -side 2 -offset 17.35
set_pin_physical_constraints -pin_name {A} -layers {metal4} -width 0.1 -depth 0.1 -side 1 -offset 15.96
Warning: Cell cpu does not have a port named {A} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {B} -layers {metal4} -width 0.1 -depth 0.1 -side 1 -offset 17.36
Warning: Cell cpu does not have a port named {B} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Output1} -layers {metal4} -width 0.1 -depth 0.1 -side 3 -offset 15.96
Warning: Cell cpu does not have a port named {Output1} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Output2} -layers {metal4} -width 0.1 -depth 0.1 -side 3 -offset 17.36
Warning: Cell cpu does not have a port named {Output2} (PDC-001)
Warning: Changed width to minimum pin width of constrained layer. (HDU-199)
Warning: Changed depth to minimum pin depth of constrained layer. (HDU-199)
set_pin_physical_constraints -pin_name {Status[2]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 15.95
Warning: Cell cpu does not have a port named {Status[2]} (PDC-001)
set_pin_physical_constraints -pin_name {Status[1]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 17.35
Warning: Cell cpu does not have a port named {Status[1]} (PDC-001)
set_pin_physical_constraints -pin_name {Status[0]} -layers {metal3} -width 0.1 -depth 0.1 -side 4 -offset 18.75
Warning: Cell cpu does not have a port named {Status[0]} (PDC-001)
#### SET MODULE FLOORPLAN #####
#create_bounds -name "regfileBound" -coordinate {14.0 14.0 164.0 570} regfile0
#create_bounds -name "execBound" -coordinate {189.0 14.0 439.0 570} exec0
#create_bounds -name "fetchBound" -coordinate {464.0 14.0 514.0 570} fetch0
#create_bounds -name "decodeBound" -coordinate {514.0 14.0 570.0 570} decode0
#### SET FLOORPLAN VARIABLES ######
set CELL_HEIGHT 1.4
set CORE_WIDTH_IN_CELL_HEIGHTS  500
set CORE_HEIGHT_IN_CELL_HEIGHTS 500
set POWER_RING_CHANNEL_WIDTH [expr 10*$CELL_HEIGHT]
set CORE_WIDTH  [expr $CORE_WIDTH_IN_CELL_HEIGHTS * $CELL_HEIGHT]
set CORE_HEIGHT [expr $CORE_HEIGHT_IN_CELL_HEIGHTS * $CELL_HEIGHT]
create_floorplan -control_type width_and_height \
                 -core_width  $CORE_WIDTH \
                 -core_height $CORE_HEIGHT \
                 -core_aspect_ratio 1.50 \
                 -left_io2core $POWER_RING_CHANNEL_WIDTH \
                 -right_io2core $POWER_RING_CHANNEL_WIDTH \
                 -top_io2core $POWER_RING_CHANNEL_WIDTH \
                 -bottom_io2core $POWER_RING_CHANNEL_WIDTH \
                 -flip_first_row
9 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Core aspect ratio adjusted to 1.000
Core Utilization adjusted to 0.061
Start to create wire tracks ...
GRC reference (25200,25200), dimensions (2800, 2800)
Number of terminals created: 137.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
cpu               137
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Width & Height
        Core Utilization = 0.061
        Number Of Rows = 500
        Core Width = 699.96
        Core Height = 700
        Aspect Ratio = 1.000
        Double Back ON
        Flip First Row = YES
        Start From First Row = NO
Planner run through successfully.
# Power straps are not created on the very top and bottom edges of the core, so to
# prevent cells (especially filler) from being placed there, later to create LVS
# errors, remove all the rows and then re-add them with offsets
cut_row -all
add_row \
   -within [get_attribute [get_core_area] bbox] \
   -top_offset $CELL_HEIGHT \
   -bottom_offset $CELL_HEIGHT
Info: created 498 rows.
#-flip_first_row \

### ADD STUFF HERE FOR THE MACRO PLACEMENT.
##### PLACING YOUR RAM AND DERIVING CELL INFO######
#  set REGF "regfile0"
#  # Get height and width of RAM
#  set REGF_HEIGHT [get_attribute $RAM_16B_512 height]
#  set REGF_WIDTH  [get_attribute $RAM_16B_512 width] 
#  # Set Origin of RAM
#  set REGF_LLX [expr 30*$CELL_HEIGHT - 45]
#  set REGF_LLY [expr 30*$CELL_HEIGHT - 45]
#  # Derive URX and URY corner for placement blockage. "Width" and "Height" are along wrong axes because we rotated the RAM.
#  set REGF_URX [expr $IRAM_16B_512_LLX + $RAM_16B_512_HEIGHT]
#  set REGF_URY [expr $IRAM_16B_512_LLY + $RAM_16B_512_WIDTH]
#  set GUARD_SPACING [expr 2*$CELL_HEIGHT]
#  set_attribute $RAM_16B_512 orientation "E"
#  set_cell_location \
#     -coordinates [list [expr $IRAM_16B_512_LLX ] [expr $IRAM_16B_512_LLY]] \
#     -fixed \
#     $RAM_16B_512
#  # Create blockage for filler-cell placement. 
#  create_placement_blockage \
#     -bbox [list [expr $IRAM_16B_512_LLX - $GUARD_SPACING] [expr $IRAM_16B_512_LLY - $GUARD_SPACING] \
#                 [expr $IRAM_16B_512_URX + $GUARD_SPACING] [expr $IRAM_16B_512_URY + $GUARD_SPACING]] \
#     -type hard
# #### ADD STUFF HERE FOR THE MACRO PLACEMENT.
# ###### PLACING YOUR RAM AND DERIVING CELL INFO######
#  set RAM_16B_512 "DMEM"
#  # Get height and width of RAM
#  set RAM_16B_512_HEIGHT [get_attribute $RAM_16B_512 height]
#  set RAM_16B_512_WIDTH  [get_attribute $RAM_16B_512 width] 
#  # Set Origin of RAM
#  set DRAM_16B_512_LLX [expr 30*$CELL_HEIGHT + 45]
#  set DRAM_16B_512_LLY [expr 30*$CELL_HEIGHT + 45]
#  # Derive URX and URY corner for placement blockage. "Width" and "Height" are along wrong axes because we rotated the RAM.
#  set DRAM_16B_512_URX [expr $DRAM_16B_512_LLX + $RAM_16B_512_HEIGHT]
#  set DRAM_16B_512_URY [expr $DRAM_16B_512_LLY + $RAM_16B_512_WIDTH]
#  set GUARD_SPACING [expr 2*$CELL_HEIGHT]
#  set_attribute $RAM_16B_512 orientation "E"
#  set_cell_location \
#     -coordinates [list [expr $DRAM_16B_512_LLX ] [expr $DRAM_16B_512_LLY]] \
#     -fixed \
#     $RAM_16B_512
#  # Create blockage for filler-cell placement. 
#  create_placement_blockage \
#     -bbox [list [expr $DRAM_16B_512_LLX - $GUARD_SPACING] [expr $DRAM_16B_512_LLY - $GUARD_SPACING] \
#                 [expr $DRAM_16B_512_URX + $GUARD_SPACING] [expr $DRAM_16B_512_URY + $GUARD_SPACING]] \
#     -type hard
# PHYSICAL POWER NETWORK
# ==========================================================================
save_mw_cel -as ${design_name}_prepns
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_prepns. (UIG-5)
Warning: Undo stack cleared by command 'save_mw_cel' (HDUEDIT-104)
1
source ${SCRIPTS_DIR}/power.tcl -echo
# Clean slate in case we are rerunning
remove_power_plan_regions -all
No power plan region is set.
# Create a power plan region for the core
set core_ppr_name "ppr_core"
create_power_plan_regions $core_ppr_name \
   -core
# Generate the power ring
# =============================
#Plan your power. The outer ring extends out to hit the pin and inner stripe shrinks to cover the core.
# Set the strategies for the rings
set hlay    metal6      ; # horizontal ring layer
set vlay    metal7      ; # vertical ring layer
set rw      3 ; # ring width
set vss_os  1.2 ; # offset relative to core edge
set vdd_os [expr $vss_os+ $rw + 2]; #offset of the vdd relative to the core edge. 
set vss_ring_strategy_name "vss_ring"
set vdd_ring_strategy_name "vdd_ring"
set_power_ring_strategy $vss_ring_strategy_name \
   -power_plan_regions $core_ppr_name \
   -nets {VSS} \
   -template ${SCRIPTS_DIR}/rings.tpl:core_ring_vss($hlay,$vlay,$rw,$vss_os)
set_power_ring_strategy $vdd_ring_strategy_name \
   -power_plan_regions $core_ppr_name \
   -nets {VDD} \
   -template ${SCRIPTS_DIR}/rings.tpl:core_ring_vdd($hlay,$vlay,$rw,$vdd_os)
# Constrain the core meshes
# =============================
#### FIRST BLOCK POWER METALS FROM ROUTING OVER YOUR RAM ######
# Grab the area for each RAM in your design. Create power plan region around them.
set RAM_cells [get_cells -regexp -hierarchical -filter "ref_name =~ RAM_16B_512"]
Warning: No cell objects matched '.*' (SEL-004)
# Create some lists defining macros with M4, and their regions. 
set m4_macros [concat $RAM_cells]
set m4_macro_regions {}
# Loop: Every RAM cell, create power plan region and expand.
set i 1
foreach_in_collection cell $m4_macros {
    set name1 macro_region_m4_$i
    create_power_plan_regions $name1 \
  -group_of_macros $cell \
  -expand [list $CELL_HEIGHT $CELL_HEIGHT] 
    lappend m4_macro_regions macro_region_m4_$i
    incr i 1
}
# Set power mesh blockage for RAM cells. 
lappend core_mesh_blockages [list \
          [list "power_plan_regions:" $m4_macro_regions] \
          [list "layers:" {metal1 metal2 metal3 metal4}] \
         ]
# Specify the mesh (only reaches to up to the core boundary)
set num_m1m2 [expr int($CORE_HEIGHT_IN_CELL_HEIGHTS/2)]
set mesh_strategy_name "mesh"
set_power_plan_strategy $mesh_strategy_name \
    -power_plan_regions $core_ppr_name \
    -nets {VDD VSS} \
    -extension { {nets:"VDD VSS"} {stop: outermost_ring} } \
    -template ${SCRIPTS_DIR}/${MESH_FILE}:${MESH_NAME}(0,$num_m1m2) \
    -blockage $core_mesh_blockages
# Create the core rings
compile_power_plan -ring -strategy $vss_ring_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.09 seconds
Ring synthesis begins...
Ring synthesis took     0.00 seconds
Committing ring begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

22432 cells out of bound
Committing ring took     0.06 seconds
Ring is created successfully.
compile_power_plan -ring -strategy $vdd_ring_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.09 seconds
Ring synthesis begins...
Ring synthesis took     0.00 seconds
Committing ring begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

22432 cells out of bound
Committing ring took     0.05 seconds
Ring is created successfully.
# Compile the power mesh
compile_power_plan -strategy $mesh_strategy_name
Reading design information...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Reading design information took     0.09 seconds
Power plan synthesis begins...
Power plan synthesis took     1.06 seconds
Committing power straps begins...
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

22432 cells out of bound
Committing power straps took     7.32 seconds
Power network is created successfully.
create_preroute_vias \
   -nets {VDD VSS} \
   -from_object_strap \
   -to_object_strap \
   -from_layer metal2 \
   -to_layer   metal1 \
   -advanced_via_rule
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

22432 cells out of bound
Totally 499 vias are created

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      378M Data =        7M
1
# PLACEMENT OPTIMIZATION
# ==========================================================================
save_mw_cel -as ${design_name}_preplaceopt
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_preplaceopt. (UIG-5)
1
source ${SCRIPTS_DIR}/placeopt.tcl -echo
# PLACEMENT OPTIMIZATION
# ================================
add_tap_cell_array -master_cell_name WELLTAP_X1 -distance 80 \
   -ignore_soft_blockage false -connect_power_name VDD -connect_ground_name VSS \
   -respect_keepout -pattern stagger_every_other_row -tap_cell_identifier WELLTAP
-fill boundary row-
-fill macro blockage row-
-stagger-
-boundary row double density-
-macro blockage row double density-
-skip fixed cells as macros-
-respect keepout margins-
... Rectilinear Array Tap Insertion...
Hierarchical update for new tap cells

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    22432 placeable cells
    0 cover cells
    137 IO cells/pins
    22569 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
use base array...
    Auto Set : first cut = horizontal
... first tap cell name is tapfiller!WELLTAP!WELLTAP_X1!0
Total 4501 array taps inserted successfully
Information: PG PORT PUNCHING: Number of ports connected:                9002 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  9002 (MW-339)
# Optimize
set place_opt_args "-effort low -congestion"
echo "place_opt $place_opt_args"
place_opt -effort low -congestion
eval "place_opt $place_opt_args"
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (1427920 1425200) is different from CEL Core Area (28000 28000) (1427920 1428000).
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : low
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 4501 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.05 0.05 (RCEX-011)
Information: Library Derived Horizontal Res : 2.1e-06 2.1e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.053 0.053 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4e-06 4e-06 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Density aware blockage shoving has been disabled
Warning: Scan DEF information is required. (PSYN-1099)
...17%...33%...50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 629

 Processing Buffer Trees ... 

    [63]  10% ...
    [126]  20% ...
    [189]  30% ...
    [252]  40% ...
    [315]  50% ...
    [378]  60% ...
    [441]  70% ...
Warning: New port 'hazard_detect0/IN0' is generated to sub_module 'hazard_detect0' as an additional of original port 'hazard_detect0/SourceReg1Dec[2]'. (PSYN-850)
Warning: New port 'regfile0/IN0' is generated to sub_module 'regfile0' as an additional of original port 'regfile0/ra_addr[2]'. (PSYN-850)
Warning: New port 'hazard_detect0/IN1' is generated to sub_module 'hazard_detect0' as an additional of original port 'hazard_detect0/SourceReg2Dec[2]'. (PSYN-850)
Warning: New port 'regfile0/IN1' is generated to sub_module 'regfile0' as an additional of original port 'regfile0/rb_addr[2]'. (PSYN-850)
Warning: New port 'regfile0/IN2' is generated to sub_module 'regfile0' as an additional of original port 'regfile0/ra_addr[3]'. (PSYN-850)
Warning: New port 'hazard_detect0/IN2' is generated to sub_module 'hazard_detect0' as an additional of original port 'hazard_detect0/SourceReg2Dec[4]'. (PSYN-850)
Warning: New port 'regfile0/IN3' is generated to sub_module 'regfile0' as an additional of original port 'regfile0/rb_addr[4]'. (PSYN-850)
Warning: New port 'hazard_detect0/IN3' is generated to sub_module 'hazard_detect0' as an additional of original port 'hazard_detect0/SourceReg1Dec[4]'. (PSYN-850)
Warning: New port 'regfile0/IN4' is generated to sub_module 'regfile0' as an additional of original port 'regfile0/ra_addr[4]'. (PSYN-850)
    [504]  80% ...
    [567]  90% ...
    [629] 100% Done ...


Information: Automatic high-fanout synthesis deletes 757 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 647 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : metal9
    Derived Maximum Upper Layer   : metal10
  ------------------------------------------
  Total 163 nets to be assigned.
  Total 4 nets assigned with min/max constraint.
  Total 4 nets assigned with min/max constraint by tool.
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 4501 physical cells. (PSYN-105)

  Design  WNS: 6.58  TNS: 54.08  Number of Violating Paths: 23

  Nets with DRC Violations: 3
  Total moveable cell area: 30363.4
  Total fixed cell area: 0.0
  Total physical cell area: 30363.4
  Core area: (28000 28000 1427920 1428000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:22   30363.4      6.58      54.1     549.8                          
    0:00:23   30366.6      6.58      54.1     538.3                          


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23   30366.6      6.58      54.1     538.3                          
  
Fixing max_transition rule(DRC-101)

    0:00:23   30366.6      6.58      54.1     538.3                          
    0:00:23   30368.7      6.58      54.1     538.0                          
  
Fixing max_transition rule(DRC-101)

    0:00:23   30368.7      6.58      54.1     538.0                          
    0:00:23   30369.5      6.58      54.1     538.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23   30369.5      6.58      54.1     538.0                          
    0:00:24   30496.6      5.79      45.9     538.0 exec0/alu_out_reg_0_/D   
    0:00:25   30553.0      5.30      41.7     538.0 exec0/alu_out_reg_0_/D   
    0:00:25   30599.0      4.96      39.2     538.0 exec0/alu_out_reg_0_/D   
    0:00:26   30658.6      4.74      37.6     538.0 exec0/alu_out_reg_0_/D   
    0:00:27   30714.5      4.54      36.1     538.0 exec0/alu_out_reg_2_/D   
    0:00:27   30779.7      4.36      35.1     538.0 exec0/alu_out_reg_0_/D   
    0:00:28   30821.7      4.25      34.0     520.0 exec0/alu_out_reg_0_/D   
    0:00:29   30911.1      4.07      32.4     520.0 exec0/alu_out_reg_0_/D   
    0:00:29   30958.1      3.96      30.8     520.0 exec0/alu_out_reg_0_/D   
    0:00:30   31008.7      3.80      30.0     519.0 exec0/alu_out_reg_0_/D   
    0:00:31   31069.9      3.68      28.8     519.0 exec0/alu_out_reg_0_/D   
    0:00:31   31141.4      3.58      28.0     514.0 exec0/alu_out_reg_0_/D   
    0:00:32   31163.2      3.45      26.9     514.0 exec0/alu_out_reg_0_/D   
    0:00:32   31165.6      3.39      26.3     516.0 exec0/alu_out_reg_0_/D   
    0:00:33   31194.1      3.35      25.9     516.0 exec0/alu_out_reg_0_/D   
    0:00:33   31209.5      3.31      25.6     516.0 exec0/alu_out_reg_0_/D   
    0:00:34   31240.9      3.27      25.4     516.0 exec0/alu_out_reg_2_/D   
    0:00:35   31281.9      3.24      25.1     526.0 exec0/alu_out_reg_2_/D   
    0:00:35   31315.4      3.20      24.8     509.0 exec0/alu_out_reg_2_/D   
    0:00:36   31372.0      3.16      24.5     487.0 exec0/alu_out_reg_2_/D   
    0:00:36   31390.4      3.14      24.4     487.0 exec0/alu_out_reg_0_/D   
    0:00:37   31423.9      3.11      24.2     487.0 exec0/alu_out_reg_0_/D   
    0:00:37   31439.6      3.08      24.0     487.0 exec0/alu_out_reg_0_/D   
    0:00:38   31487.5      3.06      23.9     487.0 exec0/alu_out_reg_0_/D   
    0:00:38   31515.9      3.05      23.8     487.0 exec0/alu_out_reg_0_/D   
    0:00:39   31526.6      3.03      23.7     487.0 exec0/alu_out_reg_0_/D   
    0:00:39   31564.9      2.99      23.6     487.0 exec0/alu_out_reg_0_/D   
    0:00:40   31600.5      2.97      23.5     487.0 exec0/alu_out_reg_0_/D   
    0:00:41   31616.2      2.91      23.1     487.0 exec0/alu_out_reg_2_/D   
    0:00:41   31636.2      2.87      22.9     487.0 exec0/alu_out_reg_2_/D   
    0:00:41   31651.9      2.85      22.8     486.0 exec0/alu_out_reg_0_/D   
    0:00:42   31661.2      2.84      22.7     486.0 exec0/alu_out_reg_0_/D   
    0:00:42   31702.1      2.81      22.5     486.0 exec0/alu_out_reg_0_/D   
    0:00:43   31723.7      2.79      22.4     486.0 exec0/alu_out_reg_0_/D   
    0:00:44   31753.2      2.76      22.2     490.4 exec0/alu_out_reg_0_/D   
    0:00:45   31800.3      2.74      22.1     489.4 exec0/alu_out_reg_0_/D   
    0:00:45   31818.9      2.73      22.0     489.4 exec0/alu_out_reg_0_/D   
    0:00:46   31841.5      2.69      21.8     489.4 exec0/alu_out_reg_0_/D   
    0:00:46   31875.6      2.67      21.7     489.4 exec0/alu_out_reg_0_/D   
    0:00:47   31899.5      2.66      21.6     489.4 exec0/alu_out_reg_0_/D   
    0:00:47   31916.3      2.64      21.5     489.4 exec0/alu_out_reg_0_/D   
    0:00:48   31925.1      2.63      21.4     489.4 exec0/alu_out_reg_0_/D   
    0:00:49   31938.9      2.59      21.2     489.4 exec0/alu_out_reg_0_/D   
    0:00:49   31960.4      2.58      21.1     489.4 exec0/alu_out_reg_0_/D   
    0:00:50   31978.8      2.54      20.9     494.4 exec0/alu_out_reg_0_/D   
    0:00:51   31997.1      2.53      20.9     494.4 exec0/alu_out_reg_0_/D   
    0:00:51   32002.7      2.52      20.9     494.4 exec0/alu_out_reg_2_/D   
    0:00:51   32016.3      2.49      20.7     494.4 exec0/alu_out_reg_2_/D   
    0:00:52   32035.7      2.46      20.6     494.4 exec0/alu_out_reg_0_/D   
    0:00:52   32048.5      2.45      20.5     494.4 exec0/alu_out_reg_0_/D   
    0:00:53   32077.5      2.39      20.2     494.4 exec0/alu_out_reg_0_/D   
    0:00:53   32101.1      2.36      20.1     494.4 exec0/alu_out_reg_0_/D   
    0:00:54   32126.4      2.34      20.0     494.4 exec0/alu_out_reg_0_/D   
    0:00:54   32142.4      2.33      20.0     494.4 exec0/alu_out_reg_0_/D   
    0:00:55   32163.1      2.32      19.9     494.4 exec0/alu_out_reg_0_/D   
    0:00:56   32176.4      2.30      19.8     494.4 exec0/alu_out_reg_0_/D   
    0:00:56   32194.5      2.27      19.6     494.4 exec0/alu_out_reg_0_/D   
    0:00:57   32207.3      2.25      19.5     494.4 exec0/alu_out_reg_0_/D   
    0:00:57   32215.3      2.24      19.4     494.4 exec0/alu_out_reg_0_/D   
    0:00:58   32228.0      2.22      19.3     494.4 exec0/alu_out_reg_0_/D   
    0:00:58   32229.4      2.20      19.2     494.4 exec0/alu_out_reg_0_/D   
    0:00:59   32241.3      2.16      19.0     494.4 exec0/alu_out_reg_0_/D   
    0:00:59   32262.3      2.16      18.9     494.5 exec0/alu_out_reg_0_/D   
    0:00:59   32271.9      2.15      18.9     494.5 exec0/alu_out_reg_0_/D   
    0:01:00   32282.8      2.13      18.8     494.5 exec0/alu_out_reg_0_/D   
    0:01:00   32301.2      2.12      18.7     490.5 exec0/alu_out_reg_0_/D   
    0:01:01   32310.5      2.12      18.7     490.5 exec0/alu_out_reg_2_/D   
    0:01:01   32315.8      2.10      18.6     490.5 exec0/alu_out_reg_2_/D   
    0:01:02   32335.2      2.08      18.5     490.5 exec0/alu_out_reg_2_/D   
    0:01:02   32352.8      2.08      18.5     490.5 exec0/alu_out_reg_2_/D   
    0:01:02   32355.7      2.08      18.5     490.5 exec0/alu_out_reg_0_/D   
    0:01:03   32365.0      2.08      18.5     490.5 exec0/alu_out_reg_0_/D   
    0:01:03   32391.1      2.07      18.4     490.5 exec0/alu_out_reg_0_/D   
    0:01:04   32394.5      2.06      18.4     490.5 exec0/alu_out_reg_0_/D   
    0:01:04   32402.5      2.06      18.4     490.5 exec0/alu_out_reg_0_/D   
    0:01:04   32413.4      2.05      18.3     490.5 exec0/alu_out_reg_0_/D   
    0:01:05   32424.9      2.04      18.2     490.5 exec0/alu_out_reg_0_/D   
    0:01:05   32428.6      2.04      18.2     490.5 exec0/alu_out_reg_0_/D   
    0:01:06   32448.8      2.03      18.2     490.5 exec0/alu_out_reg_0_/D   
    0:01:06   32469.0      2.01      18.1     490.5 exec0/alu_out_reg_0_/D   
    0:01:07   32478.9      1.98      17.9     490.5 exec0/alu_out_reg_0_/D   
    0:01:07   32497.5      1.93      17.6     490.5 exec0/alu_out_reg_0_/D   
    0:01:08   32498.0      1.93      17.6     490.5 exec0/alu_out_reg_0_/D   
    0:01:08   32509.5      1.92      17.6     490.5 exec0/alu_out_reg_0_/D   
    0:01:08   32526.5      1.92      17.5     490.5 exec0/alu_out_reg_0_/D   
    0:01:09   32530.7      1.91      17.5     490.5 exec0/alu_out_reg_0_/D   
    0:01:09   32537.7      1.90      17.5     490.5 exec0/alu_out_reg_0_/D   
    0:01:10   32557.9      1.90      17.4     490.5 exec0/alu_out_reg_0_/D   
    0:01:10   32557.6      1.89      17.4     490.5 exec0/alu_out_reg_0_/D   
    0:01:11   32571.2      1.88      17.4     490.5 exec0/alu_out_reg_0_/D   
    0:01:11   32582.9      1.87      17.3     490.5 exec0/alu_out_reg_0_/D   
    0:01:12   32603.4      1.84      17.1     491.5 exec0/alu_out_reg_0_/D   
    0:01:12   32617.5      1.82      17.0     493.5 exec0/alu_out_reg_0_/D   
    0:01:13   32629.7      1.80      16.9     493.5 exec0/alu_out_reg_0_/D   
    0:01:13   32648.0      1.79      16.8     493.5 exec0/alu_out_reg_0_/D   
    0:01:13   32657.4      1.78      16.8     493.5 exec0/alu_out_reg_0_/D   
    0:01:14   32662.7      1.76      16.8     493.5 exec0/alu_out_reg_0_/D   
    0:01:14   32670.7      1.74      16.6     493.5 exec0/alu_out_reg_0_/D   
    0:01:15   32681.3      1.73      16.6     493.5 exec0/alu_out_reg_0_/D   
    0:01:15   32690.1      1.71      16.5     493.5 exec0/alu_out_reg_0_/D   
    0:01:16   32701.5      1.70      16.4     493.5 exec0/alu_out_reg_0_/D   
    0:01:16   32718.8      1.69      16.3     492.5 exec0/alu_out_reg_0_/D   
    0:01:17   32752.0      1.68      16.3     489.5 exec0/alu_out_reg_0_/D   
    0:01:17   32752.0      1.67      16.2     489.5 exec0/alu_out_reg_0_/D   
    0:01:18   32775.7      1.65      16.1     489.5 exec0/alu_out_reg_0_/D   
    0:01:19   32801.0      1.64      16.0     489.5 exec0/alu_out_reg_0_/D   
    0:01:19   32803.7      1.63      16.0     489.5 exec0/alu_out_reg_0_/D   
    0:01:19   32808.2      1.63      16.0     489.5 exec0/alu_out_reg_0_/D   
    0:01:20   32815.9      1.63      16.0     489.5 exec0/alu_out_reg_0_/D   
    0:01:20   32818.3      1.63      16.0     489.5 exec0/alu_out_reg_0_/D   
    0:01:20   32821.2      1.63      16.0     489.5 exec0/alu_out_reg_0_/D   
    0:01:20   32828.4      1.63      16.0     489.5 exec0/alu_out_reg_0_/D   
    0:01:21   32828.9      1.63      16.0     489.5 exec0/alu_out_reg_0_/D   
    0:01:22   32834.0      1.62      15.9     489.5 exec0/alu_out_reg_0_/D   
    0:01:22   32839.0      1.62      15.9     489.5 exec0/alu_out_reg_0_/D   
    0:01:23   32844.9      1.60      15.8     489.5 exec0/alu_out_reg_2_/D   
    0:01:23   32849.7      1.60      15.8     489.5 exec0/alu_out_reg_2_/D   
    0:01:23   32855.8      1.59      15.8     489.5 exec0/alu_out_reg_2_/D   
    0:01:24   32859.8      1.59      15.8     489.5 exec0/alu_out_reg_2_/D   
    0:01:24   32864.3      1.58      15.7     489.5 exec0/alu_out_reg_2_/D   
    0:01:24   32865.9      1.58      15.7     489.5 exec0/alu_out_reg_2_/D   
    0:01:24   32872.5      1.57      15.7     489.5 exec0/alu_out_reg_0_/D   
    0:01:25   32884.5      1.57      15.7     489.5 exec0/alu_out_reg_0_/D   
    0:01:25   32900.7      1.57      15.7     489.5 exec0/alu_out_reg_0_/D   
    0:01:25   32910.1      1.56      15.6     489.5 exec0/alu_out_reg_0_/D   
    0:01:26   32914.3      1.56      15.6     489.5 exec0/alu_out_reg_0_/D   
    0:01:26   32923.6      1.56      15.6     489.5 exec0/alu_out_reg_2_/D   
    0:01:26   32923.4      1.55      15.6     489.5 exec0/alu_out_reg_0_/D   
    0:01:26   32924.4      1.56      15.6     513.9 exec0/alu_out_reg_0_/D   
    0:01:27   32934.5      1.55      15.6     513.9 exec0/alu_out_reg_0_/D   
    0:01:27   32936.4      1.55      15.5     513.9 exec0/alu_out_reg_0_/D   
    0:01:27   32935.9      1.55      15.5     513.9 exec0/alu_out_reg_0_/D   
    0:01:27   32952.6      1.54      15.5     513.9 exec0/alu_out_reg_0_/D   
    0:01:28   32958.7      1.53      15.5     513.9 exec0/alu_out_reg_2_/D   
    0:01:28   32961.1      1.53      15.4     513.9 exec0/alu_out_reg_2_/D   
    0:01:28   32963.3      1.52      15.4     512.9 exec0/alu_out_reg_2_/D   
    0:01:29   32965.1      1.52      15.1     512.9 exec0/alu_out_reg_2_/D   
    0:01:29   32973.4      1.51      15.1     512.9 exec0/alu_out_reg_0_/D   
    0:01:29   32977.6      1.51      15.0     512.9 exec0/alu_out_reg_2_/D   
    0:01:29   32985.3      1.50      15.0     512.9 exec0/alu_out_reg_2_/D   
    0:01:30   33000.0      1.50      15.0     512.9 exec0/alu_out_reg_0_/D   
    0:01:30   33002.1      1.49      14.9     512.9 exec0/alu_out_reg_0_/D   
    0:01:30   33010.6      1.49      14.3     512.9 exec0/alu_out_reg_0_/D   
    0:01:30   33014.1      1.49      14.3     512.9 exec0/alu_out_reg_0_/D   
    0:01:31   33023.1      1.48      14.3     512.9 exec0/alu_out_reg_0_/D   
    0:01:31   33029.0      1.48      14.3     512.9 exec0/alu_out_reg_2_/D   
    0:01:31   33031.1      1.48      14.3     512.9 exec0/alu_out_reg_0_/D   
    0:01:32   33045.2      1.48      14.3     512.9 exec0/alu_out_reg_0_/D   
    0:01:32   33053.4      1.47      14.3     512.9 exec0/alu_out_reg_0_/D   
    0:01:32   33062.7      1.47      14.3     512.9 exec0/alu_out_reg_0_/D   
    0:01:32   33069.9      1.47      14.3     512.9 exec0/alu_out_reg_0_/D   
    0:01:33   33082.4      1.47      14.3     512.9 exec0/alu_out_reg_0_/D   
    0:01:33   33085.6      1.47      14.3     512.9 exec0/alu_out_reg_0_/D   
    0:01:33   33087.7      1.46      14.2     512.9 exec0/alu_out_reg_0_/D   
    0:01:33   33092.3      1.46      14.2     512.9 exec0/alu_out_reg_0_/D   
    0:01:34   33097.6      1.46      14.2     512.9 exec0/alu_out_reg_0_/D   
    0:01:34   33101.0      1.45      14.2     515.4 exec0/alu_out_reg_0_/D   
    0:01:34   33108.8      1.45      14.2     515.4 exec0/alu_out_reg_2_/D   
    0:01:35   33120.7      1.44      14.1     515.4 exec0/alu_out_reg_0_/D   
    0:01:35   33141.5      1.44      13.8     515.4 exec0/alu_out_reg_2_/D   
    0:01:35   33144.7      1.44      13.8     515.4 exec0/alu_out_reg_0_/D   
    0:01:36   33148.9      1.43      13.7     515.4 exec0/alu_out_reg_0_/D   
    0:01:36   33154.0      1.42      13.7     515.4 exec0/alu_out_reg_0_/D   
    0:01:36   33163.3      1.41      13.6     517.4 exec0/alu_out_reg_0_/D   
    0:01:36   33170.2      1.41      12.9     517.4 exec0/alu_out_reg_0_/D   
    0:01:37   33174.5      1.41      12.8     517.4 exec0/alu_out_reg_2_/D   
    0:01:37   33182.4      1.40      12.8     517.4 exec0/alu_out_reg_2_/D   
    0:01:37   33184.3      1.40      12.8     517.4 exec0/alu_out_reg_0_/D   
    0:01:37   33194.9      1.39      12.7     517.4 exec0/alu_out_reg_0_/D   
    0:01:38   33196.5      1.39      12.7     517.4 exec0/alu_out_reg_2_/D   
    0:01:38   33211.4      1.38      12.7     517.4 exec0/alu_out_reg_0_/D   
    0:01:38   33212.8      1.38      12.7     517.4 exec0/alu_out_reg_2_/D   
    0:01:39   33211.2      1.38      12.7     517.4 exec0/alu_out_reg_2_/D   
    0:01:39   33215.2      1.38      12.7     517.4 exec0/alu_out_reg_2_/D   
    0:01:39   33225.0      1.37      12.6     517.4 exec0/alu_out_reg_2_/D   
    0:01:39   33226.6      1.36      12.6     517.4 exec0/alu_out_reg_2_/D   
    0:01:40   33227.7      1.36      12.6     517.4 exec0/alu_out_reg_2_/D   
    0:01:40   33230.8      1.36      12.5     517.4 exec0/alu_out_reg_2_/D   
    0:01:40   33238.8      1.35      12.5     517.4 exec0/alu_out_reg_2_/D   
    0:01:40   33239.1      1.35      12.5     517.4 exec0/alu_out_reg_0_/D   
    0:01:41   33256.1      1.34      12.5     517.4 exec0/alu_out_reg_2_/D   
    0:01:41   33259.8      1.34      12.5     517.4 exec0/alu_out_reg_2_/D   
    0:01:41   33265.4      1.34      12.4     517.4 exec0/alu_out_reg_0_/D   
    0:01:42   33271.8      1.34      12.4     517.4 exec0/alu_out_reg_31_/D  
    0:01:42   33274.5      1.33      12.4     517.4 exec0/alu_out_reg_2_/D   
    0:01:42   33279.8      1.33      12.3     517.4 exec0/alu_out_reg_2_/D   
    0:01:43   33295.8      1.33      12.1     518.4 exec0/alu_out_reg_2_/D   
    0:01:43   33297.6      1.33      12.1     518.4 exec0/alu_out_reg_0_/D   
    0:01:43   33309.6      1.32      12.1     518.4 exec0/alu_out_reg_2_/D   
    0:01:43   33308.0      1.32      12.1     518.4 exec0/alu_out_reg_2_/D   
    0:01:44   33310.9      1.32      12.0     518.4 exec0/alu_out_reg_2_/D   
    0:01:44   33316.0      1.31      12.0     518.4 exec0/alu_out_reg_2_/D   
    0:01:44   33328.2      1.29      11.6     518.4 exec0/alu_out_reg_2_/D   
    0:01:45   33345.5      1.27      11.3     518.4 exec0/alu_out_reg_2_/D   
    0:01:45   33346.6      1.27      11.3     518.4 exec0/alu_out_reg_2_/D   
    0:01:45   33348.4      1.27      11.3     518.4 exec0/alu_out_reg_2_/D   
    0:01:45   33349.2      1.26      11.3     518.4 exec0/alu_out_reg_2_/D   
    0:01:46   33365.4      1.26      10.7     518.4 exec0/alu_out_reg_2_/D   
    0:01:46   33385.7      1.24      10.6     518.4 exec0/alu_out_reg_0_/D   
    0:01:46   33393.6      1.24      10.6     518.4 exec0/alu_out_reg_0_/D   
    0:01:47   33402.9      1.23      10.6     518.5 exec0/alu_out_reg_0_/D   
    0:01:47   33411.5      1.23      10.6     518.5 exec0/alu_out_reg_0_/D   
    0:01:47   33416.5      1.23      10.6     518.5 exec0/alu_out_reg_0_/D   
    0:01:47   33418.1      1.22      10.5     518.5 exec0/alu_out_reg_2_/D   
    0:01:48   33420.0      1.21      10.5     518.5 exec0/alu_out_reg_2_/D   
    0:01:48   33423.2      1.21      10.4     518.5 exec0/alu_out_reg_2_/D   
    0:01:48   33424.2      1.21      10.4     517.5 exec0/alu_out_reg_2_/D   
    0:01:49   33415.5      1.21      10.0     517.5 exec0/alu_out_reg_2_/D   
    0:01:49   33411.7      1.20       9.9     517.5 exec0/alu_out_reg_2_/D   
    0:01:49   33414.7      1.20       9.9     518.5 exec0/alu_out_reg_0_/D   
    0:01:49   33417.3      1.20       9.9     518.5 exec0/alu_out_reg_0_/D   
    0:01:50   33422.6      1.19       9.9     518.5 exec0/alu_out_reg_0_/D   
    0:01:50   33427.7      1.18       9.9     518.5 exec0/alu_out_reg_0_/D   
    0:01:50   33432.7      1.18       9.9     518.5 exec0/alu_out_reg_0_/D   
    0:01:50   33440.7      1.18       9.9     518.5 exec0/alu_out_reg_0_/D   
    0:01:50   33447.4      1.18       9.8     518.5 exec0/alu_out_reg_0_/D   
    0:01:51   33455.1      1.17       9.8     518.5 exec0/alu_out_reg_0_/D   
    0:01:51   33452.4      1.17       9.8     518.5 exec0/alu_out_reg_0_/D   
    0:01:51   33454.8      1.17       9.7     518.5 exec0/alu_out_reg_0_/D   
    0:01:52   33461.5      1.16       9.7     518.5 exec0/alu_out_reg_0_/D   
    0:01:52   33464.9      1.16       9.7     518.5 exec0/alu_out_reg_0_/D   
    0:01:52   33472.9      1.16       9.7     518.5 exec0/alu_out_reg_0_/D   
    0:01:52   33475.8      1.16       9.7     518.5 exec0/alu_out_reg_0_/D   
    0:01:53   33475.3      1.16       9.7     518.5 exec0/alu_out_reg_0_/D   
    0:01:53   33480.9      1.16       9.7     518.5 exec0/alu_out_reg_0_/D   
    0:01:53   33485.1      1.15       9.7     518.5 exec0/alu_out_reg_0_/D   
    0:01:54   33489.7      1.15       9.6     518.5 exec0/alu_out_reg_0_/D   
    0:01:54   33495.5      1.15       9.6     518.5 exec0/alu_out_reg_0_/D   
    0:01:54   33503.8      1.14       9.6     518.5 exec0/alu_out_reg_0_/D   
    0:01:55   33513.1      1.14       9.6     518.5 exec0/alu_out_reg_0_/D   
    0:01:55   33520.0      1.14       9.6     518.5 exec0/alu_out_reg_0_/D   
    0:01:55   33518.9      1.14       9.6     518.5 exec0/alu_out_reg_0_/D   
    0:01:55   33520.5      1.14       9.6     518.5 exec0/alu_out_reg_0_/D   
    0:01:56   33524.2      1.13       9.6     518.5 exec0/alu_out_reg_0_/D   
    0:01:56   33534.9      1.12       9.4     523.3 exec0/alu_out_reg_0_/D   
    0:01:56   33551.4      1.09       8.3     523.3 exec0/alu_out_reg_0_/D   
    0:01:56   33555.6      1.09       8.3     523.3 exec0/alu_out_reg_0_/D   
    0:01:57   33561.8      1.08       8.3     522.3 exec0/alu_out_reg_0_/D   
    0:01:57   33564.9      1.07       8.2     522.3 exec0/alu_out_reg_0_/D   
    0:01:57   33568.9      1.07       8.2     522.3 exec0/alu_out_reg_0_/D   
    0:01:58   33580.6      1.06       8.2     527.1 exec0/alu_out_reg_0_/D   
    0:01:58   33580.4      1.06       8.2     527.1 exec0/alu_out_reg_0_/D   
    0:01:58   33592.3      1.05       8.1     527.1 exec0/alu_out_reg_0_/D   
    0:01:58   33595.0      1.05       8.1     527.1 exec0/alu_out_reg_0_/D   
    0:01:59   33601.7      1.05       8.1     527.1 exec0/alu_out_reg_0_/D   
    0:01:59   33604.0      1.05       8.1     527.1 exec0/alu_out_reg_0_/D   
    0:01:59   33607.2      1.04       8.1     527.1 exec0/alu_out_reg_0_/D   
    0:02:00   33623.7      1.03       8.1     527.1 exec0/alu_out_reg_0_/D   
    0:02:00   33622.4      1.03       8.0     527.1 exec0/alu_out_reg_0_/D   
    0:02:00   33630.4      1.03       8.0     527.1 exec0/alu_out_reg_0_/D   
    0:02:00   33630.6      1.02       8.0     529.5 exec0/alu_out_reg_0_/D   
    0:02:01   33640.2      1.02       8.0     529.5 exec0/alu_out_reg_0_/D   
    0:02:01   33639.2      1.01       8.0     529.5 exec0/alu_out_reg_0_/D   
    0:02:01   33642.1      1.01       8.0     529.5 exec0/alu_out_reg_0_/D   
    0:02:01   33653.0      1.00       8.0     529.5 exec0/alu_out_reg_0_/D   
    0:02:02   33661.2      1.00       8.0     529.5 exec0/alu_out_reg_0_/D   
    0:02:02   33666.6      1.00       7.9     529.5 exec0/alu_out_reg_0_/D   
    0:02:02   33692.4      0.99       7.6     529.5 exec0/alu_out_reg_31_/D  
    0:02:03   33694.2      0.99       7.6     529.5 exec0/alu_out_reg_0_/D   
    0:02:03   33693.2      0.98       7.6     529.5 exec0/alu_out_reg_0_/D   
    0:02:03   33704.1      0.98       7.6     531.9 exec0/alu_out_reg_0_/D   
    0:02:03   33712.8      0.98       7.6     531.9 exec0/alu_out_reg_0_/D   
    0:02:04   33713.9      0.97       7.6     531.9 exec0/alu_out_reg_0_/D   
    0:02:04   33712.3      0.97       7.6     531.9 exec0/alu_out_reg_0_/D   
    0:02:04   33719.8      0.97       7.6     531.9 exec0/alu_out_reg_0_/D   
    0:02:04   33722.9      0.97       7.5     531.9 exec0/alu_out_reg_0_/D   
    0:02:04   33738.1      0.97       7.5     531.9 exec0/alu_out_reg_0_/D   
    0:02:05   33747.2      0.96       7.5     531.9 exec0/alu_out_reg_0_/D   
    0:02:05   33757.3      0.96       6.7     531.9 exec0/alu_out_reg_0_/D   
    0:02:05   33763.1      0.95       6.7     531.9 exec0/alu_out_reg_0_/D   
    0:02:05   33769.0      0.95       6.7     531.9 exec0/alu_out_reg_0_/D   
    0:02:06   33774.3      0.95       6.7     531.9 exec0/alu_out_reg_0_/D   
    0:02:06   33778.3      0.95       6.7     531.9 exec0/alu_out_reg_0_/D   
    0:02:06   33786.5      0.95       6.7     531.9 exec0/alu_out_reg_0_/D   
    0:02:06   33792.6      0.94       6.7     531.9 exec0/alu_out_reg_0_/D   
    0:02:07   33802.2      0.94       6.7     531.9 exec0/alu_out_reg_0_/D   
    0:02:07   33805.4      0.94       6.7     531.9 exec0/alu_out_reg_0_/D   
    0:02:07   33808.6      0.94       6.7     533.2 exec0/alu_out_reg_0_/D   
    0:02:08   33818.4      0.94       6.7     533.2 exec0/alu_out_reg_0_/D   
    0:02:08   33824.0      0.94       6.7     533.2 exec0/alu_out_reg_0_/D   
    0:02:08   33818.2      0.93       6.6     533.2 exec0/alu_out_reg_0_/D   
    0:02:09   33818.2      0.92       6.6     533.2 exec0/alu_out_reg_0_/D   
    0:02:09   33845.8      0.92       6.6     534.2 exec0/alu_out_reg_0_/D   
    0:02:09   33856.7      0.91       6.6     534.2 exec0/alu_out_reg_0_/D   
    0:02:10   33853.0      0.91       6.6     534.2 exec0/alu_out_reg_0_/D   
    0:02:10   33856.7      0.91       6.6     534.2 exec0/alu_out_reg_0_/D   
    0:02:10   33864.5      0.91       6.5     534.2 exec0/alu_out_reg_0_/D   
    0:02:11   33872.2      0.90       6.5     534.2 exec0/alu_out_reg_0_/D   
    0:02:11   33874.6      0.90       6.5     534.2 exec0/alu_out_reg_0_/D   
    0:02:11   33888.9      0.89       6.5     534.2 exec0/alu_out_reg_0_/D   
    0:02:12   33901.4      0.88       6.4     534.2 exec0/alu_out_reg_0_/D   
    0:02:12   33916.9      0.88       6.4     534.2 exec0/alu_out_reg_0_/D   
    0:02:12   33924.6      0.88       6.4     534.2 exec0/alu_out_reg_0_/D   
    0:02:13   33931.5      0.88       6.4     534.2 exec0/alu_out_reg_0_/D   
    0:02:13   33938.9      0.88       6.4     534.2 exec0/alu_out_reg_0_/D   
    0:02:13   33944.0      0.87       6.4     534.2 exec0/alu_out_reg_0_/D   
    0:02:14   33945.1      0.87       6.4     534.2 exec0/alu_out_reg_0_/D   
    0:02:14   33948.2      0.87       6.4     534.2 exec0/alu_out_reg_0_/D   
    0:02:14   33952.2      0.87       6.4     534.2 exec0/alu_out_reg_0_/D   
    0:02:15   33957.6      0.87       6.4     534.2 exec0/alu_out_reg_0_/D   
    0:02:15   33957.6      0.87       6.4     534.2 exec0/alu_out_reg_0_/D   
    0:02:15   33961.8      0.87       6.4     534.2 exec0/alu_out_reg_0_/D   
    0:02:15   33963.1      0.86       6.4     534.2 exec0/alu_out_reg_0_/D   
    0:02:16   33963.7      0.86       6.3     534.2 exec0/alu_out_reg_0_/D   
    0:02:16   33973.8      0.86       5.6     534.2 exec0/alu_out_reg_0_/D   
    0:02:16   33979.6      0.86       5.6     534.2 exec0/alu_out_reg_0_/D   
    0:02:16   33985.0      0.86       5.6     534.2 exec0/alu_out_reg_0_/D   
    0:02:16   33985.5      0.85       5.6     534.2 exec0/alu_out_reg_0_/D   
    0:02:17   33986.0      0.85       5.6     534.2 exec0/alu_out_reg_0_/D   
    0:02:17   33989.2      0.85       5.6     534.1 exec0/alu_out_reg_0_/D   
    0:02:17   33994.8      0.85       5.6     534.1 exec0/alu_out_reg_0_/D   
    0:02:18   33994.0      0.85       5.6     534.1 exec0/alu_out_reg_0_/D   
    0:02:18   33999.6      0.85       5.5     534.1 exec0/alu_out_reg_0_/D   
    0:02:18   34000.7      0.84       5.5     534.1 exec0/alu_out_reg_0_/D   
    0:02:18   34010.8      0.84       5.5     534.1 exec0/alu_out_reg_0_/D   
    0:02:19   34014.0      0.84       5.5     534.1 exec0/alu_out_reg_0_/D   
    0:02:19   34015.0      0.84       5.5     534.1 exec0/alu_out_reg_0_/D   
    0:02:19   34020.3      0.84       5.5     536.5 exec0/alu_out_reg_0_/D   
    0:02:19   34022.7      0.83       5.5     536.5 exec0/alu_out_reg_0_/D   
    0:02:20   34027.8      0.83       5.5     536.5 exec0/alu_out_reg_0_/D   
    0:02:20   34035.8      0.83       5.5     536.5 exec0/alu_out_reg_0_/D   
    0:02:20   34039.8      0.83       5.5     536.5 exec0/alu_out_reg_0_/D   
    0:02:21   34040.0      0.83       5.5     536.5 exec0/alu_out_reg_0_/D   
    0:02:21   34040.8      0.83       5.5     536.5 exec0/alu_out_reg_0_/D   
    0:02:21   34056.0      0.83       5.5     536.5 exec0/alu_out_reg_0_/D   
    0:02:21   34057.3      0.83       5.5     536.5 exec0/alu_out_reg_0_/D   
    0:02:22   34053.9      0.82       5.5     536.5 exec0/alu_out_reg_0_/D   
    0:02:22   34056.5      0.82       5.5     536.5 exec0/alu_out_reg_0_/D   
    0:02:22   34057.6      0.82       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:22   34057.6      0.82       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:23   34061.8      0.82       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:23   34070.6      0.81       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:23   34070.3      0.81       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:24   34077.0      0.81       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:24   34088.7      0.80       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:24   34092.4      0.80       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:25   34100.4      0.80       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:25   34103.6      0.80       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:25   34109.2      0.80       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:25   34124.9      0.79       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:26   34124.6      0.79       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:26   34132.9      0.79       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:26   34139.8      0.79       5.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:27   34142.7      0.78       5.3     536.5 exec0/alu_out_reg_0_/D   
    0:02:27   34145.4      0.78       5.3     536.5 exec0/alu_out_reg_0_/D   
    0:02:27   34145.9      0.78       5.3     536.5 exec0/alu_out_reg_0_/D   
    0:02:28   34146.7      0.78       5.3     536.5 exec0/alu_out_reg_0_/D   
    0:02:28   34150.9      0.77       5.3     536.5 exec0/alu_out_reg_0_/D   
    0:02:28   34151.7      0.77       5.3     536.5 exec0/alu_out_reg_0_/D   
    0:02:28   34159.7      0.77       5.3     536.5 exec0/alu_out_reg_0_/D   
    0:02:29   34165.0      0.77       5.3     536.5 exec0/alu_out_reg_0_/D   
    0:02:29   34176.7      0.76       5.3     536.5 exec0/alu_out_reg_0_/D   
    0:02:30   34183.4      0.76       5.3     536.5 exec0/alu_out_reg_0_/D   
    0:02:31   34186.1      0.76       5.3     536.5 exec0/alu_out_reg_0_/D   
    0:02:31   34187.1      0.76       5.2     536.5 exec0/alu_out_reg_0_/D   
    0:02:31   34192.7      0.75       5.2     536.5 exec0/alu_out_reg_0_/D   
    0:02:32   34195.6      0.75       5.2     536.5 exec0/alu_out_reg_0_/D   
    0:02:32   34201.7      0.75       5.2     536.5 exec0/alu_out_reg_0_/D   
    0:02:33   34201.5      0.75       5.2     536.5 exec0/alu_out_reg_0_/D   
    0:02:33   34208.4      0.75       5.2     536.5 exec0/alu_out_reg_0_/D   
    0:02:33   34211.1      0.75       5.2     536.5 exec0/alu_out_reg_0_/D   
    0:02:33   34212.4      0.75       5.2     536.5 exec0/alu_out_reg_0_/D   
    0:02:33   34213.5      0.75       5.2     536.5 exec0/alu_out_reg_0_/D   
    0:02:34   34228.1      0.75       5.1     536.5 exec0/alu_out_reg_0_/D   
    0:02:34   34228.1      0.75       5.1     536.5 exec0/alu_out_reg_0_/D   
    0:02:34   34228.1      0.74       5.1     536.5 exec0/alu_out_reg_0_/D   
    0:02:34   34233.7      0.74       5.1     536.5 exec0/alu_out_reg_0_/D   
    0:02:35   34230.5      0.74       5.1     536.5 exec0/alu_out_reg_0_/D   
    0:02:35   34233.4      0.74       5.1     536.5 exec0/alu_out_reg_31_/D  
    0:02:35   34233.4      0.74       5.1     536.5 exec0/alu_out_reg_31_/D  
    0:02:35   34251.5      0.74       5.1     536.5 exec0/alu_out_reg_31_/D  
    0:02:36   34256.3      0.74       4.4     536.5 exec0/alu_out_reg_31_/D  
    0:02:36   34263.2      0.73       4.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:36   34266.1      0.73       4.4     536.5 exec0/alu_out_reg_0_/D   
    0:02:37   34272.0      0.73       4.4     541.3 exec0/alu_out_reg_0_/D   
    0:02:37   34282.6      0.73       4.3     541.3 exec0/alu_out_reg_0_/D   
    0:02:37   34287.7      0.72       4.3     540.2 exec0/alu_out_reg_0_/D   
    0:02:38   34288.5      0.72       4.3     540.2 exec0/alu_out_reg_0_/D   
    0:02:38   34289.0      0.72       4.3     540.2 exec0/alu_out_reg_0_/D   
    0:02:38   34300.4      0.71       4.3     540.2 exec0/alu_out_reg_0_/D   
    0:02:39   34298.3      0.71       4.3     540.2 exec0/alu_out_reg_0_/D   
    0:02:39   34300.2      0.71       4.3     540.2 exec0/alu_out_reg_0_/D   
    0:02:39   34314.3      0.71       4.3     540.2 exec0/alu_out_reg_0_/D   
    0:02:40   34321.2      0.71       4.3     540.2 exec0/alu_out_reg_0_/D   
    0:02:40   34323.0      0.70       4.3     540.2 exec0/alu_out_reg_0_/D   
    0:02:40   34323.3      0.70       4.3     540.2 exec0/alu_out_reg_0_/D   
    0:02:41   34322.8      0.70       4.3     541.2 exec0/alu_out_reg_0_/D   
    0:02:41   34314.8      0.70       4.3     541.2 exec0/alu_out_reg_0_/D   
    0:02:41   34315.1      0.69       4.2     541.2 exec0/alu_out_reg_0_/D   
    0:02:42   34316.7      0.69       4.2     541.2 exec0/alu_out_reg_0_/D   
    0:02:42   34330.0      0.69       4.2     541.2 exec0/alu_out_reg_0_/D   
    0:02:42   34333.9      0.69       4.2     541.2 exec0/alu_out_reg_0_/D   
    0:02:43   34336.6      0.69       4.2     541.2 exec0/alu_out_reg_0_/D   
    0:02:43   34340.3      0.68       4.2     541.2 exec0/alu_out_reg_0_/D   
    0:02:43   34352.3      0.68       4.2     541.2 exec0/alu_out_reg_0_/D   
    0:02:43   34359.2      0.68       4.2     541.2 exec0/alu_out_reg_0_/D   
    0:02:44   34359.8      0.68       4.2     541.2 exec0/alu_out_reg_0_/D   
    0:02:44   34365.9      0.67       4.2     541.2 exec0/alu_out_reg_0_/D   
    0:02:44   34360.0      0.67       4.3     541.2 exec0/alu_out_reg_0_/D   
    0:02:45   34361.9      0.67       4.3     541.2 exec0/alu_out_reg_0_/D   
    0:02:45   34364.0      0.67       4.3     541.2 exec0/alu_out_reg_0_/D   
    0:02:45   34365.9      0.66       4.3     541.2 exec0/alu_out_reg_0_/D   
    0:02:45   34366.1      0.66       4.3     541.2 exec0/alu_out_reg_0_/D   
    0:02:46   34371.2      0.66       4.2     541.2 exec0/alu_out_reg_0_/D   
    0:02:46   34373.3      0.65       4.2     536.5 exec0/alu_out_reg_0_/D   
    0:02:46   34376.5      0.65       4.2     536.5 exec0/alu_out_reg_0_/D   
    0:02:47   34363.2      0.65       4.2     538.5 exec0/alu_out_reg_0_/D   
    0:02:47   34361.1      0.65       4.2     538.5 exec0/alu_out_reg_0_/D   
    0:02:47   34364.8      0.65       4.2     538.5 exec0/alu_out_reg_0_/D   
    0:02:47   34366.1      0.64       4.2     538.5 exec0/alu_out_reg_0_/D   
    0:02:48   34367.5      0.64       4.2     538.5 exec0/alu_out_reg_0_/D   
    0:02:48   34370.7      0.64       4.2     538.5 exec0/alu_out_reg_0_/D   
    0:02:48   34374.1      0.64       4.2     538.5 exec0/alu_out_reg_0_/D   
    0:02:49   34374.6      0.64       4.2     538.5 exec0/alu_out_reg_0_/D   
    0:02:49   34376.0      0.64       4.2     538.5 exec0/alu_out_reg_0_/D   
    0:02:49   34378.9      0.64       4.2     538.5 exec0/alu_out_reg_0_/D   
    0:02:50   34391.1      0.63       4.1     542.5 exec0/alu_out_reg_0_/D   
    0:02:50   34393.5      0.63       4.1     542.5 exec0/alu_out_reg_0_/D   
    0:02:50   34392.2      0.63       4.1     542.5 exec0/alu_out_reg_0_/D   
    0:02:50   34396.5      0.63       4.1     542.5 exec0/alu_out_reg_0_/D   
    0:02:51   34399.1      0.62       4.0     542.5 exec0/alu_out_reg_0_/D   
    0:02:51   34405.2      0.62       4.0     542.5 exec0/alu_out_reg_0_/D   
    0:02:51   34410.0      0.62       3.5     542.5 exec0/alu_out_reg_0_/D   
    0:02:52   34411.9      0.62       3.5     542.5 exec0/alu_out_reg_0_/D   
    0:02:52   34416.1      0.62       3.5     544.8 exec0/alu_out_reg_0_/D   
    0:02:52   34417.2      0.62       3.5     544.8 exec0/alu_out_reg_0_/D   
    0:02:53   34420.7      0.61       3.5     544.8 exec0/alu_out_reg_0_/D   
    0:02:53   34429.4      0.61       3.4     544.8 exec0/alu_out_reg_0_/D   
    0:02:53   34432.9      0.61       3.4     544.8 exec0/alu_out_reg_0_/D   
    0:02:53   34441.4      0.60       3.4     544.8 exec0/alu_out_reg_0_/D   
    0:02:54   34450.5      0.60       3.4     549.8 exec0/alu_out_reg_0_/D   
    0:02:54   34454.7      0.60       3.4     549.8 exec0/alu_out_reg_0_/D   
    0:02:54   34459.5      0.60       3.4     549.8 exec0/alu_out_reg_0_/D   
    0:02:54   34466.7      0.59       3.4     549.8 exec0/alu_out_reg_0_/D   
    0:02:55   34474.7      0.59       3.4     549.8 exec0/alu_out_reg_0_/D   
    0:02:55   34491.2      0.59       3.4     549.8 exec0/alu_out_reg_0_/D   
    0:02:55   34495.4      0.59       3.4     549.8 exec0/alu_out_reg_0_/D   
    0:02:56   34500.2      0.59       3.4     549.8 exec0/alu_out_reg_0_/D   
    0:02:56   34506.1      0.58       3.4     549.8 exec0/alu_out_reg_0_/D   
    0:02:56   34514.0      0.58       3.4     549.8 exec0/alu_out_reg_0_/D   
    0:02:56   34525.2      0.58       3.4     549.8 exec0/alu_out_reg_0_/D   
    0:02:57   34532.1      0.58       3.4     549.8 exec0/alu_out_reg_0_/D   
    0:02:57   34542.8      0.57       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:02:58   34551.3      0.57       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:02:58   34554.2      0.57       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:02:58   34568.6      0.57       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:02:58   34573.1      0.56       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:02:59   34587.7      0.56       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:02:59   34590.1      0.56       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:02:59   34602.3      0.56       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:02:59   34601.8      0.56       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:03:00   34609.0      0.55       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:03:00   34619.1      0.55       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:03:00   34620.2      0.55       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:03:01   34632.1      0.55       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:03:01   34637.5      0.55       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:03:01   34640.6      0.54       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:03:01   34639.8      0.54       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:03:02   34647.6      0.54       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:03:02   34652.1      0.54       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:03:02   34653.1      0.54       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:03:03   34655.5      0.54       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:03:03   34662.2      0.54       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:03:03   34668.8      0.54       3.3     549.8 exec0/alu_out_reg_0_/D   
    0:03:03   34673.4      0.54       3.2     549.8 exec0/alu_out_reg_0_/D   
    0:03:04   34675.8      0.53       3.2     549.8 exec0/alu_out_reg_0_/D   
    0:03:04   34675.8      0.53       3.2     549.8 exec0/alu_out_reg_0_/D   
    0:03:04   34680.8      0.53       3.2     549.8 exec0/alu_out_reg_0_/D   
    0:03:05   34685.1      0.53       3.2     549.8 exec0/alu_out_reg_0_/D   
    0:03:05   34693.8      0.53       3.2     549.8 exec0/alu_out_reg_0_/D   
    0:03:05   34694.6      0.53       3.2     550.8 exec0/alu_out_reg_0_/D   
    0:03:05   34697.8      0.53       3.2     550.8 exec0/alu_out_reg_0_/D   
    0:03:06   34698.6      0.52       3.2     550.8 exec0/alu_out_reg_0_/D   
    0:03:06   34701.0      0.52       3.2     550.8 exec0/alu_out_reg_0_/D   
    0:03:06   34706.3      0.52       3.2     550.8 exec0/alu_out_reg_0_/D   
    0:03:07   34721.8      0.51       2.6     550.8 exec0/alu_out_reg_31_/D  
    0:03:07   34726.0      0.51       2.6     550.8 exec0/alu_out_reg_0_/D   
    0:03:07   34729.8      0.51       2.6     550.8 exec0/alu_out_reg_0_/D   
    0:03:07   34732.7      0.51       2.6     550.8 exec0/alu_out_reg_0_/D   
    0:03:07   34735.9      0.51       2.6     550.8 exec0/alu_out_reg_0_/D   
    0:03:08   34744.4      0.51       2.6     551.8 exec0/alu_out_reg_0_/D   
    0:03:08   34751.6      0.50       2.6     551.8 exec0/alu_out_reg_0_/D   
    0:03:09   34758.5      0.50       2.6     551.8 exec0/alu_out_reg_0_/D   
    0:03:09   34761.1      0.50       2.6     551.8 exec0/alu_out_reg_0_/D   
    0:03:09   34766.7      0.50       2.6     551.8 exec0/alu_out_reg_0_/D   
    0:03:10   34772.1      0.50       2.6     551.8 exec0/alu_out_reg_0_/D   
    0:03:10   34776.6      0.49       2.6     551.8 exec0/alu_out_reg_0_/D   
    0:03:10   34775.0      0.49       2.6     552.8 exec0/alu_out_reg_0_/D   
    0:03:11   34775.0      0.49       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:11   34780.8      0.49       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:11   34786.4      0.49       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:11   34790.4      0.48       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:12   34787.5      0.48       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:12   34789.3      0.48       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:12   34790.9      0.48       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:12   34789.6      0.48       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:13   34791.2      0.47       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:13   34790.9      0.47       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:13   34793.1      0.47       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:14   34799.7      0.47       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:14   34803.2      0.46       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:14   34804.2      0.46       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:15   34805.3      0.46       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:15   34810.6      0.46       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:15   34813.8      0.46       2.5     552.8 exec0/alu_out_reg_0_/D   
    0:03:15   34820.5      0.46       2.4     552.8 exec0/alu_out_reg_0_/D   
    0:03:16   34825.0      0.45       2.4     552.8 exec0/alu_out_reg_0_/D   
    0:03:16   34828.4      0.45       2.4     552.8 exec0/alu_out_reg_0_/D   
    0:03:16   34828.4      0.45       2.4     552.8 exec0/alu_out_reg_0_/D   
    0:03:16   34831.6      0.45       2.4     555.1 exec0/alu_out_reg_0_/D   
    0:03:17   34832.7      0.45       2.4     555.1 exec0/alu_out_reg_0_/D   
    0:03:17   34833.0      0.45       2.4     555.1 exec0/alu_out_reg_0_/D   
    0:03:17   34829.0      0.44       2.4     555.1 exec0/alu_out_reg_0_/D   
    0:03:17   34834.3      0.44       2.4     555.1 exec0/alu_out_reg_0_/D   
    0:03:18   34843.9      0.44       2.4     555.1 exec0/alu_out_reg_0_/D   
    0:03:18   34846.5      0.43       2.4     555.1 exec0/alu_out_reg_0_/D   
    0:03:18   34858.2      0.43       2.4     555.1 exec0/alu_out_reg_0_/D   
    0:03:18   34863.8      0.43       2.4     555.1 exec0/alu_out_reg_0_/D   
    0:03:19   34871.5      0.43       2.4     555.1 exec0/alu_out_reg_0_/D   
    0:03:19   34872.6      0.43       2.4     555.1 exec0/alu_out_reg_0_/D   
    0:03:19   34872.3      0.43       2.4     555.1 exec0/alu_out_reg_0_/D   
    0:03:19   34878.7      0.43       2.4     559.9 exec0/alu_out_reg_0_/D   
    0:03:20   34875.8      0.43       2.4     559.9 exec0/alu_out_reg_0_/D   
    0:03:20   34881.4      0.43       2.3     559.9 exec0/alu_out_reg_0_/D   
    0:03:20   34879.5      0.43       2.3     559.9 exec0/alu_out_reg_0_/D   
    0:03:20   34889.1      0.42       2.3     559.9 exec0/alu_out_reg_0_/D   
    0:03:21   34900.0      0.42       2.3     559.9 exec0/alu_out_reg_0_/D   
    0:03:21   34905.6      0.42       2.3     559.9 exec0/alu_out_reg_0_/D   
    0:03:21   34914.1      0.41       2.3     559.9 exec0/alu_out_reg_0_/D   
    0:03:22   34915.2      0.41       2.3     559.9 exec0/alu_out_reg_0_/D   
    0:03:22   34921.3      0.41       2.3     559.9 exec0/alu_out_reg_0_/D   
    0:03:22   34934.6      0.40       1.9     559.9 exec0/alu_out_reg_0_/D   
    0:03:23   34950.0      0.40       1.9     559.9 exec0/alu_out_reg_0_/D   
    0:03:23   34947.1      0.40       1.9     559.9 exec0/alu_out_reg_0_/D   
    0:03:23   34950.0      0.40       1.9     559.9 exec0/alu_out_reg_0_/D   
    0:03:24   34950.5      0.40       1.9     559.9 exec0/alu_out_reg_0_/D   
    0:03:24   34956.4      0.40       1.9     559.9 exec0/alu_out_reg_0_/D   
    0:03:24   34957.5      0.40       1.9     559.9 exec0/alu_out_reg_0_/D   
    0:03:24   34952.9      0.40       1.9     559.9 exec0/alu_out_reg_0_/D   
    0:03:24   34959.6      0.39       1.9     559.9 exec0/alu_out_reg_0_/D   
    0:03:25   34963.0      0.39       1.9     562.3 exec0/alu_out_reg_0_/D   
    0:03:25   34970.5      0.39       1.9     562.3 exec0/alu_out_reg_0_/D   
    0:03:25   34976.6      0.39       1.9     562.3 exec0/alu_out_reg_0_/D   
    0:03:25   34980.1      0.39       1.9     562.3 exec0/alu_out_reg_0_/D   
    0:03:26   34985.6      0.39       1.9     562.3 exec0/alu_out_reg_0_/D   
    0:03:26   34988.3      0.39       1.9     562.3 exec0/alu_out_reg_0_/D   
    0:03:26   34992.6      0.39       1.9     562.3 exec0/alu_out_reg_0_/D   
    0:03:26   34997.1      0.38       1.9     562.3 exec0/alu_out_reg_0_/D   
    0:03:27   35002.4      0.38       1.9     562.3 exec0/alu_out_reg_0_/D   
    0:03:27   35007.7      0.38       1.9     562.3 exec0/alu_out_reg_0_/D   
    0:03:27   35007.7      0.38       1.9     562.3 exec0/alu_out_reg_0_/D   
    0:03:27   35013.6      0.38       1.9     562.3 exec0/alu_out_reg_0_/D   
    0:03:28   35016.0      0.38       1.8     562.3 exec0/alu_out_reg_0_/D   
    0:03:28   35016.8      0.37       1.8     562.3 exec0/alu_out_reg_0_/D   
    0:03:28   35020.8      0.37       1.8     562.3 exec0/alu_out_reg_0_/D   
    0:03:28   35021.8      0.37       1.8     557.3 exec0/alu_out_reg_0_/D   
    0:03:29   35033.0      0.37       1.8     559.9 exec0/alu_out_reg_0_/D   
    0:03:29   35036.2      0.37       1.8     559.9 exec0/alu_out_reg_0_/D   
    0:03:29   35037.5      0.36       1.8     559.9 exec0/alu_out_reg_0_/D   
    0:03:30   35038.1      0.36       1.8     559.9 exec0/alu_out_reg_0_/D   
    0:03:30   35053.2      0.36       1.8     559.9 exec0/alu_out_reg_0_/D   
    0:03:30   35056.1      0.36       1.8     559.9 exec0/alu_out_reg_0_/D   
    0:03:30   35062.3      0.35       1.8     559.9 exec0/alu_out_reg_0_/D   
    0:03:31   35069.7      0.35       1.8     559.9 exec0/alu_out_reg_0_/D   
    0:03:31   35074.5      0.35       1.8     559.9 exec0/alu_out_reg_0_/D   
    0:03:31   35076.4      0.35       1.8     559.9 exec0/alu_out_reg_0_/D   
    0:03:31   35082.5      0.35       1.8     559.9 exec0/alu_out_reg_0_/D   
    0:03:32   35089.4      0.34       1.7     559.9 exec0/alu_out_reg_0_/D   
    0:03:32   35096.3      0.34       1.7     559.9 exec0/alu_out_reg_0_/D   
    0:03:32   35105.1      0.34       1.7     559.9 exec0/alu_out_reg_0_/D   
    0:03:33   35117.1      0.34       1.7     559.9 exec0/alu_out_reg_0_/D   
    0:03:33   35122.4      0.33       1.7     559.9 exec0/alu_out_reg_0_/D   
    0:03:33   35127.7      0.33       1.7     559.9 exec0/alu_out_reg_0_/D   
    0:03:34   35129.3      0.33       1.7     559.9 exec0/alu_out_reg_0_/D   
    0:03:34   35129.3      0.33       1.7     559.9 exec0/alu_out_reg_0_/D   
    0:03:34   35140.2      0.33       1.7     559.9 exec0/alu_out_reg_0_/D   
    0:03:35   35149.0      0.32       1.7     559.9 exec0/alu_out_reg_0_/D   
    0:03:35   35157.8      0.32       1.7     559.9 exec0/alu_out_reg_0_/D   
    0:03:35   35156.4      0.32       1.7     559.9 exec0/alu_out_reg_0_/D   
    0:03:36   35164.9      0.32       1.7     559.9 exec0/alu_out_reg_0_/D   
    0:03:36   35174.2      0.31       1.7     559.9 exec0/alu_out_reg_0_/D   
    0:03:36   35176.6      0.31       1.6     559.9 exec0/alu_out_reg_0_/D   
    0:03:37   35181.2      0.31       1.6     559.9 exec0/alu_out_reg_0_/D   
    0:03:37   35183.0      0.31       1.6     559.9 exec0/alu_out_reg_0_/D   
    0:03:37   35183.0      0.31       1.6     559.9 exec0/alu_out_reg_0_/D   
    0:03:37   35192.6      0.30       1.6     560.9 exec0/alu_out_reg_0_/D   
    0:03:37   35198.7      0.30       1.4     560.9 exec0/alu_out_reg_0_/D   
    0:03:38   35204.8      0.29       1.4     560.9 exec0/alu_out_reg_0_/D   
    0:03:38   35209.4      0.29       1.4     561.9 exec0/alu_out_reg_0_/D   
    0:03:38   35213.9      0.29       1.4     561.9 exec0/alu_out_reg_0_/D   
    0:03:38   35216.3      0.29       1.4     561.9 exec0/alu_out_reg_0_/D   
    0:03:39   35218.4      0.29       1.4     561.9 exec0/alu_out_reg_0_/D   
    0:03:39   35221.1      0.29       1.4     561.9 exec0/alu_out_reg_0_/D   
    0:03:39   35220.3      0.29       1.4     561.9 exec0/alu_out_reg_0_/D   
    0:03:39   35227.7      0.28       1.4     561.9 exec0/alu_out_reg_0_/D   
    0:03:40   35225.6      0.28       1.4     561.9 exec0/alu_out_reg_0_/D   
    0:03:40   35227.2      0.28       1.4     561.9 exec0/alu_out_reg_0_/D   
    0:03:40   35234.6      0.28       1.3     561.9 exec0/alu_out_reg_0_/D   
    0:03:40   35238.1      0.28       1.3     561.9 exec0/alu_out_reg_0_/D   
    0:03:41   35244.5      0.28       1.3     561.9 exec0/alu_out_reg_0_/D   
    0:03:41   35245.8      0.27       1.3     561.9 exec0/alu_out_reg_0_/D   
    0:03:41   35251.9      0.27       1.3     561.9 exec0/alu_out_reg_0_/D   
    0:03:42   35261.0      0.26       1.3     561.9 exec0/alu_out_reg_0_/D   
    0:03:42   35264.9      0.26       1.3     561.9 exec0/alu_out_reg_0_/D   
    0:03:42   35265.5      0.26       1.3     561.9 exec0/alu_out_reg_0_/D   
    0:03:43   35275.9      0.25       1.3     561.9 exec0/alu_out_reg_0_/D   
    0:03:43   35282.0      0.25       1.3     561.9 exec0/alu_out_reg_0_/D   
    0:03:43   35282.0      0.25       1.2     561.9 exec0/alu_out_reg_0_/D   
    0:03:43   35284.9      0.24       1.2     561.9 exec0/alu_out_reg_0_/D   
    0:03:44   35285.2      0.24       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:44   35290.5      0.24       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:44   35292.9      0.24       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:44   35299.0      0.24       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:45   35307.0      0.24       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:45   35308.3      0.24       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:45   35312.0      0.24       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:45   35315.0      0.23       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:46   35319.7      0.23       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:46   35326.1      0.23       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:46   35326.9      0.23       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:46   35330.7      0.23       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:47   35333.8      0.23       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:47   35335.7      0.22       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:47   35338.1      0.22       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:47   35342.9      0.22       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:48   35344.0      0.22       1.2     562.9 exec0/alu_out_reg_0_/D   
    0:03:48   35346.9      0.22       1.1     564.4 exec0/alu_out_reg_0_/D   
    0:03:48   35370.8      0.22       1.1     564.4 exec0/alu_out_reg_0_/D   
    0:03:48   35373.2      0.21       1.1     567.0 exec0/alu_out_reg_0_/D   
    0:03:49   35378.5      0.21       1.1     567.0 exec0/alu_out_reg_0_/D   
    0:03:49   35384.4      0.21       1.1     567.0 exec0/alu_out_reg_0_/D   
    0:03:49   35384.6      0.21       1.1     567.0 exec0/alu_out_reg_0_/D   
    0:03:50   35398.7      0.20       0.9     567.0 exec0/alu_out_reg_0_/D   
    0:03:50   35406.5      0.20       0.9     567.0 exec0/alu_out_reg_0_/D   
    0:03:50   35415.8      0.20       0.9     567.0 exec0/alu_out_reg_0_/D   
    0:03:51   35418.2      0.19       0.9     567.0 exec0/alu_out_reg_0_/D   
    0:03:51   35423.0      0.19       0.9     567.0 exec0/alu_out_reg_0_/D   
    0:03:51   35425.3      0.19       0.9     567.0 exec0/alu_out_reg_0_/D   
    0:03:51   35429.1      0.19       0.9     567.0 exec0/alu_out_reg_0_/D   
    0:03:52   35435.5      0.19       0.9     567.0 exec0/alu_out_reg_0_/D   
    0:03:52   35438.1      0.19       0.9     567.0 exec0/alu_out_reg_0_/D   
    0:03:52   35443.4      0.19       0.9     569.6 exec0/alu_out_reg_0_/D   
    0:03:53   35451.9      0.19       0.9     569.6 exec0/alu_out_reg_0_/D   
    0:03:53   35457.8      0.19       0.9     569.6 exec0/alu_out_reg_0_/D   
    0:03:53   35458.6      0.18       0.9     569.6 exec0/alu_out_reg_0_/D   
    0:03:53   35463.1      0.18       0.8     569.6 exec0/alu_out_reg_0_/D   
    0:03:54   35464.2      0.18       0.8     569.6 exec0/alu_out_reg_0_/D   
    0:03:54   35467.1      0.17       0.8     569.6 exec0/alu_out_reg_0_/D   
    0:03:54   35467.6      0.17       0.8     569.6 exec0/alu_out_reg_0_/D   
    0:03:55   35473.2      0.17       0.8     569.6 exec0/alu_out_reg_0_/D   
    0:03:55   35484.4      0.17       0.8     569.6 exec0/alu_out_reg_0_/D   
    0:03:55   35488.9      0.17       0.8     569.6 exec0/alu_out_reg_0_/D   
    0:03:56   35491.6      0.17       0.7     569.6 exec0/alu_out_reg_0_/D   
    0:03:56   35494.8      0.17       0.7     569.6 exec0/alu_out_reg_0_/D   
    0:03:56   35499.3      0.17       0.7     569.6 exec0/alu_out_reg_0_/D   
    0:03:56   35497.7      0.17       0.7     569.6 exec0/alu_out_reg_0_/D   
    0:03:57   35508.1      0.16       0.7     572.0 exec0/alu_out_reg_0_/D   
    0:03:57   35511.8      0.16       0.7     574.6 exec0/alu_out_reg_0_/D   
    0:03:57   35516.6      0.16       0.7     574.6 exec0/alu_out_reg_0_/D   
    0:03:58   35527.2      0.16       0.7     574.6 exec0/alu_out_reg_0_/D   
    0:03:58   35537.1      0.16       0.7     574.6 exec0/alu_out_reg_0_/D   
    0:03:58   35541.1      0.16       0.7     574.6 exec0/alu_out_reg_0_/D   
    0:03:58   35546.4      0.15       0.7     574.6 exec0/alu_out_reg_0_/D   
    0:03:59   35553.3      0.15       0.7     574.6 exec0/alu_out_reg_0_/D   
    0:03:59   35553.6      0.15       0.7     574.6 exec0/alu_out_reg_0_/D   
    0:03:59   35558.1      0.15       0.7     574.6 exec0/alu_out_reg_0_/D   
    0:04:00   35561.3      0.15       0.7     574.6 exec0/alu_out_reg_0_/D   
    0:04:00   35561.0      0.15       0.7     574.6 exec0/alu_out_reg_0_/D   
    0:04:00   35564.5      0.15       0.6     574.6 exec0/alu_out_reg_0_/D   
    0:04:00   35565.8      0.14       0.6     574.6 exec0/alu_out_reg_0_/D   
    0:04:01   35567.1      0.14       0.6     574.6 exec0/alu_out_reg_0_/D   
    0:04:01   35571.1      0.14       0.7     574.6 exec0/alu_out_reg_0_/D   
    0:04:01   35574.0      0.14       0.7     574.6 exec0/alu_out_reg_0_/D   
    0:04:02   35587.6      0.14       0.7     574.6 exec0/alu_out_reg_0_/D   
    0:04:02   35589.5      0.13       0.6     574.6 exec0/alu_out_reg_0_/D   
    0:04:02   35590.5      0.13       0.6     574.6 exec0/alu_out_reg_0_/D   
    0:04:03   35594.8      0.13       0.6     574.6 exec0/alu_out_reg_0_/D   
    0:04:03   35592.9      0.13       0.6     574.6 exec0/alu_out_reg_0_/D   
    0:04:03   35595.1      0.13       0.6     574.6 exec0/alu_out_reg_0_/D   
    0:04:03   35597.4      0.13       0.6     574.6 exec0/alu_out_reg_0_/D   
    0:04:04   35594.8      0.12       0.6     574.6 exec0/alu_out_reg_0_/D   
    0:04:04   35597.4      0.12       0.5     574.6 exec0/alu_out_reg_0_/D   
    0:04:04   35601.4      0.12       0.5     574.6 exec0/alu_out_reg_0_/D   
    0:04:04   35602.0      0.12       0.5     574.6 exec0/alu_out_reg_0_/D   
    0:04:05   35613.7      0.12       0.5     575.6 exec0/alu_out_reg_0_/D   
    0:04:05   35616.6      0.11       0.5     580.4 exec0/alu_out_reg_0_/D   
    0:04:05   35617.9      0.11       0.5     580.4 exec0/alu_out_reg_0_/D   
    0:04:06   35622.2      0.11       0.5     580.4 exec0/alu_out_reg_0_/D   
    0:04:06   35625.1      0.11       0.4     580.4 exec0/alu_out_reg_0_/D   
    0:04:06   35629.4      0.10       0.4     580.4 exec0/alu_out_reg_0_/D   
    0:04:07   35635.2      0.10       0.4     580.4 exec0/alu_out_reg_0_/D   
    0:04:07   35641.3      0.10       0.4     584.4 exec0/alu_out_reg_0_/D   
    0:04:07   35650.4      0.10       0.4     584.4 exec0/alu_out_reg_0_/D   
    0:04:08   35653.0      0.09       0.4     584.4 exec0/alu_out_reg_0_/D   
    0:04:08   35653.0      0.09       0.4     584.4 exec0/alu_out_reg_0_/D   
    0:04:09   35650.6      0.09       0.4     584.4 exec0/alu_out_reg_0_/D   
    0:04:09   35651.2      0.09       0.4     584.4 exec0/alu_out_reg_0_/D   
    0:04:09   35653.6      0.08       0.4     584.4 exec0/alu_out_reg_0_/D   
    0:04:09   35660.0      0.08       0.3     584.4 exec0/alu_out_reg_0_/D   
    0:04:10   35668.5      0.08       0.3     584.4 exec0/alu_out_reg_0_/D   
    0:04:10   35670.1      0.08       0.3     584.4 exec0/alu_out_reg_0_/D   
    0:04:11   35668.2      0.07       0.2     581.4 exec0/alu_out_reg_0_/D   
    0:04:11   35671.4      0.07       0.2     581.4 exec0/alu_out_reg_0_/D   
    0:04:11   35675.7      0.07       0.2     581.4 exec0/alu_out_reg_0_/D   
    0:04:11   35681.5      0.07       0.2     581.4 exec0/alu_out_reg_0_/D   
    0:04:12   35688.2      0.07       0.2     581.4 exec0/alu_out_reg_0_/D   
    0:04:12   35692.9      0.07       0.2     581.4 exec0/alu_out_reg_0_/D   
    0:04:12   35697.2      0.06       0.2     581.4 exec0/alu_out_reg_0_/D   
    0:04:13   35705.2      0.06       0.2     581.4 exec0/alu_out_reg_0_/D   
    0:04:13   35707.6      0.06       0.2     581.4 exec0/alu_out_reg_0_/D   
    0:04:14   35716.6      0.06       0.2     581.4 exec0/alu_out_reg_0_/D   
    0:04:14   35720.9      0.05       0.1     581.4 exec0/alu_out_reg_0_/D   
    0:04:14   35725.1      0.05       0.1     581.4 exec0/alu_out_reg_0_/D   
    0:04:14   35731.2      0.05       0.1     581.4 exec0/alu_out_reg_0_/D   
    0:04:15   35736.3      0.05       0.1     581.4 exec0/alu_out_reg_0_/D   
    0:04:15   35744.8      0.05       0.1     581.4 exec0/alu_out_reg_0_/D   
    0:04:15   35754.7      0.05       0.1     581.4 exec0/alu_out_reg_0_/D   
    0:04:16   35762.4      0.04       0.1     581.4 exec0/alu_out_reg_0_/D   
    0:04:16   35764.5      0.04       0.1     581.4 exec0/alu_out_reg_0_/D   
    0:04:16   35768.2      0.04       0.1     581.4 exec0/alu_out_reg_0_/D   
    0:04:17   35769.6      0.04       0.1     581.4 exec0/alu_out_reg_0_/D   
    0:04:17   35771.4      0.04       0.1     581.4 exec0/alu_out_reg_0_/D   
    0:04:17   35775.4      0.03       0.1     581.4 exec0/alu_out_reg_0_/D   
    0:04:17   35778.6      0.03       0.1     581.4 exec0/alu_out_reg_0_/D   
    0:04:18   35775.4      0.03       0.1     581.4 exec0/alu_out_reg_0_/D   
    0:04:18   35782.3      0.03       0.1     582.4 exec0/alu_out_reg_0_/D   
    0:04:18   35782.3      0.03       0.1     582.4 exec0/alu_out_reg_0_/D   
    0:04:18   35781.3      0.03       0.1     582.4 exec0/alu_out_reg_0_/D   
    0:04:19   35789.8      0.03       0.1     582.4 exec0/alu_out_reg_0_/D   
    0:04:19   35789.8      0.03       0.1     582.4 exec0/alu_out_reg_0_/D   
    0:04:19   35791.6      0.02       0.1     582.4 exec0/alu_out_reg_0_/D   
    0:04:20   35795.6      0.02       0.0     582.4 exec0/alu_out_reg_0_/D   
    0:04:20   35799.1      0.01       0.0     582.4 exec0/alu_out_reg_0_/D   
    0:04:20   35800.7      0.01       0.0     582.4 exec0/alu_out_reg_0_/D   
    0:04:21   35800.4      0.01       0.0     582.4 exec0/alu_out_reg_0_/D   
    0:04:21   35801.7      0.00       0.0     582.4 exec0/alu_out_reg_0_/D   
    0:04:21   35804.7      0.00       0.0     582.4 exec0/alu_out_reg_0_/D   


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 2
  Total moveable cell area: 35804.7
  Total fixed cell area: 0.0
  Total physical cell area: 35804.7
  Core area: (28000 28000 1427920 1428000)


  No hold constraints

Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 4501 physical cells. (PSYN-105)

  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Density aware blockage shoving has been disabled
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
44%...56%...67%...78%...89%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:33:25 2023
****************************************
Std cell utilization: 7.34%  (134604/(1834632-0))
(Non-fixed + Fixed)
Std cell utilization: 7.37%  (134604/(1834632-9002))
(Non-fixed only)
Chip area:            1834632  sites, bbox (14.00 14.00 713.96 714.00) um
Std cell area:        134604   sites, (non-fixed:134604 fixed:0)
                      25322    cells, (non-fixed:25322  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      9002     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       83 
Avg. std cell width:  1.75 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 498)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:33:25 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 25322 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:33:27 2023
****************************************

avg cell displacement:    0.357 um ( 0.25 row height)
max cell displacement:    0.864 um ( 0.62 row height)
std deviation:            0.198 um ( 0.14 row height)
number of cell moved:     25322 cells (out of 25322 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 4501 physical cells. (PSYN-105)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 3
  Total moveable cell area: 35804.7
  Total fixed cell area: 0.0
  Total physical cell area: 35804.7
  Core area: (28000 28000 1427920 1428000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:48   35804.7      0.00       0.0     586.5                          
  
Fixing max_capacitance rule(DRC-100)

    0:04:48   35804.7      0.00       0.0     586.5                          
    0:04:51   35806.5      0.00       0.0     488.2                          


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:51   35806.5      0.00       0.0     488.2                          
  
Fixing max_transition rule(DRC-101)

    0:04:51   35806.5      0.00       0.0     488.2                          
    0:04:51   35808.1      0.00       0.0     488.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:33:35 2023
****************************************
Std cell utilization: 7.34%  (134617/(1834632-0))
(Non-fixed + Fixed)
Std cell utilization: 7.37%  (134617/(1834632-9002))
(Non-fixed only)
Chip area:            1834632  sites, bbox (14.00 14.00 713.96 714.00) um
Std cell area:        134617   sites, (non-fixed:134617 fixed:0)
                      25322    cells, (non-fixed:25322  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      9002     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       83 
Avg. std cell width:  1.75 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 498)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:33:35 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:33:35 2023
****************************************

No cell displacement.

...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 35808.1
  Total fixed cell area: 0.0
  Total physical cell area: 35808.1
  Core area: (28000 28000 1427920 1428000)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site width (380), object's width and height(1455920,1456000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
connect_tie_cells -objects [get_cells *] -obj_type cell_inst -tie_high_lib_cell LOGIC1_X1 -tie_low_lib_cell LOGIC0_X1
Warning: Object hazard_detect0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object memaccess0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object decode0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object fetch0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object exec0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object wb0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object regfile0 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U1 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U2 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U3 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U15 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U4 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U14 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U5 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U17 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U6 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U16 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U7 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U11 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U8 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U10 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U9 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U13 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: Object U12 is not a cell with tie-high/tie-low ports. Skipping. (APL-017)
Warning: No cells with ports for tie-off found. (APL-035)
INFO: 0 Tie-high cells of lib cell LOGIC1_X1 instantiated
INFO: 0 Tie-low cells of lib cell LOGIC0_X1 instantiated
 connect_tie_cells completed successfully
#insert_stdcell_filler \
#   -cell_with_metal $FILL_CELLS \
#   -respect_keepout
# Connect all power and ground pins
derive_pg_connection -all -reconnect -create_ports all
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute . (MWDC-290)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library) /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library) /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (1427920 1425200) is different from CEL Core Area (28000 28000) (1427920 1428000).
Floorplan loading succeeded.

Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 25488/25488
Unconnected power pins:           4335/4335

Other ground nets:                25488/25488
Unconnected ground pins:          4335/4335
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.

Total 0 tie-high pin(s) are reconnected in Milkyway database.
Total 0 tie-low pin(s) are reconnected in Milkyway database.
verify_pg_nets
Create error cell cpu.err ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
1
# CTS & CLOCK ROUTING
# ==========================================================================
save_mw_cel -as ${design_name}_preclock
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_preclock. (UIG-5)
1
source ${SCRIPTS_DIR}/clocks.tcl
Warning: Consecutive metal layers have the same preferred routing direction. (PSYN-882)
Warning: Consecutive metal layers have the same preferred routing direction. (PSYN-882)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)


Information: The design has 4501 physical cells. (PSYN-105)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:33:55 2023
****************************************
Std cell utilization: 7.34%  (134617/(1834632-0))
(Non-fixed + Fixed)
Chip area:            1834632  sites, bbox (14.00 14.00 713.96 714.00) um
Std cell area:        134617   sites, (non-fixed:134617 fixed:0)
                      25322    cells, (non-fixed:25322  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       83 
Avg. std cell width:  1.75 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 498)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:33:55 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Warning: Die area is not integer multiples of min site width (380), object's width and height(1455920,1456000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 

  Total moveable cell area: 35808.1
  Total fixed cell area: 0.0
  Total physical cell area: 35808.1
  Core area: (28000 28000 1427920 1428000)
Error: User max_cap constraint (0.080000 fF) is too small. (CTS-206)
Error: unknown command 'create_metal_blockage' (CMD-005)
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 4501 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
LR: Layer metal3: Average tracks per gcell 12.1, utilization 0.00
LR: Layer metal4: Average tracks per gcell 10.0, utilization 0.00
LR: Layer metal5: Average tracks per gcell 5.0, utilization 0.00
LR: Layer metal6: Average tracks per gcell 6.5, utilization 0.02
LR: Layer metal7: Average tracks per gcell 6.5, utilization 0.03
LR: Layer metal8: Average tracks per gcell 1.7, utilization 0.00
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.055678.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.055678.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Enable Top-Level OCV Path Sharing.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = worst[1.000 1.000]
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = worst[1.000 1.000]
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 1475
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   BUF_X32
CTS:   INV_X32
CTS:   BUF_X16
CTS:   INV_X16
CTS:   BUF_X8
CTS:   INV_X8
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INV_X32
CTS:   BUF_X32
CTS:   INV_X16
CTS:   BUF_X16
CTS:   INV_X8
CTS:   BUF_X8
CTS:   INV_X1
CTS:   INV_X2
CTS:   INV_X4
CTS:   BUF_X4
CTS:   BUF_X2
CTS:   BUF_X1
CTS:   CLKBUF_X2
CTS:   CLKBUF_X1
CTS:   CLKBUF_X3
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[1.000 1.000]
CTS:   leaf max transition = worst[1.000 1.000]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.044249

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:      10 buffers used (total size = 81.396)
CTS:      11 clock nets total capacitance = worst[2775.976 2775.976]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       1 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:      10 buffers used (total size = 81.396)
CTS:      11 clock nets total capacitance = worst[2775.976 2775.976]

CTS: ==================================================
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     0 seconds on linux-lab-045.ece.uw.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.055678.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.055678.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Top-Level OCV Path Sharing not effective with Logic Level Balance, High-Fanout Synthesis or in DRC beyond exception.
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.624870
CTS: BA: Max skew at toplevel pins = 0.217629
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on linux-lab-045.ece.uw.edu
CTS: ==================================================
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X32: rise/fall delay skew = 1.118428 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.055678.
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.055678.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Enable Top-Level OCV Path Sharing.
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUF_X1, 
CTO-  :     BUF_X2, 
CTO-  :     BUF_X4, 
CTO-  :     BUF_X8, 
CTO-  :     BUF_X16, 
CTO-  :     BUF_X32, 
CTO-  :     CLKBUF_X1, 
CTO-  :     CLKBUF_X2, 
CTO-  :     CLKBUF_X3, 
CTO-  :     INV_X1, 
CTO-  :     INV_X2, 
CTO-  :     INV_X4, 
CTO-  :     INV_X8, 
CTO-  :     INV_X16, 
CTO-  :     INV_X32, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'BUF_X1'.
Using primary inverters equivalent to 'INV_X1'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.088498
Using the CTS integrated router

Selecting library cells for optimization
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

    Final pruned inverter set (6 inverters):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32


Initializing parameters for clock clk:
Root pin: clk
Using max_transition: 1.000 ns
Using leaf_max_transition for clock clk: 1.000 ns
Using the following target skews for global optimization:
  Corner 'max': 0.060 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns


Starting optimization for clock clk.
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.164 0.000 0.164)
    Estimated Insertion Delay (r/f/b) = (0.469  -inf 0.469)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.045 0.000 0.045)
    Estimated Insertion Delay (r/f/b) = (0.051  -inf 0.051)
  Wire capacitance =  0.4 pf
  Total capacitance = 2.2 pf
  Max transition = 0.158 ns
  Cells = 11 (area=81.395996)
  Inverters = 10 (area=81.395996)
  Inverter Types
  ==============
    INV_X32: 9
    INV_X8: 1

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
 Start (0.304, 0.492), End (0.304, 0.492) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
Coarse optimization for clock 'clk'
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
 No back-to-back buffer chains found
 Start (0.298, 0.387), End (0.298, 0.387) 

Detailed optimization for clock 'clk'
18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.297, 0.363), End (0.297, 0.363) 

 Start (0.297, 0.363), End (0.297, 0.363) 

18%   27%   36%   45%   54%   63%   72%   81%   90%   100%   
 Start (0.297, 0.363), End (0.297, 0.363) 

 Start (0.297, 0.363), End (0.297, 0.363) 

 Start (0.297, 0.363), End (0.297, 0.363) 

 Start (0.297, 0.363), End (0.297, 0.363) 

 iteration 1: (0.058531, 0.362869) [0]
 Total 1 delay buffers added on clock clk (SP) (corner 0)
 Start (0.297, 0.363), End (0.304, 0.363) 

 Start (0.304, 0.363), End (0.304, 0.363) 

Start area recovery: (0.304338, 0.362869)
Using max_transition 1.000 ns
Using leaf_max_transition for clock clk : 1.000 ns
Switch to low metal layer for clock 'clk':

 Total 5 out of 12 nets switched to low metal layer for clock 'clk' with largest cap change 0.09 percent
Switch metal layer for area recovery: (0.304338, 0.362869)
 Start (0.304, 0.363), End (0.304, 0.363) 

Buffer removal for area recovery: (0.304338, 0.362869)
Area recovery optimization for clock 'clk':
16%   25%   33%   41%   50%   66%   75%   83%   91%   100%   
Sizing for area recovery: (0.304338, 0.362869)

 Total 0 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.304338, 0.362869)
Buffer pair removal for area recovery: (0.304338, 0.362869)
End area recovery: (0.304338, 0.362869)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.059 0.000 0.059)
    Estimated Insertion Delay (r/f/b) = (0.363  -inf 0.363)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.046 0.000 0.046)
    Estimated Insertion Delay (r/f/b) = (0.049  -inf 0.049)
  Wire capacitance =  0.4 pf
  Total capacitance = 2.0 pf
  Max transition = 0.158 ns
  Cells = 12 (area=55.062000)
  Buffers = 1 (area=6.650000)
  Inverters = 10 (area=48.411999)
  Buffer Types
  ============
    BUF_X16: 1
  Inverter Types
  ==============
    INV_X32: 3
    INV_X16: 4
    INV_X8: 1
    INV_X2: 2


++ Longest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r (  31 1455) 
 clk (port)                                     27  27   27 r (  31 1455) 
 clk (net)                              1   3                 
 INV_X8_G1B4I1/A (INV_X2)                       27   0   27 r (  57 1398) 
 INV_X8_G1B4I1/ZN (INV_X2)                      27  47   74 f (  57 1398) 
 clk_G1B1I1 (net)                       1  22                 
 INV_X32_G1B3I1/A (INV_X16)                     27   1   76 f ( 682 1121) 
 INV_X32_G1B3I1/ZN (INV_X16)                    25  45  120 r ( 682 1121) 
 clk_G1B2I1 (net)                       2  28                 
 INV_X32_G1B2I2/A (INV_X16)                     25   1  122 r ( 344  945) 
 INV_X32_G1B2I2/ZN (INV_X16)                    24  37  158 f ( 344  944) 
 clk_G1B3I2 (net)                       4 132                 
 INV_X32_G1B1I6/A (INV_X32)                     24   5  163 f ( 203 1233) 
 INV_X32_G1B1I6/ZN (INV_X32)                   143 142  305 r ( 203 1233) 
 clk_G1B4I6 (net)                      344 503                
 regfile0/register_reg_14__16_/CK (DFF_X1)     158  59  364 r (  35 1398) 


++ Shortest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r (  31 1455) 
 clk (port)                                     27  27   27 r (  31 1455) 
 clk (net)                              1   3                 
 INV_X8_G1B4I1/A (INV_X2)                       27   0   27 r (  57 1398) 
 INV_X8_G1B4I1/ZN (INV_X2)                      27  47   74 f (  57 1398) 
 clk_G1B1I1 (net)                       1  22                 
 INV_X32_G1B3I1/A (INV_X16)                     27   1   76 f ( 682 1121) 
 INV_X32_G1B3I1/ZN (INV_X16)                    25  45  120 r ( 682 1121) 
 clk_G1B2I1 (net)                       2  28                 
 INV_X32_G1B2I2/A (INV_X16)                     25   1  122 r ( 344  945) 
 INV_X32_G1B2I2/ZN (INV_X16)                    24  37  158 f ( 344  944) 
 clk_G1B3I2 (net)                       4 132                 
 INV_X32_G1B1I6/A (INV_X32)                     24   5  163 f ( 203 1233) 
 INV_X32_G1B1I6/ZN (INV_X32)                   143 142  305 r ( 203 1233) 
 clk_G1B4I6 (net)                      344 503                
 regfile0/register_reg_23__22_/CK (DFF_X1)     143   0  306 r ( 193 1244) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r (  31 1455) 
 clk (port)                                      0   0    0 r (  31 1455) 
 clk (net)                              1   3                 
 INV_X8_G1B4I1/A (INV_X2)                        0   0    0 r (  57 1398) 
 INV_X8_G1B4I1/ZN (INV_X2)                       0   0    0 f (  57 1398) 
 clk_G1B1I1 (net)                       1  22                 
 INV_X32_G1B3I1/A (INV_X16)                      1   1    1 f ( 682 1121) 
 INV_X32_G1B3I1/ZN (INV_X16)                     0   0    1 r ( 682 1121) 
 clk_G1B2I1 (net)                       2  28                 
 INV_X32_G1B2I2/A (INV_X16)                      1   1    2 r ( 344  945) 
 INV_X32_G1B2I2/ZN (INV_X16)                     0   0    2 f ( 344  944) 
 clk_G1B3I2 (net)                       4 132                 
 INV_X32_G1B1I6/A (INV_X32)                      4   3    5 f ( 203 1233) 
 INV_X32_G1B1I6/ZN (INV_X32)                     0   0    5 r ( 203 1233) 
 clk_G1B4I6 (net)                      344 503                
 regfile0/register_reg_14__16_/CK (DFF_X1)      53  44   49 r (  35 1398) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     11   0    0 r (  31 1455) 
 clk (port)                                      0   0    0 r (  31 1455) 
 clk (net)                              1   3                 
 INV_X8_G1B4I1/A (INV_X2)                        0   0    0 r (  57 1398) 
 INV_X8_G1B4I1/ZN (INV_X2)                       0   0    0 f (  57 1398) 
 clk_G1B1I1 (net)                       1  22                 
 INV_X32_G1B3I1/A (INV_X16)                      1   1    1 f ( 682 1121) 
 INV_X32_G1B3I1/ZN (INV_X16)                     0   0    1 r ( 682 1121) 
 clk_G1B2I1 (net)                       2  28                 
 INV_X32_G1B2I1/A (INV_X2)                       0   0    1 r (1012 1295) 
 INV_X32_G1B2I1/ZN (INV_X2)                      0   0    1 f (1012 1295) 
 clk_G1B3I1 (net)                       2  54                 
 INV_X32_G1B1I3/A (INV_X8)                       1   1    2 f (1335 1278) 
 INV_X32_G1B1I3/ZN (INV_X8)                      0   0    2 r (1333 1278) 
 clk_G1B4I3 (net)                      79  72                 
 fetch0/pc_reg_1_/CK (DFF_X1)                    1   0    3 r (1333 1224) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:34:11 2023
****************************************
Std cell utilization: 7.35%  (134824/(1834632-0))
(Non-fixed + Fixed)
Std cell utilization: 7.37%  (134617/(1834632-9209))
(Non-fixed only)
Chip area:            1834632  sites, bbox (14.00 14.00 713.96 714.00) um
Std cell area:        134824   sites, (non-fixed:134617 fixed:207)
                      25333    cells, (non-fixed:25322  fixed:11)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      9209     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       83 
Avg. std cell width:  1.75 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 498)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:34:11 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 3 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:34:11 2023
****************************************

avg cell displacement:    0.658 um ( 0.47 row height)
max cell displacement:    1.400 um ( 1.00 row height)
std deviation:            0.515 um ( 0.37 row height)
number of cell moved:         3 cells (out of 25322 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 12 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Performing optimization...
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 4501 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0327  TNS: 0.0327  Number of Violating Paths: 1

  Nets with DRC Violations: 2
  Total moveable cell area: 35808.1
  Total fixed cell area: 55.1
  Total physical cell area: 35863.2
  Core area: (28000 28000 1427920 1428000)



  Design (Hold)  WNS: 0.2923  TNS: 119.1224  Number of Violating Paths: 1369

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06   35863.2      0.03       0.0    1772.5                             -119.12  
  
Fixing max_capacitance rule(DRC-100)

    0:00:07   35860.8      0.00       0.0    1772.5                             -119.12  
    0:00:07   35862.4      0.00       0.0    1771.0                             -119.12  


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   35862.4      0.00       0.0    1771.0                             -119.12  
    0:00:08   36641.5      0.00       0.0    1766.0 decode0/rs2_value_o_reg_22_/D    -11.92  
    0:00:08   37012.3      0.00       0.0    1766.0                               -0.00  


  Beginning Phase 2 Design Rule Fixing  (max_fanout)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08   37012.3      0.00       0.0    1766.0                               -0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:08   37012.8      0.00       0.0    1766.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
64%...73%...82%...91%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:34:38 2023
****************************************
Std cell utilization: 7.58%  (139146/(1834632-0))
(Non-fixed + Fixed)
Std cell utilization: 7.61%  (138939/(1834632-9209))
(Non-fixed only)
Chip area:            1834632  sites, bbox (14.00 14.00 713.96 714.00) um
Std cell area:        139146   sites, (non-fixed:138939 fixed:207)
                      25725    cells, (non-fixed:25714  fixed:11)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      9209     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       83 
Avg. std cell width:  1.75 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 498)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:34:38 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 24274 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.2 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:34:39 2023
****************************************

avg cell displacement:    0.355 um ( 0.25 row height)
max cell displacement:    1.020 um ( 0.73 row height)
std deviation:            0.199 um ( 0.14 row height)
number of cell moved:     24238 cells (out of 25714 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 36957.8
  Total fixed cell area: 55.1
  Total physical cell area: 37012.8
  Core area: (28000 28000 1427920 1428000)



  Design (Hold)  WNS: 0.0171  TNS: 0.4665  Number of Violating Paths: 56

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:28   37012.8      0.00       0.0    1766.1                               -0.47  


  Beginning Phase 1 Design Rule Fixing  (max_fanout)  (max_transition)  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:28   37012.8      0.00       0.0    1766.1                               -0.47  
  
Fixing max_transition rule(DRC-101)

    0:00:28   37012.8      0.00       0.0    1766.1                               -0.47  
    0:00:28   37014.2      0.00       0.0    1766.0                               -0.47  
    0:00:29   37033.3      0.00       0.0    1766.0                               -0.00  
    0:00:29   37033.3      0.00       0.0    1766.0                               -0.00  
    0:00:29   37033.3      0.00       0.0    1766.0                               -0.00  
    0:00:29   37033.3      0.00       0.0    1766.0                               -0.00  
    0:00:29   37033.3      0.00       0.0    1766.0                               -0.00  
    0:00:29   37033.3      0.00       0.0    1766.0                               -0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:29   37034.1      0.00       0.0    1766.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:34:43 2023
****************************************
Std cell utilization: 7.59%  (139226/(1834632-0))
(Non-fixed + Fixed)
Std cell utilization: 7.62%  (139019/(1834632-9209))
(Non-fixed only)
Chip area:            1834632  sites, bbox (14.00 14.00 713.96 714.00) um
Std cell area:        139226   sites, (non-fixed:139019 fixed:207)
                      25752    cells, (non-fixed:25741  fixed:11)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      9209     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       83 
Avg. std cell width:  1.75 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 498)
Physical DB scale:    2000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:34:43 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 11 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: T-2022.03-SP3
  Date   : Mon Jun  5 00:34:43 2023
****************************************

avg cell displacement:    0.455 um ( 0.32 row height)
max cell displacement:    0.797 um ( 0.57 row height)
std deviation:            0.251 um ( 0.18 row height)
number of cell moved:         7 cells (out of 25741 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)

...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 36979.1
  Total fixed cell area: 55.1
  Total physical cell area: 37034.1
  Core area: (28000 28000 1427920 1428000)



  Design (Hold)  WNS: 0.0003  TNS: 0.0004  Number of Violating Paths: 2
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site width (380), object's width and height(1455920,1456000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  153  Alloctr  154  Proc 2156 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,727.96,728.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.07, min space = 0.06 pitch = 0.14
layer metal2, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer metal4, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal5, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal6, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal7, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal8, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 1.60
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 1.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Build Tech Data] Total (MB): Used  175  Alloctr  176  Proc 2156 
Net statistics:
Total number of nets     = 27323
Number of nets to route  = 12
Number of nets with min-layer-mode soft = 18
Number of nets with min-layer-mode soft-cost-medium = 18
Number of nets with max-layer-mode soft = 6
Number of nets with max-layer-mode soft-cost-medium = 6
Number of nets with max-layer-mode hard = 8
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
13 nets are fully connected,
 of which 2 are detail routed and 11 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   14  Alloctr   14  Proc    5 
[End of Build All Nets] Total (MB): Used  190  Alloctr  191  Proc 2161 
Average gCell capacity  7.33     on layer (1)    metal1
Average gCell capacity  8.11     on layer (2)    metal2
Average gCell capacity  5.13     on layer (3)    metal3
Average gCell capacity  3.15     on layer (4)    metal4
Average gCell capacity  3.11     on layer (5)    metal5
Average gCell capacity  2.98     on layer (6)    metal6
Average gCell capacity  1.69     on layer (7)    metal7
Average gCell capacity  1.75     on layer (8)    metal8
Average gCell capacity  0.87     on layer (9)    metal9
Average gCell capacity  0.87     on layer (10)   metal10
Average number of tracks per gCell 10.00         on layer (1)    metal1
Average number of tracks per gCell 10.00         on layer (2)    metal2
Average number of tracks per gCell 7.37  on layer (3)    metal3
Average number of tracks per gCell 5.00  on layer (4)    metal4
Average number of tracks per gCell 5.00  on layer (5)    metal5
Average number of tracks per gCell 5.00  on layer (6)    metal6
Average number of tracks per gCell 1.75  on layer (7)    metal7
Average number of tracks per gCell 1.75  on layer (8)    metal8
Average number of tracks per gCell 0.88  on layer (9)    metal9
Average number of tracks per gCell 0.88  on layer (10)   metal10
Number of gCells = 2704000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    6  Alloctr    7  Proc   17 
[End of Build Congestion map] Total (MB): Used  196  Alloctr  198  Proc 2178 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   43  Alloctr   44  Proc   22 
[End of Build Data] Total (MB): Used  196  Alloctr  198  Proc 2178 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  196  Alloctr  198  Proc 2178 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  196  Alloctr  198  Proc 2178 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 16042.69
Initial. Layer metal1 wire length = 0.10
Initial. Layer metal2 wire length = 0.00
Initial. Layer metal3 wire length = 6433.00
Initial. Layer metal4 wire length = 6672.40
Initial. Layer metal5 wire length = 1195.60
Initial. Layer metal6 wire length = 338.80
Initial. Layer metal7 wire length = 421.40
Initial. Layer metal8 wire length = 981.40
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 5068
Initial. Via via1_4 count = 1497
Initial. Via via2_8 count = 1497
Initial. Via via3_2 count = 1755
Initial. Via via4_0 count = 267
Initial. Via via5_0 count = 19
Initial. Via via6_0 count = 12
Initial. Via via7_0 count = 21
Initial. Via via8_0 count = 0
Initial. Via via9_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  196  Alloctr  198  Proc 2178 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 16042.69
phase1. Layer metal1 wire length = 0.10
phase1. Layer metal2 wire length = 0.00
phase1. Layer metal3 wire length = 6433.00
phase1. Layer metal4 wire length = 6672.40
phase1. Layer metal5 wire length = 1195.60
phase1. Layer metal6 wire length = 338.80
phase1. Layer metal7 wire length = 421.40
phase1. Layer metal8 wire length = 981.40
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 5068
phase1. Via via1_4 count = 1497
phase1. Via via2_8 count = 1497
phase1. Via via3_2 count = 1755
phase1. Via via4_0 count = 267
phase1. Via via5_0 count = 19
phase1. Via via6_0 count = 12
phase1. Via via7_0 count = 21
phase1. Via via8_0 count = 0
phase1. Via via9_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  196  Alloctr  198  Proc 2178 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 16042.69
phase2. Layer metal1 wire length = 0.10
phase2. Layer metal2 wire length = 0.00
phase2. Layer metal3 wire length = 6433.00
phase2. Layer metal4 wire length = 6672.40
phase2. Layer metal5 wire length = 1195.60
phase2. Layer metal6 wire length = 338.80
phase2. Layer metal7 wire length = 421.40
phase2. Layer metal8 wire length = 981.40
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 5068
phase2. Via via1_4 count = 1497
phase2. Via via2_8 count = 1497
phase2. Via via3_2 count = 1755
phase2. Via via4_0 count = 267
phase2. Via via5_0 count = 19
phase2. Via via6_0 count = 12
phase2. Via via7_0 count = 21
phase2. Via via8_0 count = 0
phase2. Via via9_0 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   44  Proc   22 
[End of Whole Chip Routing] Total (MB): Used  196  Alloctr  198  Proc 2178 

Congestion utilization per direction:
Average vertical track utilization   =  0.24 %
Peak    vertical track utilization   = 62.50 %
Average horizontal track utilization =  0.10 %
Peak    horizontal track utilization = 40.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -21  Alloctr  -22  Proc    0 
[GR: Done] Total (MB): Used  185  Alloctr  186  Proc 2178 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   31  Alloctr   32  Proc   22 
[GR: Done] Total (MB): Used  185  Alloctr  186  Proc 2178 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc   22 
[End of Global Routing] Total (MB): Used  153  Alloctr  154  Proc 2178 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Track Assign: Read routes] Total (MB): Used  169  Alloctr  170  Proc 2178 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 1185 of 5294


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   21  Alloctr   21  Proc   22 
[Track Assign: Iteration 0] Total (MB): Used  170  Alloctr  171  Proc 2201 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used   21  Alloctr   21  Proc   22 
[Track Assign: Iteration 1] Total (MB): Used  170  Alloctr  171  Proc 2201 

Number of wires with overlap after iteration 1 = 389 of 4268


Wire length and via report:
---------------------------
Number of metal1 wires: 100               : 0
Number of metal2 wires: 987              via1_4: 1497
Number of metal3 wires: 1296             via2_8: 1536
Number of metal4 wires: 1666             via3_2: 1908
Number of metal5 wires: 194              via4_0: 280
Number of metal6 wires: 7                via5_0: 17
Number of metal7 wires: 9                via6_0: 12
Number of metal8 wires: 9                via7_0: 15
Number of metal9 wires: 0                via8_0: 0
Number of metal10 wires: 0               via9_0: 0
Total number of wires: 4268              vias: 5265

Total metal1 wire length: 21.1
Total metal2 wire length: 142.1
Total metal3 wire length: 6443.6
Total metal4 wire length: 6704.5
Total metal5 wire length: 1198.6
Total metal6 wire length: 337.8
Total metal7 wire length: 420.7
Total metal8 wire length: 968.9
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 16237.2

Longest metal1 wire length: 0.4
Longest metal2 wire length: 0.8
Longest metal3 wire length: 302.4
Longest metal4 wire length: 58.8
Longest metal5 wire length: 87.6
Longest metal6 wire length: 167.4
Longest metal7 wire length: 138.0
Longest metal8 wire length: 313.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used   16  Alloctr   16  Proc   22 
[Track Assign: Done] Total (MB): Used  165  Alloctr  167  Proc 2201 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  174  Alloctr  175  Proc 2201 
Total number of nets = 27323, of which 0 are not extracted
Total number of open nets = 27309, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  210/2704 Partitions, Violations =       0
Routed  230/2704 Partitions, Violations =       0
Routed  231/2704 Partitions, Violations =       0
Routed  250/2704 Partitions, Violations =       0
Routed  251/2704 Partitions, Violations =       0
Routed  252/2704 Partitions, Violations =       0
Routed  253/2704 Partitions, Violations =       0
Routed  272/2704 Partitions, Violations =       0
Routed  273/2704 Partitions, Violations =       0
Routed  274/2704 Partitions, Violations =       0
Routed  275/2704 Partitions, Violations =       0
Routed  276/2704 Partitions, Violations =       0
Routed  296/2704 Partitions, Violations =       0
Routed  297/2704 Partitions, Violations =       0
Routed  298/2704 Partitions, Violations =       3
Routed  299/2704 Partitions, Violations =       3
Routed  300/2704 Partitions, Violations =       3
Routed  319/2704 Partitions, Violations =       3
Routed  320/2704 Partitions, Violations =       3
Routed  321/2704 Partitions, Violations =       3
Routed  322/2704 Partitions, Violations =       3
Routed  323/2704 Partitions, Violations =       0
Routed  324/2704 Partitions, Violations =       0
Routed  325/2704 Partitions, Violations =       0
Routed  344/2704 Partitions, Violations =       0
Routed  345/2704 Partitions, Violations =       0
Routed  346/2704 Partitions, Violations =       0
Routed  351/2704 Partitions, Violations =       0
Routed  371/2704 Partitions, Violations =       0
Routed  377/2704 Partitions, Violations =       4
Routed  398/2704 Partitions, Violations =       4
Routed  403/2704 Partitions, Violations =       4
Routed  426/2704 Partitions, Violations =       4
Routed  429/2704 Partitions, Violations =       0
Routed  455/2704 Partitions, Violations =       0
Routed  456/2704 Partitions, Violations =       0
Routed  485/2704 Partitions, Violations =       0
Routed  486/2704 Partitions, Violations =       0
Routed  494/2704 Partitions, Violations =       0
Routed  517/2704 Partitions, Violations =       0
Routed  520/2704 Partitions, Violations =       0
Routed  549/2704 Partitions, Violations =       4
Routed  550/2704 Partitions, Violations =       4
Routed  559/2704 Partitions, Violations =       2
Routed  582/2704 Partitions, Violations =       2
Routed  585/2704 Partitions, Violations =       0
Routed  617/2704 Partitions, Violations =       0
Routed  618/2704 Partitions, Violations =       0
Routed  624/2704 Partitions, Violations =       0
Routed  652/2704 Partitions, Violations =       0
Routed  653/2704 Partitions, Violations =       0
Routed  663/2704 Partitions, Violations =       0
Routed  689/2704 Partitions, Violations =       0
Routed  690/2704 Partitions, Violations =       0
Routed  702/2704 Partitions, Violations =       2
Routed  726/2704 Partitions, Violations =       2
Routed  728/2704 Partitions, Violations =       2
Routed  741/2704 Partitions, Violations =       0
Routed  765/2704 Partitions, Violations =       0
Routed  768/2704 Partitions, Violations =       0
Routed  780/2704 Partitions, Violations =       2
Routed  804/2704 Partitions, Violations =       2
Routed  806/2704 Partitions, Violations =       2
Routed  819/2704 Partitions, Violations =       2
Routed  844/2704 Partitions, Violations =       2
Routed  845/2704 Partitions, Violations =       2
Routed  858/2704 Partitions, Violations =       2
Routed  886/2704 Partitions, Violations =       0
Routed  887/2704 Partitions, Violations =       0
Routed  897/2704 Partitions, Violations =       0
Routed  924/2704 Partitions, Violations =       0
Routed  928/2704 Partitions, Violations =       0
Routed  936/2704 Partitions, Violations =       0
Routed  967/2704 Partitions, Violations =       0
Routed  968/2704 Partitions, Violations =       0
Routed  975/2704 Partitions, Violations =       0
Routed  988/2704 Partitions, Violations =       2
Routed  1011/2704 Partitions, Violations =      2
Routed  1014/2704 Partitions, Violations =      2
Routed  1027/2704 Partitions, Violations =      0
Routed  1056/2704 Partitions, Violations =      0
Routed  1058/2704 Partitions, Violations =      0
Routed  1066/2704 Partitions, Violations =      0
Routed  1079/2704 Partitions, Violations =      0
Routed  1102/2704 Partitions, Violations =      0
Routed  1105/2704 Partitions, Violations =      0
Routed  1118/2704 Partitions, Violations =      0
Routed  1149/2704 Partitions, Violations =      0
Routed  1154/2704 Partitions, Violations =      0
Routed  1157/2704 Partitions, Violations =      0
Routed  1170/2704 Partitions, Violations =      0
Routed  1203/2704 Partitions, Violations =      0
Routed  1204/2704 Partitions, Violations =      0
Routed  1209/2704 Partitions, Violations =      0
Routed  1222/2704 Partitions, Violations =      2
Routed  1254/2704 Partitions, Violations =      3
Routed  1255/2704 Partitions, Violations =      3
Routed  1261/2704 Partitions, Violations =      3
Routed  1274/2704 Partitions, Violations =      1
Routed  1305/2704 Partitions, Violations =      1
Routed  1306/2704 Partitions, Violations =      1
Routed  1313/2704 Partitions, Violations =      1
Routed  1326/2704 Partitions, Violations =      0
Routed  1357/2704 Partitions, Violations =      0
Routed  1358/2704 Partitions, Violations =      0
Routed  1365/2704 Partitions, Violations =      2
Routed  1378/2704 Partitions, Violations =      2
Routed  1409/2704 Partitions, Violations =      2
Routed  1410/2704 Partitions, Violations =      2
Routed  1417/2704 Partitions, Violations =      0
Routed  1459/2704 Partitions, Violations =      0
Routed  1460/2704 Partitions, Violations =      0
Routed  1461/2704 Partitions, Violations =      0
Routed  1470/2704 Partitions, Violations =      2
Routed  1509/2704 Partitions, Violations =      7
Routed  1510/2704 Partitions, Violations =      7
Routed  1511/2704 Partitions, Violations =      7
Routed  1521/2704 Partitions, Violations =      0
Routed  1557/2704 Partitions, Violations =      0
Routed  1558/2704 Partitions, Violations =      0
Routed  1560/2704 Partitions, Violations =      0
Routed  1573/2704 Partitions, Violations =      5
Routed  1604/2704 Partitions, Violations =      5
Routed  1605/2704 Partitions, Violations =      5
Routed  1612/2704 Partitions, Violations =      0
Routed  1651/2704 Partitions, Violations =      6
Routed  1652/2704 Partitions, Violations =      6
Routed  1653/2704 Partitions, Violations =      6
Routed  1665/2704 Partitions, Violations =      6
Routed  1696/2704 Partitions, Violations =      6
Routed  1697/2704 Partitions, Violations =      6
Routed  1703/2704 Partitions, Violations =      5
Routed  1740/2704 Partitions, Violations =      7
Routed  1741/2704 Partitions, Violations =      7
Routed  1742/2704 Partitions, Violations =      7
Routed  1755/2704 Partitions, Violations =      2
Routed  1783/2704 Partitions, Violations =      2
Routed  1784/2704 Partitions, Violations =      2
Routed  1794/2704 Partitions, Violations =      0
Routed  1825/2704 Partitions, Violations =      0
Routed  1827/2704 Partitions, Violations =      0
Routed  1833/2704 Partitions, Violations =      0
Routed  1866/2704 Partitions, Violations =      6
Routed  1869/2704 Partitions, Violations =      6
Routed  1872/2704 Partitions, Violations =      6
Routed  1906/2704 Partitions, Violations =      0
Routed  1909/2704 Partitions, Violations =      0
Routed  1911/2704 Partitions, Violations =      0
Routed  1946/2704 Partitions, Violations =      8
Routed  1948/2704 Partitions, Violations =      8
Routed  1950/2704 Partitions, Violations =      8
Routed  1971/2704 Partitions, Violations =      0
Routed  1987/2704 Partitions, Violations =      0
Routed  1989/2704 Partitions, Violations =      0
Routed  2007/2704 Partitions, Violations =      2
Routed  2025/2704 Partitions, Violations =      2
Routed  2028/2704 Partitions, Violations =      2
Routed  2043/2704 Partitions, Violations =      0
Routed  2062/2704 Partitions, Violations =      0
Routed  2067/2704 Partitions, Violations =      0
Routed  2080/2704 Partitions, Violations =      0
Routed  2097/2704 Partitions, Violations =      0
Routed  2106/2704 Partitions, Violations =      4
Routed  2131/2704 Partitions, Violations =      4
Routed  2132/2704 Partitions, Violations =      4
Routed  2145/2704 Partitions, Violations =      0
Routed  2164/2704 Partitions, Violations =      0
Routed  2171/2704 Partitions, Violations =      10
Routed  2196/2704 Partitions, Violations =      10
Routed  2197/2704 Partitions, Violations =      10
Routed  2213/2704 Partitions, Violations =      0
Routed  2227/2704 Partitions, Violations =      0
Routed  2236/2704 Partitions, Violations =      0
Routed  2257/2704 Partitions, Violations =      0
Routed  2262/2704 Partitions, Violations =      0
Routed  2275/2704 Partitions, Violations =      2
Routed  2291/2704 Partitions, Violations =      2
Routed  2303/2704 Partitions, Violations =      0
Routed  2314/2704 Partitions, Violations =      0
Routed  2331/2704 Partitions, Violations =      0
Routed  2342/2704 Partitions, Violations =      0
Routed  2358/2704 Partitions, Violations =      0
Routed  2369/2704 Partitions, Violations =      0
Routed  2384/2704 Partitions, Violations =      0
Routed  2395/2704 Partitions, Violations =      0
Routed  2409/2704 Partitions, Violations =      0
Routed  2420/2704 Partitions, Violations =      0
Routed  2433/2704 Partitions, Violations =      0
Routed  2444/2704 Partitions, Violations =      0
Routed  2457/2704 Partitions, Violations =      0
Routed  2472/2704 Partitions, Violations =      0
Routed  2488/2704 Partitions, Violations =      0
Routed  2499/2704 Partitions, Violations =      0
Routed  2509/2704 Partitions, Violations =      0
Routed  2527/2704 Partitions, Violations =      0
Routed  2538/2704 Partitions, Violations =      0
Routed  2556/2704 Partitions, Violations =      0
Routed  2562/2704 Partitions, Violations =      0
Routed  2574/2704 Partitions, Violations =      0
Routed  2589/2704 Partitions, Violations =      0
Routed  2604/2704 Partitions, Violations =      0
Routed  2617/2704 Partitions, Violations =      2
Routed  2629/2704 Partitions, Violations =      0
Routed  2640/2704 Partitions, Violations =      0
Routed  2652/2704 Partitions, Violations =      0
Routed  2665/2704 Partitions, Violations =      2
Routed  2678/2704 Partitions, Violations =      0
Routed  2691/2704 Partitions, Violations =      0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  182  Alloctr  183  Proc 2201 

End DR iteration 0 with 2704 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used  167  Alloctr  168  Proc 2201 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used  167  Alloctr  168  Proc 2201 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    16188 micron
Total Number of Contacts =             5235
Total Number of Wires =                3567
Total Number of PtConns =              1
Total Number of Routed Wires =       3567
Total Routed Wire Length =           16188 micron
Total Number of Routed Contacts =       5235
        Layer      metal1 :          1 micron
        Layer      metal2 :        148 micron
        Layer      metal3 :       6433 micron
        Layer      metal4 :       6680 micron
        Layer      metal5 :       1198 micron
        Layer      metal6 :        337 micron
        Layer      metal7 :        424 micron
        Layer      metal8 :        967 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :         13
        Via        via6_0 :         12
        Via        via5_0 :         17
        Via        via4_0 :        275
        Via        via3_2 :        396
        Via   via3_2(rot) :       1492
        Via   via2_8(rot) :       1533
        Via        via1_4 :        174
        Via   via1_4(rot) :       1322
        Via        via1_0 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 5235 vias)
 
    Layer via1       =  0.00% (0      / 1497    vias)
        Un-optimized = 100.00% (1497    vias)
    Layer via2       =  0.00% (0      / 1533    vias)
        Un-optimized = 100.00% (1533    vias)
    Layer via3       =  0.00% (0      / 1888    vias)
        Un-optimized = 100.00% (1888    vias)
    Layer via4       =  0.00% (0      / 275     vias)
        Un-optimized = 100.00% (275     vias)
    Layer via5       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
    Layer via6       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
    Layer via7       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
 
  Total double via conversion rate    =  0.00% (0 / 5235 vias)
 
    Layer via1       =  0.00% (0      / 1497    vias)
    Layer via2       =  0.00% (0      / 1533    vias)
    Layer via3       =  0.00% (0      / 1888    vias)
    Layer via4       =  0.00% (0      / 275     vias)
    Layer via5       =  0.00% (0      / 17      vias)
    Layer via6       =  0.00% (0      / 12      vias)
    Layer via7       =  0.00% (0      / 13      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 5235 vias)
 
    Layer via1       =  0.00% (0      / 1497    vias)
        Un-optimized = 100.00% (1497    vias)
    Layer via2       =  0.00% (0      / 1533    vias)
        Un-optimized = 100.00% (1533    vias)
    Layer via3       =  0.00% (0      / 1888    vias)
        Un-optimized = 100.00% (1888    vias)
    Layer via4       =  0.00% (0      / 275     vias)
        Un-optimized = 100.00% (275     vias)
    Layer via5       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
    Layer via6       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
    Layer via7       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
 

Total number of nets = 27323
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 4501 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Report clock tree summary results after clock routing and extraction
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 4501 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : cpu
Version: T-2022.03-SP3
Date   : Mon Jun  5 00:35:03 2023
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  1475      11        11        0.0769    0.3426      0             55.0620
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 4501 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : cpu
Version: T-2022.03-SP3
Date   : Mon Jun  5 00:35:04 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              62.00
  Critical Path Length:         11.15
  Critical Path Slack:           3.85
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.40
  Critical Path Slack:          13.11
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:             229.00
  Critical Path Length:         23.09
  Critical Path Slack:          -8.29
  Critical Path Clk Period:     15.00
  Total Negative Slack:        -95.75
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:       2509
  Leaf Cell Count:              25752
  Buf/Inv Cell Count:            5938
  Buf Cell Count:                 715
  Inv Cell Count:                5223
  CT Buf/Inv Cell Count:           11
  Combinational Cell Count:     24277
  Sequential Cell Count:         1475
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    30360.442135
  Noncombinational Area:  6673.673759
  Buf/Inv Area:           5949.355996
  Total Buffer Area:          1219.61
  Total Inverter Area:        4729.75
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      389408.00
  Net YLength        :      436847.03
  -----------------------------------
  Cell Area:             37034.115893
  Design Area:           37034.115893
  Net Length        :       826255.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         27334
  Nets With Violations:            85
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:           85
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              240.47
  -----------------------------------------
  Overall Compile Time:              240.64
  Overall Compile Wall Clock Time:   247.92

  --------------------------------------------------------------------

  Design  WNS: 8.29  TNS: 95.75  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


clock_opt completed Successfully
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)


Start checking for open nets ... 

net(exec0/alu0/n19156) has floating ports (dbId = 1970688 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19157) has floating ports (dbId = 1970689 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19158) has floating ports (dbId = 1970690 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19159) has floating ports (dbId = 1970691 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19160) has floating ports (dbId = 1970692 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19161) has floating ports (dbId = 1970693 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19162) has floating ports (dbId = 1970694 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19163) has floating ports (dbId = 1970695 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19164) has floating ports (dbId = 1970696 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19165) has floating ports (dbId = 1970697 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19166) has floating ports (dbId = 1970698 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19167) has floating ports (dbId = 1970699 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19168) has floating ports (dbId = 1970700 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19169) has floating ports (dbId = 1970701 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19170) has floating ports (dbId = 1970702 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19171) has floating ports (dbId = 1970703 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19172) has floating ports (dbId = 1970704 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19173) has floating ports (dbId = 1970705 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19174) has floating ports (dbId = 1970706 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19175) has floating ports (dbId = 1970707 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19176) has floating ports (dbId = 1970708 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19177) has floating ports (dbId = 1970709 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19178) has floating ports (dbId = 1970710 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19179) has floating ports (dbId = 1970711 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19180) has floating ports (dbId = 1970712 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19181) has floating ports (dbId = 1970713 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19182) has floating ports (dbId = 1970714 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19183) has floating ports (dbId = 1970715 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19116) has floating ports (dbId = 1970432 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19117) has floating ports (dbId = 1970433 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19118) has floating ports (dbId = 1970434 numNodes = 14 numEdges = 0 numCmps = 14)
net(exec0/alu0/n19119) has floating ports (dbId = 1970435 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19120) has floating ports (dbId = 1970436 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19121) has floating ports (dbId = 1970437 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19122) has floating ports (dbId = 1970438 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19123) has floating ports (dbId = 1970439 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19124) has floating ports (dbId = 1970440 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19125) has floating ports (dbId = 1970441 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19126) has floating ports (dbId = 1970442 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19127) has floating ports (dbId = 1970443 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19128) has floating ports (dbId = 1970444 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19129) has floating ports (dbId = 1970445 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19130) has floating ports (dbId = 1970446 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19131) has floating ports (dbId = 1970447 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19132) has floating ports (dbId = 1970448 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19133) has floating ports (dbId = 1970449 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19134) has floating ports (dbId = 1970450 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n19135) has floating ports (dbId = 1970451 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19136) has floating ports (dbId = 1970452 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19137) has floating ports (dbId = 1970453 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19138) has floating ports (dbId = 1970454 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19139) has floating ports (dbId = 1970455 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19140) has floating ports (dbId = 1970456 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19141) has floating ports (dbId = 1970457 numNodes = 8 numEdges = 0 numCmps = 8)
net(exec0/alu0/n19142) has floating ports (dbId = 1970458 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19143) has floating ports (dbId = 1970459 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19144) has floating ports (dbId = 1970460 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19145) has floating ports (dbId = 1970461 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19146) has floating ports (dbId = 1970462 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19147) has floating ports (dbId = 1970463 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19148) has floating ports (dbId = 1970464 numNodes = 16 numEdges = 0 numCmps = 16)
net(exec0/alu0/n19149) has floating ports (dbId = 1970465 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19150) has floating ports (dbId = 1970466 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19151) has floating ports (dbId = 1970467 numNodes = 12 numEdges = 0 numCmps = 12)
net(exec0/alu0/n19152) has floating ports (dbId = 1970468 numNodes = 9 numEdges = 0 numCmps = 9)
net(exec0/alu0/n19153) has floating ports (dbId = 1970469 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19154) has floating ports (dbId = 1970470 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19155) has floating ports (dbId = 1970471 numNodes = 17 numEdges = 0 numCmps = 17)
net(exec0/alu0/n19076) has floating ports (dbId = 1969664 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19077) has floating ports (dbId = 1969665 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19078) has floating ports (dbId = 1969666 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19079) has floating ports (dbId = 1969667 numNodes = 6 numEdges = 0 numCmps = 6)
net(exec0/alu0/n19080) has floating ports (dbId = 1969668 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19081) has floating ports (dbId = 1969669 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19082) has floating ports (dbId = 1969670 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19083) has floating ports (dbId = 1969671 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19084) has floating ports (dbId = 1969672 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19085) has floating ports (dbId = 1969673 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19086) has floating ports (dbId = 1969674 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19087) has floating ports (dbId = 1969675 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19088) has floating ports (dbId = 1969676 numNodes = 6 numEdges = 0 numCmps = 6)
net(exec0/alu0/n19089) has floating ports (dbId = 1969677 numNodes = 8 numEdges = 0 numCmps = 8)
net(exec0/alu0/n19090) has floating ports (dbId = 1969678 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19091) has floating ports (dbId = 1969679 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19092) has floating ports (dbId = 1969680 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19093) has floating ports (dbId = 1969681 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19094) has floating ports (dbId = 1969682 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19095) has floating ports (dbId = 1969683 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n19096) has floating ports (dbId = 1969684 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19097) has floating ports (dbId = 1969685 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n19098) has floating ports (dbId = 1969686 numNodes = 30 numEdges = 0 numCmps = 30)
net(exec0/alu0/n19099) has floating ports (dbId = 1969687 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19100) has floating ports (dbId = 1969688 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19101) has floating ports (dbId = 1969689 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19102) has floating ports (dbId = 1969690 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19103) has floating ports (dbId = 1969691 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19104) has floating ports (dbId = 1969692 numNodes = 14 numEdges = 0 numCmps = 14)
net(exec0/alu0/n19105) has floating ports (dbId = 1969693 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19106) has floating ports (dbId = 1969694 numNodes = 12 numEdges = 0 numCmps = 12)
net(exec0/alu0/n19107) has floating ports (dbId = 1969695 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19108) has floating ports (dbId = 1969696 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19109) has floating ports (dbId = 1969697 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19110) has floating ports (dbId = 1969698 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n19111) has floating ports (dbId = 1969699 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19112) has floating ports (dbId = 1969700 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19113) has floating ports (dbId = 1969701 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19114) has floating ports (dbId = 1969702 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19115) has floating ports (dbId = 1969703 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19036) has floating ports (dbId = 1969408 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n19037) has floating ports (dbId = 1969409 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19038) has floating ports (dbId = 1969410 numNodes = 22 numEdges = 0 numCmps = 22)
net(exec0/alu0/n19039) has floating ports (dbId = 1969411 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19040) has floating ports (dbId = 1969412 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19041) has floating ports (dbId = 1969413 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19042) has floating ports (dbId = 1969414 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19043) has floating ports (dbId = 1969415 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19044) has floating ports (dbId = 1969416 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19045) has floating ports (dbId = 1969417 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n19046) has floating ports (dbId = 1969418 numNodes = 7 numEdges = 0 numCmps = 7)
net(exec0/alu0/n19047) has floating ports (dbId = 1969419 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19048) has floating ports (dbId = 1969420 numNodes = 27 numEdges = 0 numCmps = 27)
net(exec0/alu0/n19049) has floating ports (dbId = 1969421 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19050) has floating ports (dbId = 1969422 numNodes = 37 numEdges = 0 numCmps = 37)
net(exec0/alu0/n19051) has floating ports (dbId = 1969423 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19052) has floating ports (dbId = 1969424 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19053) has floating ports (dbId = 1969425 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n19054) has floating ports (dbId = 1969426 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19055) has floating ports (dbId = 1969427 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19056) has floating ports (dbId = 1969428 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19057) has floating ports (dbId = 1969429 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19058) has floating ports (dbId = 1969430 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19059) has floating ports (dbId = 1969431 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19060) has floating ports (dbId = 1969432 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19061) has floating ports (dbId = 1969433 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19062) has floating ports (dbId = 1969434 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19063) has floating ports (dbId = 1969435 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19064) has floating ports (dbId = 1969436 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19065) has floating ports (dbId = 1969437 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19066) has floating ports (dbId = 1969438 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19067) has floating ports (dbId = 1969439 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19068) has floating ports (dbId = 1969440 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19069) has floating ports (dbId = 1969441 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19070) has floating ports (dbId = 1969442 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19071) has floating ports (dbId = 1969443 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19072) has floating ports (dbId = 1969444 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19073) has floating ports (dbId = 1969445 numNodes = 4 numEdges = 0 numCmps = 4)
net(exec0/alu0/n19074) has floating ports (dbId = 1969446 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19075) has floating ports (dbId = 1969447 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n18996) has floating ports (dbId = 1968896 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n18997) has floating ports (dbId = 1968897 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n18998) has floating ports (dbId = 1968898 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n18999) has floating ports (dbId = 1968899 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19000) has floating ports (dbId = 1968900 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19001) has floating ports (dbId = 1968901 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19002) has floating ports (dbId = 1968902 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19003) has floating ports (dbId = 1968903 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19004) has floating ports (dbId = 1968904 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19005) has floating ports (dbId = 1968905 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19006) has floating ports (dbId = 1968906 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19007) has floating ports (dbId = 1968907 numNodes = 9 numEdges = 0 numCmps = 9)
net(exec0/alu0/n19008) has floating ports (dbId = 1968908 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19009) has floating ports (dbId = 1968909 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19010) has floating ports (dbId = 1968910 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19011) has floating ports (dbId = 1968911 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19012) has floating ports (dbId = 1968912 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19013) has floating ports (dbId = 1968913 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19014) has floating ports (dbId = 1968914 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19015) has floating ports (dbId = 1968915 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19016) has floating ports (dbId = 1968916 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19017) has floating ports (dbId = 1968917 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19018) has floating ports (dbId = 1968918 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19019) has floating ports (dbId = 1968919 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19020) has floating ports (dbId = 1968920 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19021) has floating ports (dbId = 1968921 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19022) has floating ports (dbId = 1968922 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19023) has floating ports (dbId = 1968923 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19024) has floating ports (dbId = 1968924 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19025) has floating ports (dbId = 1968925 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19026) has floating ports (dbId = 1968926 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19027) has floating ports (dbId = 1968927 numNodes = 3 numEdges = 0 numCmps = 3)
net(exec0/alu0/n19028) has floating ports (dbId = 1968928 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19029) has floating ports (dbId = 1968929 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19030) has floating ports (dbId = 1968930 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19031) has floating ports (dbId = 1968931 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19032) has floating ports (dbId = 1968932 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19033) has floating ports (dbId = 1968933 numNodes = 15 numEdges = 0 numCmps = 15)
net(exec0/alu0/n19034) has floating ports (dbId = 1968934 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n19035) has floating ports (dbId = 1968935 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n18956) has floating ports (dbId = 1968640 numNodes = 5 numEdges = 0 numCmps = 5)
net(exec0/alu0/n18957) has floating ports (dbId = 1968641 numNodes = 14 numEdges = 0 numCmps = 14)
net(exec0/alu0/n18958) has floating ports (dbId = 1968642 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n18959) has floating ports (dbId = 1968643 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n18960) has floating ports (dbId = 1968644 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n18961) has floating ports (dbId = 1968645 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n18962) has floating ports (dbId = 1968646 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n18963) has floating ports (dbId = 1968647 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n18964) has floating ports (dbId = 1968648 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n18965) has floating ports (dbId = 1968649 numNodes = 2 numEdges = 0 numCmps = 2)
net(exec0/alu0/n18966) has floating ports (dbId = 1968650 numNodes = 16 numEdges = 0 numCmps = 16)
net(exec0/alu0/n18967) has floating ports (dbId = 1968651 numNodes = 2 numEdges = 0 numCmps = 2)

... and 27109 more nets has floating ports 

Total number of nets = 27323, of which 0 are not extracted
Total number of open nets = 27309, of which 0 are frozen

Check 27323 nets, 27309 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  150  Alloctr  151  Proc 2201 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 53/169 Partitions, Violations = 0
Checked 54/169 Partitions, Violations = 0
Checked 55/169 Partitions, Violations = 0
Checked 66/169 Partitions, Violations = 0
Checked 67/169 Partitions, Violations = 0
Checked 68/169 Partitions, Violations = 0
Checked 69/169 Partitions, Violations = 0
Checked 70/169 Partitions, Violations = 0
Checked 71/169 Partitions, Violations = 0
Checked 72/169 Partitions, Violations = 0
Checked 77/169 Partitions, Violations = 0
Checked 78/169 Partitions, Violations = 0
Checked 79/169 Partitions, Violations = 0
Checked 80/169 Partitions, Violations = 0
Checked 84/169 Partitions, Violations = 0
Checked 90/169 Partitions, Violations = 0
Checked 96/169 Partitions, Violations = 0
Checked 103/169 Partitions, Violations =        0
Checked 108/169 Partitions, Violations =        0
Checked 116/169 Partitions, Violations =        0
Checked 120/169 Partitions, Violations =        0
Checked 126/169 Partitions, Violations =        0
Checked 132/169 Partitions, Violations =        0
Checked 138/169 Partitions, Violations =        0
Checked 144/169 Partitions, Violations =        0
Checked 150/169 Partitions, Violations =        0
Checked 156/169 Partitions, Violations =        0
Checked 162/169 Partitions, Violations =        0
Checked 168/169 Partitions, Violations =        0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  183  Alloctr  184  Proc 2201 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    16188 micron
Total Number of Contacts =             5235
Total Number of Wires =                3567
Total Number of PtConns =              1
Total Number of Routed Wires =       3567
Total Routed Wire Length =           16188 micron
Total Number of Routed Contacts =       5235
        Layer      metal1 :          1 micron
        Layer      metal2 :        148 micron
        Layer      metal3 :       6433 micron
        Layer      metal4 :       6680 micron
        Layer      metal5 :       1198 micron
        Layer      metal6 :        337 micron
        Layer      metal7 :        424 micron
        Layer      metal8 :        967 micron
        Layer      metal9 :          0 micron
        Layer     metal10 :          0 micron
        Via        via7_0 :         13
        Via        via6_0 :         12
        Via        via5_0 :         17
        Via        via4_0 :        275
        Via        via3_2 :        396
        Via   via3_2(rot) :       1492
        Via   via2_8(rot) :       1533
        Via        via1_4 :        174
        Via   via1_4(rot) :       1322
        Via        via1_0 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 5235 vias)
 
    Layer via1       =  0.00% (0      / 1497    vias)
        Un-optimized = 100.00% (1497    vias)
    Layer via2       =  0.00% (0      / 1533    vias)
        Un-optimized = 100.00% (1533    vias)
    Layer via3       =  0.00% (0      / 1888    vias)
        Un-optimized = 100.00% (1888    vias)
    Layer via4       =  0.00% (0      / 275     vias)
        Un-optimized = 100.00% (275     vias)
    Layer via5       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
    Layer via6       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
    Layer via7       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
 
  Total double via conversion rate    =  0.00% (0 / 5235 vias)
 
    Layer via1       =  0.00% (0      / 1497    vias)
    Layer via2       =  0.00% (0      / 1533    vias)
    Layer via3       =  0.00% (0      / 1888    vias)
    Layer via4       =  0.00% (0      / 275     vias)
    Layer via5       =  0.00% (0      / 17      vias)
    Layer via6       =  0.00% (0      / 12      vias)
    Layer via7       =  0.00% (0      / 13      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 5235 vias)
 
    Layer via1       =  0.00% (0      / 1497    vias)
        Un-optimized = 100.00% (1497    vias)
    Layer via2       =  0.00% (0      / 1533    vias)
        Un-optimized = 100.00% (1533    vias)
    Layer via3       =  0.00% (0      / 1888    vias)
        Un-optimized = 100.00% (1888    vias)
    Layer via4       =  0.00% (0      / 275     vias)
        Un-optimized = 100.00% (275     vias)
    Layer via5       =  0.00% (0      / 17      vias)
        Un-optimized = 100.00% (17      vias)
    Layer via6       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
    Layer via7       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
 


Verify Summary:

Total number of nets = 27323, of which 0 are not extracted
Total number of open nets = 27309, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_postclk. (UIG-5)
1
# SIGNAL ROUTING
# ==========================================================================
save_mw_cel -as ${design_name}_preroute
Information: Saved design named cpu_preroute. (UIG-5)
1
source ${SCRIPTS_DIR}/route.tcl -echo
# ROUTE
# ==========================================================================
# Connect PG
derive_pg_connection -reconnect -all

Power/Ground Connection Summary:

P/G net name                P/G pin count (previous/current)
--------------------------------------------------------------------
Other power nets:                 25488/25488
Unconnected power pins:           4765/4765

Other ground nets:                25488/25488
Unconnected ground pins:          4765/4765
--------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.

Total 0 tie-high pin(s) are reconnected in Milkyway database.
Total 0 tie-low pin(s) are reconnected in Milkyway database.
verify_pg_nets
Cell cpu.err existed already. Delete it ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
# Build buffer trees for high fanout nets.
remove_ideal_network -all
# Attempt to fix hold violations during routing
set_fix_hold [all_clocks]
# Route
set route_opt_args "-effort medium"
echo "route_opt $route_opt_args"
route_opt -effort medium
eval "route_opt $route_opt_args"
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 4501 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.06 0.06 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.053 0.053 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.052 0.052 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.0067 0.0067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.068 0.068 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.05 0.05 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.065 0.065 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.049 0.049 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.055 0.055 (RCEX-011)
Information: Library Derived Horizontal Res : 2.4e-06 2.4e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.042 0.042 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.4e-06 4.4e-06 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Mon Jun  5 00:35:15 2023

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  155  Alloctr  156  Proc 2201 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,727.96,728.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.07, min space = 0.06 pitch = 0.14
layer metal2, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
layer metal4, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal5, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal6, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.28
layer metal7, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal8, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 1.60
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 1.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Build Tech Data] Total (MB): Used  182  Alloctr  183  Proc 2201 
Net statistics:
Total number of nets     = 27323
Number of nets to route  = 27309
Number of nets with min-layer-mode soft = 18
Number of nets with min-layer-mode soft-cost-medium = 18
Number of nets with max-layer-mode soft = 6
Number of nets with max-layer-mode soft-cost-medium = 6
Number of nets with max-layer-mode hard = 8
14 nets are fully connected,
 of which 14 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Build All Nets] Total (MB): Used  196  Alloctr  198  Proc 2201 
Average gCell capacity  7.33     on layer (1)    metal1
Average gCell capacity  8.11     on layer (2)    metal2
Average gCell capacity  5.13     on layer (3)    metal3
Average gCell capacity  3.15     on layer (4)    metal4
Average gCell capacity  3.11     on layer (5)    metal5
Average gCell capacity  2.98     on layer (6)    metal6
Average gCell capacity  1.69     on layer (7)    metal7
Average gCell capacity  1.75     on layer (8)    metal8
Average gCell capacity  0.87     on layer (9)    metal9
Average gCell capacity  0.87     on layer (10)   metal10
Average number of tracks per gCell 10.00         on layer (1)    metal1
Average number of tracks per gCell 10.00         on layer (2)    metal2
Average number of tracks per gCell 7.37  on layer (3)    metal3
Average number of tracks per gCell 5.00  on layer (4)    metal4
Average number of tracks per gCell 5.00  on layer (5)    metal5
Average number of tracks per gCell 5.00  on layer (6)    metal6
Average number of tracks per gCell 1.75  on layer (7)    metal7
Average number of tracks per gCell 1.75  on layer (8)    metal8
Average number of tracks per gCell 0.88  on layer (9)    metal9
Average number of tracks per gCell 0.88  on layer (10)   metal10
Number of gCells = 2704000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    6  Alloctr    7  Proc    0 
[End of Build Congestion map] Total (MB): Used  203  Alloctr  205  Proc 2201 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   44  Alloctr   45  Proc    0 
[End of Build Data] Total (MB): Used  204  Alloctr  206  Proc 2201 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  204  Alloctr  206  Proc 2201 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
30% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
40% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
50% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
60% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:06 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Initial Routing] Stage (MB): Used   15  Alloctr   14  Proc    0 
[End of Initial Routing] Total (MB): Used  219  Alloctr  221  Proc 2201 
Initial. Routing result:
Initial. Both Dirs: Overflow = 10659 Max = 12 GRCs =  5755 (1.06%)
Initial. H routing: Overflow =  1141 Max =  6 (GRCs =  1) GRCs =  1053 (0.39%)
Initial. V routing: Overflow =  9517 Max = 12 (GRCs =  1) GRCs =  4702 (1.74%)
Initial. metal1     Overflow =    32 Max =  1 (GRCs = 14) GRCs =    51 (0.02%)
Initial. metal2     Overflow =   825 Max =  6 (GRCs =  1) GRCs =   741 (0.27%)
Initial. metal3     Overflow =  3295 Max = 12 (GRCs =  1) GRCs =  1842 (0.68%)
Initial. metal4     Overflow =   112 Max =  3 (GRCs =  1) GRCs =   100 (0.04%)
Initial. metal5     Overflow =  6217 Max =  8 (GRCs =  5) GRCs =  2856 (1.06%)
Initial. metal6     Overflow =   166 Max =  2 (GRCs = 11) GRCs =   155 (0.06%)
Initial. metal7     Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. metal8     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. metal9     Overflow =     5 Max =  1 (GRCs =  5) GRCs =     5 (0.00%)
Initial. metal10    Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   93.6 5.90 0.35 0.03 0.00 0.03 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.01
metal2   49.9 27.0 12.3 5.29 0.00 2.46 1.39 0.78 0.46 0.00 0.18 0.08 0.04 0.02
metal3   42.0 29.6 1.48 16.0 0.00 0.60 5.88 0.23 2.26 0.00 1.19 0.00 0.37 0.28
metal4   87.4 0.09 0.03 10.7 0.00 0.00 1.42 0.00 0.00 0.00 0.23 0.00 0.00 0.04
metal5   71.0 0.24 0.18 21.8 0.00 0.00 4.62 0.00 0.00 0.00 1.07 0.00 0.00 1.06
metal6   90.9 0.00 0.00 7.90 0.00 0.00 0.71 0.00 0.00 0.00 0.41 0.00 0.00 0.06
metal7   98.7 0.00 0.00 0.00 0.00 1.16 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00
metal8   98.8 0.00 0.00 0.00 0.00 0.98 0.00 0.00 0.00 0.00 0.14 0.00 0.00 0.00
metal9   99.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.47 0.00 0.00 0.00
metal10  99.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.57 0.00 0.00 0.00
Total    82.8 6.43 1.46 6.33 0.00 0.54 1.43 0.10 0.28 0.00 0.43 0.01 0.04 0.15


Initial. Total Wire Length = 870673.19
Initial. Layer metal1 wire length = 25579.35
Initial. Layer metal2 wire length = 289497.85
Initial. Layer metal3 wire length = 328675.33
Initial. Layer metal4 wire length = 36317.08
Initial. Layer metal5 wire length = 143374.64
Initial. Layer metal6 wire length = 36719.35
Initial. Layer metal7 wire length = 3783.78
Initial. Layer metal8 wire length = 3407.39
Initial. Layer metal9 wire length = 1473.19
Initial. Layer metal10 wire length = 1845.22
Initial. Total Number of Contacts = 172469
Initial. Via via1_4 count = 77750
Initial. Via via2_8 count = 71418
Initial. Via via3_2 count = 9294
Initial. Via via4_0 count = 7457
Initial. Via via5_0 count = 5706
Initial. Via via6_0 count = 361
Initial. Via via7_0 count = 241
Initial. Via via8_0 count = 99
Initial. Via via9_0 count = 143
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
30% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
40% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:08 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc   32 
[End of Phase1 Routing] Total (MB): Used  221  Alloctr  222  Proc 2233 
phase1. Routing result:
phase1. Both Dirs: Overflow =  5302 Max = 7 GRCs =  3796 (0.70%)
phase1. H routing: Overflow =   789 Max = 4 (GRCs = 10) GRCs =   822 (0.30%)
phase1. V routing: Overflow =  4512 Max = 7 (GRCs =  1) GRCs =  2974 (1.10%)
phase1. metal1     Overflow =    32 Max = 1 (GRCs = 10) GRCs =    54 (0.02%)
phase1. metal2     Overflow =   610 Max = 4 (GRCs = 10) GRCs =   629 (0.23%)
phase1. metal3     Overflow =  1030 Max = 7 (GRCs =  1) GRCs =   690 (0.26%)
phase1. metal4     Overflow =    71 Max = 2 (GRCs =  4) GRCs =    67 (0.02%)
phase1. metal5     Overflow =  3481 Max = 6 (GRCs =  1) GRCs =  2283 (0.84%)
phase1. metal6     Overflow =    68 Max = 2 (GRCs =  4) GRCs =    64 (0.02%)
phase1. metal7     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. metal8     Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. metal9     Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   93.1 6.27 0.45 0.06 0.00 0.03 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
metal2   49.7 27.8 12.3 4.83 0.00 2.38 1.41 0.75 0.48 0.00 0.17 0.06 0.02 0.01
metal3   42.4 31.9 1.77 14.5 0.00 0.58 4.95 0.22 2.10 0.00 1.22 0.00 0.16 0.08
metal4   84.8 0.09 0.03 13.2 0.00 0.00 1.35 0.00 0.00 0.00 0.34 0.00 0.00 0.02
metal5   64.4 0.25 0.18 27.9 0.00 0.00 4.88 0.00 0.00 0.00 1.47 0.00 0.00 0.84
metal6   90.3 0.00 0.00 8.41 0.00 0.00 0.90 0.00 0.00 0.00 0.36 0.00 0.00 0.02
metal7   97.6 0.00 0.00 0.00 0.00 2.22 0.00 0.00 0.00 0.00 0.10 0.00 0.00 0.00
metal8   98.5 0.00 0.00 0.00 0.00 1.26 0.00 0.00 0.00 0.00 0.18 0.00 0.00 0.00
metal9   99.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.46 0.00 0.00 0.00
metal10  99.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.55 0.00 0.00 0.00
Total    81.6 6.77 1.51 7.05 0.00 0.66 1.38 0.10 0.26 0.00 0.49 0.01 0.02 0.10


phase1. Total Wire Length = 879630.81
phase1. Layer metal1 wire length = 27920.65
phase1. Layer metal2 wire length = 283682.82
phase1. Layer metal3 wire length = 303088.57
phase1. Layer metal4 wire length = 44688.74
phase1. Layer metal5 wire length = 166007.43
phase1. Layer metal6 wire length = 38393.95
phase1. Layer metal7 wire length = 7922.24
phase1. Layer metal8 wire length = 4654.90
phase1. Layer metal9 wire length = 1468.62
phase1. Layer metal10 wire length = 1802.88
phase1. Total Number of Contacts = 177076
phase1. Via via1_4 count = 77890
phase1. Via via2_8 count = 71748
phase1. Via via3_2 count = 10824
phase1. Via via4_0 count = 8731
phase1. Via via5_0 count = 6643
phase1. Via via6_0 count = 636
phase1. Via via7_0 count = 359
phase1. Via via8_0 count = 101
phase1. Via via9_0 count = 144
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
30% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
40% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
50% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
60% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:05 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  221  Alloctr  222  Proc 2233 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2621 Max = 5 GRCs =  2220 (0.41%)
phase2. H routing: Overflow =   564 Max = 4 (GRCs =  2) GRCs =   594 (0.22%)
phase2. V routing: Overflow =  2057 Max = 5 (GRCs =  1) GRCs =  1626 (0.60%)
phase2. metal1     Overflow =    28 Max = 1 (GRCs =  8) GRCs =    49 (0.02%)
phase2. metal2     Overflow =   450 Max = 4 (GRCs =  2) GRCs =   463 (0.17%)
phase2. metal3     Overflow =   745 Max = 5 (GRCs =  1) GRCs =   550 (0.20%)
phase2. metal4     Overflow =    39 Max = 2 (GRCs =  3) GRCs =    36 (0.01%)
phase2. metal5     Overflow =  1310 Max = 4 (GRCs =  4) GRCs =  1075 (0.40%)
phase2. metal6     Overflow =    39 Max = 2 (GRCs =  1) GRCs =    38 (0.01%)
phase2. metal7     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. metal8     Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase2. metal9     Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   93.0 6.34 0.44 0.08 0.00 0.04 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
metal2   49.5 28.0 12.4 4.98 0.00 2.43 1.36 0.61 0.36 0.00 0.14 0.06 0.01 0.00
metal3   42.2 32.1 1.75 14.4 0.00 0.58 4.91 0.21 2.19 0.00 1.25 0.00 0.15 0.06
metal4   84.7 0.09 0.03 13.3 0.00 0.00 1.40 0.00 0.00 0.00 0.40 0.00 0.00 0.01
metal5   63.7 0.25 0.18 28.3 0.00 0.00 5.32 0.00 0.00 0.00 1.78 0.00 0.00 0.40
metal6   90.0 0.00 0.00 8.72 0.00 0.00 0.90 0.00 0.00 0.00 0.33 0.00 0.00 0.01
metal7   97.6 0.00 0.00 0.00 0.00 2.22 0.00 0.00 0.00 0.00 0.11 0.00 0.00 0.00
metal8   98.5 0.00 0.00 0.00 0.00 1.29 0.00 0.00 0.00 0.00 0.17 0.00 0.00 0.00
metal9   99.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.45 0.00 0.00 0.00
metal10  99.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.57 0.00 0.00 0.00
Total    81.5 6.82 1.51 7.12 0.00 0.67 1.42 0.08 0.26 0.00 0.52 0.01 0.02 0.05


phase2. Total Wire Length = 883105.20
phase2. Layer metal1 wire length = 28540.24
phase2. Layer metal2 wire length = 285248.81
phase2. Layer metal3 wire length = 303248.14
phase2. Layer metal4 wire length = 45627.92
phase2. Layer metal5 wire length = 165698.91
phase2. Layer metal6 wire length = 38823.03
phase2. Layer metal7 wire length = 7937.72
phase2. Layer metal8 wire length = 4670.54
phase2. Layer metal9 wire length = 1446.64
phase2. Layer metal10 wire length = 1863.26
phase2. Total Number of Contacts = 178096
phase2. Via via1_4 count = 78046
phase2. Via via2_8 count = 71877
phase2. Via via3_2 count = 11072
phase2. Via via4_0 count = 9020
phase2. Via via5_0 count = 6794
phase2. Via via6_0 count = 671
phase2. Via via7_0 count = 364
phase2. Via via8_0 count = 101
phase2. Via via9_0 count = 151
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:03 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  220  Alloctr  222  Proc 2233 
phase3. Routing result:
phase3. Both Dirs: Overflow =  1984 Max = 4 GRCs =  1763 (0.33%)
phase3. H routing: Overflow =   485 Max = 3 (GRCs =  6) GRCs =   529 (0.20%)
phase3. V routing: Overflow =  1499 Max = 4 (GRCs =  4) GRCs =  1234 (0.46%)
phase3. metal1     Overflow =    27 Max = 1 (GRCs =  7) GRCs =    47 (0.02%)
phase3. metal2     Overflow =   386 Max = 3 (GRCs =  6) GRCs =   413 (0.15%)
phase3. metal3     Overflow =   643 Max = 4 (GRCs =  4) GRCs =   482 (0.18%)
phase3. metal4     Overflow =    40 Max = 2 (GRCs =  2) GRCs =    38 (0.01%)
phase3. metal5     Overflow =   854 Max = 3 (GRCs = 10) GRCs =   751 (0.28%)
phase3. metal6     Overflow =    28 Max = 2 (GRCs =  1) GRCs =    27 (0.01%)
phase3. metal7     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. metal8     Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. metal9     Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   92.8 6.53 0.48 0.07 0.00 0.04 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
metal2   49.3 28.2 12.4 4.99 0.00 2.42 1.37 0.63 0.35 0.00 0.13 0.05 0.01 0.00
metal3   42.1 32.4 1.76 14.3 0.00 0.56 4.86 0.22 2.16 0.00 1.30 0.00 0.13 0.05
metal4   84.8 0.09 0.03 13.2 0.00 0.00 1.40 0.00 0.00 0.00 0.40 0.00 0.00 0.01
metal5   63.5 0.25 0.18 28.4 0.00 0.00 5.37 0.00 0.00 0.00 1.90 0.00 0.00 0.28
metal6   89.8 0.00 0.00 8.85 0.00 0.00 0.96 0.00 0.00 0.00 0.29 0.00 0.00 0.01
metal7   97.6 0.00 0.00 0.00 0.00 2.27 0.00 0.00 0.00 0.00 0.11 0.00 0.00 0.00
metal8   98.5 0.00 0.00 0.00 0.00 1.33 0.00 0.00 0.00 0.00 0.16 0.00 0.00 0.00
metal9   99.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.45 0.00 0.00 0.00
metal10  99.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.57 0.00 0.00 0.00
Total    81.4 6.88 1.51 7.12 0.00 0.67 1.42 0.09 0.26 0.00 0.53 0.01 0.01 0.04


phase3. Total Wire Length = 883278.03
phase3. Layer metal1 wire length = 29334.65
phase3. Layer metal2 wire length = 285271.33
phase3. Layer metal3 wire length = 302819.35
phase3. Layer metal4 wire length = 44947.36
phase3. Layer metal5 wire length = 165537.39
phase3. Layer metal6 wire length = 39223.43
phase3. Layer metal7 wire length = 8091.60
phase3. Layer metal8 wire length = 4743.02
phase3. Layer metal9 wire length = 1446.64
phase3. Layer metal10 wire length = 1863.26
phase3. Total Number of Contacts = 178487
phase3. Via via1_4 count = 78126
phase3. Via via2_8 count = 71987
phase3. Via via3_2 count = 11174
phase3. Via via4_0 count = 9080
phase3. Via via5_0 count = 6802
phase3. Via via6_0 count = 691
phase3. Via via7_0 count = 375
phase3. Via via8_0 count = 101
phase3. Via via9_0 count = 151
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:27 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:27
[End of Whole Chip Routing] Stage (MB): Used   60  Alloctr   61  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  220  Alloctr  222  Proc 2233 

Congestion utilization per direction:
Average vertical track utilization   = 13.43 %
Peak    vertical track utilization   = 137.50 %
Average horizontal track utilization =  5.43 %
Peak    horizontal track utilization = 113.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -24  Alloctr  -24  Proc    0 
[GR: Done] Total (MB): Used  206  Alloctr  208  Proc 2233 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:27 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:27
[GR: Done] Stage (MB): Used   50  Alloctr   51  Proc   32 
[GR: Done] Total (MB): Used  206  Alloctr  208  Proc 2233 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:29 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[End of Global Routing] Stage (MB): Used   18  Alloctr   24  Proc   32 
[End of Global Routing] Total (MB): Used  174  Alloctr  181  Proc 2233 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   25  Alloctr   21  Proc    0 
[Track Assign: Read routes] Total (MB): Used  199  Alloctr  203  Proc 2233 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 189810 of 266223


[Track Assign: Iteration 0] Elapsed real time: 0:00:04 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 0] Stage (MB): Used   25  Alloctr   23  Proc   15 
[Track Assign: Iteration 0] Total (MB): Used  199  Alloctr  204  Proc 2248 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:15 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Track Assign: Iteration 1] Stage (MB): Used   24  Alloctr   23  Proc   15 
[Track Assign: Iteration 1] Total (MB): Used  198  Alloctr  204  Proc 2248 

Number of wires with overlap after iteration 1 = 95080 of 171735


Wire length and via report:
---------------------------
Number of metal1 wires: 11611             : 0
Number of metal2 wires: 73301            via1_4: 84379
Number of metal3 wires: 60418            via2_8: 85682
Number of metal4 wires: 11874            via3_2: 21263
Number of metal5 wires: 10009            via4_0: 12118
Number of metal6 wires: 3966             via5_0: 6675
Number of metal7 wires: 234              via6_0: 554
Number of metal8 wires: 113              via7_0: 300
Number of metal9 wires: 119              via8_0: 100
Number of metal10 wires: 90              via9_0: 118
Total number of wires: 171735            vias: 211189

Total metal1 wire length: 31142.2
Total metal2 wire length: 247130.3
Total metal3 wire length: 265610.8
Total metal4 wire length: 91167.9
Total metal5 wire length: 203038.4
Total metal6 wire length: 39240.9
Total metal7 wire length: 7577.1
Total metal8 wire length: 4306.1
Total metal9 wire length: 1440.3
Total metal10 wire length: 1867.1
Total wire length: 892521.1

Longest metal1 wire length: 161.5
Longest metal2 wire length: 327.3
Longest metal3 wire length: 691.6
Longest metal4 wire length: 278.9
Longest metal5 wire length: 463.1
Longest metal6 wire length: 209.4
Longest metal7 wire length: 345.7
Longest metal8 wire length: 259.8
Longest metal9 wire length: 116.8
Longest metal10 wire length: 128.0


[Track Assign: Done] Elapsed real time: 0:00:16 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Track Assign: Done] Stage (MB): Used   18  Alloctr   15  Proc   15 
[Track Assign: Done] Total (MB): Used  193  Alloctr  196  Proc 2248 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        cpu_INIT_RT         
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  201  Alloctr  204  Proc 2248 
Total number of nets = 27323, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/2704 Partitions, Violations = 0
Routed  13/2704 Partitions, Violations =        2
Routed  26/2704 Partitions, Violations =        6
Routed  39/2704 Partitions, Violations =        23
Routed  52/2704 Partitions, Violations =        30
Routed  65/2704 Partitions, Violations =        116
Routed  78/2704 Partitions, Violations =        43
Routed  91/2704 Partitions, Violations =        89
Routed  104/2704 Partitions, Violations =       76
Routed  117/2704 Partitions, Violations =       109
Routed  130/2704 Partitions, Violations =       224
Routed  143/2704 Partitions, Violations =       139
Routed  156/2704 Partitions, Violations =       141
Routed  169/2704 Partitions, Violations =       129
Routed  182/2704 Partitions, Violations =       140
Routed  195/2704 Partitions, Violations =       147
Routed  208/2704 Partitions, Violations =       164
Routed  221/2704 Partitions, Violations =       255
Routed  234/2704 Partitions, Violations =       259
Routed  247/2704 Partitions, Violations =       133
Routed  260/2704 Partitions, Violations =       171
Routed  273/2704 Partitions, Violations =       208
Routed  286/2704 Partitions, Violations =       186
Routed  299/2704 Partitions, Violations =       170
Routed  312/2704 Partitions, Violations =       206
Routed  325/2704 Partitions, Violations =       221
Routed  338/2704 Partitions, Violations =       221
Routed  351/2704 Partitions, Violations =       163
Routed  364/2704 Partitions, Violations =       170
Routed  377/2704 Partitions, Violations =       184
Routed  390/2704 Partitions, Violations =       207
Routed  403/2704 Partitions, Violations =       161
Routed  416/2704 Partitions, Violations =       188
Routed  429/2704 Partitions, Violations =       169
Routed  442/2704 Partitions, Violations =       221
Routed  455/2704 Partitions, Violations =       249
Routed  468/2704 Partitions, Violations =       399
Routed  481/2704 Partitions, Violations =       399
Routed  494/2704 Partitions, Violations =       470
Routed  507/2704 Partitions, Violations =       517
Routed  520/2704 Partitions, Violations =       559
Routed  533/2704 Partitions, Violations =       653
Routed  546/2704 Partitions, Violations =       729
Routed  559/2704 Partitions, Violations =       630
Routed  572/2704 Partitions, Violations =       532
Routed  585/2704 Partitions, Violations =       606
Routed  598/2704 Partitions, Violations =       633
Routed  611/2704 Partitions, Violations =       766
Routed  624/2704 Partitions, Violations =       772
Routed  637/2704 Partitions, Violations =       760
Routed  650/2704 Partitions, Violations =       760
Routed  663/2704 Partitions, Violations =       842
Routed  676/2704 Partitions, Violations =       808
Routed  689/2704 Partitions, Violations =       885
Routed  702/2704 Partitions, Violations =       885
Routed  715/2704 Partitions, Violations =       871
Routed  728/2704 Partitions, Violations =       722
Routed  741/2704 Partitions, Violations =       891
Routed  754/2704 Partitions, Violations =       927
Routed  767/2704 Partitions, Violations =       958
Routed  780/2704 Partitions, Violations =       907
Routed  793/2704 Partitions, Violations =       912
Routed  806/2704 Partitions, Violations =       879
Routed  819/2704 Partitions, Violations =       844
Routed  832/2704 Partitions, Violations =       867
Routed  845/2704 Partitions, Violations =       899
Routed  858/2704 Partitions, Violations =       898
Routed  871/2704 Partitions, Violations =       886
Routed  884/2704 Partitions, Violations =       921
Routed  897/2704 Partitions, Violations =       900
Routed  910/2704 Partitions, Violations =       956
Routed  923/2704 Partitions, Violations =       905
Routed  936/2704 Partitions, Violations =       918
Routed  949/2704 Partitions, Violations =       900
Routed  962/2704 Partitions, Violations =       895
Routed  975/2704 Partitions, Violations =       881
Routed  988/2704 Partitions, Violations =       908
Routed  1001/2704 Partitions, Violations =      908
Routed  1014/2704 Partitions, Violations =      943
Routed  1027/2704 Partitions, Violations =      944
Routed  1040/2704 Partitions, Violations =      1141
Routed  1053/2704 Partitions, Violations =      1113
Routed  1066/2704 Partitions, Violations =      1119
Routed  1079/2704 Partitions, Violations =      1179
Routed  1092/2704 Partitions, Violations =      1190
Routed  1105/2704 Partitions, Violations =      1165
Routed  1118/2704 Partitions, Violations =      1134
Routed  1131/2704 Partitions, Violations =      1046
Routed  1144/2704 Partitions, Violations =      1070
Routed  1157/2704 Partitions, Violations =      1089
Routed  1170/2704 Partitions, Violations =      1197
Routed  1183/2704 Partitions, Violations =      1192
Routed  1196/2704 Partitions, Violations =      1180
Routed  1209/2704 Partitions, Violations =      1127
Routed  1222/2704 Partitions, Violations =      1164
Routed  1235/2704 Partitions, Violations =      1175
Routed  1248/2704 Partitions, Violations =      1206
Routed  1261/2704 Partitions, Violations =      1235
Routed  1274/2704 Partitions, Violations =      1338
Routed  1287/2704 Partitions, Violations =      1376
Routed  1300/2704 Partitions, Violations =      1447
Routed  1313/2704 Partitions, Violations =      1420
Routed  1326/2704 Partitions, Violations =      1400
Routed  1339/2704 Partitions, Violations =      1494
Routed  1352/2704 Partitions, Violations =      1442
Routed  1365/2704 Partitions, Violations =      1429
Routed  1378/2704 Partitions, Violations =      1379
Routed  1391/2704 Partitions, Violations =      1383
Routed  1404/2704 Partitions, Violations =      1362
Routed  1417/2704 Partitions, Violations =      1416
Routed  1430/2704 Partitions, Violations =      1401
Routed  1443/2704 Partitions, Violations =      1381
Routed  1456/2704 Partitions, Violations =      1469
Routed  1469/2704 Partitions, Violations =      1445
Routed  1482/2704 Partitions, Violations =      1457
Routed  1495/2704 Partitions, Violations =      1434
Routed  1508/2704 Partitions, Violations =      1393
Routed  1521/2704 Partitions, Violations =      1387
Routed  1534/2704 Partitions, Violations =      1428
Routed  1547/2704 Partitions, Violations =      1399
Routed  1560/2704 Partitions, Violations =      1376
Routed  1573/2704 Partitions, Violations =      1507
Routed  1586/2704 Partitions, Violations =      1457
Routed  1599/2704 Partitions, Violations =      1513
Routed  1612/2704 Partitions, Violations =      1435
Routed  1625/2704 Partitions, Violations =      1413
Routed  1638/2704 Partitions, Violations =      1390
Routed  1651/2704 Partitions, Violations =      1404
Routed  1664/2704 Partitions, Violations =      1417
Routed  1677/2704 Partitions, Violations =      1463
Routed  1690/2704 Partitions, Violations =      1468
Routed  1703/2704 Partitions, Violations =      1498
Routed  1716/2704 Partitions, Violations =      1479
Routed  1729/2704 Partitions, Violations =      1475
Routed  1742/2704 Partitions, Violations =      1445
Routed  1755/2704 Partitions, Violations =      1455
Routed  1768/2704 Partitions, Violations =      1483
Routed  1781/2704 Partitions, Violations =      1504
Routed  1794/2704 Partitions, Violations =      1497
Routed  1807/2704 Partitions, Violations =      1529
Routed  1820/2704 Partitions, Violations =      1502
Routed  1833/2704 Partitions, Violations =      1485
Routed  1846/2704 Partitions, Violations =      1583
Routed  1859/2704 Partitions, Violations =      1598
Routed  1872/2704 Partitions, Violations =      1595
Routed  1885/2704 Partitions, Violations =      1557
Routed  1898/2704 Partitions, Violations =      1527
Routed  1911/2704 Partitions, Violations =      1545
Routed  1924/2704 Partitions, Violations =      1518
Routed  1937/2704 Partitions, Violations =      1501
Routed  1950/2704 Partitions, Violations =      1547
Routed  1963/2704 Partitions, Violations =      1534
Routed  1976/2704 Partitions, Violations =      1556
Routed  1989/2704 Partitions, Violations =      1558
Routed  2002/2704 Partitions, Violations =      1549
Routed  2015/2704 Partitions, Violations =      1517
Routed  2028/2704 Partitions, Violations =      1510
Routed  2041/2704 Partitions, Violations =      1546
Routed  2054/2704 Partitions, Violations =      1539
Routed  2067/2704 Partitions, Violations =      1615
Routed  2080/2704 Partitions, Violations =      1626
Routed  2093/2704 Partitions, Violations =      1619
Routed  2106/2704 Partitions, Violations =      1580
Routed  2119/2704 Partitions, Violations =      1539
Routed  2132/2704 Partitions, Violations =      1582
Routed  2145/2704 Partitions, Violations =      1576
Routed  2158/2704 Partitions, Violations =      1592
Routed  2171/2704 Partitions, Violations =      1635
Routed  2184/2704 Partitions, Violations =      1606
Routed  2197/2704 Partitions, Violations =      1622
Routed  2210/2704 Partitions, Violations =      1623
Routed  2223/2704 Partitions, Violations =      1672
Routed  2236/2704 Partitions, Violations =      1625
Routed  2249/2704 Partitions, Violations =      1622
Routed  2262/2704 Partitions, Violations =      1638
Routed  2275/2704 Partitions, Violations =      1636
Routed  2288/2704 Partitions, Violations =      1660
Routed  2301/2704 Partitions, Violations =      1674
Routed  2314/2704 Partitions, Violations =      1671
Routed  2327/2704 Partitions, Violations =      1686
Routed  2340/2704 Partitions, Violations =      1648
Routed  2353/2704 Partitions, Violations =      1678
Routed  2366/2704 Partitions, Violations =      1696
Routed  2379/2704 Partitions, Violations =      1763
Routed  2392/2704 Partitions, Violations =      1713
Routed  2405/2704 Partitions, Violations =      1700
Routed  2418/2704 Partitions, Violations =      1738
Routed  2431/2704 Partitions, Violations =      1780
Routed  2444/2704 Partitions, Violations =      1721
Routed  2457/2704 Partitions, Violations =      1675
Routed  2470/2704 Partitions, Violations =      1706
Routed  2483/2704 Partitions, Violations =      1723
Routed  2496/2704 Partitions, Violations =      1754
Routed  2509/2704 Partitions, Violations =      1764
Routed  2522/2704 Partitions, Violations =      1753
Routed  2535/2704 Partitions, Violations =      1732
Routed  2548/2704 Partitions, Violations =      1729
Routed  2561/2704 Partitions, Violations =      1787
Routed  2574/2704 Partitions, Violations =      1738
Routed  2587/2704 Partitions, Violations =      1716
Routed  2600/2704 Partitions, Violations =      1711
Routed  2613/2704 Partitions, Violations =      1737
Routed  2626/2704 Partitions, Violations =      1737
Routed  2639/2704 Partitions, Violations =      1711
Routed  2652/2704 Partitions, Violations =      1743
Routed  2665/2704 Partitions, Violations =      1718
Routed  2678/2704 Partitions, Violations =      1716
Routed  2691/2704 Partitions, Violations =      1710
Routed  2704/2704 Partitions, Violations =      1704

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1704
        Diff net spacing : 605
        Diff net via-cut spacing : 41
        Less than minimum width : 3
        Same net spacing : 25
        Same net via-cut spacing : 6
        Short : 953
        Internal-only types : 71

[Iter 0] Elapsed real time: 0:01:22 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:01:21 total=0:01:21
[Iter 0] Stage (MB): Used   19  Alloctr   18  Proc    0 
[Iter 0] Total (MB): Used  212  Alloctr  214  Proc 2248 

End DR iteration 0 with 2704 parts

Start DR iteration 1: non-uniform partition
Routed  1/372 Partitions, Violations =  1683
Routed  2/372 Partitions, Violations =  1674
Routed  3/372 Partitions, Violations =  1671
Routed  4/372 Partitions, Violations =  1661
Routed  5/372 Partitions, Violations =  1655
Routed  6/372 Partitions, Violations =  1649
Routed  7/372 Partitions, Violations =  1628
Routed  8/372 Partitions, Violations =  1579
Routed  9/372 Partitions, Violations =  1488
Routed  10/372 Partitions, Violations = 1472
Routed  11/372 Partitions, Violations = 1470
Routed  12/372 Partitions, Violations = 1468
Routed  13/372 Partitions, Violations = 1466
Routed  14/372 Partitions, Violations = 1462
Routed  15/372 Partitions, Violations = 1427
Routed  16/372 Partitions, Violations = 1417
Routed  17/372 Partitions, Violations = 1355
Routed  18/372 Partitions, Violations = 1342
Routed  19/372 Partitions, Violations = 1330
Routed  20/372 Partitions, Violations = 1318
Routed  21/372 Partitions, Violations = 1276
Routed  22/372 Partitions, Violations = 1267
Routed  23/372 Partitions, Violations = 1254
Routed  24/372 Partitions, Violations = 1249
Routed  25/372 Partitions, Violations = 1221
Routed  26/372 Partitions, Violations = 1182
Routed  27/372 Partitions, Violations = 1180
Routed  28/372 Partitions, Violations = 1175
Routed  29/372 Partitions, Violations = 1164
Routed  30/372 Partitions, Violations = 1161
Routed  31/372 Partitions, Violations = 1151
Routed  32/372 Partitions, Violations = 1149
Routed  33/372 Partitions, Violations = 1144
Routed  34/372 Partitions, Violations = 1143
Routed  35/372 Partitions, Violations = 1142
Routed  36/372 Partitions, Violations = 1138
Routed  37/372 Partitions, Violations = 1137
Routed  38/372 Partitions, Violations = 1134
Routed  39/372 Partitions, Violations = 1131
Routed  40/372 Partitions, Violations = 1122
Routed  41/372 Partitions, Violations = 1121
Routed  42/372 Partitions, Violations = 1120
Routed  43/372 Partitions, Violations = 1118
Routed  44/372 Partitions, Violations = 1117
Routed  45/372 Partitions, Violations = 1116
Routed  46/372 Partitions, Violations = 1113
Routed  47/372 Partitions, Violations = 1112
Routed  48/372 Partitions, Violations = 1111
Routed  49/372 Partitions, Violations = 1110
Routed  50/372 Partitions, Violations = 1106
Routed  51/372 Partitions, Violations = 1105
Routed  52/372 Partitions, Violations = 1102
Routed  53/372 Partitions, Violations = 1101
Routed  54/372 Partitions, Violations = 1100
Routed  55/372 Partitions, Violations = 1099
Routed  56/372 Partitions, Violations = 1087
Routed  57/372 Partitions, Violations = 1078
Routed  58/372 Partitions, Violations = 1077
Routed  59/372 Partitions, Violations = 1076
Routed  60/372 Partitions, Violations = 1071
Routed  61/372 Partitions, Violations = 1070
Routed  62/372 Partitions, Violations = 1069
Routed  63/372 Partitions, Violations = 1068
Routed  64/372 Partitions, Violations = 1067
Routed  65/372 Partitions, Violations = 1061
Routed  66/372 Partitions, Violations = 1060
Routed  67/372 Partitions, Violations = 1043
Routed  68/372 Partitions, Violations = 1039
Routed  69/372 Partitions, Violations = 1038
Routed  70/372 Partitions, Violations = 1037
Routed  71/372 Partitions, Violations = 1036
Routed  72/372 Partitions, Violations = 1035
Routed  73/372 Partitions, Violations = 1029
Routed  74/372 Partitions, Violations = 1018
Routed  75/372 Partitions, Violations = 1008
Routed  76/372 Partitions, Violations = 996
Routed  77/372 Partitions, Violations = 989
Routed  78/372 Partitions, Violations = 983
Routed  79/372 Partitions, Violations = 976
Routed  80/372 Partitions, Violations = 970
Routed  81/372 Partitions, Violations = 961
Routed  82/372 Partitions, Violations = 955
Routed  83/372 Partitions, Violations = 948
Routed  84/372 Partitions, Violations = 931
Routed  85/372 Partitions, Violations = 924
Routed  86/372 Partitions, Violations = 917
Routed  87/372 Partitions, Violations = 897
Routed  88/372 Partitions, Violations = 892
Routed  89/372 Partitions, Violations = 886
Routed  90/372 Partitions, Violations = 881
Routed  91/372 Partitions, Violations = 875
Routed  92/372 Partitions, Violations = 870
Routed  93/372 Partitions, Violations = 863
Routed  94/372 Partitions, Violations = 866
Routed  95/372 Partitions, Violations = 854
Routed  96/372 Partitions, Violations = 849
Routed  97/372 Partitions, Violations = 841
Routed  98/372 Partitions, Violations = 836
Routed  99/372 Partitions, Violations = 832
Routed  100/372 Partitions, Violations =        828
Routed  101/372 Partitions, Violations =        822
Routed  102/372 Partitions, Violations =        818
Routed  103/372 Partitions, Violations =        813
Routed  104/372 Partitions, Violations =        809
Routed  105/372 Partitions, Violations =        805
Routed  106/372 Partitions, Violations =        801
Routed  107/372 Partitions, Violations =        802
Routed  108/372 Partitions, Violations =        796
Routed  109/372 Partitions, Violations =        792
Routed  110/372 Partitions, Violations =        787
Routed  111/372 Partitions, Violations =        783
Routed  112/372 Partitions, Violations =        779
Routed  113/372 Partitions, Violations =        775
Routed  114/372 Partitions, Violations =        771
Routed  115/372 Partitions, Violations =        767
Routed  116/372 Partitions, Violations =        762
Routed  117/372 Partitions, Violations =        758
Routed  118/372 Partitions, Violations =        751
Routed  119/372 Partitions, Violations =        747
Routed  120/372 Partitions, Violations =        738
Routed  121/372 Partitions, Violations =        730
Routed  122/372 Partitions, Violations =        726
Routed  123/372 Partitions, Violations =        722
Routed  124/372 Partitions, Violations =        719
Routed  125/372 Partitions, Violations =        716
Routed  126/372 Partitions, Violations =        713
Routed  127/372 Partitions, Violations =        710
Routed  128/372 Partitions, Violations =        707
Routed  129/372 Partitions, Violations =        702
Routed  130/372 Partitions, Violations =        699
Routed  131/372 Partitions, Violations =        695
Routed  132/372 Partitions, Violations =        688
Routed  133/372 Partitions, Violations =        685
Routed  134/372 Partitions, Violations =        682
Routed  135/372 Partitions, Violations =        679
Routed  136/372 Partitions, Violations =        676
Routed  137/372 Partitions, Violations =        672
Routed  138/372 Partitions, Violations =        669
Routed  139/372 Partitions, Violations =        665
Routed  140/372 Partitions, Violations =        662
Routed  141/372 Partitions, Violations =        659
Routed  142/372 Partitions, Violations =        656
Routed  143/372 Partitions, Violations =        653
Routed  144/372 Partitions, Violations =        650
Routed  145/372 Partitions, Violations =        647
Routed  146/372 Partitions, Violations =        642
Routed  147/372 Partitions, Violations =        638
Routed  148/372 Partitions, Violations =        635
Routed  149/372 Partitions, Violations =        630
Routed  150/372 Partitions, Violations =        627
Routed  151/372 Partitions, Violations =        624
Routed  152/372 Partitions, Violations =        620
Routed  153/372 Partitions, Violations =        617
Routed  154/372 Partitions, Violations =        614
Routed  155/372 Partitions, Violations =        611
Routed  156/372 Partitions, Violations =        605
Routed  157/372 Partitions, Violations =        599
Routed  158/372 Partitions, Violations =        596
Routed  159/372 Partitions, Violations =        594
Routed  160/372 Partitions, Violations =        592
Routed  161/372 Partitions, Violations =        590
Routed  162/372 Partitions, Violations =        585
Routed  163/372 Partitions, Violations =        583
Routed  164/372 Partitions, Violations =        580
Routed  165/372 Partitions, Violations =        578
Routed  166/372 Partitions, Violations =        576
Routed  167/372 Partitions, Violations =        574
Routed  168/372 Partitions, Violations =        572
Routed  169/372 Partitions, Violations =        570
Routed  170/372 Partitions, Violations =        568
Routed  171/372 Partitions, Violations =        562
Routed  172/372 Partitions, Violations =        560
Routed  173/372 Partitions, Violations =        558
Routed  174/372 Partitions, Violations =        556
Routed  175/372 Partitions, Violations =        553
Routed  176/372 Partitions, Violations =        551
Routed  177/372 Partitions, Violations =        549
Routed  178/372 Partitions, Violations =        547
Routed  179/372 Partitions, Violations =        542
Routed  180/372 Partitions, Violations =        540
Routed  181/372 Partitions, Violations =        538
Routed  182/372 Partitions, Violations =        536
Routed  183/372 Partitions, Violations =        534
Routed  184/372 Partitions, Violations =        531
Routed  185/372 Partitions, Violations =        529
Routed  186/372 Partitions, Violations =        527
Routed  187/372 Partitions, Violations =        525
Routed  188/372 Partitions, Violations =        523
Routed  189/372 Partitions, Violations =        521
Routed  190/372 Partitions, Violations =        519
Routed  191/372 Partitions, Violations =        516
Routed  192/372 Partitions, Violations =        512
Routed  193/372 Partitions, Violations =        510
Routed  194/372 Partitions, Violations =        507
Routed  195/372 Partitions, Violations =        505
Routed  196/372 Partitions, Violations =        502
Routed  197/372 Partitions, Violations =        499
Routed  198/372 Partitions, Violations =        497
Routed  199/372 Partitions, Violations =        495
Routed  200/372 Partitions, Violations =        493
Routed  201/372 Partitions, Violations =        489
Routed  202/372 Partitions, Violations =        487
Routed  203/372 Partitions, Violations =        485
Routed  204/372 Partitions, Violations =        483
Routed  205/372 Partitions, Violations =        480
Routed  206/372 Partitions, Violations =        478
Routed  207/372 Partitions, Violations =        476
Routed  208/372 Partitions, Violations =        474
Routed  209/372 Partitions, Violations =        472
Routed  210/372 Partitions, Violations =        470
Routed  211/372 Partitions, Violations =        468
Routed  212/372 Partitions, Violations =        466
Routed  213/372 Partitions, Violations =        463
Routed  214/372 Partitions, Violations =        459
Routed  215/372 Partitions, Violations =        457
Routed  216/372 Partitions, Violations =        455
Routed  217/372 Partitions, Violations =        453
Routed  218/372 Partitions, Violations =        451
Routed  219/372 Partitions, Violations =        449
Routed  220/372 Partitions, Violations =        447
Routed  221/372 Partitions, Violations =        445
Routed  222/372 Partitions, Violations =        442
Routed  223/372 Partitions, Violations =        438
Routed  224/372 Partitions, Violations =        436
Routed  225/372 Partitions, Violations =        434
Routed  226/372 Partitions, Violations =        432
Routed  227/372 Partitions, Violations =        430
Routed  228/372 Partitions, Violations =        428
Routed  229/372 Partitions, Violations =        425
Routed  230/372 Partitions, Violations =        422
Routed  231/372 Partitions, Violations =        416
Routed  232/372 Partitions, Violations =        414
Routed  233/372 Partitions, Violations =        412
Routed  234/372 Partitions, Violations =        417
Routed  235/372 Partitions, Violations =        415
Routed  236/372 Partitions, Violations =        413
Routed  237/372 Partitions, Violations =        411
Routed  238/372 Partitions, Violations =        409
Routed  239/372 Partitions, Violations =        407
Routed  240/372 Partitions, Violations =        405
Routed  241/372 Partitions, Violations =        403
Routed  242/372 Partitions, Violations =        401
Routed  243/372 Partitions, Violations =        399
Routed  244/372 Partitions, Violations =        397
Routed  245/372 Partitions, Violations =        395
Routed  246/372 Partitions, Violations =        393
Routed  247/372 Partitions, Violations =        391
Routed  248/372 Partitions, Violations =        389
Routed  249/372 Partitions, Violations =        386
Routed  250/372 Partitions, Violations =        384
Routed  251/372 Partitions, Violations =        381
Routed  252/372 Partitions, Violations =        379
Routed  253/372 Partitions, Violations =        377
Routed  254/372 Partitions, Violations =        375
Routed  255/372 Partitions, Violations =        374
Routed  256/372 Partitions, Violations =        373
Routed  257/372 Partitions, Violations =        372
Routed  258/372 Partitions, Violations =        371
Routed  259/372 Partitions, Violations =        370
Routed  260/372 Partitions, Violations =        369
Routed  261/372 Partitions, Violations =        368
Routed  262/372 Partitions, Violations =        367
Routed  263/372 Partitions, Violations =        366
Routed  264/372 Partitions, Violations =        365
Routed  265/372 Partitions, Violations =        364
Routed  266/372 Partitions, Violations =        362
Routed  267/372 Partitions, Violations =        361
Routed  268/372 Partitions, Violations =        360
Routed  269/372 Partitions, Violations =        359
Routed  270/372 Partitions, Violations =        358
Routed  271/372 Partitions, Violations =        356
Routed  272/372 Partitions, Violations =        355
Routed  273/372 Partitions, Violations =        354
Routed  274/372 Partitions, Violations =        353
Routed  275/372 Partitions, Violations =        352
Routed  276/372 Partitions, Violations =        351
Routed  277/372 Partitions, Violations =        350
Routed  278/372 Partitions, Violations =        349
Routed  279/372 Partitions, Violations =        348
Routed  280/372 Partitions, Violations =        347
Routed  281/372 Partitions, Violations =        346
Routed  282/372 Partitions, Violations =        345
Routed  283/372 Partitions, Violations =        344
Routed  284/372 Partitions, Violations =        343
Routed  285/372 Partitions, Violations =        342
Routed  286/372 Partitions, Violations =        341
Routed  287/372 Partitions, Violations =        339
Routed  288/372 Partitions, Violations =        337
Routed  289/372 Partitions, Violations =        336
Routed  290/372 Partitions, Violations =        335
Routed  291/372 Partitions, Violations =        333
Routed  292/372 Partitions, Violations =        332
Routed  293/372 Partitions, Violations =        331
Routed  294/372 Partitions, Violations =        330
Routed  295/372 Partitions, Violations =        329
Routed  296/372 Partitions, Violations =        328
Routed  297/372 Partitions, Violations =        327
Routed  298/372 Partitions, Violations =        326
Routed  299/372 Partitions, Violations =        325
Routed  300/372 Partitions, Violations =        324
Routed  301/372 Partitions, Violations =        323
Routed  302/372 Partitions, Violations =        322
Routed  303/372 Partitions, Violations =        321
Routed  304/372 Partitions, Violations =        320
Routed  305/372 Partitions, Violations =        319
Routed  306/372 Partitions, Violations =        318
Routed  307/372 Partitions, Violations =        317
Routed  308/372 Partitions, Violations =        316
Routed  309/372 Partitions, Violations =        315
Routed  310/372 Partitions, Violations =        314
Routed  311/372 Partitions, Violations =        313
Routed  312/372 Partitions, Violations =        312
Routed  313/372 Partitions, Violations =        308
Routed  314/372 Partitions, Violations =        308
Routed  315/372 Partitions, Violations =        307
Routed  316/372 Partitions, Violations =        300
Routed  317/372 Partitions, Violations =        299
Routed  318/372 Partitions, Violations =        298
Routed  319/372 Partitions, Violations =        297
Routed  320/372 Partitions, Violations =        296
Routed  321/372 Partitions, Violations =        295
Routed  322/372 Partitions, Violations =        294
Routed  323/372 Partitions, Violations =        293
Routed  324/372 Partitions, Violations =        292
Routed  325/372 Partitions, Violations =        291
Routed  326/372 Partitions, Violations =        290
Routed  327/372 Partitions, Violations =        289
Routed  328/372 Partitions, Violations =        288
Routed  329/372 Partitions, Violations =        287
Routed  330/372 Partitions, Violations =        286
Routed  331/372 Partitions, Violations =        285
Routed  332/372 Partitions, Violations =        284
Routed  333/372 Partitions, Violations =        283
Routed  334/372 Partitions, Violations =        282
Routed  335/372 Partitions, Violations =        281
Routed  336/372 Partitions, Violations =        280
Routed  337/372 Partitions, Violations =        279
Routed  338/372 Partitions, Violations =        278
Routed  339/372 Partitions, Violations =        277
Routed  340/372 Partitions, Violations =        276
Routed  341/372 Partitions, Violations =        275
Routed  342/372 Partitions, Violations =        274
Routed  343/372 Partitions, Violations =        273
Routed  344/372 Partitions, Violations =        272
Routed  345/372 Partitions, Violations =        271
Routed  346/372 Partitions, Violations =        270
Routed  347/372 Partitions, Violations =        269
Routed  348/372 Partitions, Violations =        268
Routed  349/372 Partitions, Violations =        267
Routed  350/372 Partitions, Violations =        266
Routed  351/372 Partitions, Violations =        265
Routed  352/372 Partitions, Violations =        264
Routed  353/372 Partitions, Violations =        263
Routed  354/372 Partitions, Violations =        274
Routed  355/372 Partitions, Violations =        270
Routed  356/372 Partitions, Violations =        269
Routed  357/372 Partitions, Violations =        268
Routed  358/372 Partitions, Violations =        267
Routed  359/372 Partitions, Violations =        266
Routed  360/372 Partitions, Violations =        265
Routed  361/372 Partitions, Violations =        264
Routed  362/372 Partitions, Violations =        263
Routed  363/372 Partitions, Violations =        262
Routed  364/372 Partitions, Violations =        261
Routed  365/372 Partitions, Violations =        260
Routed  366/372 Partitions, Violations =        257
Routed  367/372 Partitions, Violations =        256
Routed  368/372 Partitions, Violations =        255
Routed  369/372 Partitions, Violations =        254
Routed  370/372 Partitions, Violations =        253
Routed  371/372 Partitions, Violations =        252
Routed  372/372 Partitions, Violations =        251

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      251
        Diff net spacing : 55
        Diff net via-cut spacing : 2
        Short : 193
        Internal-only types : 1

[Iter 1] Elapsed real time: 0:01:29 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:01:28 total=0:01:28
[Iter 1] Stage (MB): Used   19  Alloctr   18  Proc    0 
[Iter 1] Total (MB): Used  212  Alloctr  214  Proc 2248 

End DR iteration 1 with 372 parts

Updating the database ...
Saving cell cpu.CEL;1 as cpu_INIT_RT_itr1.
cpu_INIT_RT_itr1 saved successfully.
Start DR iteration 2: non-uniform partition
Routed  1/22 Partitions, Violations =   241
Routed  2/22 Partitions, Violations =   230
Routed  3/22 Partitions, Violations =   227
Routed  4/22 Partitions, Violations =   226
Routed  5/22 Partitions, Violations =   225
Routed  6/22 Partitions, Violations =   215
Routed  7/22 Partitions, Violations =   214
Routed  8/22 Partitions, Violations =   213
Routed  9/22 Partitions, Violations =   208
Routed  10/22 Partitions, Violations =  203
Routed  11/22 Partitions, Violations =  202
Routed  12/22 Partitions, Violations =  196
Routed  13/22 Partitions, Violations =  192
Routed  14/22 Partitions, Violations =  202
Routed  15/22 Partitions, Violations =  198
Routed  16/22 Partitions, Violations =  196
Routed  17/22 Partitions, Violations =  194
Routed  18/22 Partitions, Violations =  193
Routed  19/22 Partitions, Violations =  193
Routed  20/22 Partitions, Violations =  176
Routed  21/22 Partitions, Violations =  174
Routed  22/22 Partitions, Violations =  176

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      176
        Diff net spacing : 39
        Diff net via-cut spacing : 7
        Less than minimum width : 1
        Short : 125
        Internal-only types : 4

[Iter 2] Elapsed real time: 0:01:43 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:01:32 total=0:01:32
[Iter 2] Stage (MB): Used   19  Alloctr   18  Proc   14 
[Iter 2] Total (MB): Used  212  Alloctr  214  Proc 2262 

End DR iteration 2 with 22 parts

Start DR iteration 3: non-uniform partition
Routed  1/15 Partitions, Violations =   166
Routed  2/15 Partitions, Violations =   156
Routed  3/15 Partitions, Violations =   118
Routed  4/15 Partitions, Violations =   108
Routed  5/15 Partitions, Violations =   96
Routed  6/15 Partitions, Violations =   77
Routed  7/15 Partitions, Violations =   72
Routed  8/15 Partitions, Violations =   45
Routed  9/15 Partitions, Violations =   32
Routed  10/15 Partitions, Violations =  30
Routed  11/15 Partitions, Violations =  27
Routed  12/15 Partitions, Violations =  30
Routed  13/15 Partitions, Violations =  24
Routed  14/15 Partitions, Violations =  22
Routed  15/15 Partitions, Violations =  20

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      20
        Diff net spacing : 4
        Short : 15
        Internal-only types : 1

[Iter 3] Elapsed real time: 0:01:45 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:01:33 total=0:01:34
[Iter 3] Stage (MB): Used   19  Alloctr   18  Proc   15 
[Iter 3] Total (MB): Used  212  Alloctr  214  Proc 2263 

End DR iteration 3 with 15 parts

Start DR iteration 4: non-uniform partition
Routed  1/5 Partitions, Violations =    28
Routed  2/5 Partitions, Violations =    39
Routed  3/5 Partitions, Violations =    46
Routed  4/5 Partitions, Violations =    57
Routed  5/5 Partitions, Violations =    57

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      57
        Diff net spacing : 24
        Short : 33

[Iter 4] Elapsed real time: 0:01:46 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:01:34 total=0:01:35
[Iter 4] Stage (MB): Used   19  Alloctr   18  Proc   15 
[Iter 4] Total (MB): Used  212  Alloctr  214  Proc 2263 

End DR iteration 4 with 5 parts

Start DR iteration 5: non-uniform partition
Routed  1/5 Partitions, Violations =    44
Routed  2/5 Partitions, Violations =    28
Routed  3/5 Partitions, Violations =    15
Routed  4/5 Partitions, Violations =    6
Routed  5/5 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 2
        Short : 3

[Iter 5] Elapsed real time: 0:01:46 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:01:35 total=0:01:36
[Iter 5] Stage (MB): Used   19  Alloctr   18  Proc   16 
[Iter 5] Total (MB): Used  212  Alloctr  214  Proc 2264 

End DR iteration 5 with 5 parts

Start DR iteration 6: non-uniform partition
Routed  1/3 Partitions, Violations =    11
Routed  2/3 Partitions, Violations =    23
Routed  3/3 Partitions, Violations =    22

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      22
        Diff net spacing : 11
        Diff net via-cut spacing : 2
        Short : 7
        Internal-only types : 2

[Iter 6] Elapsed real time: 0:01:47 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:01:35 total=0:01:36
[Iter 6] Stage (MB): Used   19  Alloctr   18  Proc   16 
[Iter 6] Total (MB): Used  212  Alloctr  214  Proc 2264 

End DR iteration 6 with 3 parts

Start DR iteration 7: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 7] Elapsed real time: 0:01:47 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:01:36 total=0:01:36
[Iter 7] Stage (MB): Used   19  Alloctr   18  Proc   16 
[Iter 7] Total (MB): Used  212  Alloctr  214  Proc 2264 

End DR iteration 7 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:01:47 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:36 total=0:01:36
[DR] Stage (MB): Used    4  Alloctr    2  Proc   16 
[DR] Total (MB): Used  197  Alloctr  199  Proc 2264 
[DR: Done] Elapsed real time: 0:01:47 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:36 total=0:01:36
[DR: Done] Stage (MB): Used    4  Alloctr    2  Proc   16 
[DR: Done] Total (MB): Used  197  Alloctr  199  Proc 2264 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    912105 micron
Total Number of Contacts =             203383
Total Number of Wires =                195872
Total Number of PtConns =              61
Total Number of Routed Wires =       195872
Total Routed Wire Length =           912099 micron
Total Number of Routed Contacts =       203383
        Layer      metal1 :      34139 micron
        Layer      metal2 :     251544 micron
        Layer      metal3 :     271138 micron
        Layer      metal4 :      97127 micron
        Layer      metal5 :     201520 micron
        Layer      metal6 :      39702 micron
        Layer      metal7 :       8493 micron
        Layer      metal8 :       5170 micron
        Layer      metal9 :       1424 micron
        Layer     metal10 :       1849 micron
        Via        via9_0 :        109
        Via        via8_0 :         85
        Via        via7_0 :        300
        Via        via6_0 :        766
        Via        via5_0 :       6238
        Via        via4_0 :      11394
        Via        via3_2 :        395
        Via   via3_2(rot) :      21507
        Via        via2_8 :        510
        Via   via2_8(rot) :      65423
        Via        via2_5 :         19
        Via   via2_5(rot) :      11211
        Via        via2_1 :         30
        Via   via2_1(rot) :          1
        Via        via1_4 :      21847
        Via   via1_4(rot) :      54198
        Via        via1_0 :         98
        Via        via1_1 :          5
        Via   via1_1(rot) :         10
        Via   via1_3(rot) :        171
        Via        via1_5 :       7123
        Via   via1_5(rot) :       1943

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
        Un-optimized = 100.00% (85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
        Un-optimized = 100.00% (77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
        Un-optimized = 100.00% (21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
        Un-optimized = 100.00% (11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
        Un-optimized = 100.00% (6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
        Un-optimized = 100.00% (766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
        Un-optimized = 100.00% (300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
        Un-optimized = 100.00% (85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
 
  Total double via conversion rate    =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
        Un-optimized = 100.00% (85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
        Un-optimized = 100.00% (77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
        Un-optimized = 100.00% (21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
        Un-optimized = 100.00% (11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
        Un-optimized = 100.00% (6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
        Un-optimized = 100.00% (766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
        Un-optimized = 100.00% (300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
        Un-optimized = 100.00% (85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
 

Total number of nets = 27323
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Mon Jun  5 00:37:52 2023
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 4501 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : cpu
Version: T-2022.03-SP3
Date   : Mon Jun  5 00:38:06 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              62.00
  Critical Path Length:         14.53
  Critical Path Slack:           0.47
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.40
  Critical Path Slack:          13.11
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:             229.00
  Critical Path Length:         23.09
  Critical Path Slack:          -8.29
  Critical Path Clk Period:     15.00
  Total Negative Slack:        -95.75
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:       2509
  Leaf Cell Count:              25752
  Buf/Inv Cell Count:            5938
  Buf Cell Count:                 715
  Inv Cell Count:                5223
  CT Buf/Inv Cell Count:           11
  Combinational Cell Count:     24277
  Sequential Cell Count:         1475
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    30360.442135
  Noncombinational Area:  6673.673759
  Buf/Inv Area:           5949.355996
  Total Buffer Area:          1219.61
  Total Inverter Area:        4729.75
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      389408.00
  Net YLength        :      436847.03
  -----------------------------------
  Cell Area:             37034.115893
  Design Area:           37034.115893
  Net Length        :       826255.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         27334
  Nets With Violations:            91
  Max Trans Violations:             6
  Max Cap Violations:               0
  Max Fanout Violations:           86
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              240.47
  -----------------------------------------
  Overall Compile Time:              240.64
  Overall Compile Wall Clock Time:   247.92

  --------------------------------------------------------------------

  Design  WNS: 8.29  TNS: 95.75  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 8.2919 TNS: 95.7489  Number of Violating Path: 32
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 6
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Mon Jun  5 00:38:07 2023

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'

  Extracting RC for design 'cpu'

Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: psynopt has abnormally terminated.  (OPT-100)
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Mon Jun  5 00:38:13 2023
ROPT:    Running Stage 1 Eco Route             Mon Jun  5 00:38:13 2023

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used  162  Alloctr  162  Proc    0 
[ECO: Extraction] Total (MB): Used  170  Alloctr  171  Proc 2264 
Num of eco nets = 27323
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used  179  Alloctr  179  Proc    0 
[ECO: Init] Total (MB): Used  187  Alloctr  188  Proc 2264 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/169 Partitions, Violations =  0
Checked 6/169 Partitions, Violations =  0
Checked 12/169 Partitions, Violations = 0
Checked 18/169 Partitions, Violations = 0
Checked 24/169 Partitions, Violations = 0
Checked 30/169 Partitions, Violations = 0
Checked 36/169 Partitions, Violations = 0
Checked 42/169 Partitions, Violations = 0
Checked 48/169 Partitions, Violations = 0
Checked 54/169 Partitions, Violations = 0
Checked 60/169 Partitions, Violations = 0
Checked 66/169 Partitions, Violations = 0
Checked 72/169 Partitions, Violations = 0
Checked 78/169 Partitions, Violations = 0
Checked 84/169 Partitions, Violations = 0
Checked 90/169 Partitions, Violations = 0
Checked 96/169 Partitions, Violations = 0
Checked 102/169 Partitions, Violations =        0
Checked 108/169 Partitions, Violations =        0
Checked 114/169 Partitions, Violations =        0
Checked 120/169 Partitions, Violations =        0
Checked 126/169 Partitions, Violations =        0
Checked 132/169 Partitions, Violations =        0
Checked 138/169 Partitions, Violations =        0
Checked 144/169 Partitions, Violations =        0
Checked 150/169 Partitions, Violations =        0
Checked 156/169 Partitions, Violations =        0
Checked 162/169 Partitions, Violations =        0
Checked 168/169 Partitions, Violations =        0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:05 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  208  Alloctr  209  Proc 2264 

Total Wire Length =                    912127 micron
Total Number of Contacts =             203383
Total Number of Wires =                195752
Total Number of PtConns =              67
Total Number of Routed Wires =       195752
Total Routed Wire Length =           912120 micron
Total Number of Routed Contacts =       203383
        Layer      metal1 :      34139 micron
        Layer      metal2 :     251547 micron
        Layer      metal3 :     271149 micron
        Layer      metal4 :      97129 micron
        Layer      metal5 :     201525 micron
        Layer      metal6 :      39702 micron
        Layer      metal7 :       8493 micron
        Layer      metal8 :       5170 micron
        Layer      metal9 :       1425 micron
        Layer     metal10 :       1849 micron
        Via        via9_0 :        109
        Via        via8_0 :         85
        Via        via7_0 :        300
        Via        via6_0 :        766
        Via        via5_0 :       6238
        Via        via4_0 :      11394
        Via        via3_2 :        395
        Via   via3_2(rot) :      21507
        Via        via2_8 :        510
        Via   via2_8(rot) :      65423
        Via        via2_5 :         19
        Via   via2_5(rot) :      11211
        Via        via2_1 :         30
        Via   via2_1(rot) :          1
        Via        via1_4 :      21847
        Via   via1_4(rot) :      54198
        Via        via1_0 :         98
        Via        via1_1 :          5
        Via   via1_1(rot) :         10
        Via   via1_3(rot) :        171
        Via        via1_5 :       7123
        Via   via1_5(rot) :       1943

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
        Un-optimized = 100.00% (85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
        Un-optimized = 100.00% (77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
        Un-optimized = 100.00% (21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
        Un-optimized = 100.00% (11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
        Un-optimized = 100.00% (6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
        Un-optimized = 100.00% (766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
        Un-optimized = 100.00% (300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
        Un-optimized = 100.00% (85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
 
  Total double via conversion rate    =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
        Un-optimized = 100.00% (85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
        Un-optimized = 100.00% (77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
        Un-optimized = 100.00% (21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
        Un-optimized = 100.00% (11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
        Un-optimized = 100.00% (6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
        Un-optimized = 100.00% (766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
        Un-optimized = 100.00% (300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
        Un-optimized = 100.00% (85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    912127 micron
Total Number of Contacts =             203383
Total Number of Wires =                195752
Total Number of PtConns =              67
Total Number of Routed Wires =       195752
Total Routed Wire Length =           912120 micron
Total Number of Routed Contacts =       203383
        Layer      metal1 :      34139 micron
        Layer      metal2 :     251547 micron
        Layer      metal3 :     271149 micron
        Layer      metal4 :      97129 micron
        Layer      metal5 :     201525 micron
        Layer      metal6 :      39702 micron
        Layer      metal7 :       8493 micron
        Layer      metal8 :       5170 micron
        Layer      metal9 :       1425 micron
        Layer     metal10 :       1849 micron
        Via        via9_0 :        109
        Via        via8_0 :         85
        Via        via7_0 :        300
        Via        via6_0 :        766
        Via        via5_0 :       6238
        Via        via4_0 :      11394
        Via        via3_2 :        395
        Via   via3_2(rot) :      21507
        Via        via2_8 :        510
        Via   via2_8(rot) :      65423
        Via        via2_5 :         19
        Via   via2_5(rot) :      11211
        Via        via2_1 :         30
        Via   via2_1(rot) :          1
        Via        via1_4 :      21847
        Via   via1_4(rot) :      54198
        Via        via1_0 :         98
        Via        via1_1 :          5
        Via   via1_1(rot) :         10
        Via   via1_3(rot) :        171
        Via        via1_5 :       7123
        Via   via1_5(rot) :       1943

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
        Un-optimized = 100.00% (85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
        Un-optimized = 100.00% (77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
        Un-optimized = 100.00% (21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
        Un-optimized = 100.00% (11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
        Un-optimized = 100.00% (6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
        Un-optimized = 100.00% (766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
        Un-optimized = 100.00% (300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
        Un-optimized = 100.00% (85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
 
  Total double via conversion rate    =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
        Un-optimized = 100.00% (85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
        Un-optimized = 100.00% (77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
        Un-optimized = 100.00% (21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
        Un-optimized = 100.00% (11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
        Un-optimized = 100.00% (6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
        Un-optimized = 100.00% (766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
        Un-optimized = 100.00% (300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
        Un-optimized = 100.00% (85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:06 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[Dr init] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Dr init] Total (MB): Used  200  Alloctr  201  Proc 2264 

Begin timing soft drc check ...

Created 879 soft drcs

Information: Merged away 158 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      721
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  201  Alloctr  202  Proc 2264 
Total number of nets = 27323, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      721
        Internal Soft Spacing types : 721

[Iter 0] Elapsed real time: 0:00:06 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 0] Stage (MB): Used   22  Alloctr   22  Proc    0 
[Iter 0] Total (MB): Used  209  Alloctr  210  Proc 2264 

End DR iteration 0 with 0 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      721
        Internal Soft Spacing types : 721

[Iter 1] Elapsed real time: 0:00:06 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 1] Stage (MB): Used   22  Alloctr   22  Proc    0 
[Iter 1] Total (MB): Used  209  Alloctr  210  Proc 2264 

End DR iteration 1 with 0 parts

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DR] Total (MB): Used  193  Alloctr  194  Proc 2264 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR: Done] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DR: Done] Total (MB): Used  193  Alloctr  194  Proc 2264 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = exec0/alu0/n14457
Total number of changed nets = 1 (out of 27323)

[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR: Done] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DR: Done] Total (MB): Used  193  Alloctr  194  Proc 2264 
[ECO: DR] Elapsed real time: 0:00:09 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: DR] Stage (MB): Used  185  Alloctr  185  Proc    0 
[ECO: DR] Total (MB): Used  193  Alloctr  194  Proc 2264 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    912127 micron
Total Number of Contacts =             203383
Total Number of Wires =                195752
Total Number of PtConns =              67
Total Number of Routed Wires =       195752
Total Routed Wire Length =           912120 micron
Total Number of Routed Contacts =       203383
        Layer      metal1 :      34139 micron
        Layer      metal2 :     251547 micron
        Layer      metal3 :     271149 micron
        Layer      metal4 :      97129 micron
        Layer      metal5 :     201525 micron
        Layer      metal6 :      39702 micron
        Layer      metal7 :       8493 micron
        Layer      metal8 :       5170 micron
        Layer      metal9 :       1425 micron
        Layer     metal10 :       1849 micron
        Via        via9_0 :        109
        Via        via8_0 :         85
        Via        via7_0 :        300
        Via        via6_0 :        766
        Via        via5_0 :       6238
        Via        via4_0 :      11394
        Via        via3_2 :        395
        Via   via3_2(rot) :      21507
        Via        via2_8 :        510
        Via   via2_8(rot) :      65423
        Via        via2_5 :         19
        Via   via2_5(rot) :      11211
        Via        via2_1 :         30
        Via   via2_1(rot) :          1
        Via        via1_4 :      21847
        Via   via1_4(rot) :      54198
        Via        via1_0 :         98
        Via        via1_1 :          5
        Via   via1_1(rot) :         10
        Via   via1_3(rot) :        171
        Via        via1_5 :       7123
        Via   via1_5(rot) :       1943

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
        Un-optimized = 100.00% (85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
        Un-optimized = 100.00% (77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
        Un-optimized = 100.00% (21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
        Un-optimized = 100.00% (11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
        Un-optimized = 100.00% (6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
        Un-optimized = 100.00% (766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
        Un-optimized = 100.00% (300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
        Un-optimized = 100.00% (85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
 
  Total double via conversion rate    =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
        Un-optimized = 100.00% (85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
        Un-optimized = 100.00% (77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
        Un-optimized = 100.00% (21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
        Un-optimized = 100.00% (11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
        Un-optimized = 100.00% (6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
        Un-optimized = 100.00% (766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
        Un-optimized = 100.00% (300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
        Un-optimized = 100.00% (85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
 

Total number of nets = 27323
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    912127 micron
Total Number of Contacts =             203383
Total Number of Wires =                195752
Total Number of PtConns =              67
Total Number of Routed Wires =       195752
Total Routed Wire Length =           912120 micron
Total Number of Routed Contacts =       203383
        Layer      metal1 :      34139 micron
        Layer      metal2 :     251547 micron
        Layer      metal3 :     271149 micron
        Layer      metal4 :      97129 micron
        Layer      metal5 :     201525 micron
        Layer      metal6 :      39702 micron
        Layer      metal7 :       8493 micron
        Layer      metal8 :       5170 micron
        Layer      metal9 :       1425 micron
        Layer     metal10 :       1849 micron
        Via        via9_0 :        109
        Via        via8_0 :         85
        Via        via7_0 :        300
        Via        via6_0 :        766
        Via        via5_0 :       6238
        Via        via4_0 :      11394
        Via        via3_2 :        395
        Via   via3_2(rot) :      21507
        Via        via2_8 :        510
        Via   via2_8(rot) :      65423
        Via        via2_5 :         19
        Via   via2_5(rot) :      11211
        Via        via2_1 :         30
        Via   via2_1(rot) :          1
        Via        via1_4 :      21847
        Via   via1_4(rot) :      54198
        Via        via1_0 :         98
        Via        via1_1 :          5
        Via   via1_1(rot) :         10
        Via   via1_3(rot) :        171
        Via        via1_5 :       7123
        Via   via1_5(rot) :       1943

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
        Un-optimized = 100.00% (85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
        Un-optimized = 100.00% (77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
        Un-optimized = 100.00% (21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
        Un-optimized = 100.00% (11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
        Un-optimized = 100.00% (6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
        Un-optimized = 100.00% (766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
        Un-optimized = 100.00% (300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
        Un-optimized = 100.00% (85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
 
  Total double via conversion rate    =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
        Un-optimized = 100.00% (85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
        Un-optimized = 100.00% (77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
        Un-optimized = 100.00% (21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
        Un-optimized = 100.00% (11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
        Un-optimized = 100.00% (6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
        Un-optimized = 100.00% (766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
        Un-optimized = 100.00% (300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
        Un-optimized = 100.00% (85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 1 nets
[ECO: End] Elapsed real time: 0:00:09 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used    9  Alloctr   10  Proc 2264 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Mon Jun  5 00:38:23 2023
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 4501 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : cpu
Version: T-2022.03-SP3
Date   : Mon Jun  5 00:38:29 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              62.00
  Critical Path Length:         14.53
  Critical Path Slack:           0.47
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.40
  Critical Path Slack:          13.11
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:             229.00
  Critical Path Length:         23.09
  Critical Path Slack:          -8.29
  Critical Path Clk Period:     15.00
  Total Negative Slack:        -95.75
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:       2509
  Leaf Cell Count:              25752
  Buf/Inv Cell Count:            5938
  Buf Cell Count:                 715
  Inv Cell Count:                5223
  CT Buf/Inv Cell Count:           11
  Combinational Cell Count:     24277
  Sequential Cell Count:         1475
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    30360.442135
  Noncombinational Area:  6673.673759
  Buf/Inv Area:           5949.355996
  Total Buffer Area:          1219.61
  Total Inverter Area:        4729.75
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      389408.00
  Net YLength        :      436847.03
  -----------------------------------
  Cell Area:             37034.115893
  Design Area:           37034.115893
  Net Length        :       826255.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         27334
  Nets With Violations:            91
  Max Trans Violations:             6
  Max Cap Violations:               0
  Max Fanout Violations:           86
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              240.47
  -----------------------------------------
  Overall Compile Time:              240.64
  Overall Compile Wall Clock Time:   247.92

  --------------------------------------------------------------------

  Design  WNS: 8.29  TNS: 95.75  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 8.2919 TNS: 95.7489  Number of Violating Path: 32
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 6
ROPT:    Number of Route Violation: 0 
# Remove the blockage you created before clockopt
remove_routing_blockage [get_routing_blockage -type metal]
Warning: No route_guide objects matched '*' (SEL-004)
Warning: no patterns specified for remove routing blockage (MWUI-203)
remove_routing_blockage [get_routing_blockage -type via]
Warning: No route_guide objects matched '*' (SEL-004)
Warning: no patterns specified for remove routing blockage (MWUI-203)
# Insert filler
insert_stdcell_filler \
   -cell_with_metal $FILL_CELLS \
   -connect_to_power VDD \
   -connect_to_ground VSS \
   -respect_keepout
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 6 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal8
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    25752 placeable cells
    0 cover cells
    137 IO cells/pins
    4501 fixed core/macro cells
    30390 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 498 horizontal rows
    3002 pre-routes for placement blockage/checking
    3002 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
    tracks of layer 3 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = horizontal
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 498 row segments
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILLCELL_X32> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X32!1
    The last filler cell name is xofiller!FILLCELL_X32!44213
    44213 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X16!1
    The last filler cell name is xofiller!FILLCELL_X16!7315
    7315 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X8!1
    The last filler cell name is xofiller!FILLCELL_X8!8738
    8738 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X4!1
    The last filler cell name is xofiller!FILLCELL_X4!10190
    10190 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X2!1
    The last filler cell name is xofiller!FILLCELL_X2!43884
    43884 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-turn_off_double_pattern                                :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  216  Alloctr  216  Proc 2264 
Warning: 4765 standard cell PG pins connected to net NULL and not PG. (ZRT-416)

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 0
Partition 2, Fillers with Violations = 0
Partition 3, Fillers with Violations = 0
Partition 4, Fillers with Violations = 0
Partition 5, Fillers with Violations = 0
Partition 6, Fillers with Violations = 0
Partition 7, Fillers with Violations = 0
Partition 8, Fillers with Violations = 0
Partition 9, Fillers with Violations = 0
Partition 10, Fillers with Violations = 0
Partition 11, Fillers with Violations = 0
Partition 12, Fillers with Violations = 0
Partition 13, Fillers with Violations = 0
Partition 14, Fillers with Violations = 0
Partition 15, Fillers with Violations = 0
Partition 16, Fillers with Violations = 0
Partition 17, Fillers with Violations = 0
Partition 18, Fillers with Violations = 0
Partition 19, Fillers with Violations = 0
Partition 20, Fillers with Violations = 0
Partition 21, Fillers with Violations = 0
Partition 22, Fillers with Violations = 0
Partition 23, Fillers with Violations = 0
Partition 24, Fillers with Violations = 0
Partition 25, Fillers with Violations = 0
Partition 26, Fillers with Violations = 0
Partition 27, Fillers with Violations = 0
Partition 28, Fillers with Violations = 0
Partition 29, Fillers with Violations = 0
Partition 30, Fillers with Violations = 0
Partition 31, Fillers with Violations = 0
Partition 32, Fillers with Violations = 0
Partition 33, Fillers with Violations = 0
Partition 34, Fillers with Violations = 0
Partition 35, Fillers with Violations = 0
Partition 36, Fillers with Violations = 0
Partition 37, Fillers with Violations = 0
Partition 38, Fillers with Violations = 0
Partition 39, Fillers with Violations = 0
Partition 40, Fillers with Violations = 0
Partition 41, Fillers with Violations = 0
Partition 42, Fillers with Violations = 0
Partition 43, Fillers with Violations = 0
Partition 44, Fillers with Violations = 0
Partition 45, Fillers with Violations = 0
Partition 46, Fillers with Violations = 0
Partition 47, Fillers with Violations = 0
Partition 48, Fillers with Violations = 0
Partition 49, Fillers with Violations = 0
Partition 50, Fillers with Violations = 0
Partition 51, Fillers with Violations = 0
Partition 52, Fillers with Violations = 0
Partition 53, Fillers with Violations = 0
Partition 54, Fillers with Violations = 0
Partition 55, Fillers with Violations = 0
Partition 56, Fillers with Violations = 0
Partition 57, Fillers with Violations = 0
Partition 58, Fillers with Violations = 0
Partition 59, Fillers with Violations = 0
Partition 60, Fillers with Violations = 0
Partition 61, Fillers with Violations = 0
Partition 62, Fillers with Violations = 0
Partition 63, Fillers with Violations = 0
Partition 64, Fillers with Violations = 0
Partition 65, Fillers with Violations = 0
Partition 66, Fillers with Violations = 0
Partition 67, Fillers with Violations = 0
Partition 68, Fillers with Violations = 0
Partition 69, Fillers with Violations = 0
Partition 70, Fillers with Violations = 0
Partition 71, Fillers with Violations = 0
Partition 72, Fillers with Violations = 0
Partition 73, Fillers with Violations = 0
Partition 74, Fillers with Violations = 0
Partition 75, Fillers with Violations = 0
Partition 76, Fillers with Violations = 0
Partition 77, Fillers with Violations = 0
Partition 78, Fillers with Violations = 0
Partition 79, Fillers with Violations = 0
Partition 80, Fillers with Violations = 0
Partition 81, Fillers with Violations = 0
Partition 82, Fillers with Violations = 0
Partition 83, Fillers with Violations = 0
Partition 84, Fillers with Violations = 0
Partition 85, Fillers with Violations = 0
Partition 86, Fillers with Violations = 0
Partition 87, Fillers with Violations = 0
Partition 88, Fillers with Violations = 0
Partition 89, Fillers with Violations = 0
Partition 90, Fillers with Violations = 0
Partition 91, Fillers with Violations = 0
Partition 92, Fillers with Violations = 0
Partition 93, Fillers with Violations = 0
Partition 94, Fillers with Violations = 0
Partition 95, Fillers with Violations = 0
Partition 96, Fillers with Violations = 0
Partition 97, Fillers with Violations = 0
Partition 98, Fillers with Violations = 0
Partition 99, Fillers with Violations = 0
Partition 100, Fillers with Violations = 0
Partition 101, Fillers with Violations = 0
Partition 102, Fillers with Violations = 0
Partition 103, Fillers with Violations = 0
Partition 104, Fillers with Violations = 0
Partition 105, Fillers with Violations = 0
Partition 106, Fillers with Violations = 0
Partition 107, Fillers with Violations = 0
Partition 108, Fillers with Violations = 0
Partition 109, Fillers with Violations = 0
Partition 110, Fillers with Violations = 0
Partition 111, Fillers with Violations = 0
Partition 112, Fillers with Violations = 0
Partition 113, Fillers with Violations = 0
Partition 114, Fillers with Violations = 0
Partition 115, Fillers with Violations = 0
Partition 116, Fillers with Violations = 0
Partition 117, Fillers with Violations = 0
Partition 118, Fillers with Violations = 0
Partition 119, Fillers with Violations = 0
Partition 120, Fillers with Violations = 0
Partition 121, Fillers with Violations = 0
Partition 122, Fillers with Violations = 0
Partition 123, Fillers with Violations = 0
Partition 124, Fillers with Violations = 0
Partition 125, Fillers with Violations = 0
Partition 126, Fillers with Violations = 0
Partition 127, Fillers with Violations = 0
Partition 128, Fillers with Violations = 0
Partition 129, Fillers with Violations = 0
Partition 130, Fillers with Violations = 0
Partition 131, Fillers with Violations = 0
Partition 132, Fillers with Violations = 0
Partition 133, Fillers with Violations = 0
Partition 134, Fillers with Violations = 0
Partition 135, Fillers with Violations = 0
Partition 136, Fillers with Violations = 0
Partition 137, Fillers with Violations = 0
Partition 138, Fillers with Violations = 0
Partition 139, Fillers with Violations = 0
Partition 140, Fillers with Violations = 0
Partition 141, Fillers with Violations = 0
Partition 142, Fillers with Violations = 0
Partition 143, Fillers with Violations = 0
Partition 144, Fillers with Violations = 0
Partition 145, Fillers with Violations = 0
Partition 146, Fillers with Violations = 0
Partition 147, Fillers with Violations = 0
Partition 148, Fillers with Violations = 0
Partition 149, Fillers with Violations = 0
Partition 150, Fillers with Violations = 0
Partition 151, Fillers with Violations = 0
Partition 152, Fillers with Violations = 0
Partition 153, Fillers with Violations = 0
Partition 154, Fillers with Violations = 0
Partition 155, Fillers with Violations = 0
Partition 156, Fillers with Violations = 0
Partition 157, Fillers with Violations = 0
Partition 158, Fillers with Violations = 0
Partition 159, Fillers with Violations = 0
Partition 160, Fillers with Violations = 0
Partition 161, Fillers with Violations = 0
Partition 162, Fillers with Violations = 0
Partition 163, Fillers with Violations = 0
Partition 164, Fillers with Violations = 0
Partition 165, Fillers with Violations = 0
Partition 166, Fillers with Violations = 0
Partition 167, Fillers with Violations = 0
Partition 168, Fillers with Violations = 0
Partition 169, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:04 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End Removing Filler Cells] Stage (MB): Used    1  Alloctr    1  Proc   28 
[End Removing Filler Cells] Total (MB): Used  217  Alloctr  218  Proc 2292 
Updating the database ...
Deleted 0 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                228680 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  228680 (MW-339)
# Connect PG
derive_pg_connection -power_net VDD -power_pin VDD -ground_net VSS -ground_pin VSS
Information: connected 4765 power ports and 4765 ground ports
verify_pg_nets
Cell cpu.err existed already. Delete it ...
Using [6 x 6] Fat Wire Table for metal2
Using [6 x 6] Fat Wire Table for metal3
Using [5 x 5] Fat Wire Table for metal4
Using [5 x 5] Fat Wire Table for metal5
Using [5 x 5] Fat Wire Table for metal6
Using [4 x 4] Fat Wire Table for metal7
Using [4 x 4] Fat Wire Table for metal8
Using [3 x 3] Fat Wire Table for metal9
Using [3 x 3] Fat Wire Table for metal10
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

**** WARNING:duplicate Fat Wire Via found for layer[metal3]

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
# Check LVS/DRC
# ==========================================================================
verify_zrt_route
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal8
Information: Multiple default contact via1_0 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_1 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_3 found for layer via1. (ZRT-021)
Information: Multiple default contact via1_5 found for layer via1. (ZRT-021)
Information: Multiple default contact via2_5 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_6 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_0 found for layer via2. (ZRT-021)
Information: Multiple default contact via2_1 found for layer via2. (ZRT-021)
Information: Multiple default contact via3_0 found for layer via3. (ZRT-021)
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.170. (ZRT-026)
Wire on layer (metal3) needs more than one tracks
Via on layer (via2) needs more than one tracks
Via on layer (via3) needs more than one tracks
Warning: Layer metal3 pitch 0.140 may be too small: wire/via-down 0.175, wire/via-up 0.175. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 27323, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 27323 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  190  Alloctr  191  Proc 2292 
Printing options for 'set_route_zrt_common_options'
-global_max_layer_mode                                  :        hard                
-read_user_metal_blockage_layer                         :        true                
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/169 Partitions, Violations =  0
Checked 6/169 Partitions, Violations =  0
Checked 12/169 Partitions, Violations = 0
Checked 18/169 Partitions, Violations = 0
Checked 24/169 Partitions, Violations = 0
Checked 30/169 Partitions, Violations = 0
Checked 36/169 Partitions, Violations = 0
Checked 42/169 Partitions, Violations = 0
Checked 48/169 Partitions, Violations = 0
Checked 54/169 Partitions, Violations = 0
Checked 60/169 Partitions, Violations = 0
Checked 66/169 Partitions, Violations = 0
Checked 72/169 Partitions, Violations = 0
Checked 78/169 Partitions, Violations = 0
Checked 84/169 Partitions, Violations = 0
Checked 90/169 Partitions, Violations = 0
Checked 96/169 Partitions, Violations = 0
Checked 102/169 Partitions, Violations =        0
Checked 108/169 Partitions, Violations =        0
Checked 114/169 Partitions, Violations =        0
Checked 120/169 Partitions, Violations =        0
Checked 126/169 Partitions, Violations =        0
Checked 132/169 Partitions, Violations =        0
Checked 138/169 Partitions, Violations =        0
Checked 144/169 Partitions, Violations =        0
Checked 150/169 Partitions, Violations =        0
Checked 156/169 Partitions, Violations =        0
Checked 162/169 Partitions, Violations =        0
Checked 168/169 Partitions, Violations =        0
[DRC CHECK] Elapsed real time: 0:00:05 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc   13 
[DRC CHECK] Total (MB): Used  225  Alloctr  226  Proc 2306 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    912127 micron
Total Number of Contacts =             203383
Total Number of Wires =                195752
Total Number of PtConns =              67
Total Number of Routed Wires =       195752
Total Routed Wire Length =           912120 micron
Total Number of Routed Contacts =       203383
        Layer      metal1 :      34139 micron
        Layer      metal2 :     251547 micron
        Layer      metal3 :     271149 micron
        Layer      metal4 :      97129 micron
        Layer      metal5 :     201525 micron
        Layer      metal6 :      39702 micron
        Layer      metal7 :       8493 micron
        Layer      metal8 :       5170 micron
        Layer      metal9 :       1425 micron
        Layer     metal10 :       1849 micron
        Via        via9_0 :        109
        Via        via8_0 :         85
        Via        via7_0 :        300
        Via        via6_0 :        766
        Via        via5_0 :       6238
        Via        via4_0 :      11394
        Via        via3_2 :        395
        Via   via3_2(rot) :      21507
        Via        via2_8 :        510
        Via   via2_8(rot) :      65423
        Via        via2_5 :         19
        Via   via2_5(rot) :      11211
        Via        via2_1 :         30
        Via   via2_1(rot) :          1
        Via        via1_4 :      21847
        Via   via1_4(rot) :      54198
        Via        via1_0 :         98
        Via        via1_1 :          5
        Via   via1_1(rot) :         10
        Via   via1_3(rot) :        171
        Via        via1_5 :       7123
        Via   via1_5(rot) :       1943

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
        Un-optimized = 100.00% (85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
        Un-optimized = 100.00% (77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
        Un-optimized = 100.00% (21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
        Un-optimized = 100.00% (11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
        Un-optimized = 100.00% (6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
        Un-optimized = 100.00% (766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
        Un-optimized = 100.00% (300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
        Un-optimized = 100.00% (85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
 
  Total double via conversion rate    =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 203383 vias)
 
    Layer via1       =  0.00% (0      / 85395   vias)
        Un-optimized = 100.00% (85395   vias)
    Layer via2       =  0.00% (0      / 77194   vias)
        Un-optimized = 100.00% (77194   vias)
    Layer via3       =  0.00% (0      / 21902   vias)
        Un-optimized = 100.00% (21902   vias)
    Layer via4       =  0.00% (0      / 11394   vias)
        Un-optimized = 100.00% (11394   vias)
    Layer via5       =  0.00% (0      / 6238    vias)
        Un-optimized = 100.00% (6238    vias)
    Layer via6       =  0.00% (0      / 766     vias)
        Un-optimized = 100.00% (766     vias)
    Layer via7       =  0.00% (0      / 300     vias)
        Un-optimized = 100.00% (300     vias)
    Layer via8       =  0.00% (0      / 85      vias)
        Un-optimized = 100.00% (85      vias)
    Layer via9       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
 


Verify Summary:

Total number of nets = 27323, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

verify_lvs -ignore_min_area
Create error cell cpu_lvs.err ...

-- LVS START : --
Process layer 0  Elapsed =    0:00:01, CPU =    0:00:00
Process layer 1  Elapsed =    0:00:01, CPU =    0:00:01
Process layer 2  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 3  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 4  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 5  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 6  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 7  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 8  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 9  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 10  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 11  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 12  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 13  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 14  Elapsed =    0:00:02, CPU =    0:00:01
Process layer 15  Elapsed =    0:00:02, CPU =    0:00:01
ERROR : OUTPUT PortInst exec0/alu0/U14505 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U13259 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U13249 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U13220 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U13213 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U3721 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U2949 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U3757 CO doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U14559 CO doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U13660 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U14292 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U14293 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U13841 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U14161 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U14646 CO doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U13661 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U14054 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/alu0/U13736 S doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/rs2_data_o_reg_18_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst exec0/rs2_data_o_reg_20_ QN doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:02, CPU =    0:00:01
Update error cell ...
1
verify_lvs -ignore_floating_port

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:01
Update error cell ...
1
# GENERATE RESULT FILES
# ==========================================================================
save_mw_cel -as ${design_name}_finished
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/projects/ee478.2023spr/gbeatty3/ram_test_freepdk45_sapr_flow/freepdk-45nm/stdcells.mwlib. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute . (MWDC-290)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               cpu.CEL, etc
  NangateOpenCellLibrary (library)
                              /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-wc.db
  NangateOpenCellLibrary (library)
                              /homes/gbeatty3/ee478/gbeatty3/OoO_Processor/in-order/top_level_no_macros/freepdk-45nm/stdcells-bc.db
  dw_foundation.sldb (library)
                              /home/lab.apps/vlsiapps_new/icc/current/libraries/syn/dw_foundation.sldb

Warning: Net 'exec0/clk_cts_4' already has '  0.01 (max)' for annotated capacitance. '  0.00 (max)' is discarded. (OPT-806)
Warning: Net 'exec0/clk_cts_4' already has '  0.01 (min)' for annotated capacitance. '  0.00 (min)' is discarded. (OPT-806)
Warning: Net 'exec0/clk_cts_4' already has '  0.00 (max)' for annotated resistance. '  0.00 (max)' is discarded. (OPT-805)
Warning: Net 'exec0/clk_cts_4' already has '  0.00 (min)' for annotated resistance. '  0.00 (min)' is discarded. (OPT-805)
Warning: Net 'regfile0/clk_cts_3' already has '  0.01 (max)' for annotated capacitance. '  0.00 (max)' is discarded. (OPT-806)
Warning: Net 'regfile0/clk_cts_3' already has '  0.01 (min)' for annotated capacitance. '  0.00 (min)' is discarded. (OPT-806)
Warning: Net 'regfile0/clk_cts_3' already has '  0.00 (max)' for annotated resistance. '  0.00 (max)' is discarded. (OPT-805)
Warning: Net 'regfile0/clk_cts_3' already has '  0.00 (min)' for annotated resistance. '  0.00 (min)' is discarded. (OPT-805)
Warning: Net 'decode0/clk_cts_1' already has '  0.01 (max)' for annotated capacitance. '  0.00 (max)' is discarded. (OPT-806)
Warning: Net 'decode0/clk_cts_1' already has '  0.01 (min)' for annotated capacitance. '  0.00 (min)' is discarded. (OPT-806)
Warning: Net 'decode0/clk_cts_1' already has '  0.00 (max)' for annotated resistance. '  0.00 (max)' is discarded. (OPT-805)
Warning: Net 'decode0/clk_cts_1' already has '  0.00 (min)' for annotated resistance. '  0.00 (min)' is discarded. (OPT-805)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (28000 30800) (1427920 1425200) is different from CEL Core Area (28000 28000) (1427920 1428000).
Warning: Layer metal2 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal3 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal4 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal5 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal6 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer metal7 preferred routing direction is defined as V in design(CEL), but in library it's defined as H. (PSYN-485)
Warning: Layer metal8 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Information: Saved design named cpu_finished. (UIG-5)
1
source ${SCRIPTS_DIR}/generate.tcl -echo
##########################################################
################### GENERATE COLLATERAL ##################
##########################################################
# Case sensitive (avoid issues with spice)
define_name_rules STANDARD -case
change_names -rules STANDARD
Information: Updating database...
Information: Updating top database 'cpu.CEL;1'. (MWDC-255)
# Verilog
write_verilog ./$results/$design_name.apr.v \
    -pg \
    -unconnected_ports \
    -no_core_filler_cells \
    -diode_ports \
    -supply_statement "none"
Generating description for top level cell.
Processing module writeback
Processing module memory_access
Processing module alu
Processing module execute
Processing module regfile
Processing module decode
Processing module fetch
Processing module hazard_detect
Processing module cpu
Elapsed =    0:00:01, CPU =    0:00:01
Write verilog completed successfully.
# Verilog with no power grid or physical cells (aside from tie cells)
write_verilog ./$results/$design_name.apr_no_phys_pwr.v \
    -no_pg \
    -unconnected_ports \
    -no_core_filler_cells \
    -force_no_output_references "$TAP_CELLS $FILL_CELLS"
Generating description for top level cell.
Processing module writeback
Processing module memory_access
Processing module alu
Processing module execute
Processing module regfile
Processing module decode
Processing module fetch
Processing module hazard_detect
Processing module cpu
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
-diode_ports \
    -supply_statement "none"
Error: unknown command '-diode_ports' (CMD-005)
# SDF
write_sdf -context verilog -version 1.2 ./$results/$design_name.apr.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/projects/ee478.2023spr/gbeatty3/OoO_Processor/in-order/top_level_no_macros/sapr/apr/results/cpu.apr.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
# SDC
write_sdc -version 1.7 -nosplit $results/$design_name.apr.sdc
#DEF
write_def -lef may_need_for_rotated_vias.lef \
          -output "./$results/$design_name.def"\
          -all_vias
Begin writing incremental LEF file.

Completed writing LEF file
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/144593 (DDEFW-015)
Information: Completed COMPONENTS 2000/144593 (DDEFW-015)
Information: Completed COMPONENTS 3000/144593 (DDEFW-015)
Information: Completed COMPONENTS 4000/144593 (DDEFW-015)
Information: Completed COMPONENTS 5000/144593 (DDEFW-015)
Information: Completed COMPONENTS 6000/144593 (DDEFW-015)
Information: Completed COMPONENTS 7000/144593 (DDEFW-015)
Information: Completed COMPONENTS 8000/144593 (DDEFW-015)
Information: Completed COMPONENTS 9000/144593 (DDEFW-015)
Information: Completed COMPONENTS 10000/144593 (DDEFW-015)
Information: Completed COMPONENTS 11000/144593 (DDEFW-015)
Information: Completed COMPONENTS 12000/144593 (DDEFW-015)
Information: Completed COMPONENTS 13000/144593 (DDEFW-015)
Information: Completed COMPONENTS 14000/144593 (DDEFW-015)
Information: Completed COMPONENTS 15000/144593 (DDEFW-015)
Information: Completed COMPONENTS 16000/144593 (DDEFW-015)
Information: Completed COMPONENTS 17000/144593 (DDEFW-015)
Information: Completed COMPONENTS 18000/144593 (DDEFW-015)
Information: Completed COMPONENTS 19000/144593 (DDEFW-015)
Information: Completed COMPONENTS 20000/144593 (DDEFW-015)
Information: Completed COMPONENTS 21000/144593 (DDEFW-015)
Information: Completed COMPONENTS 22000/144593 (DDEFW-015)
Information: Completed COMPONENTS 23000/144593 (DDEFW-015)
Information: Completed COMPONENTS 24000/144593 (DDEFW-015)
Information: Completed COMPONENTS 25000/144593 (DDEFW-015)
Information: Completed COMPONENTS 26000/144593 (DDEFW-015)
Information: Completed COMPONENTS 27000/144593 (DDEFW-015)
Information: Completed COMPONENTS 28000/144593 (DDEFW-015)
Information: Completed COMPONENTS 29000/144593 (DDEFW-015)
Information: Completed COMPONENTS 30000/144593 (DDEFW-015)
Information: Completed COMPONENTS 31000/144593 (DDEFW-015)
Information: Completed COMPONENTS 32000/144593 (DDEFW-015)
Information: Completed COMPONENTS 33000/144593 (DDEFW-015)
Information: Completed COMPONENTS 34000/144593 (DDEFW-015)
Information: Completed COMPONENTS 35000/144593 (DDEFW-015)
Information: Completed COMPONENTS 36000/144593 (DDEFW-015)
Information: Completed COMPONENTS 37000/144593 (DDEFW-015)
Information: Completed COMPONENTS 38000/144593 (DDEFW-015)
Information: Completed COMPONENTS 39000/144593 (DDEFW-015)
Information: Completed COMPONENTS 40000/144593 (DDEFW-015)
Information: Completed COMPONENTS 41000/144593 (DDEFW-015)
Information: Completed COMPONENTS 42000/144593 (DDEFW-015)
Information: Completed COMPONENTS 43000/144593 (DDEFW-015)
Information: Completed COMPONENTS 44000/144593 (DDEFW-015)
Information: Completed COMPONENTS 45000/144593 (DDEFW-015)
Information: Completed COMPONENTS 46000/144593 (DDEFW-015)
Information: Completed COMPONENTS 47000/144593 (DDEFW-015)
Information: Completed COMPONENTS 48000/144593 (DDEFW-015)
Information: Completed COMPONENTS 49000/144593 (DDEFW-015)
Information: Completed COMPONENTS 50000/144593 (DDEFW-015)
Information: Completed COMPONENTS 51000/144593 (DDEFW-015)
Information: Completed COMPONENTS 52000/144593 (DDEFW-015)
Information: Completed COMPONENTS 53000/144593 (DDEFW-015)
Information: Completed COMPONENTS 54000/144593 (DDEFW-015)
Information: Completed COMPONENTS 55000/144593 (DDEFW-015)
Information: Completed COMPONENTS 56000/144593 (DDEFW-015)
Information: Completed COMPONENTS 57000/144593 (DDEFW-015)
Information: Completed COMPONENTS 58000/144593 (DDEFW-015)
Information: Completed COMPONENTS 59000/144593 (DDEFW-015)
Information: Completed COMPONENTS 60000/144593 (DDEFW-015)
Information: Completed COMPONENTS 61000/144593 (DDEFW-015)
Information: Completed COMPONENTS 62000/144593 (DDEFW-015)
Information: Completed COMPONENTS 63000/144593 (DDEFW-015)
Information: Completed COMPONENTS 64000/144593 (DDEFW-015)
Information: Completed COMPONENTS 65000/144593 (DDEFW-015)
Information: Completed COMPONENTS 66000/144593 (DDEFW-015)
Information: Completed COMPONENTS 67000/144593 (DDEFW-015)
Information: Completed COMPONENTS 68000/144593 (DDEFW-015)
Information: Completed COMPONENTS 69000/144593 (DDEFW-015)
Information: Completed COMPONENTS 70000/144593 (DDEFW-015)
Information: Completed COMPONENTS 71000/144593 (DDEFW-015)
Information: Completed COMPONENTS 72000/144593 (DDEFW-015)
Information: Completed COMPONENTS 73000/144593 (DDEFW-015)
Information: Completed COMPONENTS 74000/144593 (DDEFW-015)
Information: Completed COMPONENTS 75000/144593 (DDEFW-015)
Information: Completed COMPONENTS 76000/144593 (DDEFW-015)
Information: Completed COMPONENTS 77000/144593 (DDEFW-015)
Information: Completed COMPONENTS 78000/144593 (DDEFW-015)
Information: Completed COMPONENTS 79000/144593 (DDEFW-015)
Information: Completed COMPONENTS 80000/144593 (DDEFW-015)
Information: Completed COMPONENTS 81000/144593 (DDEFW-015)
Information: Completed COMPONENTS 82000/144593 (DDEFW-015)
Information: Completed COMPONENTS 83000/144593 (DDEFW-015)
Information: Completed COMPONENTS 84000/144593 (DDEFW-015)
Information: Completed COMPONENTS 85000/144593 (DDEFW-015)
Information: Completed COMPONENTS 86000/144593 (DDEFW-015)
Information: Completed COMPONENTS 87000/144593 (DDEFW-015)
Information: Completed COMPONENTS 88000/144593 (DDEFW-015)
Information: Completed COMPONENTS 89000/144593 (DDEFW-015)
Information: Completed COMPONENTS 90000/144593 (DDEFW-015)
Information: Completed COMPONENTS 91000/144593 (DDEFW-015)
Information: Completed COMPONENTS 92000/144593 (DDEFW-015)
Information: Completed COMPONENTS 93000/144593 (DDEFW-015)
Information: Completed COMPONENTS 94000/144593 (DDEFW-015)
Information: Completed COMPONENTS 95000/144593 (DDEFW-015)
Information: Completed COMPONENTS 96000/144593 (DDEFW-015)
Information: Completed COMPONENTS 97000/144593 (DDEFW-015)
Information: Completed COMPONENTS 98000/144593 (DDEFW-015)
Information: Completed COMPONENTS 99000/144593 (DDEFW-015)
Information: Completed COMPONENTS 100000/144593 (DDEFW-015)
Information: Completed COMPONENTS 101000/144593 (DDEFW-015)
Information: Completed COMPONENTS 102000/144593 (DDEFW-015)
Information: Completed COMPONENTS 103000/144593 (DDEFW-015)
Information: Completed COMPONENTS 104000/144593 (DDEFW-015)
Information: Completed COMPONENTS 105000/144593 (DDEFW-015)
Information: Completed COMPONENTS 106000/144593 (DDEFW-015)
Information: Completed COMPONENTS 107000/144593 (DDEFW-015)
Information: Completed COMPONENTS 108000/144593 (DDEFW-015)
Information: Completed COMPONENTS 109000/144593 (DDEFW-015)
Information: Completed COMPONENTS 110000/144593 (DDEFW-015)
Information: Completed COMPONENTS 111000/144593 (DDEFW-015)
Information: Completed COMPONENTS 112000/144593 (DDEFW-015)
Information: Completed COMPONENTS 113000/144593 (DDEFW-015)
Information: Completed COMPONENTS 114000/144593 (DDEFW-015)
Information: Completed COMPONENTS 115000/144593 (DDEFW-015)
Information: Completed COMPONENTS 116000/144593 (DDEFW-015)
Information: Completed COMPONENTS 117000/144593 (DDEFW-015)
Information: Completed COMPONENTS 118000/144593 (DDEFW-015)
Information: Completed COMPONENTS 119000/144593 (DDEFW-015)
Information: Completed COMPONENTS 120000/144593 (DDEFW-015)
Information: Completed COMPONENTS 121000/144593 (DDEFW-015)
Information: Completed COMPONENTS 122000/144593 (DDEFW-015)
Information: Completed COMPONENTS 123000/144593 (DDEFW-015)
Information: Completed COMPONENTS 124000/144593 (DDEFW-015)
Information: Completed COMPONENTS 125000/144593 (DDEFW-015)
Information: Completed COMPONENTS 126000/144593 (DDEFW-015)
Information: Completed COMPONENTS 127000/144593 (DDEFW-015)
Information: Completed COMPONENTS 128000/144593 (DDEFW-015)
Information: Completed COMPONENTS 129000/144593 (DDEFW-015)
Information: Completed COMPONENTS 130000/144593 (DDEFW-015)
Information: Completed COMPONENTS 131000/144593 (DDEFW-015)
Information: Completed COMPONENTS 132000/144593 (DDEFW-015)
Information: Completed COMPONENTS 133000/144593 (DDEFW-015)
Information: Completed COMPONENTS 134000/144593 (DDEFW-015)
Information: Completed COMPONENTS 135000/144593 (DDEFW-015)
Information: Completed COMPONENTS 136000/144593 (DDEFW-015)
Information: Completed COMPONENTS 137000/144593 (DDEFW-015)
Information: Completed COMPONENTS 138000/144593 (DDEFW-015)
Information: Completed COMPONENTS 139000/144593 (DDEFW-015)
Information: Completed COMPONENTS 140000/144593 (DDEFW-015)
Information: Completed COMPONENTS 141000/144593 (DDEFW-015)
Information: Completed COMPONENTS 142000/144593 (DDEFW-015)
Information: Completed COMPONENTS 143000/144593 (DDEFW-015)
Information: Completed COMPONENTS 144000/144593 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS 1000/3819 (DDEFW-015)
Information: Completed SPECIALNETS 2000/3819 (DDEFW-015)
Information: Completed SPECIALNETS 3000/3819 (DDEFW-015)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/27321 (DDEFW-015)
Information: Completed NETS 2000/27321 (DDEFW-015)
Information: Completed NETS 3000/27321 (DDEFW-015)
Information: Completed NETS 4000/27321 (DDEFW-015)
Information: Completed NETS 5000/27321 (DDEFW-015)
Information: Completed NETS 6000/27321 (DDEFW-015)
Information: Completed NETS 7000/27321 (DDEFW-015)
Information: Completed NETS 8000/27321 (DDEFW-015)
Information: Completed NETS 9000/27321 (DDEFW-015)
Information: Completed NETS 10000/27321 (DDEFW-015)
Information: Completed NETS 11000/27321 (DDEFW-015)
Information: Completed NETS 12000/27321 (DDEFW-015)
Information: Completed NETS 13000/27321 (DDEFW-015)
Information: Completed NETS 14000/27321 (DDEFW-015)
Information: Completed NETS 15000/27321 (DDEFW-015)
Information: Completed NETS 16000/27321 (DDEFW-015)
Information: Completed NETS 17000/27321 (DDEFW-015)
Information: Completed NETS 18000/27321 (DDEFW-015)
Information: Completed NETS 19000/27321 (DDEFW-015)
Information: Completed NETS 20000/27321 (DDEFW-015)
Information: Completed NETS 21000/27321 (DDEFW-015)
Information: Completed NETS 22000/27321 (DDEFW-015)
Information: Completed NETS 23000/27321 (DDEFW-015)
Information: Completed NETS 24000/27321 (DDEFW-015)
Information: Completed NETS 25000/27321 (DDEFW-015)
Information: Completed NETS 26000/27321 (DDEFW-015)
Information: Completed NETS 27000/27321 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
##########################################################
################### GENERATE REPORTS #####################
##########################################################
# Timing
check_timing > "./$reports/check_timing.rpt"
report_constraints -all_violators -verbose -nosplit > "./$reports/constraints.rpt"
report_timing -path end  -delay max -max_paths 200 -nosplit > "./$reports/paths.max.rpt"
report_timing -path full -delay max -max_paths 50  -nosplit > "./$reports/full_paths.max.rpt"
report_timing -path end  -delay min -max_paths 200 -nosplit > "./$reports/paths.min.rpt"
report_timing -path full -delay min -max_paths 50  -nosplit > "./$reports/full_paths.min.rpt"
# Area
report_area -physical -hier -nosplit > "./$reports/area.rpt"
# Power and backannotation
report_power -verbose -hier -nosplit > "./$reports/power.hier.rpt"
report_power -verbose -nosplit > "./$reports/power.rpt"
report_saif -hier > "./$reports/saif_anno.rpt"
report_saif -missing >> "./$reports/saif_anno.rpt"
# Floorplanning and placement
report_fp_placement > "./$reports/placement.rpt"
# Clocking
report_clock_tree -nosplit > "./$reports/clocktree.rpt"
# QoR
report_qor -nosplit > "./$reports/qor.rpt"
# REPORT DRCS AS POPUP WINDOW
# ==========================================================================
source ${SCRIPTS_DIR}/report_drcs.tcl -echo
######################################################################
# © 2014 Synopsys, Inc.  All rights reserved.             
#                                                                  
# This script is proprietary and confidential information of        
# Synopsys, Inc. and may be used and disclosed only as authorized   
# per your agreement with Synopsys, Inc. controlling such use and   
# disclosure.                                                       
#                                                                   
######################################################################
#
# Version 1.0: Date created 11/7/2013
#  Report DRCs in table format. 
#  Select DRCs to report by layer and/or type
#  Highlight reported DRCs by specified color 
#
# Version 1.1: Date created 11/15/2013
#  Added -ignore_type & -ignore_layer options
#
# Version 1.2: Date created 11/17/2013
#  Filter DRCs by layer_number instead of layer
#  to avoid wrong reporting due to pattern matches
#
######################################################################
proc report_drc {args} {
        set begin [clock seconds]
        parse_proc_arguments -args $args results
        
        # Find the drc_types to report
        if {[info exists results(-type)]} {
                set drc(types) $results(-type)
        } else {
                set drc(types) [list_drc_error_types]
        }

        # If -ignore_type flag is present, remove those from list
        if {[info exists results(-ignore_type)]} {
                foreach type $results(-ignore_type) {
                        set remove [lsearch $drc(types) $type]
                        set drc(types) [lreplace $drc(types) $remove $remove]
                }
        }
        
        # Find the routing layers to report
        if {[info exists results(-layer)]} {
                set drc(layers) $results(-layer)
        } else {
                # Convert collection of all routing layers to list
                set drc(layers) [collection_to_list -name_only -no_braces [get_layers -filter is_routing_layer]]
        }

        # If -ignore_layer flag is present, remove those from list
        if {[info exists results(-ignore_layer)]} {
                foreach layer $results(-ignore_layer) {
                        set remove [lsearch $drc(layers) $layer]
                        set drc(layers) [lreplace $drc(layers) $remove $remove]
                }
        }

        if {[info exists results(-add_to_highlight)] && ![info exists results(-highlight)]} {
                echo "\nWarning: add_to_highlight should be used in conjunction with highlight"
        } 

        # Default highlight color is set to red
        if {[info exists results(-color)]} { set color $results(-color)} else {set color red}

        # Default error cell is set to "Detail Route"
        if {[info exists results(-err_cell)]} { set err_cell $results(-err_cell)} else {set err_cell "Detail Route"}

        # Start the error browser and set it to highlight mode.
        if {[info exists results(-highlight)]} {
                start_gui
                gui_unload_error_cel
                gui_load_error_cel -error_cel_type $err_cell
                gui_error_browser -show
                gui_set_current_errors -data_name $err_cell
                gui_set_error_browser_option -dim true -show_mode highlighted
                # Clear the highlighted DRCs unless -add_to_highlight is specified
                if {[info exists results(-add_to_highlight)]} { } else {gui_change_error_highlight -remove -all_visible}
        }

        if {[llength $drc(types)] > 0} {
                #Initialize the array drc to 0
                set stlen 0
                foreach type $drc(types) {
                        foreach layer $drc(layers) {
                                set drc($type,$layer) 0
                                set total($layer) 0
                        }
                        set total($type) 0
                        if {[string length $type] > $stlen} {set stlen [string length $type]}
                }

                # Populate DRCs per layer/type
                foreach type $drc(types) {
                        foreach layer $drc(layers) {
                                set layer_number [get_attribute [get_layer $layer] layer_number]
                                set drc_count [sizeof_collection [get_drc_error -filter "type==\"$type\" && layer_numbers=~*$layer_number*" -quiet]]
                                set drc($type,$layer) $drc_count
                                if {[info exists results(-highlight)]} {
                                        # Select the errors and then highlight selected errors, then clear selected errors
                                        gui_set_selected_errors -add [get_drc_error -filter "type==\"$type\" && layer_numbers=~*$layer_number*" -quiet]
                                        gui_change_error_highlight -add -color $color -selected
                                        gui_clear_selected_errors
                                }
                        }
                }
        
                # Find totals per type and per layer and overall total
                foreach type $drc(types) {
                        set total($type) [sizeof_collection [get_drc_error -filter "type==\"$type\"" -quiet]]
                }
                foreach layer $drc(layers) {
                        set layer_number [get_attribute [get_layer $layer] layer_number]
                        set total($layer) [sizeof_collection [get_drc_error -filter "layer_numbers=~*$layer_number*" -quiet]]
                }
                set total(all) [sizeof_collection [get_drc_errors]]

                # Print out Layer list header
                set layer_count 0
                echo ""
                echo -n [format "%${stlen}s |" ""]
                foreach layer $drc(layers) {
                        if {$total($layer) > 0} {echo -n [format "%6s" $layer]; incr layer_count}
                }
                echo [format " |%6s" "TOTAL"]
                set sep [string repeat "-" [expr $stlen + [expr [expr $layer_count + 2] * 6]]]; echo $sep

                # Print the DRC table. If any row/column totals 0, do not print
                foreach type $drc(types) {
                        if {$total($type) > 0} {
                        echo -n [format "%${stlen}s |" $type]  
                                foreach layer $drc(layers) {
                                        if {$total($layer) > 0} {
                                                if {$drc($type,$layer) > 0} {
                                                        echo -n [format "%6d" $drc($type,$layer)]
                                                } else {echo -n [format "%6s" "-"]}
                                        }
                                }
                        echo -n [format " |%6d" $total($type)]
                        echo ""
                        }
                }
                echo $sep
                echo -n [format "%${stlen}s |" "TOTAL"]
                foreach layer $drc(layers) {
                        if {$total($layer) > 0} {
                        echo -n [format "%6d" $total($layer)]
                        }
                }

                # Do not report total if following flags are passed
                if {![info exists results(-type)] && ![info exists results(-layer)] && ![info exists results(-ignore_type)]  && ![info exists results(-ignore_layer)]} {
                        echo [format " |%6d" $total(all)]
                } else {echo " |"}
        } else {
                echo "\n#################\nNo DRCs to report\n#################\n"
        }

        set end [clock seconds]
        echo [format "\nElapsed time : %20d Seconds" [expr $end - $begin]]
}
define_proc_attributes report_drc \
        -info "Report/Highlight routing DRCs by Layer and/or DRC_type\n" \
        -define_args {
                {-layer "Layer list on which to report DRC. eg: -layer {{metal2} {metal7}} " layer list optional}
                {-type "List of DRC types to report. eg: -type {{Short} {Less than NDR width}} " type list optional}
                {-ignore_layer "Layers to ignore. eg: -ignore_layer {{metal2} {metal7}} " ignore_layer list optional}
                {-ignore_type "DRCs to ignore. eg: -ignore_type {{Short} {Less than NDR width} {Macro pin connection by offset}} " ignore_type list optional}
                {-highlight "Highlight reported DRCs in the GUI" "" boolean optional}
                {-color "Highlight color. Default: red. eg: green" color string optional}
                {-add_to_highlight "Add to already highlighted DRCs in the GUI" "" boolean optional}
                {-err_cell "Err cell from which to report DRC. Default: {Detail Router}"  err_cell string optional}
        }
report_drc -highlight -color green
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 

#################
No DRCs to report
#################


Elapsed time :                    8 Seconds
start_gui
Warning: Could not read any link_library files. The link_library setting {"*", "stdcells-wc.db", "stdcells-bc.db", "dw_foundation.sldb"} may be invalid. (UID-349)

  Loading design 'cpu'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal6' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal7' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal8' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal9' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal10' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: The design has 4501 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Layer metal9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer metal10 is ignored for resistance and capacitance computation. (RCEX-019)
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Error: value not specified for option '-cells' (CMD-008)
