ENOMEM	,	V_80
"Unable to acquire AHB clock\n"	,	L_9
SUN4I_INT_CTL_REG	,	V_58
dev_get_drvdata	,	F_31
chip_select	,	V_22
SUN4I_CLK_CTL_CDR2	,	F_17
min_speed_hz	,	V_85
spi_master_put	,	F_53
jiffies_to_msecs	,	F_27
sun4i_spi_remove	,	F_54
SUN4I_CTL_CS_MANUAL	,	V_23
spi_master	,	V_29
len	,	V_6
dev	,	V_62
mclk_rate	,	V_32
sun4i_spi_probe	,	F_36
enable	,	V_18
SUN4I_CTL_CS_LEVEL	,	V_24
SPI_CPHA	,	V_46
sun4i_spi_transfer_one	,	F_13
"No spi IRQ specified\n"	,	L_5
devm_spi_register_master	,	F_51
tx_time	,	V_36
sun4i_spi_write	,	F_3
byte	,	V_8
sun4i_spi	,	V_1
base_addr	,	V_4
wait_for_completion_timeout	,	F_23
IRQ_HANDLED	,	V_68
SPI_CS_HIGH	,	V_26
"Unable to acquire module clock\n"	,	L_11
SUN4I_CLK_CTL_CDR1	,	F_19
of_node	,	V_91
SPI_CPOL	,	V_44
device	,	V_70
spi_master_get_devdata	,	F_10
status	,	V_67
tfr	,	V_31
IRQ_NONE	,	V_69
sun4i_spi_fill_fifo	,	F_7
"Unable to allocate SPI Master\n"	,	L_4
out	,	V_64
init_completion	,	F_47
SUN4I_CTL_CS_MASK	,	V_21
transfer_one	,	V_87
SUN4I_CTL_CPOL	,	V_45
mode_bits	,	V_89
SUN4I_XMIT_CNT_REG	,	V_57
num_chipselect	,	V_88
pm_runtime_disable	,	F_52
SUN4I_BURST_CNT	,	F_20
"Couldn't enable AHB clock\n"	,	L_2
clk_prepare_enable	,	F_32
EMSGSIZE	,	V_39
devm_ioremap_resource	,	F_40
u8	,	T_2
tx_len	,	V_37
err	,	V_72
max	,	F_22
cnt	,	V_7
irq	,	V_65
SUN4I_CTL_DHB	,	V_50
sun4i_spi_runtime_resume	,	F_30
SUN4I_CLK_CTL_DRS	,	V_54
spi_device	,	V_16
SUN4I_CTL_CS_ACTIVE_LOW	,	V_27
SUN4I_CTL_RF_RST	,	V_42
sspi	,	V_2
set_cs	,	V_86
"%s: timeout transferring %u bytes@%iHz for %i(%i)ms"	,	L_1
sun4i_spi_set_cs	,	F_9
SUN4I_CTL_CPHA	,	V_47
SUN4I_XMIT_CNT	,	F_21
jiffies	,	V_61
"Couldn't enable module clock\n"	,	L_3
auto_runtime_pm	,	V_92
complete	,	F_29
platform_device	,	V_76
SUN4I_CTL_ENABLE	,	V_73
SUN4I_FIFO_STA_RF_CNT_MASK	,	V_10
SUN4I_CLK_CTL_CDR2_MASK	,	V_53
tx_buf	,	V_14
"ahb"	,	L_8
err_pm_disable	,	V_94
sun4i_spi_read	,	F_1
hclk	,	V_71
size_t	,	T_3
reinit_completion	,	F_14
max_transfer_size	,	V_93
mode	,	V_25
"mod"	,	L_10
pdev	,	V_77
max_speed_hz	,	V_84
u32	,	T_1
reg	,	V_3
SUN4I_CTL_MASTER	,	V_74
platform_get_irq	,	F_43
sun4i_spi_drain_fifo	,	F_5
SUN4I_CLK_CTL_REG	,	V_55
SUN4I_FIFO_DEPTH	,	V_28
ret	,	V_38
res	,	V_79
"Cannot request IRQ\n"	,	L_7
SUN4I_CTL_REG	,	V_20
resource	,	V_78
SUN4I_RXDATA_REG	,	V_12
spi_transfer	,	V_30
mclk	,	V_51
SUN4I_FIFO_STA_RF_CNT_BITS	,	V_11
rx_buf	,	V_13
spi	,	V_17
done	,	V_40
ilog2	,	F_18
PTR_ERR	,	F_42
SUN4I_BURST_CNT_REG	,	V_56
sun4i_spi_max_transfer_size	,	F_12
clk_get_rate	,	F_15
ETIMEDOUT	,	V_63
pm_runtime_idle	,	F_50
sun4i_spi_handler	,	F_28
platform_get_resource	,	F_39
clk_set_rate	,	F_16
platform_set_drvdata	,	F_38
SPI_LSB_FIRST	,	V_48
ENXIO	,	V_83
SUN4I_INT_STA_REG	,	V_41
timeout	,	V_33
SPI_BPW_MASK	,	F_45
"cannot register SPI master\n"	,	L_13
dev_err	,	F_33
pm_runtime_set_active	,	F_48
msecs_to_jiffies	,	F_24
SUN4I_CTL_TF_RST	,	V_43
end	,	V_35
IORESOURCE_MEM	,	V_81
value	,	V_5
SUN4I_FIFO_STA_REG	,	V_9
pm_runtime_enable	,	F_49
dev_name	,	F_26
"sun4i-spi"	,	L_6
readl	,	F_2
devm_clk_get	,	F_46
writel	,	F_4
irqreturn_t	,	T_4
start	,	V_34
SUN4I_CTL_LMTF	,	V_49
dev_warn	,	F_25
clk_disable_unprepare	,	F_34
writeb	,	F_8
SUN4I_CTL_XCH	,	V_60
bits_per_word_mask	,	V_90
"Couldn't resume the device\n"	,	L_12
master	,	V_19
dev_id	,	V_66
sun4i_spi_runtime_suspend	,	F_35
speed_hz	,	V_52
SUN4I_INT_CTL_TC	,	V_59
SUN4I_CTL_TP	,	V_75
readb	,	F_6
SUN4I_TXDATA_REG	,	V_15
err_free_master	,	V_82
SUN4I_CTL_CS	,	F_11
spi_alloc_master	,	F_37
IS_ERR	,	F_41
devm_request_irq	,	F_44
