;redcode
;assert 1
	SPL 0, <412
	CMP 227, <120
	MOV -1, <-20
	MOV -7, <-20
	SUB #12, @20
	MOV -11, <-25
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	ADD 211, 60
	MOV -1, <-20
	SUB -1, <-2
	MOV @129, 106
	MOV @129, 106
	ADD 290, 60
	SUB -1, <-2
	SUB -27, -120
	JMN 290, 60
	SUB 207, <120
	SUB 207, <120
	MOV -11, <-25
	MOV -11, <-25
	MOV 227, 120
	JMZ -11, @-25
	MOV -11, <-25
	MOV @121, 106
	JMP <121, #106
	JMP <121, #106
	MOV @-27, <0
	MOV @1, @2
	ADD 121, 100
	SUB @0, 2
	JMN 211, 60
	JMN 211, 60
	SUB -1, <-2
	MOV -11, <-25
	ADD 211, 60
	MOV -11, <-25
	ADD 121, 100
	JMN 290, 60
	MOV -1, <-20
	JMN 211, 60
	CMP 227, <120
	SPL 0, <412
	ADD 290, 60
	MOV -1, <-20
	SPL 0, <412
	CMP 227, <120
	SPL 0, <412
	SPL 0, <412
	CMP 227, <120
