Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jul 17 21:04:04 2024
| Host         : matebook14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                 3           
TIMING-18  Warning   Missing input or output delay   13          
TIMING-20  Warning   Non-clocked latch               32          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7968)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7968)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[8]_rep__4/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/ALURes_out_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/RegWr_adout_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/RegWr_adout_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/RegWr_adout_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/RegWr_adout_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/RegWr_adout_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ex_mem/RegWrite_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/ALUCtrl_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/ALUCtrl_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/ALUCtrl_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/ALUCtrl_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/ALUCtrl_out_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/ALUsrc2_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/MemRead_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP1_out_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/OP2_out_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/Rs_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/Rs_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/Rs_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/Rs_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/Rs_out_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/Rt_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/Rt_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/Rt_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/Rt_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/Rt_out_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/Zero_OpCode_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/Zero_OpCode_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/Zero_OpCode_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/Zero_OpCode_out_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/branch_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex/sign_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[16]_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[17]_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[21]_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[22]_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: if_id/ID_ins_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/ALU_Res_out_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/Mem_Res_out_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/MemtoReg_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/MemtoReg_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/RegWr_adout_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/RegWr_adout_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/RegWr_adout_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/RegWr_adout_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/RegWr_adout_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/RegWrite_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: memwb/bus_B_out_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.701        0.000                      0                35417        0.070        0.000                      0                35417        9.500        0.000                       0                 17991  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 1.701        0.000                      0                35417        0.070        0.000                      0                35417        9.500        0.000                       0                 17991  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            if_id/ID_ins_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.877ns  (logic 8.801ns (49.232%)  route 9.076ns (50.768%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 24.880 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.563    21.253    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.377 r  id_ex/ID_pc_plus_4[31]_i_3/O
                         net (fo=72, routed)          0.546    21.922    id_ex/ID_pc_plus_4[31]_i_3_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.116    22.038 r  id_ex/ID_pc_plus_4[31]_i_1/O
                         net (fo=71, routed)          0.955    22.993    if_id/ID_ins_reg[0]_4
    SLICE_X5Y68          FDCE                                         r  if_id/ID_ins_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.497    24.880    if_id/clk
    SLICE_X5Y68          FDCE                                         r  if_id/ID_ins_reg[17]/C
                         clock pessimism              0.259    25.138    
                         clock uncertainty           -0.035    25.103    
    SLICE_X5Y68          FDCE (Setup_fdce_C_CE)      -0.409    24.694    if_id/ID_ins_reg[17]
  -------------------------------------------------------------------
                         required time                         24.694    
                         arrival time                         -22.993    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            if_id/ID_ins_reg[17]_rep/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.877ns  (logic 8.801ns (49.232%)  route 9.076ns (50.768%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 24.880 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.563    21.253    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.377 r  id_ex/ID_pc_plus_4[31]_i_3/O
                         net (fo=72, routed)          0.546    21.922    id_ex/ID_pc_plus_4[31]_i_3_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.116    22.038 r  id_ex/ID_pc_plus_4[31]_i_1/O
                         net (fo=71, routed)          0.955    22.993    if_id/ID_ins_reg[0]_4
    SLICE_X5Y68          FDCE                                         r  if_id/ID_ins_reg[17]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.497    24.880    if_id/clk
    SLICE_X5Y68          FDCE                                         r  if_id/ID_ins_reg[17]_rep/C
                         clock pessimism              0.259    25.138    
                         clock uncertainty           -0.035    25.103    
    SLICE_X5Y68          FDCE (Setup_fdce_C_CE)      -0.409    24.694    if_id/ID_ins_reg[17]_rep
  -------------------------------------------------------------------
                         required time                         24.694    
                         arrival time                         -22.993    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            if_id/ID_ins_reg[17]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.877ns  (logic 8.801ns (49.232%)  route 9.076ns (50.768%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 24.880 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.563    21.253    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.377 r  id_ex/ID_pc_plus_4[31]_i_3/O
                         net (fo=72, routed)          0.546    21.922    id_ex/ID_pc_plus_4[31]_i_3_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.116    22.038 r  id_ex/ID_pc_plus_4[31]_i_1/O
                         net (fo=71, routed)          0.955    22.993    if_id/ID_ins_reg[0]_4
    SLICE_X5Y68          FDCE                                         r  if_id/ID_ins_reg[17]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.497    24.880    if_id/clk
    SLICE_X5Y68          FDCE                                         r  if_id/ID_ins_reg[17]_rep__0/C
                         clock pessimism              0.259    25.138    
                         clock uncertainty           -0.035    25.103    
    SLICE_X5Y68          FDCE (Setup_fdce_C_CE)      -0.409    24.694    if_id/ID_ins_reg[17]_rep__0
  -------------------------------------------------------------------
                         required time                         24.694    
                         arrival time                         -22.993    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            if_id/ID_ins_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.845ns  (logic 8.801ns (49.319%)  route 9.044ns (50.681%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 24.879 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.563    21.253    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.377 r  id_ex/ID_pc_plus_4[31]_i_3/O
                         net (fo=72, routed)          0.546    21.922    id_ex/ID_pc_plus_4[31]_i_3_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.116    22.038 r  id_ex/ID_pc_plus_4[31]_i_1/O
                         net (fo=71, routed)          0.923    22.962    if_id/ID_ins_reg[0]_4
    SLICE_X7Y69          FDCE                                         r  if_id/ID_ins_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.496    24.879    if_id/clk
    SLICE_X7Y69          FDCE                                         r  if_id/ID_ins_reg[11]/C
                         clock pessimism              0.259    25.137    
                         clock uncertainty           -0.035    25.102    
    SLICE_X7Y69          FDCE (Setup_fdce_C_CE)      -0.409    24.693    if_id/ID_ins_reg[11]
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                         -22.962    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            if_id/ID_ins_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.845ns  (logic 8.801ns (49.319%)  route 9.044ns (50.681%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 24.879 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.563    21.253    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.377 r  id_ex/ID_pc_plus_4[31]_i_3/O
                         net (fo=72, routed)          0.546    21.922    id_ex/ID_pc_plus_4[31]_i_3_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.116    22.038 r  id_ex/ID_pc_plus_4[31]_i_1/O
                         net (fo=71, routed)          0.923    22.962    if_id/ID_ins_reg[0]_4
    SLICE_X7Y69          FDCE                                         r  if_id/ID_ins_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.496    24.879    if_id/clk
    SLICE_X7Y69          FDCE                                         r  if_id/ID_ins_reg[25]/C
                         clock pessimism              0.259    25.137    
                         clock uncertainty           -0.035    25.102    
    SLICE_X7Y69          FDCE (Setup_fdce_C_CE)      -0.409    24.693    if_id/ID_ins_reg[25]
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                         -22.962    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            if_id/ID_pc_plus_4_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.845ns  (logic 8.801ns (49.319%)  route 9.044ns (50.681%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 24.879 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.563    21.253    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.377 r  id_ex/ID_pc_plus_4[31]_i_3/O
                         net (fo=72, routed)          0.546    21.922    id_ex/ID_pc_plus_4[31]_i_3_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.116    22.038 r  id_ex/ID_pc_plus_4[31]_i_1/O
                         net (fo=71, routed)          0.923    22.962    if_id/ID_ins_reg[0]_4
    SLICE_X7Y69          FDCE                                         r  if_id/ID_pc_plus_4_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.496    24.879    if_id/clk
    SLICE_X7Y69          FDCE                                         r  if_id/ID_pc_plus_4_reg[26]/C
                         clock pessimism              0.259    25.137    
                         clock uncertainty           -0.035    25.102    
    SLICE_X7Y69          FDCE (Setup_fdce_C_CE)      -0.409    24.693    if_id/ID_pc_plus_4_reg[26]
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                         -22.962    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            if_id/ID_pc_plus_4_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.845ns  (logic 8.801ns (49.319%)  route 9.044ns (50.681%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 24.879 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.563    21.253    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.377 r  id_ex/ID_pc_plus_4[31]_i_3/O
                         net (fo=72, routed)          0.546    21.922    id_ex/ID_pc_plus_4[31]_i_3_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.116    22.038 r  id_ex/ID_pc_plus_4[31]_i_1/O
                         net (fo=71, routed)          0.923    22.962    if_id/ID_ins_reg[0]_4
    SLICE_X7Y69          FDCE                                         r  if_id/ID_pc_plus_4_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.496    24.879    if_id/clk
    SLICE_X7Y69          FDCE                                         r  if_id/ID_pc_plus_4_reg[27]/C
                         clock pessimism              0.259    25.137    
                         clock uncertainty           -0.035    25.102    
    SLICE_X7Y69          FDCE (Setup_fdce_C_CE)      -0.409    24.693    if_id/ID_pc_plus_4_reg[27]
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                         -22.962    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            if_id/ID_pc_plus_4_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.762ns  (logic 8.801ns (49.550%)  route 8.961ns (50.450%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 24.812 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.563    21.253    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.377 r  id_ex/ID_pc_plus_4[31]_i_3/O
                         net (fo=72, routed)          0.546    21.922    id_ex/ID_pc_plus_4[31]_i_3_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.116    22.038 r  id_ex/ID_pc_plus_4[31]_i_1/O
                         net (fo=71, routed)          0.840    22.878    if_id/ID_ins_reg[0]_4
    SLICE_X13Y70         FDCE                                         r  if_id/ID_pc_plus_4_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.429    24.812    if_id/clk
    SLICE_X13Y70         FDCE                                         r  if_id/ID_pc_plus_4_reg[20]/C
                         clock pessimism              0.273    25.084    
                         clock uncertainty           -0.035    25.049    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.409    24.640    if_id/ID_pc_plus_4_reg[20]
  -------------------------------------------------------------------
                         required time                         24.640    
                         arrival time                         -22.878    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            if_id/ID_pc_plus_4_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.762ns  (logic 8.801ns (49.550%)  route 8.961ns (50.450%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 24.812 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.563    21.253    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.377 r  id_ex/ID_pc_plus_4[31]_i_3/O
                         net (fo=72, routed)          0.546    21.922    id_ex/ID_pc_plus_4[31]_i_3_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.116    22.038 r  id_ex/ID_pc_plus_4[31]_i_1/O
                         net (fo=71, routed)          0.840    22.878    if_id/ID_ins_reg[0]_4
    SLICE_X13Y70         FDCE                                         r  if_id/ID_pc_plus_4_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.429    24.812    if_id/clk
    SLICE_X13Y70         FDCE                                         r  if_id/ID_pc_plus_4_reg[21]/C
                         clock pessimism              0.273    25.084    
                         clock uncertainty           -0.035    25.049    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.409    24.640    if_id/ID_pc_plus_4_reg[21]
  -------------------------------------------------------------------
                         required time                         24.640    
                         arrival time                         -22.878    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            if_id/ID_pc_plus_4_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.762ns  (logic 8.801ns (49.550%)  route 8.961ns (50.450%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 24.812 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.563    21.253    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.377 r  id_ex/ID_pc_plus_4[31]_i_3/O
                         net (fo=72, routed)          0.546    21.922    id_ex/ID_pc_plus_4[31]_i_3_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.116    22.038 r  id_ex/ID_pc_plus_4[31]_i_1/O
                         net (fo=71, routed)          0.840    22.878    if_id/ID_ins_reg[0]_4
    SLICE_X13Y70         FDCE                                         r  if_id/ID_pc_plus_4_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.429    24.812    if_id/clk
    SLICE_X13Y70         FDCE                                         r  if_id/ID_pc_plus_4_reg[24]/C
                         clock pessimism              0.273    25.084    
                         clock uncertainty           -0.035    25.049    
    SLICE_X13Y70         FDCE (Setup_fdce_C_CE)      -0.409    24.640    if_id/ID_pc_plus_4_reg[24]
  -------------------------------------------------------------------
                         required time                         24.640    
                         arrival time                         -22.878    
  -------------------------------------------------------------------
                         slack                                  1.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 memwb/Mem_Res_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RegFile/RF_data_reg[19][10]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (44.003%)  route 0.237ns (55.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.560     1.485    memwb/clk
    SLICE_X36Y59         FDRE                                         r  memwb/Mem_Res_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  memwb/Mem_Res_out_reg[10]/Q
                         net (fo=1, routed)           0.237     1.863    memwb/Mem_Res_out[10]
    SLICE_X35Y60         LUT5 (Prop_lut5_I2_O)        0.045     1.908 r  memwb/RF_data[31][10]_i_1/O
                         net (fo=44, routed)          0.000     1.908    RegFile/RF_data_reg[2][10]_0
    SLICE_X35Y60         FDCE                                         r  RegFile/RF_data_reg[19][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.826     1.997    RegFile/clk_IBUF_BUFG
    SLICE_X35Y60         FDCE                                         r  RegFile/RF_data_reg[19][10]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X35Y60         FDCE (Hold_fdce_C_D)         0.091     1.838    RegFile/RF_data_reg[19][10]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ex_mem/Mem2Reg_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memwb/MemtoReg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.562     1.487    ex_mem/clk
    SLICE_X13Y61         FDCE                                         r  ex_mem/Mem2Reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  ex_mem/Mem2Reg_out_reg[1]/Q
                         net (fo=1, routed)           0.101     1.729    memwb/D[1]
    SLICE_X15Y60         FDRE                                         r  memwb/MemtoReg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.831     2.002    memwb/clk
    SLICE_X15Y60         FDRE                                         r  memwb/MemtoReg_out_reg[1]/C
                         clock pessimism             -0.498     1.503    
    SLICE_X15Y60         FDRE (Hold_fdre_C_D)         0.072     1.575    memwb/MemtoReg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ex_mem/pc_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memwb/bus_B_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.784%)  route 0.317ns (71.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.559     1.484    ex_mem/clk
    SLICE_X32Y60         FDCE                                         r  ex_mem/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.128     1.612 r  ex_mem/pc_out_reg[6]/Q
                         net (fo=1, routed)           0.317     1.929    memwb/bus_B_out_reg[31]_0[6]
    SLICE_X36Y59         FDRE                                         r  memwb/bus_B_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.828     1.999    memwb/clk
    SLICE_X36Y59         FDRE                                         r  memwb/bus_B_out_reg[6]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.021     1.770    memwb/bus_B_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ex_mem/pc_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memwb/bus_B_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.560     1.485    ex_mem/clk
    SLICE_X15Y63         FDCE                                         r  ex_mem/pc_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  ex_mem/pc_out_reg[7]/Q
                         net (fo=1, routed)           0.110     1.736    memwb/bus_B_out_reg[31]_0[7]
    SLICE_X15Y62         FDRE                                         r  memwb/bus_B_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.829     2.000    memwb/clk
    SLICE_X15Y62         FDRE                                         r  memwb/bus_B_out_reg[7]/C
                         clock pessimism             -0.498     1.501    
    SLICE_X15Y62         FDRE (Hold_fdre_C_D)         0.070     1.571    memwb/bus_B_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ex_mem/pc_out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memwb/bus_B_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.581     1.506    ex_mem/clk
    SLICE_X7Y71          FDCE                                         r  ex_mem/pc_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  ex_mem/pc_out_reg[26]/Q
                         net (fo=1, routed)           0.112     1.759    memwb/bus_B_out_reg[31]_0[26]
    SLICE_X7Y70          FDRE                                         r  memwb/bus_B_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.850     2.021    memwb/clk
    SLICE_X7Y70          FDRE                                         r  memwb/bus_B_out_reg[26]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X7Y70          FDRE (Hold_fdre_C_D)         0.066     1.587    memwb/bus_B_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 id_ex/databus2_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ex_mem/OP2_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.562     1.487    id_ex/clk
    SLICE_X14Y61         FDCE                                         r  id_ex/databus2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDCE (Prop_fdce_C_Q)         0.148     1.635 r  id_ex/databus2_out_reg[0]/Q
                         net (fo=1, routed)           0.057     1.693    id_ex/databus2[0]
    SLICE_X14Y61         LUT6 (Prop_lut6_I2_O)        0.098     1.791 r  id_ex/OP2_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.791    ex_mem/memwritedata[0]
    SLICE_X14Y61         FDCE                                         r  ex_mem/OP2_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.831     2.002    ex_mem/clk
    SLICE_X14Y61         FDCE                                         r  ex_mem/OP2_out_reg[0]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X14Y61         FDCE (Hold_fdce_C_D)         0.121     1.608    ex_mem/OP2_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ex_mem/pc_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memwb/bus_B_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.560     1.485    ex_mem/clk
    SLICE_X14Y63         FDCE                                         r  ex_mem/pc_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  ex_mem/pc_out_reg[9]/Q
                         net (fo=1, routed)           0.110     1.759    memwb/bus_B_out_reg[31]_0[9]
    SLICE_X15Y62         FDRE                                         r  memwb/bus_B_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.829     2.000    memwb/clk
    SLICE_X15Y62         FDRE                                         r  memwb/bus_B_out_reg[9]/C
                         clock pessimism             -0.498     1.501    
    SLICE_X15Y62         FDRE (Hold_fdre_C_D)         0.072     1.573    memwb/bus_B_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 if_id/ID_pc_plus_4_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            id_ex/PC_4_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.556     1.481    if_id/clk
    SLICE_X8Y69          FDCE                                         r  if_id/ID_pc_plus_4_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDCE (Prop_fdce_C_Q)         0.164     1.645 r  if_id/ID_pc_plus_4_reg[22]/Q
                         net (fo=1, routed)           0.082     1.727    if_id/IF_ID_PC4[22]
    SLICE_X9Y69          LUT2 (Prop_lut2_I0_O)        0.045     1.772 r  if_id/PC_4_out[22]_i_1/O
                         net (fo=1, routed)           0.000     1.772    id_ex/p_1_in[22]
    SLICE_X9Y69          FDCE                                         r  id_ex/PC_4_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.823     1.994    id_ex/clk
    SLICE_X9Y69          FDCE                                         r  id_ex/PC_4_out_reg[22]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X9Y69          FDCE (Hold_fdce_C_D)         0.092     1.586    id_ex/PC_4_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ex_mem/RegWr_adout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memwb/RegWr_adout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.560     1.485    ex_mem/clk
    SLICE_X13Y63         FDCE                                         r  ex_mem/RegWr_adout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  ex_mem/RegWr_adout_reg[1]/Q
                         net (fo=3, routed)           0.125     1.752    memwb/RegWr_adout_reg[4]_2[1]
    SLICE_X14Y62         FDRE                                         r  memwb/RegWr_adout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.829     2.000    memwb/clk
    SLICE_X14Y62         FDRE                                         r  memwb/RegWr_adout_reg[1]/C
                         clock pessimism             -0.498     1.501    
    SLICE_X14Y62         FDRE (Hold_fdre_C_D)         0.063     1.564    memwb/RegWr_adout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ex_mem/RegWr_adout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memwb/RegWr_adout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.611%)  route 0.138ns (49.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.561     1.486    ex_mem/clk
    SLICE_X13Y62         FDCE                                         r  ex_mem/RegWr_adout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  ex_mem/RegWr_adout_reg[0]/Q
                         net (fo=3, routed)           0.138     1.765    memwb/RegWr_adout_reg[4]_2[0]
    SLICE_X13Y60         FDRE                                         r  memwb/RegWr_adout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.831     2.002    memwb/clk
    SLICE_X13Y60         FDRE                                         r  memwb/RegWr_adout_reg[0]/C
                         clock pessimism             -0.498     1.503    
    SLICE_X13Y60         FDRE (Hold_fdre_C_D)         0.070     1.573    memwb/RegWr_adout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X12Y65   PC_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y68    PC_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X10Y66   PC_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X9Y67    PC_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X5Y69    PC_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X13Y72   PC_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X10Y66   PC_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X9Y61    PC_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X10Y66   PC_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y65   PC_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y65   PC_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y68    PC_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y68    PC_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X10Y66   PC_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X10Y66   PC_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X9Y67    PC_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X9Y67    PC_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y69    PC_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y69    PC_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y65   PC_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X12Y65   PC_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y68    PC_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y68    PC_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X10Y66   PC_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X10Y66   PC_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X9Y67    PC_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X9Y67    PC_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y69    PC_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y69    PC_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.953ns  (logic 8.809ns (46.479%)  route 10.144ns (53.521%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.567    21.257    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  id_ex/OP1_out[31]_i_4/O
                         net (fo=170, routed)         1.914    23.294    id_ex/flush[0]
    SLICE_X14Y71         LUT5 (Prop_lut5_I3_O)        0.124    23.418 r  id_ex/PC_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.651    24.069    id_ex_n_79
    SLICE_X12Y71         LDCE                                         r  PC_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.816ns  (logic 8.809ns (46.817%)  route 10.007ns (53.183%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.567    21.257    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  id_ex/OP1_out[31]_i_4/O
                         net (fo=170, routed)         1.786    23.167    id_ex/flush[0]
    SLICE_X13Y70         LUT5 (Prop_lut5_I3_O)        0.124    23.291 r  id_ex/PC_next_reg[21]_i_1/O
                         net (fo=1, routed)           0.642    23.932    id_ex_n_89
    SLICE_X12Y70         LDCE                                         r  PC_next_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.789ns  (logic 8.809ns (46.883%)  route 9.980ns (53.117%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.567    21.257    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  id_ex/OP1_out[31]_i_4/O
                         net (fo=170, routed)         1.763    23.143    id_ex/flush[0]
    SLICE_X13Y71         LUT5 (Prop_lut5_I3_O)        0.124    23.267 r  id_ex/PC_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.639    23.906    id_ex_n_81
    SLICE_X12Y71         LDCE                                         r  PC_next_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.768ns  (logic 8.809ns (46.935%)  route 9.959ns (53.065%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.567    21.257    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  id_ex/OP1_out[31]_i_4/O
                         net (fo=170, routed)         2.058    23.438    id_ex/flush[0]
    SLICE_X14Y71         LUT5 (Prop_lut5_I3_O)        0.124    23.562 r  id_ex/PC_next_reg[25]_i_1/O
                         net (fo=1, routed)           0.323    23.885    id_ex_n_85
    SLICE_X13Y71         LDCE                                         r  PC_next_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.763ns  (logic 8.809ns (46.948%)  route 9.954ns (53.052%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.567    21.257    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  id_ex/OP1_out[31]_i_4/O
                         net (fo=170, routed)         1.905    23.285    id_ex/flush[0]
    SLICE_X14Y71         LUT5 (Prop_lut5_I3_O)        0.124    23.409 r  id_ex/PC_next_reg[27]_i_1/O
                         net (fo=1, routed)           0.471    23.880    id_ex_n_83
    SLICE_X14Y73         LDCE                                         r  PC_next_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.671ns  (logic 8.809ns (47.181%)  route 9.862ns (52.819%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.567    21.257    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  id_ex/OP1_out[31]_i_4/O
                         net (fo=170, routed)         1.555    22.936    id_ex/flush[0]
    SLICE_X13Y68         LUT5 (Prop_lut5_I3_O)        0.124    23.060 r  id_ex/PC_next_reg[20]_i_1/O
                         net (fo=1, routed)           0.727    23.787    id_ex_n_90
    SLICE_X12Y68         LDCE                                         r  PC_next_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.636ns  (logic 8.809ns (47.268%)  route 9.827ns (52.732%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.567    21.257    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  id_ex/OP1_out[31]_i_4/O
                         net (fo=170, routed)         1.919    23.299    id_ex/flush[0]
    SLICE_X6Y68          LUT5 (Prop_lut5_I3_O)        0.124    23.423 r  id_ex/PC_next_reg[18]_i_1/O
                         net (fo=1, routed)           0.330    23.753    id_ex_n_92
    SLICE_X6Y69          LDCE                                         r  PC_next_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.622ns  (logic 8.809ns (47.304%)  route 9.813ns (52.696%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.567    21.257    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  id_ex/OP1_out[31]_i_4/O
                         net (fo=170, routed)         1.590    22.970    id_ex/flush[0]
    SLICE_X13Y71         LUT5 (Prop_lut5_I3_O)        0.124    23.094 r  id_ex/PC_next_reg[26]_i_1/O
                         net (fo=1, routed)           0.644    23.738    id_ex_n_84
    SLICE_X13Y71         LDCE                                         r  PC_next_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.534ns  (logic 8.809ns (47.529%)  route 9.725ns (52.471%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.567    21.257    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  id_ex/OP1_out[31]_i_4/O
                         net (fo=170, routed)         1.564    22.945    id_ex/flush[0]
    SLICE_X11Y60         LUT5 (Prop_lut5_I3_O)        0.124    23.069 r  id_ex/PC_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.582    23.650    id_ex_n_103
    SLICE_X7Y59          LDCE                                         r  PC_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex/Rs_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.449ns  (logic 8.809ns (47.747%)  route 9.640ns (52.253%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.553     5.116    id_ex/clk
    SLICE_X12Y62         FDCE                                         r  id_ex/Rs_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.478     5.594 r  id_ex/Rs_out_reg[0]/Q
                         net (fo=3, routed)           0.843     6.437    ex_mem/ID_EX_rs[0]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.295     6.732 f  ex_mem/out0_i_41/O
                         net (fo=1, routed)           0.653     7.385    id_ex/out0
    SLICE_X12Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.509 f  id_ex/out0_i_35/O
                         net (fo=34, routed)          0.674     8.184    id_ex/MUX_B1[1]
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.120     8.304 r  id_ex/out0_i_37/O
                         net (fo=26, routed)          0.954     9.258    id_ex/out0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.327     9.585 r  id_ex/out0__0_i_9/O
                         net (fo=11, routed)          0.603    10.188    alu/ALU1[8]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    14.224 r  alu/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.226    alu/out0__0_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.744 r  alu/out0__1/P[3]
                         net (fo=2, routed)           0.844    16.587    alu/out0__1_n_102
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.124    16.711 r  alu/ALURes_out[23]_i_14/O
                         net (fo=1, routed)           0.000    16.711    alu/ALURes_out[23]_i_14_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.243 r  alu/ALURes_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.243    alu/ALURes_out_reg[23]_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.357 r  alu/ALURes_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.357    alu/ALURes_out_reg[27]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.579 r  alu/ALURes_out_reg[29]_i_6/O[0]
                         net (fo=1, routed)           0.703    18.282    id_ex/ALURes_out_reg[31][0]
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.299    18.581 r  id_ex/ALURes_out[28]_i_6/O
                         net (fo=1, routed)           0.656    19.237    id_ex/ALURes_out[28]_i_6_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    19.361 r  id_ex/ALURes_out[28]_i_1/O
                         net (fo=2, routed)           0.586    19.947    id_ex/ALU_out[28]
    SLICE_X8Y60          LUT4 (Prop_lut4_I1_O)        0.124    20.071 r  id_ex/ID_pc_plus_4[31]_i_14/O
                         net (fo=1, routed)           0.495    20.566    id_ex/ID_pc_plus_4[31]_i_14_n_0
    SLICE_X9Y60          LUT4 (Prop_lut4_I3_O)        0.124    20.690 r  id_ex/ID_pc_plus_4[31]_i_7/O
                         net (fo=3, routed)           0.567    21.257    id_ex/ID_pc_plus_4[31]_i_7_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.124    21.381 r  id_ex/OP1_out[31]_i_4/O
                         net (fo=170, routed)         1.488    22.868    id_ex/flush[0]
    SLICE_X11Y69         LUT5 (Prop_lut5_I3_O)        0.124    22.992 r  id_ex/PC_next_reg[23]_i_1/O
                         net (fo=1, routed)           0.574    23.566    id_ex_n_87
    SLICE_X6Y69          LDCE                                         r  PC_next_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.209ns (48.448%)  route 0.222ns (51.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.560     1.485    clk_IBUF_BUFG
    SLICE_X12Y65         FDCE                                         r  PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  PC_reg[0]/Q
                         net (fo=3, routed)           0.106     1.756    id_ex/PC_reg[31]_1[0]
    SLICE_X13Y65         LUT5 (Prop_lut5_I0_O)        0.045     1.801 r  id_ex/PC_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     1.917    id_ex_n_110
    SLICE_X13Y65         LDCE                                         r  PC_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.227ns (51.858%)  route 0.211ns (48.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.556     1.481    clk_IBUF_BUFG
    SLICE_X9Y69          FDCE                                         r  PC_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDCE (Prop_fdce_C_Q)         0.128     1.609 r  PC_reg[22]/Q
                         net (fo=2, routed)           0.156     1.765    id_ex/PC_reg[31]_1[22]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.099     1.864 r  id_ex/PC_next_reg[22]_i_1/O
                         net (fo=1, routed)           0.055     1.919    id_ex_n_88
    SLICE_X8Y70          LDCE                                         r  PC_next_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.691%)  route 0.260ns (58.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.558     1.483    clk_IBUF_BUFG
    SLICE_X9Y67          FDCE                                         r  PC_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.141     1.624 r  PC_reg[12]/Q
                         net (fo=2, routed)           0.148     1.773    id_ex/PC_reg[31]_1[12]
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  id_ex/PC_next_reg[12]_i_1/O
                         net (fo=1, routed)           0.112     1.930    id_ex_n_98
    SLICE_X8Y67          LDCE                                         r  PC_next_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.186ns (39.376%)  route 0.286ns (60.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.554     1.479    clk_IBUF_BUFG
    SLICE_X13Y72         FDCE                                         r  PC_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  PC_reg[30]/Q
                         net (fo=2, routed)           0.286     1.907    id_ex/PC_reg[31]_1[30]
    SLICE_X13Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.952 r  id_ex/PC_next_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     1.952    id_ex_n_80
    SLICE_X13Y71         LDCE                                         r  PC_next_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.209ns (38.480%)  route 0.334ns (61.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.554     1.479    clk_IBUF_BUFG
    SLICE_X14Y71         FDCE                                         r  PC_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_fdce_C_Q)         0.164     1.643 r  PC_reg[25]/Q
                         net (fo=2, routed)           0.233     1.877    id_ex/PC_reg[31]_1[25]
    SLICE_X14Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.922 r  id_ex/PC_next_reg[25]_i_1/O
                         net (fo=1, routed)           0.101     2.023    id_ex_n_85
    SLICE_X13Y71         LDCE                                         r  PC_next_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.186ns (33.841%)  route 0.364ns (66.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.552     1.477    clk_IBUF_BUFG
    SLICE_X13Y73         FDCE                                         r  PC_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  PC_reg[27]/Q
                         net (fo=2, routed)           0.198     1.816    id_ex/PC_reg[31]_1[27]
    SLICE_X14Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.861 r  id_ex/PC_next_reg[27]_i_1/O
                         net (fo=1, routed)           0.166     2.027    id_ex_n_83
    SLICE_X14Y73         LDCE                                         r  PC_next_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.209ns (37.861%)  route 0.343ns (62.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.584     1.509    clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  PC_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDCE (Prop_fdce_C_Q)         0.164     1.673 r  PC_reg[18]/Q
                         net (fo=2, routed)           0.233     1.907    id_ex/PC_reg[31]_1[18]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.045     1.952 r  id_ex/PC_next_reg[18]_i_1/O
                         net (fo=1, routed)           0.110     2.061    id_ex_n_92
    SLICE_X6Y69          LDCE                                         r  PC_next_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.209ns (35.207%)  route 0.385ns (64.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.554     1.479    clk_IBUF_BUFG
    SLICE_X12Y72         FDCE                                         r  PC_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDCE (Prop_fdce_C_Q)         0.164     1.643 r  PC_reg[31]/Q
                         net (fo=2, routed)           0.179     1.822    id_ex/PC_reg[31]_1[31]
    SLICE_X14Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.867 r  id_ex/PC_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.206     2.073    id_ex_n_79
    SLICE_X12Y71         LDCE                                         r  PC_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.209ns (34.171%)  route 0.403ns (65.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.554     1.479    clk_IBUF_BUFG
    SLICE_X12Y72         FDCE                                         r  PC_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDCE (Prop_fdce_C_Q)         0.164     1.643 r  PC_reg[29]/Q
                         net (fo=2, routed)           0.203     1.846    id_ex/PC_reg[31]_1[29]
    SLICE_X13Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.891 r  id_ex/PC_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.200     2.091    id_ex_n_81
    SLICE_X12Y71         LDCE                                         r  PC_next_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.209ns (34.437%)  route 0.398ns (65.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.560     1.485    clk_IBUF_BUFG
    SLICE_X10Y65         FDCE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  PC_reg[6]/Q
                         net (fo=131, routed)         0.226     1.876    id_ex/PC_reg[31]_1[6]
    SLICE_X9Y66          LUT5 (Prop_lut5_I0_O)        0.045     1.921 r  id_ex/PC_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.171     2.092    id_ex_n_104
    SLICE_X9Y65          LDCE                                         r  PC_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay         17917 Endpoints
Min Delay         17917 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            datamem/RAM_data_reg[18][0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.642ns  (logic 1.526ns (15.824%)  route 8.116ns (84.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.526     1.526 f  reset_IBUF_inst/O
                         net (fo=17885, routed)       8.116     9.642    datamem/reset
    SLICE_X64Y0          FDCE                                         f  datamem/RAM_data_reg[18][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.520     4.904    datamem/clk
    SLICE_X64Y0          FDCE                                         r  datamem/RAM_data_reg[18][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            datamem/RAM_data_reg[18][25]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.642ns  (logic 1.526ns (15.824%)  route 8.116ns (84.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.526     1.526 f  reset_IBUF_inst/O
                         net (fo=17885, routed)       8.116     9.642    datamem/reset
    SLICE_X64Y0          FDCE                                         f  datamem/RAM_data_reg[18][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.520     4.904    datamem/clk
    SLICE_X64Y0          FDCE                                         r  datamem/RAM_data_reg[18][25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            datamem/RAM_data_reg[18][3]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.642ns  (logic 1.526ns (15.824%)  route 8.116ns (84.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.526     1.526 f  reset_IBUF_inst/O
                         net (fo=17885, routed)       8.116     9.642    datamem/reset
    SLICE_X64Y0          FDCE                                         f  datamem/RAM_data_reg[18][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.520     4.904    datamem/clk
    SLICE_X64Y0          FDCE                                         r  datamem/RAM_data_reg[18][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            datamem/RAM_data_reg[18][7]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.642ns  (logic 1.526ns (15.824%)  route 8.116ns (84.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.526     1.526 f  reset_IBUF_inst/O
                         net (fo=17885, routed)       8.116     9.642    datamem/reset
    SLICE_X64Y0          FDCE                                         f  datamem/RAM_data_reg[18][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.520     4.904    datamem/clk
    SLICE_X64Y0          FDCE                                         r  datamem/RAM_data_reg[18][7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            datamem/RAM_data_reg[26][0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.457ns  (logic 1.526ns (16.133%)  route 7.932ns (83.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.526     1.526 f  reset_IBUF_inst/O
                         net (fo=17885, routed)       7.932     9.457    datamem/reset
    SLICE_X62Y5          FDCE                                         f  datamem/RAM_data_reg[26][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.519     4.903    datamem/clk
    SLICE_X62Y5          FDCE                                         r  datamem/RAM_data_reg[26][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            datamem/RAM_data_reg[26][25]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.457ns  (logic 1.526ns (16.133%)  route 7.932ns (83.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.526     1.526 f  reset_IBUF_inst/O
                         net (fo=17885, routed)       7.932     9.457    datamem/reset
    SLICE_X62Y5          FDCE                                         f  datamem/RAM_data_reg[26][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.519     4.903    datamem/clk
    SLICE_X62Y5          FDCE                                         r  datamem/RAM_data_reg[26][25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            datamem/RAM_data_reg[26][3]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.457ns  (logic 1.526ns (16.133%)  route 7.932ns (83.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.526     1.526 f  reset_IBUF_inst/O
                         net (fo=17885, routed)       7.932     9.457    datamem/reset
    SLICE_X62Y5          FDCE                                         f  datamem/RAM_data_reg[26][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.519     4.903    datamem/clk
    SLICE_X62Y5          FDCE                                         r  datamem/RAM_data_reg[26][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            datamem/RAM_data_reg[26][7]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.457ns  (logic 1.526ns (16.133%)  route 7.932ns (83.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.526     1.526 f  reset_IBUF_inst/O
                         net (fo=17885, routed)       7.932     9.457    datamem/reset
    SLICE_X62Y5          FDCE                                         f  datamem/RAM_data_reg[26][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.519     4.903    datamem/clk
    SLICE_X62Y5          FDCE                                         r  datamem/RAM_data_reg[26][7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            datamem/RAM_data_reg[22][0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.453ns  (logic 1.526ns (16.140%)  route 7.927ns (83.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.526     1.526 f  reset_IBUF_inst/O
                         net (fo=17885, routed)       7.927     9.453    datamem/reset
    SLICE_X63Y5          FDCE                                         f  datamem/RAM_data_reg[22][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.519     4.903    datamem/clk
    SLICE_X63Y5          FDCE                                         r  datamem/RAM_data_reg[22][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            datamem/RAM_data_reg[22][25]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.453ns  (logic 1.526ns (16.140%)  route 7.927ns (83.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B22                  IBUF (Prop_ibuf_I_O)         1.526     1.526 f  reset_IBUF_inst/O
                         net (fo=17885, routed)       7.927     9.453    datamem/reset
    SLICE_X63Y5          FDCE                                         f  datamem/RAM_data_reg[22][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430     1.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       1.519     4.903    datamem/clk
    SLICE_X63Y5          FDCE                                         r  datamem/RAM_data_reg[22][25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         LDCE                         0.000     0.000 r  PC_next_reg[0]/G
    SLICE_X13Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  PC_next_reg[0]/Q
                         net (fo=1, routed)           0.087     0.245    PC_next[0]
    SLICE_X12Y65         FDCE                                         r  PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.827     1.998    clk_IBUF_BUFG
    SLICE_X12Y65         FDCE                                         r  PC_reg[0]/C

Slack:                    inf
  Source:                 PC_next_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         LDCE                         0.000     0.000 r  PC_next_reg[30]/G
    SLICE_X13Y71         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  PC_next_reg[30]/Q
                         net (fo=1, routed)           0.110     0.268    PC_next[30]
    SLICE_X13Y72         FDCE                                         r  PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.820     1.991    clk_IBUF_BUFG
    SLICE_X13Y72         FDCE                                         r  PC_reg[30]/C

Slack:                    inf
  Source:                 PC_next_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         LDCE                         0.000     0.000 r  PC_next_reg[14]/G
    SLICE_X13Y71         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  PC_next_reg[14]/Q
                         net (fo=1, routed)           0.112     0.270    PC_next[14]
    SLICE_X13Y72         FDCE                                         r  PC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.820     1.991    clk_IBUF_BUFG
    SLICE_X13Y72         FDCE                                         r  PC_reg[14]/C

Slack:                    inf
  Source:                 PC_next_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          LDCE                         0.000     0.000 r  PC_next_reg[22]/G
    SLICE_X8Y70          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  PC_next_reg[22]/Q
                         net (fo=1, routed)           0.110     0.288    PC_next[22]
    SLICE_X9Y69          FDCE                                         r  PC_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.823     1.994    clk_IBUF_BUFG
    SLICE_X9Y69          FDCE                                         r  PC_reg[22]/C

Slack:                    inf
  Source:                 PC_next_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          LDCE                         0.000     0.000 r  PC_next_reg[10]/G
    SLICE_X6Y67          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  PC_next_reg[10]/Q
                         net (fo=1, routed)           0.112     0.290    PC_next[10]
    SLICE_X6Y68          FDCE                                         r  PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.853     2.023    clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  PC_reg[10]/C

Slack:                    inf
  Source:                 PC_next_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          LDCE                         0.000     0.000 r  PC_next_reg[2]/G
    SLICE_X8Y61          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  PC_next_reg[2]/Q
                         net (fo=1, routed)           0.112     0.290    PC_next[2]
    SLICE_X8Y62          FDCE                                         r  PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.829     2.000    clk_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  PC_reg[2]/C

Slack:                    inf
  Source:                 PC_next_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.178ns (61.167%)  route 0.113ns (38.833%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          LDCE                         0.000     0.000 r  PC_next_reg[18]/G
    SLICE_X6Y69          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  PC_next_reg[18]/Q
                         net (fo=1, routed)           0.113     0.291    PC_next[18]
    SLICE_X6Y68          FDCE                                         r  PC_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.853     2.023    clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  PC_reg[18]/C

Slack:                    inf
  Source:                 PC_next_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.158ns (50.781%)  route 0.153ns (49.219%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         LDCE                         0.000     0.000 r  PC_next_reg[25]/G
    SLICE_X13Y71         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  PC_next_reg[25]/Q
                         net (fo=1, routed)           0.153     0.311    PC_next[25]
    SLICE_X14Y71         FDCE                                         r  PC_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.822     1.992    clk_IBUF_BUFG
    SLICE_X14Y71         FDCE                                         r  PC_reg[25]/C

Slack:                    inf
  Source:                 PC_next_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.178ns (55.769%)  route 0.141ns (44.231%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         LDCE                         0.000     0.000 r  PC_next_reg[11]/G
    SLICE_X10Y67         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  PC_next_reg[11]/Q
                         net (fo=1, routed)           0.141     0.319    PC_next[11]
    SLICE_X10Y66         FDCE                                         r  PC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.826     1.997    clk_IBUF_BUFG
    SLICE_X10Y66         FDCE                                         r  PC_reg[11]/C

Slack:                    inf
  Source:                 PC_next_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            PC_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.178ns (55.769%)  route 0.141ns (44.231%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         LDCE                         0.000     0.000 r  PC_next_reg[21]/G
    SLICE_X12Y70         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  PC_next_reg[21]/Q
                         net (fo=1, routed)           0.141     0.319    PC_next[21]
    SLICE_X12Y69         FDCE                                         r  PC_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=17990, routed)       0.823     1.994    clk_IBUF_BUFG
    SLICE_X12Y69         FDCE                                         r  PC_reg[21]/C





