{
    "docs": [
        {
            "location": "/", 
            "text": "CIS655/CSE661: Advanced Computer Architecture\n\n\nInstructor: Yuzhe (Richard) Tang\n\n\nTextbook\n\n\n\n\nComputer Architecture: A Quantitative Approach, 5th Edition, The Morgan Kaufmann Series in Computer Architecture and Design\n\n\n(Recommended) Operating Systems: Principles and Practice, Second Edition\n\n\n(Recommended) CSAPP, Computer systems from programming perspective\n\n\n\n\nLectures\n\n\n\n\nOverview \n\n\nintro \n\n\nmetrics \n\n\n\n\n\n\nCPU \n\n\nILP \n pipelining \n\n\ndata hazard by compiler \n\n\nbranch hazard by HW \n\n\ndata hazard by HW, a. k. a tomasulo \n\n\nmulti-issue \n SIMD \n\n\n\n\n\n\nMemory \n\n\ncache \n\n\ncache2 \n\n\nmemory \n\n\nmemory protection \n\n\n\n\n\n\nMulti-processing \n\n\nmultiprocessing \n\n\ncache-coherence \n\n\nsynchronization \n\n\nmemory consistency \n\n\nmany-core \n\n\n\n\n\n\nIO \n\n\nstorage \n\n\nraid \n lsm \n\n\ninterconnect \n\n\n\n\n\n\nWSC \n\n\nwsc \n\n\nenergy", 
            "title": "Home"
        }, 
        {
            "location": "/#cis655cse661-advanced-computer-architecture", 
            "text": "Instructor: Yuzhe (Richard) Tang", 
            "title": "CIS655/CSE661: Advanced Computer Architecture"
        }, 
        {
            "location": "/#textbook", 
            "text": "Computer Architecture: A Quantitative Approach, 5th Edition, The Morgan Kaufmann Series in Computer Architecture and Design  (Recommended) Operating Systems: Principles and Practice, Second Edition  (Recommended) CSAPP, Computer systems from programming perspective", 
            "title": "Textbook"
        }, 
        {
            "location": "/#lectures", 
            "text": "Overview   intro   metrics     CPU   ILP   pipelining   data hazard by compiler   branch hazard by HW   data hazard by HW, a. k. a tomasulo   multi-issue   SIMD     Memory   cache   cache2   memory   memory protection     Multi-processing   multiprocessing   cache-coherence   synchronization   memory consistency   many-core     IO   storage   raid   lsm   interconnect     WSC   wsc   energy", 
            "title": "Lectures"
        }
    ]
}