tx_rx_common_reset.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_common_reset.v,
tx_rx_clock_module.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/TX_RX/example_design/support/tx_rx_clock_module.v,
tx_rx_common.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_common.v,
tx_rx_gt_usrclk_source.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_gt_usrclk_source.v,
tx_rx_support.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_support.v,
tx_rx_cpll_railing.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_cpll_railing.v,
tx_rx_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/TX_RX/example_design/tx_rx_tx_startup_fsm.v,
tx_rx_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/TX_RX/example_design/tx_rx_rx_startup_fsm.v,
tx_rx_init.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_init.v,
tx_rx_gt.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_gt.v,
tx_rx_multi_gt.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/tx_rx_multi_gt.v,
tx_rx_gtrxreset_seq.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/TX_RX/example_design/tx_rx_gtrxreset_seq.v,
tx_rx_rxpmarst_seq.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/TX_RX/example_design/tx_rx_rxpmarst_seq.v,
tx_rx_rxrate_seq.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/TX_RX/example_design/tx_rx_rxrate_seq.v,
tx_rx_sync_block.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/TX_RX/example_design/tx_rx_sync_block.v,
tx_rx.v,verilog,xil_defaultlib,../../../../loopback_test.srcs/sources_1/ip/TX_RX/tx_rx.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
