{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631709170175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631709170175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 15 21:32:50 2021 " "Processing started: Wed Sep 15 21:32:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631709170175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631709170175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_seg_test -c seven_seg_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_seg_test -c seven_seg_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631709170176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631709170381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631709170381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_test.v 3 3 " "Found 3 design units, including 3 entities, in source file seven_seg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631709175961 ""} { "Info" "ISGN_ENTITY_NAME" "2 make_edge_sensitive " "Found entity 2: make_edge_sensitive" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631709175961 ""} { "Info" "ISGN_ENTITY_NAME" "3 seven_seg_test " "Found entity 3: seven_seg_test" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631709175961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631709175961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_seg_test " "Elaborating entity \"seven_seg_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631709175987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_seg_test.v(126) " "Verilog HDL assignment warning at seven_seg_test.v(126): truncated value with size 32 to match size of target (4)" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631709176008 "|seven_seg_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_seg_test.v(132) " "Verilog HDL assignment warning at seven_seg_test.v(132): truncated value with size 32 to match size of target (4)" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631709176008 "|seven_seg_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seven_seg_test.v(146) " "Verilog HDL assignment warning at seven_seg_test.v(146): truncated value with size 32 to match size of target (2)" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631709176008 "|seven_seg_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seven_seg_test.v(152) " "Verilog HDL assignment warning at seven_seg_test.v(152): truncated value with size 32 to match size of target (2)" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631709176008 "|seven_seg_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div\"" {  } { { "seven_seg_test.v" "clk_div" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631709176008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "make_edge_sensitive make_edge_sensitive:btn1_edge_maker " "Elaborating entity \"make_edge_sensitive\" for hierarchy \"make_edge_sensitive:btn1_edge_maker\"" {  } { { "seven_seg_test.v" "btn1_edge_maker" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631709176017 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "aPrev\[1\] 0 seven_seg_test.v(27) " "Net \"aPrev\[1\]\" at seven_seg_test.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1631709176025 "|seven_seg_test|make_edge_sensitive:btn1_edge_maker"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_count\[1\] next_count\[1\]~_emulated next_count\[1\]~1 " "Register \"next_count\[1\]\" is converted into an equivalent circuit using register \"next_count\[1\]~_emulated\" and latch \"next_count\[1\]~1\"" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631709176379 "|seven_seg_test|next_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_count\[2\] next_count\[2\]~_emulated next_count\[2\]~6 " "Register \"next_count\[2\]\" is converted into an equivalent circuit using register \"next_count\[2\]~_emulated\" and latch \"next_count\[2\]~6\"" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631709176379 "|seven_seg_test|next_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_count\[0\] next_count\[0\]~_emulated next_count\[0\]~11 " "Register \"next_count\[0\]\" is converted into an equivalent circuit using register \"next_count\[0\]~_emulated\" and latch \"next_count\[0\]~11\"" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631709176379 "|seven_seg_test|next_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_count\[3\] next_count\[3\]~_emulated next_count\[3\]~16 " "Register \"next_count\[3\]\" is converted into an equivalent circuit using register \"next_count\[3\]~_emulated\" and latch \"next_count\[3\]~16\"" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631709176379 "|seven_seg_test|next_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_pos\[1\] next_pos\[1\]~_emulated next_pos\[1\]~1 " "Register \"next_pos\[1\]\" is converted into an equivalent circuit using register \"next_pos\[1\]~_emulated\" and latch \"next_pos\[1\]~1\"" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631709176379 "|seven_seg_test|next_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_pos\[0\] next_pos\[0\]~_emulated next_pos\[0\]~6 " "Register \"next_pos\[0\]\" is converted into an equivalent circuit using register \"next_pos\[0\]~_emulated\" and latch \"next_pos\[0\]~6\"" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631709176379 "|seven_seg_test|next_pos[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1631709176379 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631709176401 "|seven_seg_test|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1631709176401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631709176474 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631709176960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631709176960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631709176981 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631709176981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631709176981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631709176981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631709176998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 15 21:32:56 2021 " "Processing ended: Wed Sep 15 21:32:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631709176998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631709176998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631709176998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631709176998 ""}
