{
    "DESIGN_NAME": "TetraNyteCore",
    "VERILOG_FILES": [
        "src/TetraNyteCore.v",
        "../ALU32/ALU32.v",
        "../LoadUnit/LoadUnit.v"
    ],
    "CLOCK_PORT": "clock",
    "CLOCK_PERIOD": 5,
    "FP_CORE_UTIL": 0.3,
    "FP_PDN_VPITCH": 7.0,
    "FP_PDN_HPITCH": 7.0,
    "PNR_SDC_FILE": "common_constraints/design.sdc",
    "SIGNOFF_SDC_FILE": "common_constraints/design.sdc",
    "SYNTH_READ_BLACKBOX_LIB": true
}
