==PROF== Connected to process 3256 (/home/ubuntu/fff/cmake-build-release-g4dn/gpu/fastlanes/src/fls_q21_bitpacked)
==PROF== Profiling "build_hashtable_s" - 0: 0%....50%....100% - 73 passes
==PROF== Profiling "build_hashtable_p" - 1: 0%....50%....100% - 74 passes
==PROF== Profiling "build_hashtable_d" - 2: 0%....50%....100% - 73 passes
==PROF== Profiling "probe" - 3: 0%....50%....100% - 74 passes
1992 40 5910703807
1993 40 6221118002
1994 40 5930589067
1995 40 5935176587
1996 40 5813459646
1997 40 5932327551
1998 40 3617033909
1992 41 6142605437
1993 41 6513938496
1994 41 6255096718
1995 41 6188290908
1996 41 6088744091
1997 41 6245316071
1998 41 3627954097
1992 42 5899765766
1993 42 6325451795
1994 42 6379855056
1995 42 6253125905
1996 42 6108666329
1997 42 6157934476
1998 42 3558798602
1992 43 5806898037
1993 43 5770931893
1994 43 6096087079
1995 43 6065752404
1996 43 6002900479
1997 43 5860606190
1998 43 3678545331
1992 44 5559682659
1993 44 5813306579
1994 44 5926068761
1995 44 5608176605
1996 44 5735975188
1997 44 5836274168
1998 44 3134706225
1992 45 6474983674
1993 45 6400588001
1994 45 6331198167
1995 45 6394371935
1996 45 6559249979
1997 45 6645487151
1998 45 3850121319
1992 46 6587090794
1993 46 6382032832
1994 46 6775614290
1995 46 6442574114
1996 46 6632812978
1997 46 6814132782
1998 46 3834827103
1992 47 6808158717
1993 47 6351643075
1994 47 6804633795
1995 47 6088726153
1996 47 6623642056
1997 47 6639575295
1998 47 3406959500
1992 48 6911435378
1993 48 7053764786
1994 48 6774194398
1995 48 6814377370
1996 48 6711754718
1997 48 6709492543
1998 48 4023772218
1992 49 5727394828
1993 49 5660353157
1994 49 5642438266
1995 49 5677870960
1996 49 5681672438
1997 49 5832554864
1998 49 3345738545
1992 50 6641309502
1993 50 6681847719
1994 50 6374542648
1995 50 6686329221
1996 50 6841710204
1997 50 6289013167
1998 50 3751716318
1992 51 6804275373
1993 51 6208468595
1994 51 6046395349
1995 51 6352880587
1996 51 6285475695
1997 51 6393365859
1998 51 3535193333
1992 52 6053138673
1993 52 6270772376
1994 52 6156757875
1995 52 6158310037
1996 52 6164411328
1997 52 6113882230
1998 52 3381521312
1992 53 6221067837
1993 53 5932049757
1994 53 6175099472
1995 53 6256597213
1996 53 6265574087
1997 53 6452419277
1998 53 3298965819
1992 54 6085873522
1993 54 6268707214
1994 54 6109955822
1995 54 6011700445
1996 54 6233626966
1997 54 5902666460
1998 54 3464767326
1992 55 6589852474
1993 55 6507948375
1994 55 6707389575
1995 55 6118847814
1996 55 6369111228
1997 55 6161915041
1998 55 3610193272
1992 56 6129000282
1993 56 5790679619
1994 56 5826402917
1995 56 5908836912
1996 56 5616763903
1997 56 5902947686
1998 56 3112058250
1992 57 5824635290
1993 57 5876999663
1994 57 5484431421
1995 57 5880695547
1996 57 5815600477
1997 57 5642596426
1998 57 3179720586
1992 58 5993521981
1993 58 5698429434
1994 58 6045778708
1995 58 5596770464
1996 58 5602902570
1997 58 5827168921
1998 58 3614692390
1992 59 5901946523
1993 59 5848707519
1994 59 6043292500
1995 59 5689679375
1996 59 5658105294
1997 59 5744356971
1998 59 3517431277
1992 60 6253547701
1993 60 6295488516
1994 60 6247585910
1995 60 5946652692
1996 60 6332958799
1997 60 6426981826
1998 60 3538237841
1992 61 6523908450
1993 61 6266002951
1994 61 6229473288
1995 61 6433574643
1996 61 6470033667
1997 61 6160852695
1998 61 3815286652
1992 62 6155409813
1993 62 5944781347
1994 62 5647531260
1995 62 6146349885
1996 62 5874259231
1997 62 5771092581
1998 62 3848799359
1992 63 6015144810
1993 63 6644358780
1994 63 6303769219
1995 63 6487157609
1996 63 6260201621
1997 63 5936323834
1998 63 3746060156
1992 64 6605730121
1993 64 6375799970
1994 64 6362984117
1995 64 6166610415
1996 64 6298505754
1997 64 6795100051
1998 64 4038091656
1992 65 7082841759
1993 65 7045037152
1994 65 6308495084
1995 65 6451506098
1996 65 6985524790
1997 65 7045234117
1998 65 4103210270
1992 66 6587314235
1993 66 6717880192
1994 66 6931875539
1995 66 6823692842
1996 66 6778966019
1997 66 6938134368
1998 66 3996123557
1992 67 6456838047
1993 67 6496616174
1994 67 6208530373
1995 67 6304469051
1996 67 5895856332
1997 67 6512779478
1998 67 3797955327
1992 68 6482867338
1993 68 6522458684
1994 68 6688539088
1995 68 6975990289
1996 68 6734296742
1997 68 6443099863
1998 68 3696911793
1992 69 5850155722
1993 69 6159169202
1994 69 6179753713
1995 69 6341671954
1996 69 5846097201
1997 69 6138039450
1998 69 3430651458
1992 70 6527884145
1993 70 6341113918
1994 70 6423480229
1995 70 6493732171
1996 70 6558022303
1997 70 6502432501
1998 70 4138272278
1992 71 5977566231
1993 71 6246083360
1994 71 6589979243
1995 71 6362728981
1996 71 6331903373
1997 71 6317891561
1998 71 3970794721
1992 72 6162472854
1993 72 6102788096
1994 72 5758527506
1995 72 6073178181
1996 72 5787199821
1997 72 5752890900
1998 72 3650913701
1992 73 6040081567
1993 73 5700964701
1994 73 6185333070
1995 73 6013769902
1996 73 5662668717
1997 73 5735470645
1998 73 3598396119
1992 74 6559831216
1993 74 6527962564
1994 74 6120118269
1995 74 6043130080
1996 74 6314023403
1997 74 6351296659
1998 74 3833513192
1992 75 6063071801
1993 75 6063519843
1994 75 5998734727
1995 75 5943670683
1996 75 5750034048
1997 75 6363803744
1998 75 3522552499
1992 76 6499618869
1993 76 6633266405
1994 76 6753951730
1995 76 6501112403
1996 76 6848513046
1997 76 6758217754
1998 76 3831187933
1992 77 6306363056
1993 77 6140348079
1994 77 6221542876
1995 77 6546487305
1996 77 6274545265
1997 77 6065634372
1998 77 3740445348
1992 78 5440997205
1993 78 5646255796
1994 78 5621336499
1995 78 5559009358
1996 78 5714095414
1997 78 5668627674
1998 78 3164884845
1992 79 6429617430
1993 79 6453234687
1994 79 6437225149
1995 79 6089389380
1996 79 6421073409
1997 79 6218229922
1998 79 3547510598
Res Count: 280
Time Taken Total: 4492.53
{"query":21,"time_query":4492.18}
==PROF== Disconnected from process 3256
[3256] fls_q21_bitpacked@127.0.0.1
  void build_hashtable_s<(int)32, (int)32>(int *, int *, int, int *, int) (20, 1, 1)x(32, 1, 1), Context 1, Stream 7, Device 0, CC 7.0
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/usecond       504.72
    SM Frequency            cycle/usecond       753.48
    Elapsed Cycles                  cycle        10855
    Memory Throughput                   %         3.20
    DRAM Throughput                     %         3.20
    Duration                      usecond        14.40
    L1/TEX Cache Throughput             %         4.03
    L2 Cache Throughput                 %         1.20
    SM Active Cycles                cycle      2227.31
    Compute (SM) Throughput             %         0.65
    ----------------------- ------------- ------------

    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full      
          waves across all SMs. Look at Launch Statistics for more details.                                             

    Section: GPU Speed Of Light Roofline Chart
    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved 0% of  
          this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide       
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    -------------------- ----------- ------------
    Metric Name          Metric Unit Metric Value
    -------------------- ----------- ------------
    Executed Ipc Active   inst/cycle         0.13
    Executed Ipc Elapsed  inst/cycle         0.03
    Issue Slots Busy               %         3.17
    Issued Ipc Active     inst/cycle         0.13
    SM Busy                        %         3.17
    -------------------- ----------- ------------

    OPT   Est. Local Speedup: 97.67%                                                                                    
          All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps   
          per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.             

    Section: Memory Workload Analysis
    ----------------- ------------ ------------
    Metric Name        Metric Unit Metric Value
    ----------------- ------------ ------------
    Memory Throughput Gbyte/second        16.55
    Mem Busy                     %         1.10
    Max Bandwidth                %         3.20
    L1/TEX Hit Rate              %            0
    L2 Hit Rate                  %         4.11
    Mem Pipes Busy               %         0.22
    ----------------- ------------ ------------

    Section: Memory Workload Analysis Chart
    WRN   The optional metric lts__average_gcomp_input_sector_success_rate.pct could not be found. Collecting it as an  
          additional metric could enable the rule to provide more guidance.                                             

    Section: Scheduler Statistics
    ---------------------------- ----------- ------------
    Metric Name                  Metric Unit Metric Value
    ---------------------------- ----------- ------------
    One or More Eligible                   %        12.33
    Issued Warp Per Scheduler                        0.12
    No Eligible                            %        87.67
    Active Warps Per Scheduler          warp         0.97
    Eligible Warps Per Scheduler        warp         0.12
    ---------------------------- ----------- ------------

    OPT   Est. Local Speedup: 87.67%                                                                                    
          Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 8.1 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of   
          0.97 active warps per scheduler, which already limits the scheduler to less than a warp per instruction.      

    Section: Warp State Statistics
    ---------------------------------------- ----------- ------------
    Metric Name                              Metric Unit Metric Value
    ---------------------------------------- ----------- ------------
    Warp Cycles Per Issued Instruction             cycle         7.85
    Warp Cycles Per Executed Instruction           cycle         7.90
    Avg. Active Threads Per Warp                                13.37
    Avg. Not Predicated Off Threads Per Warp                    12.38
    ---------------------------------------- ----------- ------------

    OPT   Est. Speedup: 43.33%                                                                                          
          On average, each warp of this kernel spends 3.4 cycles being stalled waiting on a fixed latency execution     
          dependency. Typically, this stall reason should be very low and only shows up as a top contributor in         
          already highly optimized kernels. Try to hide the corresponding instruction latencies by increasing the       
          number of active warps, restructuring the code or unrolling loops. Furthermore, consider switching to         
          lower-latency instructions, e.g. by making use of fast math compiler options. This stall type represents      
          about 43.3% of the total average of 7.8 cycles between issuing two instructions.                              
    ----- --------------------------------------------------------------------------------------------------------------
    INF   Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on         
          sampling data. The Kernel Profiling Guide                                                                     
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details    
          on each stall reason.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 0.3984%                                                                                         
          Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can significantly lower the number of active threads in a warp  
          per cycle. This kernel achieves an average of 13.4 threads being active per cycle. This is further reduced    
          to 12.4 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible.                 

    Section: Instruction Statistics
    ---------------------------------------- ----------- ------------
    Metric Name                              Metric Unit Metric Value
    ---------------------------------------- ----------- ------------
    Avg. Executed Instructions Per Scheduler        inst           70
    Executed Instructions                           inst        22400
    Avg. Issued Instructions Per Scheduler          inst        70.50
    Issued Instructions                             inst        22561
    ---------------------------------------- ----------- ------------

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                    32
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                     20
    Registers Per Thread             register/thread              72
    Shared Memory Configuration Size            byte               0
    Driver Shared Memory Per Block        byte/block               0
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    Threads                                   thread             640
    Waves Per SM                                                0.01
    -------------------------------- --------------- ---------------

    OPT   Est. Speedup: 75%                                                                                             
          The grid for this launch is configured to execute only 20 blocks, which is less than the GPU's 80             
          multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel      
          concurrently with other workloads, consider reducing the block size to have at least one block per            
          multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the    
          Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model)            
          description for more details on launch configurations.                                                        

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           32
    Block Limit Registers                 block           28
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           64
    Theoretical Active Warps per SM        warp           28
    Theoretical Occupancy                     %        43.75
    Achieved Occupancy                        %         1.56
    Achieved Active Warps Per SM           warp         1.00
    ------------------------------- ----------- ------------

    OPT   Est. Speedup: 87.67%                                                                                          
          The difference between calculated theoretical (43.8%) and measured achieved occupancy (1.6%) can be the       
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 56.25%                                                                                          
          The 7.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 16. This kernel's theoretical occupancy (43.8%) is limited by the number of required      
          registers.                                                                                                    

    Section: Source Counters
    ------------------------- ----------- ------------
    Metric Name               Metric Unit Metric Value
    ------------------------- ----------- ------------
    Branch Instructions Ratio           %         0.09
    Branch Instructions              inst         2027
    Branch Efficiency                   %        13.94
    Avg. Divergent Branches                       1.89
    ------------------------- ----------- ------------

    OPT   Est. Speedup: 5.339%                                                                                          
          This kernel has uncoalesced global accesses resulting in a total of 1441 excessive sectors (20% of the total  
          7183 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The  
          CUDA Programming Guide                                                                                        
          (https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#device-memory-accesses) has additional      
          information on reducing uncoalesced device memory accesses.                                                   

  void build_hashtable_p<(int)32, (int)32>(int *, int *, int *, int, int *, int) (782, 1, 1)x(32, 1, 1), Context 1, Stream 7, Device 0, CC 7.0
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/usecond       553.78
    SM Frequency            cycle/usecond       826.18
    Elapsed Cycles                  cycle        24854
    Memory Throughput                   %        67.80
    DRAM Throughput                     %        67.80
    Duration                      usecond        30.05
    L1/TEX Cache Throughput             %        18.86
    L2 Cache Throughput                 %        23.81
    SM Active Cycles                cycle     21885.15
    Compute (SM) Throughput             %         9.90
    ----------------------- ------------- ------------

    OPT   Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the    
          DRAM bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the       
          bytes transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or  
          whether there are values you can (re)compute.                                                                 

    Section: GPU Speed Of Light Roofline Chart
    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved 0% of  
          this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide       
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    -------------------- ----------- ------------
    Metric Name          Metric Unit Metric Value
    -------------------- ----------- ------------
    Executed Ipc Active   inst/cycle         0.45
    Executed Ipc Elapsed  inst/cycle         0.39
    Issue Slots Busy               %        11.23
    Issued Ipc Active     inst/cycle         0.45
    SM Busy                        %        11.23
    -------------------- ----------- ------------

    OPT   Est. Local Speedup: 92.53%                                                                                    
          All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps   
          per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.             

    Section: Memory Workload Analysis
    ----------------- ------------ ------------
    Metric Name        Metric Unit Metric Value
    ----------------- ------------ ------------
    Memory Throughput Gbyte/second       384.47
    Mem Busy                     %        23.81
    Max Bandwidth                %        67.80
    L1/TEX Hit Rate              %            0
    L2 Hit Rate                  %         8.60
    Mem Pipes Busy               %         5.69
    ----------------- ------------ ------------

    Section: Memory Workload Analysis Chart
    WRN   The optional metric lts__average_gcomp_input_sector_success_rate.pct could not be found. Collecting it as an  
          additional metric could enable the rule to provide more guidance.                                             

    Section: Memory Workload Analysis Tables
    OPT   Est. Speedup: 1.399%                                                                                          
          The memory access pattern for stores from L1TEX to L2 is not optimal. The granularity of an L1TEX request to  
          L2 is a 128 byte cache line. That is 4 consecutive 32-byte sectors per L2 request. However, this kernel only  
          accesses an average of 1.2 sectors out of the possible 4 sectors per cache line. Check the Source Counters    
          section for uncoalesced stores and try to minimize how many cache lines need to be accessed per memory        
          request.                                                                                                      

    Section: Scheduler Statistics
    ---------------------------- ----------- ------------
    Metric Name                  Metric Unit Metric Value
    ---------------------------- ----------- ------------
    One or More Eligible                   %        11.69
    Issued Warp Per Scheduler                        0.12
    No Eligible                            %        88.31
    Active Warps Per Scheduler          warp         2.28
    Eligible Warps Per Scheduler        warp         0.13
    ---------------------------- ----------- ------------

    OPT   Est. Local Speedup: 32.2%                                                                                     
          Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 8.6 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of   
          2.28 active warps per scheduler, but only an average of 0.13 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps, reduce the time the active warps are stalled by inspecting the top stall reasons on the Warp  
          State Statistics and Source Counters sections.                                                                

    Section: Warp State Statistics
    ---------------------------------------- ----------- ------------
    Metric Name                              Metric Unit Metric Value
    ---------------------------------------- ----------- ------------
    Warp Cycles Per Issued Instruction             cycle        19.51
    Warp Cycles Per Executed Instruction           cycle        19.58
    Avg. Active Threads Per Warp                                12.26
    Avg. Not Predicated Off Threads Per Warp                    12.02
    ---------------------------------------- ----------- ------------

    OPT   Est. Speedup: 32.2%                                                                                           
          On average, each warp of this kernel spends 6.9 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon  
          to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory      
          access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing    
          data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to   
          shared memory. This stall type represents about 35.4% of the total average of 19.5 cycles between issuing     
          two instructions.                                                                                             
    ----- --------------------------------------------------------------------------------------------------------------
    INF   Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on         
          sampling data. The Kernel Profiling Guide                                                                     
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details    
          on each stall reason.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.179%                                                                                          
          Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can significantly lower the number of active threads in a warp  
          per cycle. This kernel achieves an average of 12.3 threads being active per cycle. This is further reduced    
          to 12.0 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible.                 

    Section: Instruction Statistics
    ---------------------------------------- ----------- ------------
    Metric Name                              Metric Unit Metric Value
    ---------------------------------------- ----------- ------------
    Avg. Executed Instructions Per Scheduler        inst      2448.54
    Executed Instructions                           inst       783534
    Avg. Issued Instructions Per Scheduler          inst      2457.04
    Issued Instructions                             inst       786253
    ---------------------------------------- ----------- ------------

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                    32
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                    782
    Registers Per Thread             register/thread             108
    Shared Memory Configuration Size            byte               0
    Driver Shared Memory Per Block        byte/block               0
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    Threads                                   thread           25024
    Waves Per SM                                                0.61
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           32
    Block Limit Registers                 block           16
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           64
    Theoretical Active Warps per SM        warp           16
    Theoretical Occupancy                     %           25
    Achieved Occupancy                        %        13.69
    Achieved Active Warps Per SM           warp         8.76
    ------------------------------- ----------- ------------

    OPT   Est. Speedup: 32.2%                                                                                           
          The difference between calculated theoretical (25.0%) and measured achieved occupancy (13.7%) can be the      
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 32.2%                                                                                           
          The 4.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 16. This kernel's theoretical occupancy (25.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: Source Counters
    ------------------------- ----------- ------------
    Metric Name               Metric Unit Metric Value
    ------------------------- ----------- ------------
    Branch Instructions Ratio           %         0.10
    Branch Instructions              inst        74518
    Branch Efficiency                   %        37.41
    Avg. Divergent Branches                      55.07
    ------------------------- ----------- ------------

    OPT   Est. Speedup: 5.74%                                                                                           
          This kernel has uncoalesced global accesses resulting in a total of 23924 excessive sectors (7% of the total  
          360344 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations.    
          The CUDA Programming Guide                                                                                    
          (https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#device-memory-accesses) has additional      
          information on reducing uncoalesced device memory accesses.                                                   

  void build_hashtable_d<(int)32, (int)32>(int *, int *, int, int *, int, int) (3, 1, 1)x(32, 1, 1), Context 1, Stream 7, Device 0, CC 7.0
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/usecond       360.86
    SM Frequency            cycle/usecond       538.19
    Elapsed Cycles                  cycle         7615
    Memory Throughput                   %         0.85
    DRAM Throughput                     %         0.85
    Duration                      usecond        14.14
    L1/TEX Cache Throughput             %        22.33
    L2 Cache Throughput                 %         0.73
    SM Active Cycles                cycle       180.54
    Compute (SM) Throughput             %         0.09
    ----------------------- ------------- ------------

    OPT   This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full      
          waves across all SMs. Look at Launch Statistics for more details.                                             

    Section: GPU Speed Of Light Roofline Chart
    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved 0% of  
          this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide       
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    -------------------- ----------- ------------
    Metric Name          Metric Unit Metric Value
    -------------------- ----------- ------------
    Executed Ipc Active   inst/cycle         0.15
    Executed Ipc Elapsed  inst/cycle         0.00
    Issue Slots Busy               %         3.88
    Issued Ipc Active     inst/cycle         0.16
    SM Busy                        %         3.88
    -------------------- ----------- ------------

    OPT   Est. Local Speedup: 97.1%                                                                                     
          All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps   
          per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.             

    Section: Memory Workload Analysis
    ----------------- ------------ ------------
    Metric Name        Metric Unit Metric Value
    ----------------- ------------ ------------
    Memory Throughput Gbyte/second         3.14
    Mem Busy                     %         0.46
    Max Bandwidth                %         0.85
    L1/TEX Hit Rate              %            0
    L2 Hit Rate                  %        40.65
    Mem Pipes Busy               %         0.09
    ----------------- ------------ ------------

    Section: Memory Workload Analysis Chart
    WRN   The optional metric lts__average_gcomp_input_sector_success_rate.pct could not be found. Collecting it as an  
          additional metric could enable the rule to provide more guidance.                                             

    Section: Memory Workload Analysis Tables
    OPT   Est. Speedup: 0.01201%                                                                                        
          The memory access pattern for global stores in L1TEX might not be optimal. On average, this kernel accesses   
          4.0 bytes per thread per memory request; but the address pattern, possibly caused by the stride between       
          threads, results in 9.1 sectors per request, or 9.1*32 = 290.4 bytes of cache data transfers per request.     
          The optimal thread address pattern for 4.0 byte accesses would result in 4.0*32 = 128.0 bytes of cache data   
          transfers per request, to maximize L1TEX cache performance. Check the Source Counters section for             
          uncoalesced global stores.                                                                                    
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 0.06189%                                                                                        
          The memory access pattern for stores from L1TEX to L2 is not optimal. The granularity of an L1TEX request to  
          L2 is a 128 byte cache line. That is 4 consecutive 32-byte sectors per L2 request. However, this kernel only  
          accesses an average of 2.5 sectors out of the possible 4 sectors per cache line. Check the Source Counters    
          section for uncoalesced stores and try to minimize how many cache lines need to be accessed per memory        
          request.                                                                                                      

    Section: Scheduler Statistics
    ---------------------------- ----------- ------------
    Metric Name                  Metric Unit Metric Value
    ---------------------------- ----------- ------------
    One or More Eligible                   %        15.63
    Issued Warp Per Scheduler                        0.16
    No Eligible                            %        84.37
    Active Warps Per Scheduler          warp         1.00
    Eligible Warps Per Scheduler        warp         0.16
    ---------------------------- ----------- ------------

    OPT   Est. Local Speedup: 84.37%                                                                                    
          Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 6.4 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of   
          1.00 active warps per scheduler, which already limits the scheduler to less than a warp per instruction.      

    Section: Warp State Statistics
    ---------------------------------------- ----------- ------------
    Metric Name                              Metric Unit Metric Value
    ---------------------------------------- ----------- ------------
    Warp Cycles Per Issued Instruction             cycle         6.39
    Warp Cycles Per Executed Instruction           cycle         6.47
    Avg. Active Threads Per Warp                                31.93
    Avg. Not Predicated Off Threads Per Warp                    27.49
    ---------------------------------------- ----------- ------------

    Section: Instruction Statistics
    ---------------------------------------- ----------- ------------
    Metric Name                              Metric Unit Metric Value
    ---------------------------------------- ----------- ------------
    Avg. Executed Instructions Per Scheduler        inst         6.92
    Executed Instructions                           inst         2215
    Avg. Issued Instructions Per Scheduler          inst         7.01
    Issued Instructions                             inst         2243
    ---------------------------------------- ----------- ------------

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                    32
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                      3
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size            byte               0
    Driver Shared Memory Per Block        byte/block               0
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    Threads                                   thread              96
    Waves Per SM                                                0.00
    -------------------------------- --------------- ---------------

    OPT   Est. Speedup: 96.25%                                                                                          
          The grid for this launch is configured to execute only 3 blocks, which is less than the GPU's 80              
          multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel      
          concurrently with other workloads, consider reducing the block size to have at least one block per            
          multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the    
          Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model)            
          description for more details on launch configurations.                                                        

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           32
    Block Limit Registers                 block           24
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           64
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %        37.50
    Achieved Occupancy                        %         1.56
    Achieved Active Warps Per SM           warp         1.00
    ------------------------------- ----------- ------------

    OPT   Est. Speedup: 84.37%                                                                                          
          The difference between calculated theoretical (37.5%) and measured achieved occupancy (1.6%) can be the       
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 62.5%                                                                                           
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 16. This kernel's theoretical occupancy (37.5%) is limited by the number of required      
          registers.                                                                                                    

    Section: Source Counters
    ------------------------- ----------- ------------
    Metric Name               Metric Unit Metric Value
    ------------------------- ----------- ------------
    Branch Instructions Ratio           %         0.04
    Branch Instructions              inst           83
    Branch Efficiency                   %        97.62
    Avg. Divergent Branches                       0.00
    ------------------------- ----------- ------------

    OPT   Est. Speedup: 4.351%                                                                                          
          This kernel has uncoalesced global accesses resulting in a total of 812 excessive sectors (39% of the total   
          2092 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The  
          CUDA Programming Guide                                                                                        
          (https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#device-memory-accesses) has additional      
          information on reducing uncoalesced device memory accesses.                                                   

  void probe<(int)32, (int)32>(int *, int *, int *, int *, int, int *, int, int *, int, int *, int, int *) (58581, 1, 1)x(32, 1, 1), Context 1, Stream 7, Device 0, CC 7.0
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/usecond       862.89
    SM Frequency            cycle/nsecond         1.29
    Elapsed Cycles                  cycle      2487573
    Memory Throughput                   %        37.27
    DRAM Throughput                     %        37.27
    Duration                      msecond         1.93
    L1/TEX Cache Throughput             %        20.80
    L2 Cache Throughput                 %        19.99
    SM Active Cycles                cycle   2458614.38
    Compute (SM) Throughput             %        21.03
    ----------------------- ------------- ------------

    OPT   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    Section: GPU Speed Of Light Roofline Chart
    INF   The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved 0% of  
          this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide       
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline      
          analysis.                                                                                                     

    Section: Compute Workload Analysis
    -------------------- ----------- ------------
    Metric Name          Metric Unit Metric Value
    -------------------- ----------- ------------
    Executed Ipc Active   inst/cycle         0.85
    Executed Ipc Elapsed  inst/cycle         0.84
    Issue Slots Busy               %        21.28
    Issued Ipc Active     inst/cycle         0.85
    SM Busy                        %        21.28
    -------------------- ----------- ------------

    OPT   Est. Local Speedup: 84.21%                                                                                    
          All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps   
          per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.             

    Section: Memory Workload Analysis
    ----------------- ------------ ------------
    Metric Name        Metric Unit Metric Value
    ----------------- ------------ ------------
    Memory Throughput Gbyte/second       329.32
    Mem Busy                     %        20.56
    Max Bandwidth                %        37.27
    L1/TEX Hit Rate              %        65.21
    L2 Hit Rate                  %        40.66
    Mem Pipes Busy               %         8.55
    ----------------- ------------ ------------

    Section: Memory Workload Analysis Chart
    WRN   The optional metric lts__average_gcomp_input_sector_success_rate.pct could not be found. Collecting it as an  
          additional metric could enable the rule to provide more guidance.                                             

    Section: Memory Workload Analysis Tables
    OPT   Est. Speedup: 1.477%                                                                                          
          The memory access pattern for global loads in L1TEX might not be optimal. On average, this kernel accesses    
          4.6 bytes per thread per memory request; but the address pattern, possibly caused by the stride between       
          threads, results in 10.3 sectors per request, or 10.3*32 = 329.1 bytes of cache data transfers per request.   
          The optimal thread address pattern for 4.6 byte accesses would result in 4.6*32 = 148.3 bytes of cache data   
          transfers per request, to maximize L1TEX cache performance. Check the Source Counters section for             
          uncoalesced global loads.                                                                                     
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 10.85%                                                                                          
          The memory access pattern for loads from L1TEX to L2 is not optimal. The granularity of an L1TEX request to   
          L2 is a 128 byte cache line. That is 4 consecutive 32-byte sectors per L2 request. However, this kernel only  
          accesses an average of 1.7 sectors out of the possible 4 sectors per cache line. Check the Source Counters    
          section for uncoalesced loads and try to minimize how many cache lines need to be accessed per memory         
          request.                                                                                                      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 0.4447%                                                                                         
          The memory access pattern for stores from L1TEX to L2 is not optimal. The granularity of an L1TEX request to  
          L2 is a 128 byte cache line. That is 4 consecutive 32-byte sectors per L2 request. However, this kernel only  
          accesses an average of 1.0 sectors out of the possible 4 sectors per cache line. Check the Source Counters    
          section for uncoalesced stores and try to minimize how many cache lines need to be accessed per memory        
          request.                                                                                                      

    Section: Scheduler Statistics
    ---------------------------- ----------- ------------
    Metric Name                  Metric Unit Metric Value
    ---------------------------- ----------- ------------
    One or More Eligible                   %        21.28
    Issued Warp Per Scheduler                        0.21
    No Eligible                            %        78.72
    Active Warps Per Scheduler          warp         2.93
    Eligible Warps Per Scheduler        warp         0.25
    ---------------------------- ----------- ------------

    OPT   Est. Local Speedup: 62.73%                                                                                    
          Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 4.7 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of   
          2.93 active warps per scheduler, but only an average of 0.25 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps, avoid possible load imbalances due to highly different execution durations per warp.          
          Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.            

    Section: Warp State Statistics
    ---------------------------------------- ----------- ------------
    Metric Name                              Metric Unit Metric Value
    ---------------------------------------- ----------- ------------
    Warp Cycles Per Issued Instruction             cycle        13.76
    Warp Cycles Per Executed Instruction           cycle        13.76
    Avg. Active Threads Per Warp                                20.27
    Avg. Not Predicated Off Threads Per Warp                    18.70
    ---------------------------------------- ----------- ------------

    OPT   Est. Speedup: 44.73%                                                                                          
          On average, each warp of this kernel spends 6.2 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon  
          to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory      
          access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing    
          data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to   
          shared memory. This stall type represents about 44.7% of the total average of 13.8 cycles between issuing     
          two instructions.                                                                                             
    ----- --------------------------------------------------------------------------------------------------------------
    INF   Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on         
          sampling data. The Kernel Profiling Guide                                                                     
          (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details    
          on each stall reason.                                                                                         
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 8.741%                                                                                          
          Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can significantly lower the number of active threads in a warp  
          per cycle. This kernel achieves an average of 20.3 threads being active per cycle. This is further reduced    
          to 18.7 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible.                 

    Section: Instruction Statistics
    ---------------------------------------- ----------- ------------
    Metric Name                              Metric Unit Metric Value
    ---------------------------------------- ----------- ------------
    Avg. Executed Instructions Per Scheduler        inst    523065.33
    Executed Instructions                           inst    167380904
    Avg. Issued Instructions Per Scheduler          inst    523086.21
    Issued Instructions                             inst    167387586
    ---------------------------------------- ----------- ------------

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                    32
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                  58581
    Registers Per Thread             register/thread             152
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block        byte/block               0
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block       Kbyte/block            4.10
    Threads                                   thread         1874592
    Waves Per SM                                               61.02
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           32
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           16
    Block Limit Warps                     block           64
    Theoretical Active Warps per SM        warp           12
    Theoretical Occupancy                     %        18.75
    Achieved Occupancy                        %        18.28
    Achieved Active Warps Per SM           warp        11.70
    ------------------------------- ----------- ------------

    OPT   Est. Speedup: 62.73%                                                                                          
          The 3.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 16. This kernel's theoretical occupancy (18.8%) is limited by the number of required      
          registers.                                                                                                    

    Section: Source Counters
    ------------------------- ----------- ------------
    Metric Name               Metric Unit Metric Value
    ------------------------- ----------- ------------
    Branch Instructions Ratio           %         0.08
    Branch Instructions              inst     14217715
    Branch Efficiency                   %        54.52
    Avg. Divergent Branches                    8326.73
    ------------------------- ----------- ------------

    OPT   Est. Speedup: 65.18%                                                                                          
          This kernel has uncoalesced global accesses resulting in a total of 56937633 excessive sectors (66% of the    
          total 85739880 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source       
          locations. The CUDA Programming Guide                                                                         
          (https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#device-memory-accesses) has additional      
          information on reducing uncoalesced device memory accesses.                                                   

