Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 18 21:36:30 2022
| Host         : Dylan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.324        0.000                      0                 1219        0.130        0.000                      0                 1219        4.500        0.000                       0                   700  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.324        0.000                      0                 1219        0.130        0.000                      0                 1219        4.500        0.000                       0                   700  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 matrixConnect/matrixFSM/M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixConnect/matrixFSM/M_state_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 1.302ns (20.346%)  route 5.097ns (79.654%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.617     5.201    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  matrixConnect/matrixFSM/M_state_q_reg[1]/Q
                         net (fo=85, routed)          1.297     6.954    matrixConnect/matrixFSM/M_state_q_reg[3]_0[1]
    SLICE_X56Y22         LUT4 (Prop_lut4_I1_O)        0.146     7.100 r  matrixConnect/matrixFSM/M_time_q[7]_i_4/O
                         net (fo=117, routed)         1.011     8.111    matrixConnect/matrixFSM/rowShift/M_current_row_q_reg[8]
    SLICE_X57Y18         LUT6 (Prop_lut6_I1_O)        0.328     8.439 f  matrixConnect/matrixFSM/rowShift/M_matrixShow_q[124]_i_2/O
                         net (fo=18, routed)          0.939     9.378    matrixConnect/matrixFSM/rowShift/M_rowShift_nextRefresh[4]
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124     9.502 f  matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_8/O
                         net (fo=2, routed)           0.809    10.310    matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_8_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.434 f  matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_4/O
                         net (fo=4, routed)           0.523    10.958    matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_4_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.082 r  matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_1/O
                         net (fo=4, routed)           0.519    11.601    matrixConnect/matrixFSM/rowShift_n_4
    SLICE_X58Y25         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.501    14.906    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[0]/C
                         clock pessimism              0.259    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.925    matrixConnect/matrixFSM/M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 matrixConnect/matrixFSM/M_level_num_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixConnect/matrixFSM/M_current_row_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.244ns (19.206%)  route 5.233ns (80.794%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.626     5.210    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  matrixConnect/matrixFSM/M_level_num_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  matrixConnect/matrixFSM/M_level_num_q_reg[0]/Q
                         net (fo=88, routed)          2.352     8.080    matrixConnect/matrixFSM/M_level_num_q_reg_n_0_[0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.152     8.232 f  matrixConnect/matrixFSM/M_matrixShow_q[71]_i_3/O
                         net (fo=31, routed)          1.628     9.860    matrixConnect/matrixFSM/M_matrixShow_q[71]_i_3_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I0_O)        0.326    10.186 r  matrixConnect/matrixFSM/M_current_row_q[4]_i_7/O
                         net (fo=1, routed)           0.823    11.009    matrixConnect/matrixFSM/M_current_row_q[4]_i_7_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.133 r  matrixConnect/matrixFSM/M_current_row_q[4]_i_4/O
                         net (fo=1, routed)           0.431    11.564    matrixConnect/matrixFSM/rowShift/M_current_row_q_reg[4]_1
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124    11.688 r  matrixConnect/matrixFSM/rowShift/M_current_row_q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.688    matrixConnect/matrixFSM/M_current_row_d[4]
    SLICE_X57Y17         FDRE                                         r  matrixConnect/matrixFSM/M_current_row_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.445    14.850    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  matrixConnect/matrixFSM/M_current_row_q_reg[4]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X57Y17         FDRE (Setup_fdre_C_D)        0.029    15.103    matrixConnect/matrixFSM/M_current_row_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 matrixConnect/matrixFSM/M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixConnect/matrixFSM/M_state_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 1.302ns (20.760%)  route 4.970ns (79.240%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.617     5.201    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  matrixConnect/matrixFSM/M_state_q_reg[1]/Q
                         net (fo=85, routed)          1.297     6.954    matrixConnect/matrixFSM/M_state_q_reg[3]_0[1]
    SLICE_X56Y22         LUT4 (Prop_lut4_I1_O)        0.146     7.100 r  matrixConnect/matrixFSM/M_time_q[7]_i_4/O
                         net (fo=117, routed)         1.011     8.111    matrixConnect/matrixFSM/rowShift/M_current_row_q_reg[8]
    SLICE_X57Y18         LUT6 (Prop_lut6_I1_O)        0.328     8.439 f  matrixConnect/matrixFSM/rowShift/M_matrixShow_q[124]_i_2/O
                         net (fo=18, routed)          0.939     9.378    matrixConnect/matrixFSM/rowShift/M_rowShift_nextRefresh[4]
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124     9.502 f  matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_8/O
                         net (fo=2, routed)           0.809    10.310    matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_8_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.434 f  matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_4/O
                         net (fo=4, routed)           0.523    10.958    matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_4_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.082 r  matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_1/O
                         net (fo=4, routed)           0.391    11.473    matrixConnect/matrixFSM/rowShift_n_4
    SLICE_X58Y23         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.503    14.908    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[2]/C
                         clock pessimism              0.273    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X58Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.941    matrixConnect/matrixFSM/M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 matrixConnect/matrixFSM/M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixConnect/matrixFSM/M_state_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 1.302ns (20.892%)  route 4.930ns (79.108%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.617     5.201    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  matrixConnect/matrixFSM/M_state_q_reg[1]/Q
                         net (fo=85, routed)          1.297     6.954    matrixConnect/matrixFSM/M_state_q_reg[3]_0[1]
    SLICE_X56Y22         LUT4 (Prop_lut4_I1_O)        0.146     7.100 r  matrixConnect/matrixFSM/M_time_q[7]_i_4/O
                         net (fo=117, routed)         1.011     8.111    matrixConnect/matrixFSM/rowShift/M_current_row_q_reg[8]
    SLICE_X57Y18         LUT6 (Prop_lut6_I1_O)        0.328     8.439 f  matrixConnect/matrixFSM/rowShift/M_matrixShow_q[124]_i_2/O
                         net (fo=18, routed)          0.939     9.378    matrixConnect/matrixFSM/rowShift/M_rowShift_nextRefresh[4]
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124     9.502 f  matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_8/O
                         net (fo=2, routed)           0.809    10.310    matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_8_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.434 f  matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_4/O
                         net (fo=4, routed)           0.523    10.958    matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_4_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.082 r  matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_1/O
                         net (fo=4, routed)           0.351    11.433    matrixConnect/matrixFSM/rowShift_n_4
    SLICE_X58Y24         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.501    14.906    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[1]/C
                         clock pessimism              0.295    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X58Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.961    matrixConnect/matrixFSM/M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 matrixConnect/matrixFSM/M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixConnect/matrixFSM/M_state_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 1.302ns (20.892%)  route 4.930ns (79.108%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.617     5.201    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  matrixConnect/matrixFSM/M_state_q_reg[1]/Q
                         net (fo=85, routed)          1.297     6.954    matrixConnect/matrixFSM/M_state_q_reg[3]_0[1]
    SLICE_X56Y22         LUT4 (Prop_lut4_I1_O)        0.146     7.100 r  matrixConnect/matrixFSM/M_time_q[7]_i_4/O
                         net (fo=117, routed)         1.011     8.111    matrixConnect/matrixFSM/rowShift/M_current_row_q_reg[8]
    SLICE_X57Y18         LUT6 (Prop_lut6_I1_O)        0.328     8.439 f  matrixConnect/matrixFSM/rowShift/M_matrixShow_q[124]_i_2/O
                         net (fo=18, routed)          0.939     9.378    matrixConnect/matrixFSM/rowShift/M_rowShift_nextRefresh[4]
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124     9.502 f  matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_8/O
                         net (fo=2, routed)           0.809    10.310    matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_8_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.434 f  matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_4/O
                         net (fo=4, routed)           0.523    10.958    matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_4_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.082 r  matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_1/O
                         net (fo=4, routed)           0.351    11.433    matrixConnect/matrixFSM/rowShift_n_4
    SLICE_X58Y24         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.501    14.906    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[3]/C
                         clock pessimism              0.295    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X58Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.961    matrixConnect/matrixFSM/M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 matrixConnect/matrixFSM/M_level_num_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixConnect/matrixFSM/M_pre_row_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 1.366ns (21.116%)  route 5.103ns (78.884%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.626     5.210    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  matrixConnect/matrixFSM/M_level_num_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  matrixConnect/matrixFSM/M_level_num_q_reg[0]/Q
                         net (fo=88, routed)          1.986     7.714    matrixConnect/matrixFSM/M_level_num_q_reg_n_0_[0]
    SLICE_X52Y22         LUT4 (Prop_lut4_I0_O)        0.148     7.862 f  matrixConnect/matrixFSM/M_matrixShow_q[87]_i_3/O
                         net (fo=25, routed)          2.164    10.026    matrixConnect/matrixFSM/M_matrixShow_q[87]_i_3_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I1_O)        0.328    10.354 r  matrixConnect/matrixFSM/M_pre_row_q[0]_i_6/O
                         net (fo=1, routed)           0.438    10.792    matrixConnect/matrixFSM/M_pre_row_q[0]_i_6_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.916 r  matrixConnect/matrixFSM/M_pre_row_q[0]_i_4/O
                         net (fo=1, routed)           0.351    11.266    matrixConnect/matrixFSM/M_pre_row_q[0]_i_4_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.390 r  matrixConnect/matrixFSM/M_pre_row_q[0]_i_3/O
                         net (fo=1, routed)           0.165    11.555    matrixConnect/matrixFSM/M_pre_row_q[0]_i_3_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.679 r  matrixConnect/matrixFSM/M_pre_row_q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.679    matrixConnect/matrixFSM/M_pre_row_d[0]
    SLICE_X60Y16         FDRE                                         r  matrixConnect/matrixFSM/M_pre_row_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.511    14.916    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  matrixConnect/matrixFSM/M_pre_row_q_reg[0]/C
                         clock pessimism              0.273    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X60Y16         FDRE (Setup_fdre_C_D)        0.077    15.231    matrixConnect/matrixFSM/M_pre_row_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -11.679    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 matrixConnect/matrixFSM/M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixConnect/matrixFSM/M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.302ns (20.998%)  route 4.899ns (79.002%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.617     5.201    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  matrixConnect/matrixFSM/M_state_q_reg[1]/Q
                         net (fo=85, routed)          1.297     6.954    matrixConnect/matrixFSM/M_state_q_reg[3]_0[1]
    SLICE_X56Y22         LUT4 (Prop_lut4_I1_O)        0.146     7.100 r  matrixConnect/matrixFSM/M_time_q[7]_i_4/O
                         net (fo=117, routed)         1.011     8.111    matrixConnect/matrixFSM/rowShift/M_current_row_q_reg[8]
    SLICE_X57Y18         LUT6 (Prop_lut6_I1_O)        0.328     8.439 r  matrixConnect/matrixFSM/rowShift/M_matrixShow_q[124]_i_2/O
                         net (fo=18, routed)          0.939     9.378    matrixConnect/matrixFSM/rowShift/M_rowShift_nextRefresh[4]
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124     9.502 r  matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_8/O
                         net (fo=2, routed)           0.809    10.310    matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_8_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.434 r  matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_4/O
                         net (fo=4, routed)           0.506    10.940    matrixConnect/matrixFSM/rowShift/M_state_q[3]_i_4_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.064 r  matrixConnect/matrixFSM/rowShift/M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.338    11.402    matrixConnect/matrixFSM/rowShift_n_3
    SLICE_X58Y25         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.501    14.906    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[0]/C
                         clock pessimism              0.259    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)       -0.067    15.063    matrixConnect/matrixFSM/M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 matrixConnect/matrixFSM/M_level_num_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixConnect/matrixFSM/M_current_row_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 1.244ns (19.806%)  route 5.037ns (80.194%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.626     5.210    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  matrixConnect/matrixFSM/M_level_num_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  matrixConnect/matrixFSM/M_level_num_q_reg[0]/Q
                         net (fo=88, routed)          2.352     8.080    matrixConnect/matrixFSM/M_level_num_q_reg_n_0_[0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.152     8.232 f  matrixConnect/matrixFSM/M_matrixShow_q[71]_i_3/O
                         net (fo=31, routed)          1.677     9.910    matrixConnect/matrixFSM/M_matrixShow_q[71]_i_3_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I4_O)        0.326    10.236 r  matrixConnect/matrixFSM/M_current_row_q[0]_i_6/O
                         net (fo=1, routed)           0.590    10.826    matrixConnect/matrixFSM/M_current_row_q[0]_i_6_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.950 r  matrixConnect/matrixFSM/M_current_row_q[0]_i_4/O
                         net (fo=1, routed)           0.417    11.367    matrixConnect/matrixFSM/rowShift/M_current_row_q_reg[0]_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.491 r  matrixConnect/matrixFSM/rowShift/M_current_row_q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.491    matrixConnect/matrixFSM/M_current_row_d[0]
    SLICE_X62Y16         FDRE                                         r  matrixConnect/matrixFSM/M_current_row_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.512    14.917    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  matrixConnect/matrixFSM/M_current_row_q_reg[0]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X62Y16         FDRE (Setup_fdre_C_D)        0.029    15.170    matrixConnect/matrixFSM/M_current_row_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 matrixConnect/matrixFSM/M_level_num_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixConnect/matrixFSM/M_current_row_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 1.242ns (20.421%)  route 4.840ns (79.579%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.626     5.210    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  matrixConnect/matrixFSM/M_level_num_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  matrixConnect/matrixFSM/M_level_num_q_reg[0]/Q
                         net (fo=88, routed)          1.986     7.714    matrixConnect/matrixFSM/M_level_num_q_reg_n_0_[0]
    SLICE_X52Y22         LUT4 (Prop_lut4_I0_O)        0.148     7.862 f  matrixConnect/matrixFSM/M_matrixShow_q[87]_i_3/O
                         net (fo=25, routed)          2.019     9.881    matrixConnect/matrixFSM/M_matrixShow_q[87]_i_3_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.328    10.209 r  matrixConnect/matrixFSM/M_current_row_q[7]_i_11/O
                         net (fo=1, routed)           0.420    10.629    matrixConnect/matrixFSM/M_current_row_q[7]_i_11_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  matrixConnect/matrixFSM/M_current_row_q[7]_i_6/O
                         net (fo=1, routed)           0.416    11.168    matrixConnect/matrixFSM/rowShift/M_current_row_q_reg[7]_1
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124    11.292 r  matrixConnect/matrixFSM/rowShift/M_current_row_q[7]_i_2/O
                         net (fo=1, routed)           0.000    11.292    matrixConnect/matrixFSM/M_current_row_d[7]
    SLICE_X62Y20         FDRE                                         r  matrixConnect/matrixFSM/M_current_row_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.508    14.913    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  matrixConnect/matrixFSM/M_current_row_q_reg[7]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X62Y20         FDRE (Setup_fdre_C_D)        0.029    15.166    matrixConnect/matrixFSM/M_current_row_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 matrixConnect/matrixFSM/M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixConnect/matrixFSM/M_matrixShow_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.739ns (28.995%)  route 4.259ns (71.005%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.617     5.201    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  matrixConnect/matrixFSM/M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  matrixConnect/matrixFSM/M_state_q_reg[1]/Q
                         net (fo=85, routed)          1.297     6.954    matrixConnect/matrixFSM/M_state_q_reg[3]_0[1]
    SLICE_X56Y22         LUT4 (Prop_lut4_I1_O)        0.146     7.100 r  matrixConnect/matrixFSM/M_time_q[7]_i_4/O
                         net (fo=117, routed)         0.754     7.854    matrixConnect/matrixFSM/rowShift/M_current_row_q_reg[8]
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.328     8.182 r  matrixConnect/matrixFSM/rowShift/M_matrixShow_q[14]_i_2/O
                         net (fo=6, routed)           0.656     8.838    matrixConnect/matrixFSM/rowShift/M_rowShift_nextRefresh[6]
    SLICE_X55Y21         LUT2 (Prop_lut2_I1_O)        0.119     8.957 f  matrixConnect/matrixFSM/rowShift/M_matrixShow_q[118]_i_4/O
                         net (fo=12, routed)          0.912     9.869    matrixConnect/matrixFSM/rowShift/M_matrixShow_q[118]_i_4_n_0
    SLICE_X57Y21         LUT2 (Prop_lut2_I1_O)        0.358    10.227 f  matrixConnect/matrixFSM/rowShift/M_matrixShow_q[86]_i_2/O
                         net (fo=3, routed)           0.640    10.867    matrixConnect/matrixFSM/rowShift/M_matrixShow_q[86]_i_2_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.332    11.199 r  matrixConnect/matrixFSM/rowShift/M_matrixShow_q[22]_i_1/O
                         net (fo=1, routed)           0.000    11.199    matrixConnect/matrixFSM/rowShift_n_118
    SLICE_X57Y22         FDRE                                         r  matrixConnect/matrixFSM/M_matrixShow_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.439    14.844    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  matrixConnect/matrixFSM/M_matrixShow_q_reg[22]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y22         FDRE (Setup_fdre_C_D)        0.031    15.099    matrixConnect/matrixFSM/M_matrixShow_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  3.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 matrixConnect/matrixFSM/M_final_score_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixConnect/matrixFSM/M_score_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.581     1.525    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  matrixConnect/matrixFSM/M_final_score_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  matrixConnect/matrixFSM/M_final_score_q_reg[0]/Q
                         net (fo=1, routed)           0.087     1.753    matrixConnect/matrixFSM/M_final_score_q[0]
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.048     1.801 r  matrixConnect/matrixFSM/M_score_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    matrixConnect/matrixFSM/M_score_d[0]
    SLICE_X60Y24         FDRE                                         r  matrixConnect/matrixFSM/M_score_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.848     2.038    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  matrixConnect/matrixFSM/M_score_q_reg[0]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.133     1.671    matrixConnect/matrixFSM/M_score_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 matrixConnect/matrixFSM/M_final_score_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixConnect/matrixFSM/M_score_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.512%)  route 0.116ns (38.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.586     1.530    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  matrixConnect/matrixFSM/M_final_score_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  matrixConnect/matrixFSM/M_final_score_q_reg[6]/Q
                         net (fo=1, routed)           0.116     1.787    matrixConnect/matrixFSM/M_final_score_q[6]
    SLICE_X60Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.832 r  matrixConnect/matrixFSM/M_score_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.832    matrixConnect/matrixFSM/M_score_d[6]
    SLICE_X60Y29         FDRE                                         r  matrixConnect/matrixFSM/M_score_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.853     2.043    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  matrixConnect/matrixFSM/M_score_q_reg[6]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.121     1.684    matrixConnect/matrixFSM/M_score_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_highScore_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.162%)  route 0.135ns (48.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.585     1.529    clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  M_score_q_reg[7]/Q
                         net (fo=4, routed)           0.135     1.804    p_0_in[3]
    SLICE_X63Y29         FDRE                                         r  M_highScore_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.855     2.045    clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  M_highScore_q_reg[7]/C
                         clock pessimism             -0.480     1.565    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.071     1.636    M_highScore_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 M_score_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_highScore_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.611%)  route 0.138ns (49.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.585     1.529    clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  M_score_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  M_score_q_reg[3]/Q
                         net (fo=3, routed)           0.138     1.807    M_score_q_reg_n_0_[3]
    SLICE_X63Y29         FDRE                                         r  M_highScore_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.855     2.045    clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  M_highScore_q_reg[3]/C
                         clock pessimism             -0.480     1.565    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.070     1.635    M_highScore_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 matrixConnect/matrixFSM/M_matrixShow_q_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixConnect/M_matrix_q_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.516%)  route 0.144ns (50.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.556     1.500    matrixConnect/matrixFSM/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  matrixConnect/matrixFSM/M_matrixShow_q_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  matrixConnect/matrixFSM/M_matrixShow_q_reg[94]/Q
                         net (fo=4, routed)           0.144     1.784    matrixConnect/M_matrix_d[94]
    SLICE_X48Y21         FDRE                                         r  matrixConnect/M_matrix_q_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.824     2.014    matrixConnect/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  matrixConnect/M_matrix_q_reg[94]/C
                         clock pessimism             -0.480     1.534    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.078     1.612    matrixConnect/M_matrix_q_reg[94]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 matrixConnect/M_matrix_q_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_led_matrix_q_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.553     1.497    matrixConnect/clk_IBUF_BUFG
    SLICE_X49Y24         FDRE                                         r  matrixConnect/M_matrix_q_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  matrixConnect/M_matrix_q_reg[38]/Q
                         net (fo=1, routed)           0.112     1.750    M_matrix_q[38]
    SLICE_X48Y24         FDRE                                         r  M_led_matrix_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.820     2.010    clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  M_led_matrix_q_reg[38]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X48Y24         FDRE (Hold_fdre_C_D)         0.066     1.576    M_led_matrix_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 matrixConnect/M_matrix_q_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_led_matrix_q_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.589     1.533    matrixConnect/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  matrixConnect/M_matrix_q_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.148     1.681 r  matrixConnect/M_matrix_q_reg[96]/Q
                         net (fo=1, routed)           0.055     1.736    M_matrix_q[96]
    SLICE_X64Y17         FDRE                                         r  M_led_matrix_q_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.858     2.048    clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  M_led_matrix_q_reg[96]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.023     1.556    M_led_matrix_q_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 matrixConnect/M_matrix_q_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_led_matrix_q_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.564     1.508    matrixConnect/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  matrixConnect/M_matrix_q_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  matrixConnect/M_matrix_q_reg[58]/Q
                         net (fo=1, routed)           0.055     1.711    M_matrix_q[58]
    SLICE_X56Y14         FDRE                                         r  M_led_matrix_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.832     2.022    clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  M_led_matrix_q_reg[58]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.023     1.531    M_led_matrix_q_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 matrixConnect/M_matrix_q_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_led_matrix_q_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.560     1.504    matrixConnect/clk_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  matrixConnect/M_matrix_q_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.148     1.652 r  matrixConnect/M_matrix_q_reg[82]/Q
                         net (fo=1, routed)           0.055     1.707    M_matrix_q[82]
    SLICE_X50Y17         FDRE                                         r  M_led_matrix_q_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.829     2.019    clk_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  M_led_matrix_q_reg[82]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.023     1.527    M_led_matrix_q_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 matrixConnect/M_matrix_q_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_led_matrix_q_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.590     1.534    matrixConnect/clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  matrixConnect/M_matrix_q_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.148     1.682 r  matrixConnect/M_matrix_q_reg[84]/Q
                         net (fo=1, routed)           0.055     1.737    M_matrix_q[84]
    SLICE_X60Y14         FDRE                                         r  M_led_matrix_q_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.859     2.049    clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  M_led_matrix_q_reg[84]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.023     1.557    M_led_matrix_q_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   M_highScore_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   M_highScore_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   M_highScore_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   M_highScore_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   M_highScore_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   M_highScore_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   M_highScore_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   M_highScore_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y30   M_highScore_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   M_led_matrix_q_reg[102]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   M_led_matrix_q_reg[62]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y26   M_led_matrix_q_reg[65]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y23   M_led_matrix_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   M_led_matrix_q_reg[78]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y23   displayLED/M_aSignal_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   matrixConnect/M_matrix_q_reg[62]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y26   matrixConnect/M_matrix_q_reg[65]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y23   matrixConnect/M_matrix_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y23   matrixConnect/matrixFSM/M_matrixShow_q_reg[65]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   M_led_matrix_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   M_led_matrix_q_reg[60]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   M_led_matrix_q_reg[71]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   M_led_matrix_q_reg[72]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   M_led_matrix_q_reg[77]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C



