`include "../../Define/COP0_Define.v"
module COP0(clk, rst_n, wcp0, waddr, raddr, wdata, exc_type, int_i, victim_inst_addr, is_delayslot, badvaddr, COP0_data, COP0_Count, COP0_Compare, COP0_Status, COP0_Cause, COP0_EPC, COP0_Config, COP0_Prid, COP0_Badvaddr, exc_en, PC_exc);
	/*********************
	 *		CoProcessor 0
	 *input:
	 *	clk						: clock
	 *	rst_n					: negetive reset signal
	 *	wcp0					: write COP0
	 *	waddr[4:0]				: write address
	 *	raddr[4:0]				: read address
	 *	wdata[31:0]				: data to write into COP0
	 *	exc_type[7:0]			: exc type
	 *	int_i[4:0]				: outside int * 5
	 *	victim_inst_addr[31:0]	: victim instruction PC address
	 *	is_delayslot			: whether victim instruction is in delayslot
	 *	badvaddr[31:0]			: bad instruction Virtual address
	 *output:
	 *	COP0_data[31:0]			: 32-bit COP0 dout
	 *	COP0_Count[31:0]		: Count Reg			# COP0 Reg
	 *	COP0_Compare[31:0]		: Compare Reg		# COP0 Reg
	 *	COP0_Status[31:0]		: Status Reg		# COP0 Reg
	 *	COP0_Cause[31:0]		: Cause Reg			# COP0 Reg
	 *	COP0_EPC[31:0]			: EPC Reg			# COP0 Reg
	 *	COP0_Config[31:0]		: Config Reg		# COP0 Reg
	 *	COP0_Prid[31:0]			: Prid Reg			# COP0 Reg
	 *	COP0_Badvaddr[31:0]		: Badvaddr Reg		# COP0 Reg
	 *	exc_en					: identity whether exc is happening
	 *	PC_exc[31:0]			: PC exc address
	 *********************/
	input clk, rst_n;
	input wcp0, is_delayslot;
	input [4:0] waddr, raddr, int_i;
	input [7:0] exc_type;
	input [31:0] wdata, victim_inst_addr, badvaddr;
	output reg [31:0] COP0_data, COP0_Count, COP0_Compare, COP0_Status, COP0_Cause, COP0_EPC, COP0_Config, COP0_Prid, COP0_Badvaddr;
	// ç»„åˆé€»è¾‘è¾“å‡º
	output reg exc_en;
	output reg [31:0] PC_exc;
	
	reg timer_int;
	reg [31:0] tempEPC;
	// COP0_Status[15:10]: æŒ‡ç¤ºç¡¬ä»¶ä¸­æ–­æ˜¯å¦è¢«å…è®¸ï¼Œ 0 - å±è”½ï¼? 1 - å…è®¸ï¼? COP0_Status[9:8]: æŒ‡ç¤ºè½¯ä»¶ä¸­æ–­æ˜¯å¦è¢«å…è®?, 0 - å±è”½ï¼? 1 - å…è®¸
	wire [5:0] hardware_irq = COP0_Status[1] ? 6'b000000 : {int_i, timer_int} & COP0_Status[15:10];		//å±è”½EXL=1æ—¶çš„å¤–éƒ¨ä¸­æ–­
	wire [1:0] software_irq = COP0_Status[1] ? 2'b00 : COP0_Cause[9:8] & COP0_Status[9:8];				//å±è”½EXL=1æ—¶çš„è½¯ä¸­æ–?
	wire [4:0] cause = exc_type[6] ? 5'd4 : exc_type[7] ? 5'd5 : exc_type[1] ? 5'd8 : exc_type[0] ? 5'd9 : exc_type[2] ? 5'd10 : exc_type[3] ? 5'd12 : exc_type[4] ? 5'd13 : exc_type[5] ? 5'd31 : ((hardware_irq != 6'b0) || (software_irq != 2'b0)) ? 5'd0 : 5'd30;

	always@(posedge clk or negedge rst_n)
		begin
		if(!rst_n)
			begin
			timer_int <= 1'b0;
			COP0_Count <= 32'b0;
			COP0_Compare <= 32'b0;
			COP0_Status <= 32'b00010000000000000000000000000000;
			COP0_Cause <= 32'b0;
			COP0_EPC <= 32'b0;
			COP0_Prid <= {8'b0, 8'h57, 10'h4, 6'h2};
			COP0_Config <= 32'b0;
			COP0_Badvaddr <= 32'b0;
			end
		else
			begin
			COP0_Prid <= {8'b0, 8'h57, 10'h4, 6'h2};
			COP0_Config <= 32'b0;
			COP0_Count <= COP0_Count + 1'b1;
			/**********************************/
			/*      æ¯”è¾ƒè®¡æ—¶æ˜¯å¦ç»“æŸ          */
			/**********************************/
			if((COP0_Count == COP0_Compare) && (COP0_Count != 32'b0))
				begin
				timer_int <= 1'b1;		// ä¸‹ä¸€ä¸ªå‘¨æœŸä¼šå¼•èµ· timer interrupt, å› ä¸ºcauseæ˜¯åŒæ­¥åˆ¤æ–­çš„
				end
			/**********************************/
			/*     å¤„ç†excã€hw_irqã€sw_irq    */
			/**********************************/
			if(exc_type != 8'b0)		// è¯´æ˜å¤–éƒ¨æœ‰å¼‚å¸?, è€Œä¸”æˆ‘ä»¬è®¤ä¸ºå¼‚å¸¸çš„ä¼˜å…ˆçº§é«˜äºä¸­æ–­ï¼Œæ‰€ä»¥å…ˆç”¨ifè¯­å¥åˆ¤æ–­ã€?
				begin					// ç”±äºcauseä½¿ç”¨äº†ç»„åˆé?»è¾‘ï¼Œæ‰€ä»¥å¯ä»¥åœ¨è¿™é‡Œç›´æ¥ä½¿ç”¨causeï¼Œè?Œä¸åƒ? timer_int ä½¿ç”¨äº†åŒæ­¥é?»è¾‘è€Œå¿…é¡»ç­‰ä¸?å‘¨æœŸ
				if(cause == 5'd31)
					begin
					COP0_Status[1] <= 1'b0;		// å¼?å¼‚å¸¸ä¸­æ–­
					end
				else if(!COP0_Status[1])		// å¼‚å¸¸ä¸­æ–­è¢«å…è®?
					begin
					if (cause == 5'd4)			// instruction fetch & ram_data load åŒå±äº? exc_type[6]
						begin
						if(victim_inst_addr[1:0] != 2'b00)		// ä¼˜å…ˆè€ƒè™‘victim_inst_addr, æ¯•ç«Ÿæ˜? instruction æ¥è‡ª
							begin
							COP0_Badvaddr <= victim_inst_addr;
							end
						else
							begin
							COP0_Badvaddr <= badvaddr;
							end
						end
					else if(cause == 5'd5)		// ram_data store å±äº exc_type[7]
						begin
						COP0_Badvaddr <= badvaddr;
						end
					// æ ¹æ®æ˜¯å¦ä¸? delayslot åˆ¤æ–­ EPC å†™å…¥ä»?ä¹?
					if(is_delayslot)
						begin
						COP0_EPC <= victim_inst_addr - 32'h4;
						COP0_Cause[31] <= 1'b1;
						end
					else
						begin
						COP0_EPC <= victim_inst_addr;
						COP0_Cause[31] <= 1'b0;
						end
					COP0_Status[1] <= 1'b1;		// æ­£åœ¨å¤„ç†å¼‚å¸¸ä¸­æ–­ï¼Œå±è”½å…¶ä»–å¼‚å¸¸ä¸­æ–­ï¼Œä¸å…è®¸ä¸­æ–­åµŒå¥?
					COP0_Cause[6:2] <= cause;	// å†™å…¥ Exc_Codes
					COP0_Cause[15:10] <= hardware_irq;
					end
				else							// å¦‚æœæ²¡æœ‰å…è®¸å¼‚å¸¸ä¸­æ–­ï¼Œå°±ç®?å•è®°å½?
					begin
					COP0_Cause[6:2] <= cause;	// å†™å…¥ Exc_Codes
					COP0_Cause[15:10] <= hardware_irq;
					end
				end
			else if((hardware_irq != 6'd0) && COP0_Status[0])	//ä¸­æ–­å‘ç”Ÿï¼ˆEXL=1æ—¶çš„å¤–éƒ¨ä¸­æ–­è‡ªåŠ¨å±è”½äº†ï¼‰, è¯´æ˜ exc_type == 8'b0, æ²¡æœ‰å¼‚å¸¸ï¼Œä½†æ˜¯æœ‰ç¬¬äºŒä¼˜å…ˆçº§çš„ hardware_irq
				begin
				if(!COP0_Status[1])				// å…è®¸ä¸­æ–­å¼‚å¸¸
					begin
					if(is_delayslot)
						begin
						COP0_EPC <= victim_inst_addr - 32'h4;
						COP0_Cause[31] <= 1'b1;
						end
					else
						begin
						COP0_EPC <= victim_inst_addr;
						COP0_Cause[31] <= 1'b0;
						end
					COP0_Status[1] <= 1'b1;		// æ­£åœ¨å¤„ç†å¼‚å¸¸ä¸­æ–­ï¼Œå±è”½å…¶ä»–å¼‚å¸¸ä¸­æ–­ï¼Œä¸å…è®¸ä¸­æ–­åµŒå¥?
					COP0_Cause[6:2] <= cause;	// å†™å…¥ Exc_Codes
					COP0_Cause[15:10] <= hardware_irq;
					end
				else
					begin
					COP0_Cause[6:2] <= cause;	// å†™å…¥ Exc_Codes
					COP0_Cause[15:10] <= hardware_irq;
					end
				end
			else if((software_irq != 2'b0) && COP0_Status[0])	//è½¯ä¸­æ–­å‘ç”Ÿï¼ˆEXL=1æ—¶çš„ä¸­æ–­è‡ªåŠ¨å±è”½äº†ï¼‰, ç¬¬ä¸‰ä¼˜å…ˆçº§çš„ software_irq, å†…éƒ¨ä¸ä¼šè®°å½• software_irq çš„ä¿¡æ?
				begin
				if(!COP0_Status[1])				// å…è®¸ä¸­æ–­å¼‚å¸¸
					begin
					if(is_delayslot)
						begin
						COP0_EPC <= victim_inst_addr - 32'h4;
						COP0_Cause[31] <= 1'b1;
						end
					else
						begin
						COP0_EPC <= victim_inst_addr;
						COP0_Cause[31] <= 1'b0;
						end
					COP0_Status[1] <= 1'b1;		// æ­£åœ¨å¤„ç†å¼‚å¸¸ä¸­æ–­ï¼Œå±è”½å…¶ä»–å¼‚å¸¸ä¸­æ–­ï¼Œä¸å…è®¸ä¸­æ–­åµŒå¥?
					COP0_Cause[6:2] <= cause;	// å†™å…¥ Exc_Codes
					COP0_Cause[15:10] <= hardware_irq;
					end
				else
					begin
					COP0_Cause[6:2] <= cause;	// å†™å…¥ Exc_Codes
					COP0_Cause[15:10] <= hardware_irq;
					end
				end
			/**********************************/
			/*      write COP0 Regs           */
			/**********************************/
			if(wcp0)
				begin
				case(waddr)
					`CP0_COUNT:
						begin
						COP0_Count <= wdata;
						end
					`CP0_COMPARE:
						begin
						COP0_Compare <= wdata;
						timer_int <= 1'b0;
						end
					`CP0_STATUS:
						begin
						COP0_Status <= wdata;		// éš¾é“ä¸ä¼šå†²çªï¼? 2 ä¸ªæ“ä½? COP0_Status çš„åœ°æ–?
						end
					`CP0_CAUSE:
						begin
						COP0_Cause[9:8] <= wdata[9:8];
						COP0_Cause[23] <= wdata[23];
						COP0_Cause[22] <= wdata[22];
						end
					`CP0_EPC:
						begin
						COP0_EPC <= wdata;
						end
				endcase
				end
			end
		end
		
	// æƒå®œä¹‹è®¡, posedge clk æ‰å†™å…¥COP0_EPCï¼Œå¯¼è‡´æ…¢äº†ä¸€ä¸ªå‘¨æœŸæ‰èƒ½æä¾? EPC åœ°å€ï¼Œè¿™ä¸ªä»…ä»…æ˜¯ä¸?ä¸ªè¡¥æ•‘æªæ–?
	always@(*)
		begin
		if(wcp0)
			begin
			tempEPC = COP0_EPC;
			case(waddr)
				`CP0_EPC:
					begin
					tempEPC = wdata;
					end
			endcase
			end
		else
			begin
			tempEPC = COP0_EPC;
			end
		end
		
	// é€å‡ºCOP0_data
	always@(*)
		begin
		if(!rst_n)
			begin
			COP0_data = 32'b0;
			end
		else if(wcp0 && (waddr == raddr))
			begin
			COP0_data = wdata;
			end
		else
			begin
			case(raddr)
				`CP0_BADVADDR:		
					begin
					COP0_data = COP0_Badvaddr;
					end
				`CP0_COUNT:		
					begin
					COP0_data = COP0_Count;
					end
				`CP0_COMPARE:	
					begin
					COP0_data = COP0_Compare;
					end
				`CP0_STATUS:	
					begin
					COP0_data = COP0_Status;
					end
				`CP0_CAUSE:	
					begin
					COP0_data = {COP0_Cause[31:16], {int_i, timer_int}, COP0_Cause[9:0]};
					end
				`CP0_EPC:	
					begin
					COP0_data = COP0_EPC;
					end
				`CP0_PRID:	
					begin
					COP0_data = COP0_Prid;
					end
				`CP0_CONFIG:	
					begin
					COP0_data = COP0_Config;
					end	
				default:
					begin
					COP0_data = 32'b0;
					end
			endcase
			end
		end
		
	// é€å‡º PC_exc
	always@(*)
		begin
		if(!rst_n)
			begin
			PC_exc = 32'b0;
			exc_en = 1'b0;
			end
		else if(exc_type != 8'b0)	//ä¸­æ–­å‘ç”Ÿï¼ˆEXL=1æ—¶çš„å¤–éƒ¨ä¸­æ–­è‡ªåŠ¨å±è”½äº†ï¼‰
			begin
			exc_en = 1'b1;
			case(cause)
				5'd4:				//åŠ è½½æˆ–å–å€¼åœ°å?ä¸å¯¹é½?
					begin
					PC_exc = 32'hbfc00380;
					end
				5'd5:				//å­˜å‚¨åœ°å€ä¸å¯¹é½?
					begin
					PC_exc = 32'hbfc00380;
					end
				5'd8:				//syscall
					begin
					PC_exc = 32'hbfc00380;
					end
				5'd9:				//break
					begin
					PC_exc = 32'hbfc00380;
					end
				5'd10:				//unused inst
					begin
					PC_exc = 32'hbfc00380;
					end
				5'd12:				//overflow
					begin
					PC_exc = 32'hbfc00380;
					end
				5'd13:				//è‡ªé™·
					PC_exc = 32'hbfc00380;
				5'd31:				//eret è€ƒè™‘ç‰¹æ®Šæƒ…å†µï¼šå‰æ¡æŒ‡ä»¤åœ¨Wçº§å†™å›epcï¼ŒeretæŒ‡ä»¤åœ¨Mçº§å°†å¾—åˆ°æ—§å??
					begin
					PC_exc = tempEPC;
					end
				default:
					begin
					exc_en = 1'b0;
					PC_exc = 32'b0;
					end
			endcase
			end
		else if((hardware_irq != 6'b0) && COP0_Status[0])	//ä¸­æ–­å‘ç”Ÿï¼ˆEXL=1æ—¶çš„å¤–éƒ¨ä¸­æ–­è‡ªåŠ¨å±è”½äº†ï¼‰
			begin
			exc_en = 1'b1;
			//ä¸­æ–­å‘é‡
			if(cause == 5'd0)
				begin
				PC_exc = 32'h30;
				end
			else
				begin
				exc_en = 1'b0;
				PC_exc = 32'b0;
				end
			end
		else if((software_irq != 2'b0) && COP0_Status[0])	//ä¸­æ–­å‘ç”Ÿï¼ˆEXL=1æ—¶çš„å¤–éƒ¨ä¸­æ–­è‡ªåŠ¨å±è”½äº†ï¼‰
			begin
			exc_en = 1'b1;
			//ä¸­æ–­å‘é‡
			if(cause == 5'd0)
				begin
				PC_exc = 32'h30;
				end
			else
				begin
				exc_en = 1'b0;
				PC_exc = 32'b0;
				end
			end
		else
			begin
			exc_en = 1'b0;
			PC_exc = 32'b0;
			end
		end
endmodule