Flow report for Counter_irregularities
Fri Oct  2 18:07:48 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Flow Summary                                                                          ;
+------------------------------------+--------------------------------------------------+
; Flow Status                        ; Successful - Fri Oct  2 18:07:48 2015            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Counter_irregularities                           ;
; Top-level Entity Name              ; top_counter_verification                         ;
; Family                             ; Cyclone II                                       ;
; Device                             ; EP2C35F672C6                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 1,237 / 33,216 ( 4 % )                           ;
;     Total combinational functions  ; 586 / 33,216 ( 2 % )                             ;
;     Dedicated logic registers      ; 1,074 / 33,216 ( 3 % )                           ;
; Total registers                    ; 1074                                             ;
; Total pins                         ; 2 / 475 ( < 1 % )                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 229,376 / 483,840 ( 47 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+--------------------------------------------+
; Flow Settings                              ;
+-------------------+------------------------+
; Option            ; Setting                ;
+-------------------+------------------------+
; Start date & time ; 10/02/2015 18:07:03    ;
; Main task         ; Compilation            ;
; Revision Name     ; Counter_irregularities ;
+-------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                                                                 ; Default Value          ; Entity Name              ; Section Id       ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------------------+------------------+
; COMPILER_SIGNATURE_ID               ; 264840316757912.144380202210178                                                                                                                                                                                       ; --                     ; --                       ; --               ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                                                                                                                                                                                                  ; --                     ; --                       ; eda_simulation   ;
; EDA_SIMULATION_TOOL                 ; QuestaSim (VHDL)                                                                                                                                                                                                      ; <None>                 ; --                       ; --               ;
; EDA_TIME_SCALE                      ; 1 ps                                                                                                                                                                                                                  ; --                     ; --                       ; eda_simulation   ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                                                    ; --                     ; --                       ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                                                                                                                                                    ; --                     ; --                       ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                                                                                                                                                     ; --                     ; --                       ; --               ;
; PARTITION_COLOR                     ; 16764057                                                                                                                                                                                                              ; --                     ; top_counter_verification ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                                                                                                                                                                                 ; --                     ; top_counter_verification ; Top              ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                                                                                                                                                                                ; --                     ; top_counter_verification ; Top              ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                                                                                                                                                   ; --                     ; --                       ; --               ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                 ; --                     ; --                       ; --               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                                                                          ; --                     ; --                       ; --               ;
; SLD_FILE                            ; /home/katrin/Documents/a_PA_glitches/Cyclone_II/synthese_3/stp1_auto_stripped.stp                                                                                                                                     ; --                     ; --                       ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                                                   ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                                         ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=56                                                                                                                                                                                                      ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=56                                                                                                                                                                                                   ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                                               ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=194                                                                                                                                                                                         ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                         ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=4096                                                                                                                                                                                                 ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                            ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                        ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                                                     ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                          ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_CRC_LOWORD=59519                                                                                                                                                                                             ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_CRC_HIWORD=57491                                                                                                                                                                                             ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                   ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=4096                                                                                                                                                                                                 ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                              ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                  ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                          ; --                     ; --                       ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                         ; --                     ; --                       ; auto_signaltap_0 ;
; TOP_LEVEL_ENTITY                    ; top_counter_verification                                                                                                                                                                                              ; Counter_irregularities ; --                       ; --               ;
; USE_SIGNALTAP_FILE                  ; stp1.stp                                                                                                                                                                                                              ; --                     ; --                       ; --               ;
; VHDL_INPUT_VERSION                  ; VHDL_2008                                                                                                                                                                                                             ; VHDL_1993              ; --                       ; --               ;
; VHDL_SHOW_LMF_MAPPING_MESSAGES      ; Off                                                                                                                                                                                                                   ; --                     ; --                       ; --               ;
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:09     ; 1.0                     ; 688 MB              ; 00:00:09                           ;
; Fitter                    ; 00:00:14     ; 1.4                     ; 792 MB              ; 00:00:18                           ;
; Assembler                 ; 00:00:04     ; 1.0                     ; 573 MB              ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 540 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 822 MB              ; 00:00:02                           ;
; Total                     ; 00:00:31     ; --                      ; --                  ; 00:00:34                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                             ;
+---------------------------+------------------+----------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+---------------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis      ; ThinkPadHPMM     ; Ubuntu 14.04.3 ; 14         ; x86_64         ;
; Fitter                    ; ThinkPadHPMM     ; Ubuntu 14.04.3 ; 14         ; x86_64         ;
; Assembler                 ; ThinkPadHPMM     ; Ubuntu 14.04.3 ; 14         ; x86_64         ;
; TimeQuest Timing Analyzer ; ThinkPadHPMM     ; Ubuntu 14.04.3 ; 14         ; x86_64         ;
; EDA Netlist Writer        ; ThinkPadHPMM     ; Ubuntu 14.04.3 ; 14         ; x86_64         ;
+---------------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Counter_irregularities -c Counter_irregularities
quartus_fit --read_settings_files=off --write_settings_files=off Counter_irregularities -c Counter_irregularities
quartus_asm --read_settings_files=off --write_settings_files=off Counter_irregularities -c Counter_irregularities
quartus_sta Counter_irregularities -c Counter_irregularities
quartus_eda --read_settings_files=off --write_settings_files=off Counter_irregularities -c Counter_irregularities



