Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 21 22:41:39 2021
| Host         : LAPTOP-CCFS063F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    81 |
|    Minimum number of control sets                        |    81 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   186 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    81 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    65 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              98 |           40 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |             288 |           96 |
| Yes          | No                    | No                     |            2180 |          619 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1872 |          741 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                                                                                        Enable Signal                                                                                       |                                                                                        Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  counter_reg_BUFG[0]     |                                                                                                                                                                                            | uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                |                1 |              1 |         1.00 |
|  uart/tx/uartClk_reg_n_0 | uart/tx/tx_shift[8]_i_1_n_0                                                                                                                                                                | uart/tx/tx_shift[0]_i_1_n_0                                                                                                                                                                    |                1 |              1 |         1.00 |
|  counter_reg_BUFG[0]     |                                                                                                                                                                                            | uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                |                1 |              1 |         1.00 |
|  clk_seg                 |                                                                                                                                                                                            |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  counter_reg_BUFG[0]     |                                                                                                                                                                                            | uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_i                                                                                                                   |                1 |              2 |         2.00 |
| ~counter_reg_BUFG[0]     |                                                                                                                                                                                            |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  uart/tx/uartClk_reg_n_0 |                                                                                                                                                                                            |                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  uart/tx/uartClk_reg_n_0 | uart/tx/n_dataCount                                                                                                                                                                        | uart/tx/dataCount[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  counter_reg_BUFG[0]     | cpu/BHT0                                                                                                                                                                                   | cpu/regs/SR[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  counter_reg_BUFG[0]     | cpu/regs/rst_counter_reg[4][0]                                                                                                                                                             | clear                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  uart/tx/uartClk_reg_n_0 | uart/tx/tx_shift[8]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  counter_reg_BUFG[0]     | uart/rx/r_Clock_Count[7]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  counter_reg_BUFG[0]     | dfpu/fpdiv_i_1_n_0                                                                                                                                                                         | dfpu/fpdiv/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/p_1_in10_out                                                                                                                   |                2 |              9 |         4.50 |
|  counter_reg_BUFG[0]     | dfpu/fpmul/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/aclken_0                                                                                                                   | dfpu/fpmul/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                                                                                                                 |                3 |              9 |         3.00 |
|  counter_reg_BUFG[0]     | cpu/alu/mul/E[0]                                                                                                                                                                           | cpu/alu/mul/MEM_V_reg                                                                                                                                                                          |                4 |             11 |         2.75 |
|  counter_reg_BUFG[0]     | dfpu/fpcmp_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                |                7 |             13 |         1.86 |
|  clk_IBUF_BUFG           |                                                                                                                                                                                            |                                                                                                                                                                                                |                5 |             17 |         3.40 |
|  counter_reg_BUFG[0]     | cpu/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                |               10 |             24 |         2.40 |
|  counter_reg_BUFG[0]     |                                                                                                                                                                                            | uart/tx/uartClk                                                                                                                                                                                |                8 |             31 |         3.88 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[29][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[15][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[19][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[21][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[23][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[30][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[31][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               25 |             32 |         1.28 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[12][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[13][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[17][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[18][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[16][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[11][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[1][31]_i_2_n_0                                                                                                                                                           | cpu/regs/SR[0]                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[22][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[25][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[24][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[26][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[9][31]_i_1_n_0                                                                                                                                                           | cpu/regs/SR[0]                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[6][31]_i_1_n_0                                                                                                                                                           | cpu/regs/SR[0]                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[8][31]_i_1_n_0                                                                                                                                                           | cpu/regs/SR[0]                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[5][31]_i_1_n_0                                                                                                                                                           | cpu/regs/SR[0]                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[3][31]_i_1_n_0                                                                                                                                                           | cpu/regs/SR[0]                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[7][31]_i_1_n_0                                                                                                                                                           | cpu/regs/SR[0]                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[4][31]_i_1_n_0                                                                                                                                                           | cpu/regs/SR[0]                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[20][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[10][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[14][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  counter_reg_BUFG[0]     | cpu/MEM_RW_reg_1[0]                                                                                                                                                                        |                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[27][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  counter_reg_BUFG[0]     | cpu/MEM_ADDR_reg[4]_2[0]                                                                                                                                                                   | cpu/regs/SR[0]                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  counter_reg_BUFG[0]     | cpu/MEM_ADDR_reg[4]_0[0]                                                                                                                                                                   | cpu/regs/SR[0]                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  counter_reg_BUFG[0]     | cpu/MEM_ADDR_reg[4]_1[0]                                                                                                                                                                   | cpu/regs/SR[0]                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  counter_reg_BUFG[0]     | cpu/MEM_ADDR_reg[4]_3[0]                                                                                                                                                                   | cpu/regs/SR[0]                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[28][31]_i_1_n_0                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  counter_reg_BUFG[0]     | cpu/regs/reg_file[2][31]_i_1_n_0                                                                                                                                                           | cpu/regs/SR[0]                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  counter_reg_BUFG[0]     | cpu/alu/div/aclken09_out                                                                                                                                                                   | cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclken_3 |                9 |             33 |         3.67 |
|  counter_reg_BUFG[0]     | cpu/alu/div/aclken0                                                                                                                                                                        | cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/aclken_3 |                9 |             33 |         3.67 |
|  counter_reg_BUFG[0]     | dfpu/fpadd_i_1_n_0                                                                                                                                                                         | dfpu/fpadd/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclken_0                                                                                              |               10 |             46 |         4.60 |
|  counter_reg_BUFG[0]     | dfpu/fpmul_i_1_n_0                                                                                                                                                                         | dfpu/fpmul/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_0                                                                                      |                9 |             46 |         5.11 |
|  counter_reg_BUFG[0]     | cpu/alu/mul/uu_mul_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                |                7 |             49 |         7.00 |
|  counter_reg_BUFG[0]     | cpu/alu/mul/ss_mulh_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                |                8 |             49 |         6.12 |
|  counter_reg_BUFG[0]     | cpu/alu/mul/su_mul_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                |               10 |             49 |         4.90 |
|  counter_reg_BUFG[0]     | dfpu/fpdiv_i_1_n_0                                                                                                                                                                         | dfpu/fpdiv/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[29].pipe_reg[29][0]_10                                                                                     |               14 |             51 |         3.64 |
|  counter_reg_BUFG[0]     | dfpu/fpdiv_i_1_n_0                                                                                                                                                                         | dfpu/fpdiv/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/Q_MANT_DEL/i_pipe/opt_has_pipe.first_q[54]_i_1_n_0                                                                                              |               28 |             53 |         1.89 |
|  counter_reg_BUFG[0]     | bpc/bpc[0]_i_1_n_0                                                                                                                                                                         | cpu/regs/SR[0]                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  counter_reg_BUFG[0]     | bpc/bpcc0                                                                                                                                                                                  | cpu/regs/SR[0]                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  counter_reg_BUFG[0]     | dfpu/fresult[63]_i_1_n_0                                                                                                                                                                   | cpu/regs/SR[0]                                                                                                                                                                                 |               23 |             64 |         2.78 |
|  counter_reg_BUFG[0]     | cpu/alu/mul/ss_mul_i_65_n_0                                                                                                                                                                |                                                                                                                                                                                                |               15 |             66 |         4.40 |
|  counter_reg_BUFG[0]     |                                                                                                                                                                                            |                                                                                                                                                                                                |               31 |             76 |         2.45 |
|  counter_reg_BUFG[0]     | dfpu/fpmul_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                |               21 |             88 |         4.19 |
|  counter_reg_BUFG[0]     | cpu/alu/mul/DE_BI                                                                                                                                                                          | cpu/regs/SR[0]                                                                                                                                                                                 |               41 |            110 |         2.68 |
|  counter_reg_BUFG[0]     | cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/E[0] |                                                                                                                                                                                                |               32 |            112 |         3.50 |
|  counter_reg_BUFG[0]     | cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/E[0] |                                                                                                                                                                                                |               27 |            114 |         4.22 |
|  counter_reg_BUFG[0]     | cpu/alu/mul/E[0]                                                                                                                                                                           | cpu/regs/SR[0]                                                                                                                                                                                 |               70 |            144 |         2.06 |
|  counter_reg_BUFG[0]     | cpu/alu/div/aclken0                                                                                                                                                                        |                                                                                                                                                                                                |               72 |            211 |         2.93 |
|  counter_reg_BUFG[0]     |                                                                                                                                                                                            | cpu/regs/SR[0]                                                                                                                                                                                 |               89 |            261 |         2.93 |
|  counter_reg_BUFG[0]     | cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/E[0] |                                                                                                                                                                                                |               63 |            273 |         4.33 |
|  counter_reg_BUFG[0]     | cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/E[0] |                                                                                                                                                                                                |               57 |            273 |         4.79 |
|  counter_reg_BUFG[0]     | dfpu/fpdiv_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                |               75 |            276 |         3.68 |
|  counter_reg_BUFG[0]     | dfpu/fpadd_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                |               93 |            285 |         3.06 |
|  counter_reg_BUFG[0]     | cpu/alu/div/aclken09_out                                                                                                                                                                   |                                                                                                                                                                                                |               99 |            348 |         3.52 |
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


