<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>D:\proj\dk_video_csi_720\impl\synthesize\rev_1\synlog\dk_video_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>TMDS_PLL|clkout_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_1_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_0_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_0_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsr90_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw0_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1]_u_ddr_phy_data_lane/u_ddr_phy_data_io_|dqsw270_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_out_inferred_clock</data>
<data>0.1 MHz</data>
<data>96.6 MHz</data>
<data>4248.363</data>
</row>
<row>
<data>_DDR3_Memory_Interface_Top/gw3mc_top/u_ddr_phy_top|clk_x4i_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock</data>
<data>611.8 MHz</data>
<data>520.0 MHz</data>
<data>-0.288</data>
</row>
<row>
<data>_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock</data>
<data>151.8 MHz</data>
<data>129.1 MHz</data>
<data>-1.162</data>
</row>
<row>
<data>_~idesx4_DPHY_RX_TOP__|eclko_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>pll_8bit_2lane|clkout_inferred_clock</data>
<data>0.1 MHz</data>
<data>136.9 MHz</data>
<data>4249.518</data>
</row>
<row>
<data>video_top|I_clk</data>
<data>178.5 MHz</data>
<data>151.8 MHz</data>
<data>-0.989</data>
</row>
<row>
<data>video_top|pix_clk</data>
<data>98.9 MHz</data>
<data>84.1 MHz</data>
<data>-1.784</data>
</row>
<row>
<data>System</data>
<data>726.6 MHz</data>
<data>617.7 MHz</data>
<data>-0.243</data>
</row>
</report_table>
