/*
 * Device Tree Source for the RZN1S IO-Link Board
 * This dts is for use when the Cortex M3 controls GMAC1, the 5-Port Switch
 * and the RGMII/GMII Converters.
 *
 * Copyright (C) 2019 Renesas Electronics Europe Ltd
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

/dts-v1/;

#include "rzn1s.dtsi"
#include "rzn1-clocks.dtsi"

/ {
	model = "RZ/N1S IO-Link Board";
	compatible = "renesas,rzn1s-io-link", "renesas,rzn1";

	chosen {
		stdout-path = "serial0:115200n8";
	};
	hoard: cat: nmi: rmii {
		#address-cells = <1>;
		#size-cells = <0>;
	};
	leds {
		compatible = "gpio-leds";

		led_1 {
			label = "pl_gpio92";
			gpios = <&gpio1b 23 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "cpu0";
		};
		led_2 {
			label = "pl_gpio93";
			gpios = <&gpio1b 24 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "cpu1";
		};
		pca0 {
			label = "pca0";
			gpios = <&pca9698 0 GPIO_ACTIVE_HIGH>;
		};
		pca1 {
			label = "pca1";
			gpios = <&pca9698 1 GPIO_ACTIVE_HIGH>;
		};
		pca2 {
			label = "pca2";
			gpios = <&pca9698 2 GPIO_ACTIVE_HIGH>;
		};
		pca3 {
			label = "pca3";
			gpios = <&pca9698 3 GPIO_ACTIVE_HIGH>;
		};
		pca4 {
			label = "pca4";
			gpios = <&pca9698 4 GPIO_ACTIVE_HIGH>;
		};
		pca5 {
			label = "pca5";
			gpios = <&pca9698 5 GPIO_ACTIVE_HIGH>;
		};
		pca6 {
			label = "pca6";
			gpios = <&pca9698 6 GPIO_ACTIVE_HIGH>;
		};
		pca7 {
			label = "pca7";
			gpios = <&pca9698 7 GPIO_ACTIVE_HIGH>;
		};
	};
};

/* Map the USB pinmux to the peripheral port */
#define usb usbh_pci
/* ethX refers to the physical pins for each ethernet interface. Here we simply
 * place them in the hoard node, and the users of the pins will then indicate
 * are needed by adding a pinctrl-0 entry for them.
 */
#define eth0 hoard
#define eth1 hoard
#define eth2 hoard
#define eth3 hoard
#define eth4 hoard
#define refclk hoard
#define mdio0 hoard
#define mdio1 hoard
#define lcd fb0

#include "rzn1s-io-link-pinmux.dtsi"

/* Note, timer0 may be used by the Cortex M3 software */
&timer1 {
	status = "okay";
	/* Enable the /25 prescaler only on the 16-bit timers */
	renesas,clk-prescaler = <1 1 1 1 1 1 0 0>;
	renesas,timer-rating = <150 150 150 150 150 150 460 460>;
};

/* Calculated gpio irq numbers: gpioXa Y = 32*X + Y */
#define GPIOA_IRQ(gpioa_block, nr)	(32 * gpioa_block + nr)
&gpioirq {
	status = "okay";
	gpioirq-0 = <GPIOA_IRQ(1, 1)>;	/* pin 70: ETH Port 1 IRQ */
	gpioirq-1 = <GPIOA_IRQ(2, 25)>;	/* pin 82: ETH Port 4 IRQ */
	gpioirq-2 = <GPIOA_IRQ(2, 27)>;	/* pin 89: ETH Port 5 IRQ */
};

&uart0 {
	status = "okay";
	u-boot,dm-pre-reloc;
};
&i2c1 {
	status = "okay";
	clock-frequency = <400000>;
	pca9698: gpio@20 {
		compatible = "nxp,pca9698";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
		gpio-bank-name="pca";

		/* gpio-hogs to enable access to the EEPROM */
		eeprom_ctrl0 {
			gpio-hog;
			gpios = <16 0>;
			output-high;
			line-name = "eeprom-ctrl0-gpio";
		};
		eeprom_ctrl1 {
			gpio-hog;
			gpios = <17 0>;
			output-low;
			line-name = "eeprom-ctrl1-gpio";
		};
		eeprom_ctrl2 {
			gpio-hog;
			gpios = <18 0>;
			output-low;
			line-name = "eeprom-ctrl2-gpio";
		};
	};
	at24@50 {
		compatible = "at24,24c64";
		pagesize = <32>;
		reg = <0x50>;
	};
};
&gpio0 {
	status = "okay";
};
&gpio1 {
	status = "okay";
};
&gpio2 {
	status = "okay";
};

&gmac0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pins_mdio0>, <&pins_eth0>;

	phy-handle = <&phy_mii0>;

	/* Reset is on GPIO 66 */
	snps,reset-gpio = <&gpio0a 29 GPIO_ACTIVE_HIGH>;
	snps,reset-active-low;
	snps,reset-delays-us = <0 10000 30000>;

	mdio0 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "snps,dwmac-mdio";
		phy_mii0: ethernet-phy@8 {
			/* Marvell 88E1512 PHY on ETH1 */
			device_type = "ethernet-phy";
			phy-mode = "rgmii-id";
			reg = <8>;
			/* Set LED0 as active low link status, LED2 as interrupt */
			marvell,reg-init = <3 16 0 0x1010 3 18 0 0x4980>;
			/* Interrupt is on GPIO 70 */
			interrupt-parent = <&gpio1a>;
			interrupts = <1 IRQ_TYPE_LEVEL_LOW>;
		};
	};
};
&gmac1 {
	status = "disabled";

	/* Fixed 1Gbps link to the 5-port switch */
	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};
&ethswitch {
	u-boot,dm-pre-reloc;
	status = "disabled";
	bus_freq = <2500000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pins_mdio1>, <&pins_refclk_mii1>,
		<&pins_eth3>, <&pins_eth4>;

	/* Reset is on GPIO 94 */
	phy-reset-gpios = <&gpio1b 25 GPIO_ACTIVE_HIGH>;
	phy-reset-duration = <15>;

	#address-cells = <1>;
	#size-cells = <0>;
	portA: phy_mii4: ethernet-phy@5 {
		device_type = "ethernet-phy";
		phy-mode = "mii";
		reg = <5>;
		micrel,10mbps-preamble-restore;
		/* Set LED0 as active low link status */
		micrel,led-mode = <1>;
		/* Interrupt is on GPIO 82 */
		interrupt-parent = <&gpio1b>;
		interrupts = <13 IRQ_TYPE_LEVEL_LOW>;
	};
	portB: phy_mii3: ethernet-phy@4 {
		device_type = "ethernet-phy";
		phy-mode = "mii";
		reg = <4>;
		micrel,10mbps-preamble-restore;
		/* Set LED0 as active low link status */
		micrel,led-mode = <1>;
		/* Interrupt is on GPIO 89 */
		interrupt-parent = <&gpio1b>;
		interrupts = <20 IRQ_TYPE_LEVEL_LOW>;
	};
};
&eth_miic {
	status = "disabled";
	pinctrl-names = "default";
	pinctrl-0 = <&pins_refclk_rgmii>;
	/* RIN Mode Control - GMAC1 on all Switch ports */
	mode_control = <0x13>;

	mii0: eth-mii0 {
		phy-handle = <&phy_mii0>;
	};
	mii1: eth-mii1 {
		/* Nothing */
	};
	mii2: eth-mii2 {
		/* Nothing */
	};
	mii3: eth-mii3 {
		phy-handle = <&phy_mii3>;
	};
	mii4: eth-mii4 {
		phy-handle = <&phy_mii4>;
	};
};
&qspi0 {
	status = "okay";
	u-boot,dm-pre-reloc;

	flash: mx25l25635@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "macronix,mx25l25635e", "spi-flash";
		reg = <0>;
		spi-max-frequency = <62500000>;
		spi-cpha;
		spi-cpol;
		spi-rx-bus-width = <4>;
		renesas,rzn1-read-cmd = <0xeb 6 1>;
		renesas,rzn1-readcap-delay = <1>;
		/* The properties below are used by U-Boot */
		tshsl-ns = <30>;
		tsd2d-ns = <3>;
		tchsh-ns = <3>;
		tslch-ns = <3>;
		memory-map = <RZN1_V_QSPI_BASE RZN1_V_QSPI_SIZE>;
		memory-map-write = <1>;
		u-boot,dm-pre-reloc;

		partition@0 {
			/* 64KB */
			label = "qspi0:spl";
			reg = <0x0000000 0x00010000>;
		};
		partition@1 {
			/* 64KB */
			label = "qspi0:pkgt";
			reg = <0x0010000 0x00010000>;
		};
		partition@2 {
			/* 512KB */
			label = "qspi0:u-boot";
			reg = <0x0020000 0x00080000>;
		};
		partition@3 {
			/* 64KB */
			label = "qspi0:env";
			reg = <0x00a0000 0x00010000>;
		};
		partition@4 {
			/* 128KB */
			label = "qspi0:dtb";
			reg = <0x00b0000 0x00020000>;
		};
		partition@5 {
			/* 1MB */
			label = "qspi0:cm3";
			reg = <0x00d0000 0x00100000>;
		};
		partition@6 {
			/* 6MB */
			label = "qspi0:kernel";
			reg = <0x01d0000 0x00600000>;
		};
		partition@7 {
			/* Remaining */
			label = "qspi0:data";
			reg = <0x07d0000 0>;
		};
	};
};
&qspi1 {
	status = "okay";

	flash1: mx25l25635@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "macronix,mx25l25635e", "spi-flash";
		reg = <0>;
		spi-max-frequency = <62500000>;
		spi-cpha;
		spi-cpol;
		spi-rx-bus-width = <4>;
		renesas,rzn1-read-cmd = <0xeb 6 1>;
		renesas,rzn1-readcap-delay = <1>;
		/* The properties below are used by U-Boot */
		tshsl-ns = <30>;
		tsd2d-ns = <3>;
		tchsh-ns = <3>;
		tslch-ns = <3>;
		memory-map = <RZN1_V_QSPI1_BASE RZN1_V_QSPI1_SIZE>;
		memory-map-write = <1>;
	};
};
&usbf {
	status = "okay";
};
&wdt0 {
	status = "okay";
};
&dma0 {
	status = "okay";
	/* Select spi0, spi1, spi2, spi3, uart3, uart4, uart5, uart6 */
	rzn1_cfg_dmamux = <0x0000ffff>;
	rzn1_cfg_dmamux_mask = <0x0000ffff>;
};
&spi0 {
	status = "okay";
	dmas =  <&dma0 8 0 0>,
		<&dma0 9 0 0>;
	dma-names = "rx", "tx";
};
&sdio0 {
	status = "okay";
};
&rtc0 {
	status = "okay";
};
&can1 {
	status = "okay";
};
