// Seed: 2290361816
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
  logic id_2;
endmodule
macromodule module_1 #(
    parameter id_5 = 32'd40
) (
    output tri0  id_0,
    input  tri0  id_1,
    output logic id_2
);
  wire id_4;
  localparam id_5 = 1 * 1 == -1;
  wire id_6;
  module_0 modCall_1 ();
  logic [id_5 : -1] id_7;
  ;
  assign id_7[-1] = id_5;
  initial begin : LABEL_0
    id_2 = -1;
  end
endmodule
module module_2 #(
    parameter id_1  = 32'd33,
    parameter id_30 = 32'd33
) (
    output wire id_0,
    input wor _id_1,
    output supply0 id_2,
    input tri id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wire id_6,
    output uwire id_7,
    input supply0 id_8,
    input wand id_9,
    input tri0 id_10,
    input wor id_11,
    output wire id_12,
    input supply0 id_13,
    input supply1 id_14,
    output tri1 id_15,
    input tri id_16,
    input tri0 id_17,
    input uwire id_18,
    input tri1 id_19,
    output tri1 id_20,
    output supply1 id_21#(._id_30(1)),
    input wor id_22,
    input uwire id_23,
    output tri1 id_24,
    input tri id_25,
    input wor id_26
    , id_31, id_32,
    input tri1 id_27,
    input uwire id_28
);
  wire id_33;
  always @(posedge -1 or posedge -1);
  module_0 modCall_1 ();
  parameter id_34 = 1;
  logic [id_30  -  -1 : id_1] id_35;
endmodule
