fourBitRegister I2 ( net17[0:3], Clk, Y[7:4], _Clk);
fourBitRegister I1 ( net18[0:3], Clk, X[7:4], _Clk);
fourBitRegister I0 ( S[3:0], Clk, net19[0:3], _Clk);
fourBitAdder I4 ( net10, net19[0:3], X[3:0], Y[3:0], Cin);
fourBitAdder I3 ( Cout, S[7:4], net18[0:3], net17[0:3], net13);
DFF I5 ( net13, net10, Clk, _Clk);

endmodule
