<module HW_revision="" XML_version="1" description="Port 9" id="Port 9">
<register acronym="P9IN" description="Port 9 Input" id="P9IN" offset=" 0x0280" width="8">
<bitfield begin="0" description="P9IN0" end="0" id="P9IN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P9IN1" end="1" id="P9IN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P9IN2" end="2" id="P9IN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P9IN3" end="3" id="P9IN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P9IN4" end="4" id="P9IN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P9IN5" end="5" id="P9IN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P9IN6" end="6" id="P9IN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P9IN7" end="7" id="P9IN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P9OUT" description="Port 9 Output" id="P9OUT" offset=" 0x0282" width="8">
<bitfield begin="0" description="P9OUT0" end="0" id="P9OUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P9OUT1" end="1" id="P9OUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P9OUT2" end="2" id="P9OUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P9OUT3" end="3" id="P9OUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P9OUT4" end="4" id="P9OUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P9OUT5" end="5" id="P9OUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P9OUT6" end="6" id="P9OUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P9OUT7" end="7" id="P9OUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P9DIR" description="Port 9 Direction" id="P9DIR" offset=" 0x0284" width="8">
<bitfield begin="0" description="P9DIR0" end="0" id="P9DIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P9DIR1" end="1" id="P9DIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P9DIR2" end="2" id="P9DIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P9DIR3" end="3" id="P9DIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P9DIR4" end="4" id="P9DIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P9DIR5" end="5" id="P9DIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P9DIR6" end="6" id="P9DIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P9DIR7" end="7" id="P9DIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P9REN" description="Port 9 Resistor Enable" id="P9REN" offset=" 0x0286" width="8">
<bitfield begin="0" description="P9REN0" end="0" id="P9REN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P9REN1" end="1" id="P9REN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P9REN2" end="2" id="P9REN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P9REN3" end="3" id="P9REN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P9REN4" end="4" id="P9REN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P9REN5" end="5" id="P9REN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P9REN6" end="6" id="P9REN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P9REN7" end="7" id="P9REN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P9SEL0" description="Port 9 Selection0" id="P9SEL0" offset=" 0x028A" width="8">
<bitfield begin="0" description="P9SEL0_0" end="0" id="P9SEL0_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P9SEL0_1" end="1" id="P9SEL0_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P9SEL0_2" end="2" id="P9SEL0_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P9SEL0_3" end="3" id="P9SEL0_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P9SEL0_4" end="4" id="P9SEL0_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P9SEL0_5" end="5" id="P9SEL0_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P9SEL0_6" end="6" id="P9SEL0_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P9SEL0_7" end="7" id="P9SEL0_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P9SEL1" description="Port 9 Selection1" id="P9SEL1" offset=" 0x028C" width="8">
<bitfield begin="0" description="P9SEL1_0" end="0" id="P9SEL1_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P9SEL1_1" end="1" id="P9SEL1_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P9SEL1_2" end="2" id="P9SEL1_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P9SEL1_3" end="3" id="P9SEL1_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P9SEL1_4" end="4" id="P9SEL1_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P9SEL1_5" end="5" id="P9SEL1_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P9SEL1_6" end="6" id="P9SEL1_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P9SEL1_7" end="7" id="P9SEL1_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P9SELC" description="Port 9 Complement Selection" id="P9SELC" offset=" 0x0296" width="8">
<bitfield begin="0" description="P9SELC_0" end="0" id="P9SELC_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P9SELC_1" end="1" id="P9SELC_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P9SELC_2" end="2" id="P9SELC_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P9SELC_3" end="3" id="P9SELC_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P9SELC_4" end="4" id="P9SELC_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P9SELC_5" end="5" id="P9SELC_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P9SELC_6" end="6" id="P9SELC_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P9SELC_7" end="7" id="P9SELC_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>