// Seed: 403251820
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout supply0 id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_4 == id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd14,
    parameter id_5 = 32'd68
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire _id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  input wire _id_2;
  output wire id_1;
  id_9 :
  assert property (@(negedge -1) id_7)
  else $unsigned(39);
  ;
  wire id_10, id_11;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_10,
      id_9,
      id_4
  );
  assign id_3[1'b0] = 1;
  wire id_12;
  wire [id_2 : id_5] id_13;
endmodule
