<dec f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='620' type='unsigned int'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='623' u='w' c='_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapC1Ej'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='664' u='r' c='_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap22getTrueMemOrderLatencyEv'/>
<offset>416</offset>
<doc f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='619'>/// 1 for loads, 0 for stores. (see comment in SUList)</doc>
