Analysis & Synthesis report for neorv32_top
Mon Apr 01 17:11:29 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state
 10. State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state
 11. State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_8nt1:auto_generated
 19. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_5q71:auto_generated
 20. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_vp71:auto_generated
 21. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_5q71:auto_generated
 22. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_vp71:auto_generated
 23. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_5q71:auto_generated
 24. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_vp71:auto_generated
 25. Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_5q71:auto_generated
 26. Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_vp71:auto_generated
 27. Parameter Settings for User Entity Instance: Top-level Entity: |neorv32_test_setup_bootloader
 28. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst
 29. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst
 30. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst
 31. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst
 32. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst
 33. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst
 34. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst
 35. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst
 36. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst
 37. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst
 38. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst
 39. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst
 40. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst
 41. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst
 42. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst
 43. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst
 44. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst
 45. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst
 46. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst
 47. Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst
 48. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0
 49. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0
 50. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0
 51. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0
 52. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0
 53. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0
 54. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0
 55. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0
 56. Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0
 57. altsyncram Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst"
 59. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst"
 60. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst"
 61. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst"
 62. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst"
 63. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"
 64. Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst"
 65. Port Connectivity Checks: "neorv32_top:neorv32_top_inst"
 66. Post-Synthesis Netlist Statistics for Top Partition
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 01 17:11:29 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; neorv32_top                                 ;
; Top-level Entity Name              ; neorv32_test_setup_bootloader               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 6,168                                       ;
;     Total combinational functions  ; 5,884                                       ;
;     Dedicated logic registers      ; 1,405                                       ;
; Total registers                    ; 1405                                        ;
; Total pins                         ; 12                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 197,632                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                         ;
+------------------------------------------------------------------+-------------------------------+--------------------+
; Option                                                           ; Setting                       ; Default Value      ;
+------------------------------------------------------------------+-------------------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G                ;                    ;
; Top-level entity name                                            ; neorv32_test_setup_bootloader ; neorv32_top        ;
; Family name                                                      ; MAX 10                        ; Cyclone V          ;
; Use smart compilation                                            ; Off                           ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                            ; On                 ;
; Enable compact report table                                      ; Off                           ; Off                ;
; Restructure Multiplexers                                         ; Auto                          ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                           ; Off                ;
; Preserve fewer node names                                        ; On                            ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                        ; Enable             ;
; Verilog Version                                                  ; Verilog_2001                  ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993                     ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                          ; Auto               ;
; Safe State Machine                                               ; Off                           ; Off                ;
; Extract Verilog State Machines                                   ; On                            ; On                 ;
; Extract VHDL State Machines                                      ; On                            ; On                 ;
; Ignore Verilog initial constructs                                ; Off                           ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                          ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                           ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                            ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                            ; On                 ;
; Parallel Synthesis                                               ; On                            ; On                 ;
; DSP Block Balancing                                              ; Auto                          ; Auto               ;
; NOT Gate Push-Back                                               ; On                            ; On                 ;
; Power-Up Don't Care                                              ; On                            ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                           ; Off                ;
; Remove Duplicate Registers                                       ; On                            ; On                 ;
; Ignore CARRY Buffers                                             ; Off                           ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                           ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                           ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                           ; Off                ;
; Ignore LCELL Buffers                                             ; Off                           ; Off                ;
; Ignore SOFT Buffers                                              ; On                            ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                           ; Off                ;
; Optimization Technique                                           ; Balanced                      ; Balanced           ;
; Carry Chain Length                                               ; 70                            ; 70                 ;
; Auto Carry Chains                                                ; On                            ; On                 ;
; Auto Open-Drain Pins                                             ; On                            ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                           ; Off                ;
; Auto ROM Replacement                                             ; On                            ; On                 ;
; Auto RAM Replacement                                             ; On                            ; On                 ;
; Auto DSP Block Replacement                                       ; On                            ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                          ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                          ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                            ; On                 ;
; Strict RAM Replacement                                           ; Off                           ; Off                ;
; Allow Synchronous Control Signals                                ; On                            ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                           ; Off                ;
; Auto RAM Block Balancing                                         ; On                            ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                           ; Off                ;
; Auto Resource Sharing                                            ; Off                           ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                           ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                           ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                           ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                            ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                           ; Off                ;
; Timing-Driven Synthesis                                          ; On                            ; On                 ;
; Report Parameter Settings                                        ; On                            ; On                 ;
; Report Source Assignments                                        ; On                            ; On                 ;
; Report Connectivity Checks                                       ; On                            ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                           ; Off                ;
; Synchronization Register Chain Length                            ; 2                             ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation            ; Normal compilation ;
; HDL message level                                                ; Level2                        ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                           ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                          ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                          ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                           ; 100                ;
; Clock MUX Protection                                             ; On                            ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                           ; Off                ;
; Block Design Naming                                              ; Auto                          ; Auto               ;
; SDC constraint protection                                        ; Off                           ; Off                ;
; Synthesis Effort                                                 ; Auto                          ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                            ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                           ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                        ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                          ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                            ; On                 ;
+------------------------------------------------------------------+-------------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                             ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                          ; Library ;
+--------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd ;         ;
; ../neorv32/rtl/core/neorv32_application_image.vhd            ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_application_image.vhd            ;         ;
; ../neorv32/rtl/core/mem/neorv32_imem.default.vhd             ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/mem/neorv32_imem.default.vhd             ;         ;
; ../neorv32/rtl/core/mem/neorv32_dmem.default.vhd             ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/mem/neorv32_dmem.default.vhd             ;         ;
; ../neorv32/rtl/core/neorv32_xirq.vhd                         ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_xirq.vhd                         ;         ;
; ../neorv32/rtl/core/neorv32_xip.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_xip.vhd                          ;         ;
; ../neorv32/rtl/core/neorv32_xbus.vhd                         ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_xbus.vhd                         ;         ;
; ../neorv32/rtl/core/neorv32_wdt.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_wdt.vhd                          ;         ;
; ../neorv32/rtl/core/neorv32_uart.vhd                         ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_uart.vhd                         ;         ;
; ../neorv32/rtl/core/neorv32_twi.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_twi.vhd                          ;         ;
; ../neorv32/rtl/core/neorv32_trng.vhd                         ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_trng.vhd                         ;         ;
; ../neorv32/rtl/core/neorv32_top.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd                          ;         ;
; ../neorv32/rtl/core/neorv32_sysinfo.vhd                      ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_sysinfo.vhd                      ;         ;
; ../neorv32/rtl/core/neorv32_spi.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_spi.vhd                          ;         ;
; ../neorv32/rtl/core/neorv32_slink.vhd                        ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_slink.vhd                        ;         ;
; ../neorv32/rtl/core/neorv32_sdi.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_sdi.vhd                          ;         ;
; ../neorv32/rtl/core/neorv32_pwm.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_pwm.vhd                          ;         ;
; ../neorv32/rtl/core/neorv32_package.vhd                      ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_package.vhd                      ;         ;
; ../neorv32/rtl/core/neorv32_onewire.vhd                      ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_onewire.vhd                      ;         ;
; ../neorv32/rtl/core/neorv32_neoled.vhd                       ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_neoled.vhd                       ;         ;
; ../neorv32/rtl/core/neorv32_mtime.vhd                        ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_mtime.vhd                        ;         ;
; ../neorv32/rtl/core/neorv32_intercon.vhd                     ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd                     ;         ;
; ../neorv32/rtl/core/neorv32_imem.entity.vhd                  ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_imem.entity.vhd                  ;         ;
; ../neorv32/rtl/core/neorv32_gptmr.vhd                        ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_gptmr.vhd                        ;         ;
; ../neorv32/rtl/core/neorv32_gpio.vhd                         ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_gpio.vhd                         ;         ;
; ../neorv32/rtl/core/neorv32_fifo.vhd                         ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_fifo.vhd                         ;         ;
; ../neorv32/rtl/core/neorv32_dmem.entity.vhd                  ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_dmem.entity.vhd                  ;         ;
; ../neorv32/rtl/core/neorv32_dma.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_dma.vhd                          ;         ;
; ../neorv32/rtl/core/neorv32_debug_dtm.vhd                    ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_debug_dtm.vhd                    ;         ;
; ../neorv32/rtl/core/neorv32_debug_dm.vhd                     ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_debug_dm.vhd                     ;         ;
; ../neorv32/rtl/core/neorv32_crc.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_crc.vhd                          ;         ;
; ../neorv32/rtl/core/neorv32_cpu_regfile.vhd                  ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_regfile.vhd                  ;         ;
; ../neorv32/rtl/core/neorv32_cpu_pmp.vhd                      ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_pmp.vhd                      ;         ;
; ../neorv32/rtl/core/neorv32_cpu_lsu.vhd                      ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_lsu.vhd                      ;         ;
; ../neorv32/rtl/core/neorv32_cpu_decompressor.vhd             ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_decompressor.vhd             ;         ;
; ../neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd               ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd               ;         ;
; ../neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd                ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd                ;         ;
; ../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd                   ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd                   ;         ;
; ../neorv32/rtl/core/neorv32_cpu_cp_cond.vhd                  ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd                  ;         ;
; ../neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd                   ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd                   ;         ;
; ../neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd              ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd              ;         ;
; ../neorv32/rtl/core/neorv32_cpu_control.vhd                  ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_control.vhd                  ;         ;
; ../neorv32/rtl/core/neorv32_cpu_alu.vhd                      ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_alu.vhd                      ;         ;
; ../neorv32/rtl/core/neorv32_cpu.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd                          ;         ;
; ../neorv32/rtl/core/neorv32_clockgate.vhd                    ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_clockgate.vhd                    ;         ;
; ../neorv32/rtl/core/neorv32_cfs.vhd                          ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cfs.vhd                          ;         ;
; ../neorv32/rtl/core/neorv32_cache.vhd                        ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd                        ;         ;
; ../neorv32/rtl/core/neorv32_bootloader_image.vhd             ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_bootloader_image.vhd             ;         ;
; ../neorv32/rtl/core/neorv32_boot_rom.vhd                     ; yes             ; User VHDL File               ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_boot_rom.vhd                     ;         ;
; altsyncram.tdf                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                 ;         ;
; stratix_ram_block.inc                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                          ;         ;
; lpm_mux.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                    ;         ;
; lpm_decode.inc                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                 ;         ;
; aglobal201.inc                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                 ;         ;
; a_rdenreg.inc                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                  ;         ;
; altrom.inc                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                     ;         ;
; altram.inc                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                     ;         ;
; altdpram.inc                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                   ;         ;
; db/altsyncram_8nt1.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/db/altsyncram_8nt1.tdf                            ;         ;
; db/altsyncram_5q71.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/db/altsyncram_5q71.tdf                            ;         ;
; db/altsyncram_vp71.tdf                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/db/altsyncram_vp71.tdf                            ;         ;
+--------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 6,168       ;
;                                             ;             ;
; Total combinational functions               ; 5884        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 4325        ;
;     -- 3 input functions                    ; 1060        ;
;     -- <=2 input functions                  ; 499         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 5302        ;
;     -- arithmetic mode                      ; 582         ;
;                                             ;             ;
; Total registers                             ; 1405        ;
;     -- Dedicated logic registers            ; 1405        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 12          ;
; Total memory bits                           ; 197632      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk_i~input ;
; Maximum fan-out                             ; 1501        ;
; Total fan-out                               ; 28321       ;
; Average fan-out                             ; 3.82        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; Compilation Hierarchy Node                                                                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                            ; Entity Name                   ; Library Name ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; |neorv32_test_setup_bootloader                                                                           ; 5884 (1)            ; 1405 (0)                  ; 197632      ; 0          ; 0            ; 0       ; 0         ; 12   ; 0            ; 0          ; |neorv32_test_setup_bootloader                                                                                                                                                                                                                 ; neorv32_test_setup_bootloader ; work         ;
;    |neorv32_top:neorv32_top_inst|                                                                        ; 5883 (13)           ; 1405 (26)                 ; 197632      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst                                                                                                                                                                                    ; neorv32_top                   ; work         ;
;       |neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|                 ; 2928 (2928)         ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst                                                                                                   ; neorv32_boot_rom              ; work         ;
;       |neorv32_bus_gateway:neorv32_bus_gateway_inst|                                                     ; 115 (115)           ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst                                                                                                                                       ; neorv32_bus_gateway           ; work         ;
;       |neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst|                                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst                                                                                                                        ; neorv32_bus_io_switch         ; work         ;
;       |neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|                                    ; 41 (41)             ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst                                                                                                                      ; neorv32_bus_switch            ; work         ;
;       |neorv32_cpu:\core_complex:neorv32_cpu_inst|                                                       ; 2326 (130)          ; 995 (0)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst                                                                                                                                         ; neorv32_cpu                   ; work         ;
;          |neorv32_cpu_alu:neorv32_cpu_alu_inst|                                                          ; 670 (199)           ; 209 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst                                                                                                    ; neorv32_cpu_alu               ; work         ;
;             |neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|          ; 429 (429)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst                  ; neorv32_cpu_cp_muldiv         ; work         ;
;             |neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|                                         ; 42 (42)             ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst                                                 ; neorv32_cpu_cp_shifter        ; work         ;
;          |neorv32_cpu_control:neorv32_cpu_control_inst|                                                  ; 1436 (1218)         ; 682 (604)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst                                                                                            ; neorv32_cpu_control           ; work         ;
;             |neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst| ; 169 (169)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst ; neorv32_cpu_decompressor      ; work         ;
;             |neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|                                       ; 24 (24)             ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst                                       ; neorv32_fifo                  ; work         ;
;             |neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|                                       ; 25 (25)             ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst                                       ; neorv32_fifo                  ; work         ;
;          |neorv32_cpu_lsu:neorv32_cpu_lsu_inst|                                                          ; 84 (84)             ; 104 (104)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst                                                                                                    ; neorv32_cpu_lsu               ; work         ;
;          |neorv32_cpu_regfile:neorv32_cpu_regfile_inst|                                                  ; 6 (6)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst                                                                                            ; neorv32_cpu_regfile           ; work         ;
;             |altsyncram:reg_file_rtl_0|                                                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0                                                                  ; altsyncram                    ; work         ;
;                |altsyncram_8nt1:auto_generated|                                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_8nt1:auto_generated                                   ; altsyncram_8nt1               ; work         ;
;       |neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|                     ; 5 (5)               ; 2 (2)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst                                                                                                       ; neorv32_dmem                  ; work         ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0                                                                           ; altsyncram                    ; work         ;
;             |altsyncram_vp71:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_vp71:auto_generated                                            ; altsyncram_vp71               ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0                                                                           ; altsyncram                    ; work         ;
;             |altsyncram_vp71:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_vp71:auto_generated                                            ; altsyncram_vp71               ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0                                                                           ; altsyncram                    ; work         ;
;             |altsyncram_vp71:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_vp71:auto_generated                                            ; altsyncram_vp71               ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0                                                                           ; altsyncram                    ; work         ;
;             |altsyncram_vp71:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_vp71:auto_generated                                            ; altsyncram_vp71               ; work         ;
;       |neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|                                 ; 10 (10)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst                                                                                                                   ; neorv32_gpio                  ; work         ;
;       |neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|                     ; 5 (5)               ; 2 (2)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst                                                                                                       ; neorv32_imem                  ; work         ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0                                                                           ; altsyncram                    ; work         ;
;             |altsyncram_5q71:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_5q71:auto_generated                                            ; altsyncram_5q71               ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0                                                                           ; altsyncram                    ; work         ;
;             |altsyncram_5q71:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_5q71:auto_generated                                            ; altsyncram_5q71               ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0                                                                           ; altsyncram                    ; work         ;
;             |altsyncram_5q71:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_5q71:auto_generated                                            ; altsyncram_5q71               ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0                                                                           ; altsyncram                    ; work         ;
;             |altsyncram_5q71:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_5q71:auto_generated                                            ; altsyncram_5q71               ; work         ;
;       |neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|                              ; 284 (284)           ; 166 (166)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst                                                                                                                ; neorv32_mtime                 ; work         ;
;       |neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|                                                  ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst                                                                                                                                    ; neorv32_sysinfo               ; work         ;
;       |neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|                               ; 141 (127)           ; 146 (106)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst                                                                                                                 ; neorv32_uart                  ; work         ;
;          |neorv32_fifo:rx_engine_fifo_inst|                                                              ; 7 (7)               ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst                                                                                ; neorv32_fifo                  ; work         ;
;          |neorv32_fifo:tx_engine_fifo_inst|                                                              ; 7 (7)               ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst                                                                                ; neorv32_fifo                  ; work         ;
+----------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_8nt1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_vp71:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 2048         ; 8            ; --           ; --           ; 16384 ; None ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_vp71:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 2048         ; 8            ; --           ; --           ; 16384 ; None ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_vp71:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 2048         ; 8            ; --           ; --           ; 16384 ; None ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_vp71:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 2048         ; 8            ; --           ; --           ; 16384 ; None ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_5q71:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768 ; None ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_5q71:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768 ; None ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_5q71:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768 ; None ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_5q71:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; ctrl.state.S_DONE ; ctrl.state.S_BUSY ; ctrl.state.S_IDLE                                                                                                                                                                            ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl.state.S_IDLE ; 0                 ; 0                 ; 0                                                                                                                                                                                            ;
; ctrl.state.S_BUSY ; 0                 ; 1                 ; 1                                                                                                                                                                                            ;
; ctrl.state.S_DONE ; 1                 ; 0                 ; 1                                                                                                                                                                                            ;
+-------------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-------------------------------+--------------------------------+---------------------------------+------------------------------+
; Name                            ; execute_engine.state.MEM_WAIT ; execute_engine.state.MEM_REQ ; execute_engine.state.SYSTEM ; execute_engine.state.BRANCHED ; execute_engine.state.BRANCH ; execute_engine.state.ALU_WAIT ; execute_engine.state.EXECUTE ; execute_engine.state.SLEEP ; execute_engine.state.FENCE ; execute_engine.state.DISPATCH ; execute_engine.state.TRAP_EXIT ; execute_engine.state.TRAP_ENTER ; execute_engine.state.RESTART ;
+---------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-------------------------------+--------------------------------+---------------------------------+------------------------------+
; execute_engine.state.RESTART    ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 0                            ;
; execute_engine.state.TRAP_ENTER ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 1                               ; 1                            ;
; execute_engine.state.TRAP_EXIT  ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 1                              ; 0                               ; 1                            ;
; execute_engine.state.DISPATCH   ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 1                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.FENCE      ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 1                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.SLEEP      ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 1                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.EXECUTE    ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 1                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.ALU_WAIT   ; 0                             ; 0                            ; 0                           ; 0                             ; 0                           ; 1                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.BRANCH     ; 0                             ; 0                            ; 0                           ; 0                             ; 1                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.BRANCHED   ; 0                             ; 0                            ; 0                           ; 1                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.SYSTEM     ; 0                             ; 0                            ; 1                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.MEM_REQ    ; 0                             ; 1                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
; execute_engine.state.MEM_WAIT   ; 1                             ; 0                            ; 0                           ; 0                             ; 0                           ; 0                             ; 0                            ; 0                          ; 0                          ; 0                             ; 0                              ; 0                               ; 1                            ;
+---------------------------------+-------------------------------+------------------------------+-----------------------------+-------------------------------+-----------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-------------------------------+--------------------------------+---------------------------------+------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state ;
+-------------------------------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------------+
; Name                          ; fetch_engine.state.IF_PENDING ; fetch_engine.state.IF_REQUEST ; fetch_engine.state.IF_RESTART                                                          ;
+-------------------------------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------------+
; fetch_engine.state.IF_RESTART ; 0                             ; 0                             ; 0                                                                                      ;
; fetch_engine.state.IF_REQUEST ; 0                             ; 1                             ; 1                                                                                      ;
; fetch_engine.state.IF_PENDING ; 1                             ; 0                             ; 1                                                                                      ;
+-------------------------------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.err                                                           ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[4..6,9,18,24,26..31]                                     ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[27..29]                               ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.err                                        ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.cts_sync[0]                                ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|bus_rsp_o.err                                       ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.data[8..31]                                  ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.err                                          ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[0..7]                                              ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst|keeper.halt                                                                ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[0]            ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[9,10]         ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[0,2..4,7..18] ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[19,20]        ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mpp                 ; Stuck at VCC due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_mprv                ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mstatus_tw                  ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.privilege                   ; Stuck at VCC due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_step                   ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.cts_sync[1]                                ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[1]                    ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.state[1]                                   ; Merged with neorv32_top:neorv32_top_inst|clk_gen_en_ff                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state[2]                                   ; Merged with neorv32_top:neorv32_top_inst|clk_gen_en_ff                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[7,12..14,19..22]                                         ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[23]                                            ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[15]                                                      ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[17]                                            ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[0]                                                       ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[16]                                            ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[1,8,10]                                                  ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[11]                                            ;
; neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[2]                                                       ; Merged with neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|bus_rsp_o.data[3]                                             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|half_o              ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|avail_o   ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|half_o              ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|avail_o   ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[0,2..4,7..17] ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[18] ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[17]                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[16]                         ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[20]                                   ; Merged with neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[19]                         ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[2]            ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[18]           ; Stuck at GND due to stuck port data_in                                                                                                                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.SYSTEM     ; Merged with neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.re                ;
; Total Number of Removed Registers = 119                                                                                                              ;                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.cts_sync[0]                      ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.cts_sync[1]                      ;
;                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                            ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_pnd[18] ; Stuck at GND              ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.irq_buf[18] ;
;                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1405  ;
; Number of registers using Synchronous Clear  ; 85    ;
; Number of registers using Synchronous Load   ; 284   ;
; Number of registers using Asynchronous Clear ; 1271  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 840   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[31]        ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[20]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[19]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[17]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[18]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[16]        ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[22]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[27]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[15]        ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[25]        ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[29]        ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[14]        ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[28]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[21]        ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[23]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[30]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[24]        ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[26]        ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.txd                                   ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[31]      ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[30]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[29]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[28]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[27]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[26]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[25]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[24]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[23]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[22]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[21]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[20]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[19]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[18]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[17]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[16]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[15]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.pc[14]      ; 3       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.restart       ; 13      ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[31] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[20] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[19] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[17] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[18] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[16] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[22] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[27] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[15] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[25] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[29] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[14] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[28] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[21] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[23] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[30] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[24] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[26] ; 4       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[31] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[30] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[29] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[28] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[27] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[26] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[25] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[24] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[23] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[22] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[21] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[20] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[19] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[18] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[17] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[16] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[15] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.link_pc[14] ; 1       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[31]               ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[31]              ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[20]              ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[20]               ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[19]               ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[19]              ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[17]               ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[17]              ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[18]              ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[18]               ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[16]              ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[16]               ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[22]              ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[22]               ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[27]               ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[27]              ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[15]               ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[15]              ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[25]               ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[25]              ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[29]               ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[29]              ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[14]              ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[14]               ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[28]              ; 2       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[28]               ; 2       ;
; Total number of inverted registers = 119*                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                     ; Megafunction                                                                                                                        ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rs1_o[0..31] ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|reg_file_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rs2_o[0..31] ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|reg_file_rtl_0 ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|rdata[0..7]             ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b0_rtl_0          ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|rdata[0..7]             ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rtl_0          ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|rdata[8..15]            ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b1_rtl_0          ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|rdata[8..15]            ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rtl_0          ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|rdata[16..23]           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b2_rtl_0          ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|rdata[16..23]           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0          ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|rdata[24..31]           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b3_rtl_0          ; RAM  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|rdata[24..31]           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rtl_0          ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[23]                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|bus_req_o.ben[0]                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|bus_req_o.data[31]                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|w_pnt[1]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|w_pnt[1]                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[1]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[0]                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcause[0]                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sreg[1]                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.alu_cp_trig[1]                                                                        ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[12]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.cnt[2]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[9]                                                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|bus_rsp_o.data[11]                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|bus_rsp_o.data[1]                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[49]     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[12]                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.bitcnt[0]                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.quotient[30] ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[2]                                 ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[11]                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|bus_rsp_o.data[5]                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[4] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[9]                                                                         ;
; 9:1                ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.bitcnt[3]                                                                                             ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.sreg[7]                                                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.baudcnt[0]                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|arbiter.state[0]                                                                                                     ;
; 32:1               ; 4 bits    ; 84 LEs        ; 8 LEs                ; 76 LEs                 ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[3]                                                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state[1]                                                                                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[0]                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|imm_o[16]                                                                                  ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[13]                                                                 ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[1]                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[1]                                                                         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[2]                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[4]                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[14]                                                                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[9]                                                                               ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[28]                                                                              ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[30]                                                                              ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[17]                                                                              ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.rdata[16]                                                                              ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mepc[20]                                                                               ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[18]                                                                        ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.next_pc[15]                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Mux56                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.ebreak                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|reg_file.raddr_a[1]                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_lo[0]                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_hi[0]                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|Mux3                                                                                                                 ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.wmask[19]                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.wmask[3]                                                                               ;
; 8:1                ; 31 bits   ; 155 LEs       ; 155 LEs              ; 0 LEs                  ; No         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|Mux22                                                                                              ;
; 7:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|res_o[10]        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector66                                                                                 ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector69                                                                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector67                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0|altsyncram_8nt1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_5q71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_vp71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_5q71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_vp71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_5q71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_vp71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_5q71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_vp71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |neorv32_test_setup_bootloader ;
+-------------------+----------+----------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                           ;
+-------------------+----------+----------------------------------------------------------------+
; CLOCK_FREQUENCY   ; 50000000 ; Signed Integer                                                 ;
; MEM_INT_IMEM_SIZE ; 16384    ; Signed Integer                                                 ;
; MEM_INT_DMEM_SIZE ; 8192     ; Signed Integer                                                 ;
+-------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst       ;
+----------------------------+----------------------------------+-----------------+
; Parameter Name             ; Value                            ; Type            ;
+----------------------------+----------------------------------+-----------------+
; clock_frequency            ; 50000000                         ; Signed Integer  ;
; clock_gating_en            ; false                            ; Enumerated      ;
; hart_id                    ; 00000000000000000000000000000000 ; Unsigned Binary ;
; jedec_id                   ; 00000000000                      ; Unsigned Binary ;
; int_bootloader_en          ; true                             ; Enumerated      ;
; on_chip_debugger_en        ; false                            ; Enumerated      ;
; dm_legacy_mode             ; false                            ; Enumerated      ;
; cpu_extension_riscv_a      ; false                            ; Enumerated      ;
; cpu_extension_riscv_b      ; false                            ; Enumerated      ;
; cpu_extension_riscv_c      ; true                             ; Enumerated      ;
; cpu_extension_riscv_e      ; false                            ; Enumerated      ;
; cpu_extension_riscv_m      ; true                             ; Enumerated      ;
; cpu_extension_riscv_u      ; false                            ; Enumerated      ;
; cpu_extension_riscv_zfinx  ; false                            ; Enumerated      ;
; cpu_extension_riscv_zicntr ; true                             ; Enumerated      ;
; cpu_extension_riscv_zicond ; false                            ; Enumerated      ;
; cpu_extension_riscv_zihpm  ; false                            ; Enumerated      ;
; cpu_extension_riscv_zmmul  ; false                            ; Enumerated      ;
; cpu_extension_riscv_zxcfu  ; false                            ; Enumerated      ;
; fast_mul_en                ; false                            ; Enumerated      ;
; fast_shift_en              ; false                            ; Enumerated      ;
; regfile_hw_rst             ; false                            ; Enumerated      ;
; pmp_num_regions            ; 0                                ; Signed Integer  ;
; pmp_min_granularity        ; 4                                ; Signed Integer  ;
; pmp_tor_mode_en            ; true                             ; Enumerated      ;
; pmp_nap_mode_en            ; true                             ; Enumerated      ;
; hpm_num_cnts               ; 0                                ; Signed Integer  ;
; hpm_cnt_width              ; 40                               ; Signed Integer  ;
; amo_rvs_granularity        ; 4                                ; Signed Integer  ;
; mem_int_imem_en            ; true                             ; Enumerated      ;
; mem_int_imem_size          ; 16384                            ; Signed Integer  ;
; mem_int_dmem_en            ; true                             ; Enumerated      ;
; mem_int_dmem_size          ; 8192                             ; Signed Integer  ;
; icache_en                  ; false                            ; Enumerated      ;
; icache_num_blocks          ; 4                                ; Signed Integer  ;
; icache_block_size          ; 64                               ; Signed Integer  ;
; dcache_en                  ; false                            ; Enumerated      ;
; dcache_num_blocks          ; 4                                ; Signed Integer  ;
; dcache_block_size          ; 64                               ; Signed Integer  ;
; xbus_en                    ; false                            ; Enumerated      ;
; xbus_timeout               ; 255                              ; Signed Integer  ;
; xbus_pipe_mode             ; false                            ; Enumerated      ;
; xbus_async_rx              ; false                            ; Enumerated      ;
; xbus_async_tx              ; false                            ; Enumerated      ;
; xbus_cache_en              ; false                            ; Enumerated      ;
; xbus_cache_num_blocks      ; 64                               ; Signed Integer  ;
; xbus_cache_block_size      ; 32                               ; Signed Integer  ;
; xip_en                     ; false                            ; Enumerated      ;
; xip_cache_en               ; false                            ; Enumerated      ;
; xip_cache_num_blocks       ; 8                                ; Signed Integer  ;
; xip_cache_block_size       ; 256                              ; Signed Integer  ;
; xirq_num_ch                ; 0                                ; Signed Integer  ;
; xirq_trigger_type          ; 11111111111111111111111111111111 ; Unsigned Binary ;
; xirq_trigger_polarity      ; 11111111111111111111111111111111 ; Unsigned Binary ;
; io_gpio_num                ; 8                                ; Signed Integer  ;
; io_mtime_en                ; true                             ; Enumerated      ;
; io_uart0_en                ; true                             ; Enumerated      ;
; io_uart0_rx_fifo           ; 1                                ; Signed Integer  ;
; io_uart0_tx_fifo           ; 1                                ; Signed Integer  ;
; io_uart1_en                ; false                            ; Enumerated      ;
; io_uart1_rx_fifo           ; 1                                ; Signed Integer  ;
; io_uart1_tx_fifo           ; 1                                ; Signed Integer  ;
; io_spi_en                  ; false                            ; Enumerated      ;
; io_spi_fifo                ; 1                                ; Signed Integer  ;
; io_sdi_en                  ; false                            ; Enumerated      ;
; io_sdi_fifo                ; 1                                ; Signed Integer  ;
; io_twi_en                  ; false                            ; Enumerated      ;
; io_pwm_num_ch              ; 0                                ; Signed Integer  ;
; io_wdt_en                  ; false                            ; Enumerated      ;
; io_trng_en                 ; false                            ; Enumerated      ;
; io_trng_fifo               ; 1                                ; Signed Integer  ;
; io_cfs_en                  ; false                            ; Enumerated      ;
; io_cfs_config              ; 00000000000000000000000000000000 ; Unsigned Binary ;
; io_cfs_in_size             ; 32                               ; Signed Integer  ;
; io_cfs_out_size            ; 32                               ; Signed Integer  ;
; io_neoled_en               ; false                            ; Enumerated      ;
; io_neoled_tx_fifo          ; 1                                ; Signed Integer  ;
; io_gptmr_en                ; false                            ; Enumerated      ;
; io_onewire_en              ; false                            ; Enumerated      ;
; io_dma_en                  ; false                            ; Enumerated      ;
; io_slink_en                ; false                            ; Enumerated      ;
; io_slink_rx_fifo           ; 1                                ; Signed Integer  ;
; io_slink_tx_fifo           ; 1                                ; Signed Integer  ;
; io_crc_en                  ; false                            ; Enumerated      ;
+----------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst ;
+----------------------------+----------------------------------+------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                 ;
+----------------------------+----------------------------------+------------------------------------------------------+
; hart_id                    ; 00000000000000000000000000000000 ; Unsigned Binary                                      ;
; vendor_id                  ; 00000000000000000000000000000000 ; Unsigned Binary                                      ;
; cpu_boot_addr              ; 11111111111111111100000000000000 ; Unsigned Binary                                      ;
; cpu_debug_park_addr        ; 11111111111111111111111100001000 ; Unsigned Binary                                      ;
; cpu_debug_exc_addr         ; 11111111111111111111111100000000 ; Unsigned Binary                                      ;
; cpu_extension_riscv_a      ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_b      ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_c      ; true                             ; Enumerated                                           ;
; cpu_extension_riscv_e      ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_m      ; true                             ; Enumerated                                           ;
; cpu_extension_riscv_u      ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_zfinx  ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_zicntr ; true                             ; Enumerated                                           ;
; cpu_extension_riscv_zicond ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_zihpm  ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_zmmul  ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_zxcfu  ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_sdext  ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_sdtrig ; false                            ; Enumerated                                           ;
; cpu_extension_riscv_smpmp  ; false                            ; Enumerated                                           ;
; fast_mul_en                ; false                            ; Enumerated                                           ;
; fast_shift_en              ; false                            ; Enumerated                                           ;
; regfile_hw_rst             ; false                            ; Enumerated                                           ;
; pmp_num_regions            ; 0                                ; Signed Integer                                       ;
; pmp_min_granularity        ; 4                                ; Signed Integer                                       ;
; pmp_tor_mode_en            ; true                             ; Enumerated                                           ;
; pmp_nap_mode_en            ; true                             ; Enumerated                                           ;
; hpm_num_cnts               ; 0                                ; Signed Integer                                       ;
; hpm_cnt_width              ; 40                               ; Signed Integer                                       ;
+----------------------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                                              ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------+
; hart_id                    ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                   ;
; vendor_id                  ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                   ;
; cpu_boot_addr              ; 11111111111111111100000000000000 ; Unsigned Binary                                                                                   ;
; cpu_debug_park_addr        ; 11111111111111111111111100001000 ; Unsigned Binary                                                                                   ;
; cpu_debug_exc_addr         ; 11111111111111111111111100000000 ; Unsigned Binary                                                                                   ;
; cpu_extension_riscv_a      ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_b      ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_c      ; true                             ; Enumerated                                                                                        ;
; cpu_extension_riscv_e      ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_m      ; true                             ; Enumerated                                                                                        ;
; cpu_extension_riscv_u      ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_zfinx  ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_zicntr ; true                             ; Enumerated                                                                                        ;
; cpu_extension_riscv_zicond ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_zihpm  ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_zmmul  ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_zxcfu  ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_sdext  ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_sdtrig ; false                            ; Enumerated                                                                                        ;
; cpu_extension_riscv_smpmp  ; false                            ; Enumerated                                                                                        ;
; fast_mul_en                ; false                            ; Enumerated                                                                                        ;
; fast_shift_en              ; false                            ; Enumerated                                                                                        ;
; regfile_hw_rst             ; false                            ; Enumerated                                                                                        ;
; hpm_num_cnts               ; 0                                ; Signed Integer                                                                                    ;
; hpm_cnt_width              ; 40                               ; Signed Integer                                                                                    ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 2     ; Signed Integer                                                                                                                                                                                ;
; fifo_width     ; 17    ; Signed Integer                                                                                                                                                                                ;
; fifo_rsync     ; false ; Enumerated                                                                                                                                                                                    ;
; fifo_safe      ; false ; Enumerated                                                                                                                                                                                    ;
; full_reset     ; false ; Enumerated                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 2     ; Signed Integer                                                                                                                                                                                ;
; fifo_width     ; 17    ; Signed Integer                                                                                                                                                                                ;
; fifo_rsync     ; false ; Enumerated                                                                                                                                                                                    ;
; fifo_safe      ; false ; Enumerated                                                                                                                                                                                    ;
; full_reset     ; false ; Enumerated                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; rst_en         ; false ; Enumerated                                                                                                                               ;
; rve_en         ; false ; Enumerated                                                                                                                               ;
; rs3_en         ; false ; Enumerated                                                                                                                               ;
; rs4_en         ; false ; Enumerated                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                 ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; cpu_extension_riscv_b      ; false ; Enumerated                                                                                                           ;
; cpu_extension_riscv_m      ; true  ; Enumerated                                                                                                           ;
; cpu_extension_riscv_zicond ; false ; Enumerated                                                                                                           ;
; cpu_extension_riscv_zmmul  ; false ; Enumerated                                                                                                           ;
; cpu_extension_riscv_zfinx  ; false ; Enumerated                                                                                                           ;
; cpu_extension_riscv_zxcfu  ; false ; Enumerated                                                                                                           ;
; fast_mul_en                ; false ; Enumerated                                                                                                           ;
; fast_shift_en              ; false ; Enumerated                                                                                                           ;
+----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_shift_en  ; false ; Enumerated                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fast_mul_en    ; false ; Enumerated                                                                                                                                                                                                         ;
; division_en    ; true  ; Enumerated                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; amo_lrsc_enable ; false ; Enumerated                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; port_a_read_only ; false ; Enumerated                                                                                                   ;
; port_b_read_only ; true  ; Enumerated                                                                                                   ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst ;
+----------------+----------------------------------+--------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                               ;
+----------------+----------------------------------+--------------------------------------------------------------------+
; timeout        ; 15                               ; Signed Integer                                                     ;
; a_enable       ; true                             ; Enumerated                                                         ;
; a_base         ; 00000000000000000000000000000000 ; Unsigned Binary                                                    ;
; a_size         ; 16384                            ; Signed Integer                                                     ;
; a_tmo_en       ; true                             ; Enumerated                                                         ;
; b_enable       ; true                             ; Enumerated                                                         ;
; b_base         ; 10000000000000000000000000000000 ; Unsigned Binary                                                    ;
; b_size         ; 8192                             ; Signed Integer                                                     ;
; b_tmo_en       ; true                             ; Enumerated                                                         ;
; c_enable       ; false                            ; Enumerated                                                         ;
; c_base         ; 11100000000000000000000000000000 ; Unsigned Binary                                                    ;
; c_size         ; 268435456                        ; Signed Integer                                                     ;
; c_tmo_en       ; false                            ; Enumerated                                                         ;
; d_enable       ; true                             ; Enumerated                                                         ;
; d_base         ; 11111111111111111100000000000000 ; Unsigned Binary                                                    ;
; d_size         ; 8192                             ; Signed Integer                                                     ;
; d_tmo_en       ; true                             ; Enumerated                                                         ;
; e_enable       ; true                             ; Enumerated                                                         ;
; e_base         ; 11111111111111111110000000000000 ; Unsigned Binary                                                    ;
; e_size         ; 8192                             ; Signed Integer                                                     ;
; e_tmo_en       ; true                             ; Enumerated                                                         ;
; x_enable       ; false                            ; Enumerated                                                         ;
; x_tmo_en       ; false                            ; Enumerated                                                         ;
+----------------+----------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; imem_size      ; 16384 ; Signed Integer                                                                                                                ;
; imem_as_irom   ; false ; Enumerated                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; dmem_size      ; 8192  ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                              ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
; dev_size       ; 256                              ; Signed Integer                                                                    ;
; dev_00_en      ; false                            ; Enumerated                                                                        ;
; dev_00_base    ; 11111111111111111111111100000000 ; Unsigned Binary                                                                   ;
; dev_01_en      ; true                             ; Enumerated                                                                        ;
; dev_01_base    ; 11111111111111111111111000000000 ; Unsigned Binary                                                                   ;
; dev_02_en      ; false                            ; Enumerated                                                                        ;
; dev_02_base    ; 11111111111111111111110100000000 ; Unsigned Binary                                                                   ;
; dev_03_en      ; true                             ; Enumerated                                                                        ;
; dev_03_base    ; 11111111111111111111110000000000 ; Unsigned Binary                                                                   ;
; dev_04_en      ; false                            ; Enumerated                                                                        ;
; dev_04_base    ; 11111111111111111111101100000000 ; Unsigned Binary                                                                   ;
; dev_05_en      ; false                            ; Enumerated                                                                        ;
; dev_05_base    ; 11111111111111111111101000000000 ; Unsigned Binary                                                                   ;
; dev_06_en      ; false                            ; Enumerated                                                                        ;
; dev_06_base    ; 11111111111111111111100100000000 ; Unsigned Binary                                                                   ;
; dev_07_en      ; false                            ; Enumerated                                                                        ;
; dev_07_base    ; 11111111111111111111100000000000 ; Unsigned Binary                                                                   ;
; dev_08_en      ; false                            ; Enumerated                                                                        ;
; dev_08_base    ; 11111111111111111111011100000000 ; Unsigned Binary                                                                   ;
; dev_09_en      ; false                            ; Enumerated                                                                        ;
; dev_09_base    ; 11111111111111111111011000000000 ; Unsigned Binary                                                                   ;
; dev_10_en      ; true                             ; Enumerated                                                                        ;
; dev_10_base    ; 11111111111111111111010100000000 ; Unsigned Binary                                                                   ;
; dev_11_en      ; true                             ; Enumerated                                                                        ;
; dev_11_base    ; 11111111111111111111010000000000 ; Unsigned Binary                                                                   ;
; dev_12_en      ; false                            ; Enumerated                                                                        ;
; dev_12_base    ; 11111111111111111111001100000000 ; Unsigned Binary                                                                   ;
; dev_13_en      ; false                            ; Enumerated                                                                        ;
; dev_13_base    ; 11111111111111111111001000000000 ; Unsigned Binary                                                                   ;
; dev_14_en      ; false                            ; Enumerated                                                                        ;
; dev_14_base    ; 11111111111111111111000100000000 ; Unsigned Binary                                                                   ;
; dev_15_en      ; false                            ; Enumerated                                                                        ;
; dev_15_base    ; 11111111111111111111000000000000 ; Unsigned Binary                                                                   ;
; dev_16_en      ; false                            ; Enumerated                                                                        ;
; dev_16_base    ; 11111111111111111110111100000000 ; Unsigned Binary                                                                   ;
; dev_17_en      ; false                            ; Enumerated                                                                        ;
; dev_17_base    ; 11111111111111111110111000000000 ; Unsigned Binary                                                                   ;
; dev_18_en      ; false                            ; Enumerated                                                                        ;
; dev_18_base    ; 11111111111111111110110100000000 ; Unsigned Binary                                                                   ;
; dev_19_en      ; false                            ; Enumerated                                                                        ;
; dev_19_base    ; 11111111111111111110110000000000 ; Unsigned Binary                                                                   ;
; dev_20_en      ; false                            ; Enumerated                                                                        ;
; dev_20_base    ; 11111111111111111110101100000000 ; Unsigned Binary                                                                   ;
+----------------+----------------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; gpio_num       ; 8     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                      ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------+
; sim_log_file   ; neorv32.uart0.sim_mode.text.out ; String                                                                                    ;
; uart_rx_fifo   ; 1                               ; Signed Integer                                                                            ;
; uart_tx_fifo   ; 1                               ; Signed Integer                                                                            ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                                                       ;
; fifo_width     ; 8     ; Signed Integer                                                                                                                                       ;
; fifo_rsync     ; true  ; Enumerated                                                                                                                                           ;
; fifo_safe      ; true  ; Enumerated                                                                                                                                           ;
; full_reset     ; false ; Enumerated                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 1     ; Signed Integer                                                                                                                                       ;
; fifo_width     ; 8     ; Signed Integer                                                                                                                                       ;
; fifo_rsync     ; true  ; Enumerated                                                                                                                                           ;
; fifo_safe      ; true  ; Enumerated                                                                                                                                           ;
; full_reset     ; false ; Enumerated                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst ;
+-----------------------+----------+----------------------------------------------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                                                   ;
+-----------------------+----------+----------------------------------------------------------------------------------------+
; clock_frequency       ; 50000000 ; Signed Integer                                                                         ;
; clock_gating_en       ; false    ; Enumerated                                                                             ;
; int_bootloader_en     ; true     ; Enumerated                                                                             ;
; mem_int_imem_en       ; true     ; Enumerated                                                                             ;
; mem_int_imem_size     ; 16384    ; Signed Integer                                                                         ;
; mem_int_dmem_en       ; true     ; Enumerated                                                                             ;
; mem_int_dmem_size     ; 8192     ; Signed Integer                                                                         ;
; amo_rvs_granularity   ; 4        ; Signed Integer                                                                         ;
; icache_en             ; false    ; Enumerated                                                                             ;
; icache_num_blocks     ; 4        ; Signed Integer                                                                         ;
; icache_block_size     ; 64       ; Signed Integer                                                                         ;
; dcache_en             ; false    ; Enumerated                                                                             ;
; dcache_num_blocks     ; 4        ; Signed Integer                                                                         ;
; dcache_block_size     ; 64       ; Signed Integer                                                                         ;
; xbus_en               ; false    ; Enumerated                                                                             ;
; xbus_cache_en         ; false    ; Enumerated                                                                             ;
; xbus_cache_num_blocks ; 64       ; Signed Integer                                                                         ;
; xbus_cache_block_size ; 32       ; Signed Integer                                                                         ;
; xip_en                ; false    ; Enumerated                                                                             ;
; xip_cache_en          ; false    ; Enumerated                                                                             ;
; xip_cache_num_blocks  ; 8        ; Signed Integer                                                                         ;
; xip_cache_block_size  ; 256      ; Signed Integer                                                                         ;
; on_chip_debugger_en   ; false    ; Enumerated                                                                             ;
; io_gpio_en            ; true     ; Enumerated                                                                             ;
; io_mtime_en           ; true     ; Enumerated                                                                             ;
; io_uart0_en           ; true     ; Enumerated                                                                             ;
; io_uart1_en           ; false    ; Enumerated                                                                             ;
; io_spi_en             ; false    ; Enumerated                                                                             ;
; io_sdi_en             ; false    ; Enumerated                                                                             ;
; io_twi_en             ; false    ; Enumerated                                                                             ;
; io_pwm_en             ; false    ; Enumerated                                                                             ;
; io_wdt_en             ; false    ; Enumerated                                                                             ;
; io_trng_en            ; false    ; Enumerated                                                                             ;
; io_cfs_en             ; false    ; Enumerated                                                                             ;
; io_neoled_en          ; false    ; Enumerated                                                                             ;
; io_xirq_en            ; false    ; Enumerated                                                                             ;
; io_gptmr_en           ; false    ; Enumerated                                                                             ;
; io_onewire_en         ; false    ; Enumerated                                                                             ;
; io_dma_en             ; false    ; Enumerated                                                                             ;
; io_slink_en           ; false    ; Enumerated                                                                             ;
; io_crc_en             ; false    ; Enumerated                                                                             ;
+-----------------------+----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_8nt1      ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_5q71      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_vp71      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_5q71      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_vp71      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_5q71      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_vp71      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_5q71      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_vp71      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                              ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                       ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dev_00_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_00_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_02_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_02_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_04_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_04_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_05_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_05_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_06_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_06_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_07_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_07_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_08_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_08_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_09_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_09_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_12_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_12_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_13_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_13_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_14_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_14_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_15_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_15_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_16_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_16_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_17_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_17_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_18_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_18_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_19_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_19_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; dev_20_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dev_20_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst"             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; c_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; x_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x_rsp_i ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst" ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                 ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; pmp_fault_i ; Input ; Info     ; Stuck at GND                                                                                            ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; half_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; half_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                      ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; i_pmp_fault_i ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; fetch_pc_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst"                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; sleep_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; firq_i[15..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; firq_i[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; dbi_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neorv32_top:neorv32_top_inst"                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_trst_i    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; jtag_tck_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; jtag_tdi_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; jtag_tdo_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_tms_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; xbus_adr_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xbus_dat_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; xbus_dat_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xbus_we_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xbus_sel_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xbus_stb_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xbus_cyc_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xbus_ack_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; xbus_err_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_dat_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_val_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_lst_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; slink_rx_rdy_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_dat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_val_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_lst_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slink_tx_rdy_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; xip_csn_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xip_clk_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xip_dat_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; xip_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_o[63..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; uart0_rts_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart0_cts_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; uart1_txd_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart1_rxd_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; uart1_rts_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart1_cts_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; spi_clk_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_dat_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; spi_csn_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdi_clk_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; sdi_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdi_dat_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; sdi_csn_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; twi_sda_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; twi_sda_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; twi_scl_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; twi_scl_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; onewire_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onewire_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pwm_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cfs_in_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cfs_out_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; neoled_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mtime_time_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gptmr_trig_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; xirq_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; mtime_irq_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; msw_irq_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; mext_irq_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 12                          ;
; cycloneiii_ff         ; 1405                        ;
;     CLR               ; 327                         ;
;     CLR SCLR          ; 73                          ;
;     CLR SCLR SLD      ; 8                           ;
;     CLR SLD           ; 107                         ;
;     ENA               ; 84                          ;
;     ENA CLR           ; 583                         ;
;     ENA CLR SCLR      ; 4                           ;
;     ENA CLR SLD       ; 169                         ;
;     plain             ; 50                          ;
; cycloneiii_lcell_comb ; 5885                        ;
;     arith             ; 582                         ;
;         2 data inputs ; 314                         ;
;         3 data inputs ; 268                         ;
;     normal            ; 5303                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 137                         ;
;         3 data inputs ; 792                         ;
;         4 data inputs ; 4325                        ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 6.62                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Apr 01 17:10:42 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off neorv32_top -c neorv32_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd
    Info (12022): Found design unit 1: neorv32_test_setup_bootloader-neorv32_test_setup_bootloader_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd Line: 61
    Info (12023): Found entity 1: neorv32_test_setup_bootloader File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_application_image.vhd
    Info (12022): Found design unit 1: neorv32_application_image-body File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_application_image.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd
    Info (12022): Found design unit 1: neorv32_test_setup_approm-neorv32_test_setup_approm_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd Line: 58
    Info (12023): Found entity 1: neorv32_test_setup_approm File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/mem/neorv32_imem.default.vhd
    Info (12022): Found design unit 1: neorv32_imem-neorv32_imem_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/mem/neorv32_imem.default.vhd Line: 45
Info (12021): Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/mem/neorv32_dmem.default.vhd
    Info (12022): Found design unit 1: neorv32_dmem-neorv32_dmem_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/mem/neorv32_dmem.default.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_xirq.vhd
    Info (12022): Found design unit 1: neorv32_xirq-neorv32_xirq_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_xirq.vhd Line: 64
    Info (12023): Found entity 1: neorv32_xirq File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_xirq.vhd Line: 48
Info (12021): Found 4 design units, including 2 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_xip.vhd
    Info (12022): Found design unit 1: neorv32_xip-neorv32_xip_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_xip.vhd Line: 67
    Info (12022): Found design unit 2: neorv32_xip_phy-neorv32_xip_phy_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_xip.vhd Line: 497
    Info (12023): Found entity 1: neorv32_xip File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_xip.vhd Line: 47
    Info (12023): Found entity 2: neorv32_xip_phy File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_xip.vhd Line: 471
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_xbus.vhd
    Info (12022): Found design unit 1: neorv32_xbus-neorv32_xbus_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_xbus.vhd Line: 74
    Info (12023): Found entity 1: neorv32_xbus File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_xbus.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_wdt.vhd
    Info (12022): Found design unit 1: neorv32_wdt-neorv32_wdt_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_wdt.vhd Line: 63
    Info (12023): Found entity 1: neorv32_wdt File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_wdt.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_uart.vhd
    Info (12022): Found design unit 1: neorv32_uart-neorv32_uart_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_uart.vhd Line: 81
    Info (12023): Found entity 1: neorv32_uart File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_uart.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_twi.vhd
    Info (12022): Found design unit 1: neorv32_twi-neorv32_twi_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_twi.vhd Line: 62
    Info (12023): Found entity 1: neorv32_twi File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_twi.vhd Line: 46
Info (12021): Found 6 design units, including 3 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_trng.vhd
    Info (12022): Found design unit 1: neorv32_trng-neorv32_trng_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_trng.vhd Line: 57
    Info (12022): Found design unit 2: neoTRNG-neoTRNG_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_trng.vhd Line: 269
    Info (12022): Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_trng.vhd Line: 464
    Info (12023): Found entity 1: neorv32_trng File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_trng.vhd Line: 45
    Info (12023): Found entity 2: neoTRNG File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_trng.vhd Line: 254
    Info (12023): Found entity 3: neoTRNG_cell File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_trng.vhd Line: 450
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_top.vhd
    Info (12022): Found design unit 1: neorv32_top-neorv32_top_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 265
    Info (12023): Found entity 1: neorv32_top File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_sysinfo.vhd
    Info (12022): Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_sysinfo.vhd Line: 96
    Info (12023): Found entity 1: neorv32_sysinfo File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_sysinfo.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_spi.vhd
    Info (12022): Found design unit 1: neorv32_spi-neorv32_spi_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_spi.vhd Line: 60
    Info (12023): Found entity 1: neorv32_spi File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_spi.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_slink.vhd
    Info (12022): Found design unit 1: neorv32_slink-neorv32_slink_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_slink.vhd Line: 69
    Info (12023): Found entity 1: neorv32_slink File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_slink.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_sdi.vhd
    Info (12022): Found design unit 1: neorv32_sdi-neorv32_sdi_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_sdi.vhd Line: 61
    Info (12023): Found entity 1: neorv32_sdi File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_sdi.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_pwm.vhd
    Info (12022): Found design unit 1: neorv32_pwm-neorv32_pwm_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_pwm.vhd Line: 59
    Info (12023): Found entity 1: neorv32_pwm File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_pwm.vhd Line: 44
Info (12021): Found 4 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_package.vhd
    Info (12022): Found design unit 1: neorv32_package File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_package.vhd Line: 38
    Info (12022): Found design unit 2: neorv32_package-body File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_package.vhd Line: 918
    Info (12022): Found design unit 3: neorv32_bootloader_image File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_package.vhd Line: 1192
    Info (12022): Found design unit 4: neorv32_application_image File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_package.vhd Line: 1209
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_onewire.vhd
    Info (12022): Found design unit 1: neorv32_onewire-neorv32_onewire_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_onewire.vhd Line: 64
    Info (12023): Found entity 1: neorv32_onewire File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_onewire.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_neoled.vhd
    Info (12022): Found design unit 1: neorv32_neoled-neorv32_neoled_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_neoled.vhd Line: 71
    Info (12023): Found entity 1: neorv32_neoled File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_neoled.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_mtime.vhd
    Info (12022): Found design unit 1: neorv32_mtime-neorv32_mtime_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_mtime.vhd Line: 55
    Info (12023): Found entity 1: neorv32_mtime File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_mtime.vhd Line: 44
Info (12021): Found 8 design units, including 4 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_intercon.vhd
    Info (12022): Found design unit 1: neorv32_bus_switch-neorv32_bus_switch_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd Line: 61
    Info (12022): Found design unit 2: neorv32_bus_gateway-neorv32_bus_gateway_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd Line: 272
    Info (12022): Found design unit 3: neorv32_bus_io_switch-neorv32_bus_io_switch_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd Line: 497
    Info (12022): Found design unit 4: neorv32_bus_reservation_set-neorv32_bus_reservation_set_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd Line: 688
    Info (12023): Found entity 1: neorv32_bus_switch File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd Line: 44
    Info (12023): Found entity 2: neorv32_bus_gateway File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd Line: 217
    Info (12023): Found entity 3: neorv32_bus_io_switch File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd Line: 442
    Info (12023): Found entity 4: neorv32_bus_reservation_set File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd Line: 667
Info (12021): Found 1 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_imem.entity.vhd
    Info (12023): Found entity 1: neorv32_imem File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_imem.entity.vhd Line: 41
Warning (12019): Can't analyze file -- file ../neorv32/rtl/core/neorv32_icache.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_gptmr.vhd
    Info (12022): Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_gptmr.vhd Line: 58
    Info (12023): Found entity 1: neorv32_gptmr File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_gptmr.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_gpio.vhd
    Info (12022): Found design unit 1: neorv32_gpio-neorv32_gpio_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_gpio.vhd Line: 55
    Info (12023): Found entity 1: neorv32_gpio File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_gpio.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_fifo.vhd
    Info (12022): Found design unit 1: neorv32_fifo-neorv32_fifo_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_fifo.vhd Line: 66
    Info (12023): Found entity 1: neorv32_fifo File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_fifo.vhd Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_dmem.entity.vhd
    Info (12023): Found entity 1: neorv32_dmem File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_dmem.entity.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_dma.vhd
    Info (12022): Found design unit 1: neorv32_dma-neorv32_dma_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_dma.vhd Line: 57
    Info (12023): Found entity 1: neorv32_dma File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_dma.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_debug_dtm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_debug_dtm.vhd Line: 65
    Info (12023): Found entity 1: neorv32_debug_dtm File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_debug_dtm.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_debug_dm.vhd
    Info (12022): Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 73
    Info (12023): Found entity 1: neorv32_debug_dm File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_debug_dm.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_crc.vhd
    Info (12022): Found design unit 1: neorv32_crc-neorv32_crc_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_crc.vhd Line: 54
    Info (12023): Found entity 1: neorv32_crc File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_crc.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cpu_regfile.vhd
    Info (12022): Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_regfile.vhd Line: 71
    Info (12023): Found entity 1: neorv32_cpu_regfile File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_regfile.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cpu_pmp.vhd
    Info (12022): Found design unit 1: neorv32_cpu_pmp-neorv32_cpu_pmp_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_pmp.vhd Line: 69
    Info (12023): Found entity 1: neorv32_cpu_pmp File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_pmp.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cpu_lsu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_lsu-neorv32_cpu_lsu_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_lsu.vhd Line: 67
    Info (12023): Found entity 1: neorv32_cpu_lsu File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_lsu.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cpu_decompressor.vhd
    Info (12022): Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_decompressor.vhd Line: 51
    Info (12023): Found entity 1: neorv32_cpu_decompressor File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_decompressor.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd Line: 63
    Info (12023): Found entity 1: neorv32_cpu_cp_shifter File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd Line: 65
    Info (12023): Found entity 1: neorv32_cpu_cp_muldiv File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd Line: 45
Info (12021): Found 6 design units, including 3 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 84
    Info (12022): Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1624
    Info (12022): Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 2088
    Info (12023): Found entity 1: neorv32_cpu_cp_fpu File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 57
    Info (12023): Found entity 2: neorv32_cpu_cp_fpu_normalizer File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 1597
    Info (12023): Found entity 3: neorv32_cpu_cp_fpu_f2i File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd Line: 2063
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_cond-neorv32_cpu_cp_cond_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd Line: 57
    Info (12023): Found entity 1: neorv32_cpu_cp_cond File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd Line: 68
    Info (12023): Found entity 1: neorv32_cpu_cp_cfu File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd
    Info (12022): Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd Line: 71
    Info (12023): Found entity 1: neorv32_cpu_cp_bitmanip File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cpu_control.vhd
    Info (12022): Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 125
    Info (12023): Found entity 1: neorv32_cpu_control File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 52
Warning (12019): Can't analyze file -- file ../neorv32/rtl/core/neorv32_cpu_bus.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cpu_alu.vhd
    Info (12022): Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 82
    Info (12023): Found entity 1: neorv32_cpu_alu File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cpu.vhd
    Info (12022): Found design unit 1: neorv32_cpu-neorv32_cpu_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd Line: 100
    Info (12023): Found entity 1: neorv32_cpu File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_clockgate.vhd
    Info (12022): Found design unit 1: neorv32_clockgate-neorv32_clockgate_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_clockgate.vhd Line: 52
    Info (12023): Found entity 1: neorv32_clockgate File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_clockgate.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cfs.vhd
    Info (12022): Found design unit 1: neorv32_cfs-neorv32_cfs_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cfs.vhd Line: 67
    Info (12023): Found entity 1: neorv32_cfs File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cfs.vhd Line: 48
Info (12021): Found 8 design units, including 4 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_cache.vhd
    Info (12022): Found design unit 1: neorv32_cache-neorv32_cache_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd Line: 85
    Info (12022): Found design unit 2: neorv32_cache_host-neorv32_cache_host_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd Line: 474
    Info (12022): Found design unit 3: neorv32_cache_memory-neorv32_cache_memory_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd Line: 662
    Info (12022): Found design unit 4: neorv32_cache_bus-neorv32_cache_bus_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd Line: 881
    Info (12023): Found entity 1: neorv32_cache File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd Line: 67
    Info (12023): Found entity 2: neorv32_cache_host File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd Line: 445
    Info (12023): Found entity 3: neorv32_cache_memory File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd Line: 633
    Info (12023): Found entity 4: neorv32_cache_bus File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd Line: 847
Warning (12019): Can't analyze file -- file ../neorv32/rtl/core/neorv32_busswitch.vhd is missing
Warning (12019): Can't analyze file -- file ../neorv32/rtl/core/neorv32_bus_keeper.vhd is missing
Info (12021): Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_bootloader_image.vhd
    Info (12022): Found design unit 1: neorv32_bootloader_image-body File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_bootloader_image.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7° perÍodo/laboratÓrio de arquitetura e organizaÇÃo de computadores/neorv32/rtl/core/neorv32_boot_rom.vhd
    Info (12022): Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 51
    Info (12023): Found entity 1: neorv32_boot_rom File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_boot_rom.vhd Line: 42
Info (12127): Elaborating entity "neorv32_test_setup_bootloader" for the top level hierarchy
Info (12128): Elaborating entity "neorv32_top" for hierarchy "neorv32_top:neorv32_top_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd Line: 69
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(291): object "rst_cause" assigned a value but never read File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 291
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(306): object "cpu_debug" assigned a value but never read File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 306
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(306): object "cpu_sleep" assigned a value but never read File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 306
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(328): object "xip_req" assigned a value but never read File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 328
Warning (10036): Verilog HDL or VHDL warning at neorv32_top.vhd(328): object "xbus_req" assigned a value but never read File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 328
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(364): assertion is false - report "[NEORV32] The NEORV32 RISC-V Processor (version 0x01090705), github.com/stnolting/neorv32" (NOTE) File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 364
Info (10544): VHDL Assertion Statement at neorv32_top.vhd(370): assertion is false - report "[NEORV32] Processor Configuration: IMEM DMEM BOOTROM GPIO MTIME UART0 SYSINFO " (NOTE) File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 370
Info (12128): Elaborating entity "neorv32_cpu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 525
Warning (10036): Verilog HDL or VHDL warning at neorv32_cpu.vhd(132): object "fetch_pc" assigned a value but never read File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd Line: 132
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(143): assertion is false - report "[NEORV32] CPU ISA: rv32imc_zicsr_zicntr_zifencei" (NOTE) File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd Line: 143
Info (10544): VHDL Assertion Statement at neorv32_cpu.vhd(164): assertion is false - report "[NEORV32] CPU tuning options: " (NOTE) File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd Line: 164
Info (12128): Elaborating entity "neorv32_cpu_control" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd Line: 176
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 431
Info (12128): Elaborating entity "neorv32_cpu_decompressor" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_control.vhd Line: 465
Info (12128): Elaborating entity "neorv32_cpu_regfile" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd Line: 258
Info (12128): Elaborating entity "neorv32_cpu_alu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd Line: 284
Info (12128): Elaborating entity "neorv32_cpu_cp_shifter" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 186
Info (12128): Elaborating entity "neorv32_cpu_cp_muldiv" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_alu.vhd Line: 209
Info (12128): Elaborating entity "neorv32_cpu_lsu" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd Line: 325
Info (12128): Elaborating entity "neorv32_bus_switch" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 662
Info (12128): Elaborating entity "neorv32_bus_gateway" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 763
Info (12128): Elaborating entity "neorv32_imem" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 828
Info (10544): VHDL Assertion Statement at neorv32_imem.default.vhd(72): assertion is false - report "[NEORV32] Implementing DEFAULT processor-internal IMEM as blank RAM." (NOTE) File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/mem/neorv32_imem.default.vhd Line: 72
Info (12128): Elaborating entity "neorv32_dmem" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 851
Info (12128): Elaborating entity "neorv32_boot_rom" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 873
Info (12128): Elaborating entity "neorv32_bus_io_switch" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 1034
Info (12128): Elaborating entity "neorv32_gpio" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 1151
Info (12128): Elaborating entity "neorv32_mtime" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 1203
Info (12128): Elaborating entity "neorv32_uart" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 1240
Info (12128): Elaborating entity "neorv32_fifo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_uart.vhd Line: 265
Info (12128): Elaborating entity "neorv32_sysinfo" for hierarchy "neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst" File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd Line: 1589
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo_mem" is uninferred due to inappropriate RAM size File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_fifo.vhd Line: 73
    Info (276004): RAM logic "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo_mem" is uninferred due to inappropriate RAM size File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_fifo.vhd Line: 73
Info (19000): Inferred 9 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|reg_file_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_ram_b3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_ram_b3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8nt1.tdf
    Info (12023): Found entity 1: altsyncram_8nt1 File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/db/altsyncram_8nt1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5q71.tdf
    Info (12023): Found entity 1: altsyncram_5q71 File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/db/altsyncram_5q71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0"
Info (12133): Instantiated megafunction "neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vp71.tdf
    Info (12023): Found entity 1: altsyncram_vp71 File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/Lab_AOC/db/altsyncram_vp71.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: C:/Users/andre/OneDrive/Documentos/UFMG/7° PERÍODO/LABORATÓRIO DE ARQUITETURA E ORGANIZAÇÃO DE COMPUTADORES/neorv32/rtl/core/neorv32_uart.vhd Line: 351
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6389 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 6281 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4888 megabytes
    Info: Processing ended: Mon Apr 01 17:11:29 2024
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:38


