-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.2/1059873 Production Release                   
-- Build Date:               Mon Aug  7 10:54:31 PDT 2023                        
                                                                                 
-- Generated by:             r12016@cad40                                        
-- Generated date:           Thu Jun 13 03:28:27 CST 2024                        

Solution Settings: UNET_IP::tranconv2d.v1
  Current state: schedule
  Project: Catapult

Design Input Files Specified
  $PROJECT_HOME/../hls/main.h
    $MGC_HOME/shared/include/ac_int.h
    $MGC_HOME/shared/include/ac_channel.h
    $MGC_HOME/shared/include/mc_scverify.h
    $MGC_HOME/shared/include/ac_fixed.h
    $PROJECT_HOME/../hls/conv2d.h
      $MGC_HOME/shared/include/mc_scverify.h
      $PROJECT_HOME/../hls/defs.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_shift.h
          $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
    $PROJECT_HOME/../hls/maxpool.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/../hls/batchnorm_relu.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/../hls/tranconv2d.h
      $MGC_HOME/shared/include/mc_scverify.h

Processes/Blocks in Design
  Process                       Real Operation(s) count Latency Throughput Reset Length II Comments 
  ----------------------------- ----------------------- ------- ---------- ------------ -- --------
  /UNET_IP::tranconv2d/run_tran                      93  266384     266392            0  0        ? 
  Design Total:                                      93  266384     266392            0  0          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks      
  ------------ ------ ------ ----------------- ----------- -----------------------------
  clk          rising 10.000             20.00    0.000000 /UNET_IP::tranconv2d/run_tran 
  
I/O Data Ranges
  Port                    Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  ----------------------- ---- -------- --------- --------- ------- -------- --------
  clk                     IN   Unsigned         1                                     
  rst                     IN   Unsigned         1                                     
  arst_n                  IN   Unsigned         1                                     
  input:rsc.q             IN   Unsigned        12                                     
  output:rsc.q            IN   Unsigned        12                                     
  height:rsc.dat          IN   Unsigned         7                                     
  width:rsc.dat           IN   Unsigned         7                                     
  kernel_size:rsc.dat     IN   Unsigned         2                                     
  filter_offset:rsc.dat   IN   Unsigned        20                                     
  in_channels:rsc.dat     IN   Unsigned         7                                     
  out_channels:rsc.dat    IN   Unsigned         7                                     
  stride:rsc.dat          IN   Unsigned         3                                     
  input:rsc.radr          OUT  Unsigned        15                                     
  input:rsc.re            OUT  Unsigned         1                                     
  input.triosy.lz         OUT  Unsigned         1                                     
  output:rsc.wadr         OUT  Unsigned        15                                     
  output:rsc.d            OUT  Unsigned        12                                     
  output:rsc.we           OUT  Unsigned         1                                     
  output:rsc.radr         OUT  Unsigned        15                                     
  output:rsc.re           OUT  Unsigned         1                                     
  output.triosy.lz        OUT  Unsigned         1                                     
  height.triosy.lz        OUT  Unsigned         1                                     
  width.triosy.lz         OUT  Unsigned         1                                     
  kernel_size.triosy.lz   OUT  Unsigned         1                                     
  filter_offset.triosy.lz OUT  Unsigned         1                                     
  in_channels.triosy.lz   OUT  Unsigned         1                                     
  out_channels.triosy.lz  OUT  Unsigned         1                                     
  stride.triosy.lz        OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /UNET_IP::tranconv2d/input:rsc
    Memory Component: BLOCK_1R1W_RBW               Size:         32768 x 12
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable                   Indices Phys Memory Address         
    -------------------------- ------- ---------------------------
    /UNET_IP::tranconv2d/input    0:11 00007fff-00000000 (32767-0) 
    
  Resource Name: /UNET_IP::tranconv2d/output:rsc
    Memory Component: BLOCK_1R1W_RBW               Size:         32768 x 12
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable                    Indices Phys Memory Address         
    --------------------------- ------- ---------------------------
    /UNET_IP::tranconv2d/output    0:11 00007fff-00000000 (32767-0) 
    
  Resource Name: /UNET_IP::tranconv2d/height:rsc
    Memory Component: ccs_in                       Size:         1 x 7
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                    Indices Phys Memory Address     
    --------------------------- ------- -----------------------
    /UNET_IP::tranconv2d/height     0:6 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::tranconv2d/width:rsc
    Memory Component: ccs_in                       Size:         1 x 7
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                   Indices Phys Memory Address     
    -------------------------- ------- -----------------------
    /UNET_IP::tranconv2d/width     0:6 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::tranconv2d/kernel_size:rsc
    Memory Component: ccs_in                       Size:         1 x 2
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                         Indices Phys Memory Address     
    -------------------------------- ------- -----------------------
    /UNET_IP::tranconv2d/kernel_size     0:1 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::tranconv2d/filter_offset:rsc
    Memory Component: ccs_in                       Size:         1 x 20
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                           Indices Phys Memory Address     
    ---------------------------------- ------- -----------------------
    /UNET_IP::tranconv2d/filter_offset    0:19 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::tranconv2d/in_channels:rsc
    Memory Component: ccs_in                       Size:         1 x 7
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                         Indices Phys Memory Address     
    -------------------------------- ------- -----------------------
    /UNET_IP::tranconv2d/in_channels     0:6 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::tranconv2d/out_channels:rsc
    Memory Component: ccs_in                       Size:         1 x 7
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                          Indices Phys Memory Address     
    --------------------------------- ------- -----------------------
    /UNET_IP::tranconv2d/out_channels     0:6 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::tranconv2d/stride:rsc
    Memory Component: ccs_in                       Size:         1 x 3
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                    Indices Phys Memory Address     
    --------------------------- ------- -----------------------
    /UNET_IP::tranconv2d/stride     0:2 00000000-00000000 (0-0) 
    
  Resource Name: /UNET_IP::tranconv2d/UNET_IP::filters_pretrain.rom:rsc
    Memory Component: mgc_rom                      Size:         485120 x 5
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable                                             Indices Phys Memory Address          
    ---------------------------------------------------- ------- ----------------------------
    /UNET_IP::tranconv2d/UNET_IP::filters_pretrain.rom#3     0:4 000766ff-00000000 (485119-0) 
    
C++ to Interface Mappings
  Resource/Fields C++ Type Interface Range Range Expression(x) x=step+offset Expression Limits 
  --------------- -------- --------------- ------------------- ------------- -----------------
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process                       Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
  ----------------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
  /UNET_IP::tranconv2d/run_tran run_tran:rlp       Infinite       0     266392 ?    2.66 ms                       
  /UNET_IP::tranconv2d/run_tran  main              Infinite       3     266392 ?    2.66 ms                       
  /UNET_IP::tranconv2d/run_tran   LOOP_RESET              ?       4            4   40.00 ns            1          
  /UNET_IP::tranconv2d/run_tran   LOOP_OUT              129       1     266385 ?    2.66 ms                       
  /UNET_IP::tranconv2d/run_tran    LOOP_IN              129       2       2064 ?   20.64 us                       
  /UNET_IP::tranconv2d/run_tran     LOOP_HEIGHT           ?       2         14 ?  140.00 ns                       
  /UNET_IP::tranconv2d/run_tran      LOOP_WIDTH           ?       2         12 ?  120.00 ns                       
  /UNET_IP::tranconv2d/run_tran       LOOP_X              ?       2         10 ?  100.00 ns                       
  /UNET_IP::tranconv2d/run_tran        LOOP_Y             ?       8          8 ?   80.00 ns                       
  
Loop Execution Profile
  Process                       Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  ----------------------------- ---------------- ------------ -------------------------- ----------------- --------
  /UNET_IP::tranconv2d/run_tran run_tran:rlp             0 ?                        0.00         266392 ?           
  /UNET_IP::tranconv2d/run_tran  main                    3 ?                        0.00         266392 ?           
  /UNET_IP::tranconv2d/run_tran   LOOP_RESET               4                        0.00                1           
  /UNET_IP::tranconv2d/run_tran   LOOP_OUT             129 ?                        0.05         266385 ?           
  /UNET_IP::tranconv2d/run_tran    LOOP_IN           33282 ?                       12.49         266256 ?           
  /UNET_IP::tranconv2d/run_tran     LOOP_HEIGHT      33282 ?                       12.49         232974 ?           
  /UNET_IP::tranconv2d/run_tran      LOOP_WIDTH      33282 ?                       12.49         199692 ?           
  /UNET_IP::tranconv2d/run_tran       LOOP_X         33282 ?                       12.49         166410 ?           
  /UNET_IP::tranconv2d/run_tran        LOOP_Y       133128 ?                       49.97         133128 ?           
  
End of Report
