// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="SFAST_process_data,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z100ffg900-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.723250,HLS_SYN_LAT=23,HLS_SYN_TPT=23,HLS_SYN_MEM=32,HLS_SYN_DSP=0,HLS_SYN_FF=6608,HLS_SYN_LUT=10829}" *)

module SFAST_process_data (
        s_axi_config_AWVALID,
        s_axi_config_AWREADY,
        s_axi_config_AWADDR,
        s_axi_config_WVALID,
        s_axi_config_WREADY,
        s_axi_config_WDATA,
        s_axi_config_WSTRB,
        s_axi_config_ARVALID,
        s_axi_config_ARREADY,
        s_axi_config_ARADDR,
        s_axi_config_RVALID,
        s_axi_config_RREADY,
        s_axi_config_RDATA,
        s_axi_config_RRESP,
        s_axi_config_BVALID,
        s_axi_config_BREADY,
        s_axi_config_BRESP,
        ap_clk,
        ap_rst_n,
        xStreamIn_V_V_TDATA,
        yStreamIn_V_V_TDATA,
        tsStreamIn_V_V_TDATA,
        polStreamIn_V_V_TDATA,
        xStreamOut_V_V_TDATA,
        yStreamOut_V_V_TDATA,
        tsStreamOut_V_V_TDATA,
        polStreamOut_V_V_TDATA,
        isFinalCornerStream_V_V_TDATA,
        xStreamIn_V_V_TVALID,
        xStreamIn_V_V_TREADY,
        yStreamIn_V_V_TVALID,
        yStreamIn_V_V_TREADY,
        polStreamIn_V_V_TVALID,
        polStreamIn_V_V_TREADY,
        tsStreamIn_V_V_TVALID,
        tsStreamIn_V_V_TREADY,
        xStreamOut_V_V_TVALID,
        xStreamOut_V_V_TREADY,
        yStreamOut_V_V_TVALID,
        yStreamOut_V_V_TREADY,
        polStreamOut_V_V_TVALID,
        polStreamOut_V_V_TREADY,
        tsStreamOut_V_V_TVALID,
        tsStreamOut_V_V_TREADY,
        isFinalCornerStream_V_V_TVALID,
        isFinalCornerStream_V_V_TREADY,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle
);

parameter    C_S_AXI_CONFIG_DATA_WIDTH = 32;
parameter    C_S_AXI_CONFIG_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_CONFIG_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_config_AWVALID;
output   s_axi_config_AWREADY;
input  [C_S_AXI_CONFIG_ADDR_WIDTH - 1:0] s_axi_config_AWADDR;
input   s_axi_config_WVALID;
output   s_axi_config_WREADY;
input  [C_S_AXI_CONFIG_DATA_WIDTH - 1:0] s_axi_config_WDATA;
input  [C_S_AXI_CONFIG_WSTRB_WIDTH - 1:0] s_axi_config_WSTRB;
input   s_axi_config_ARVALID;
output   s_axi_config_ARREADY;
input  [C_S_AXI_CONFIG_ADDR_WIDTH - 1:0] s_axi_config_ARADDR;
output   s_axi_config_RVALID;
input   s_axi_config_RREADY;
output  [C_S_AXI_CONFIG_DATA_WIDTH - 1:0] s_axi_config_RDATA;
output  [1:0] s_axi_config_RRESP;
output   s_axi_config_BVALID;
input   s_axi_config_BREADY;
output  [1:0] s_axi_config_BRESP;
input   ap_clk;
input   ap_rst_n;
input  [15:0] xStreamIn_V_V_TDATA;
input  [15:0] yStreamIn_V_V_TDATA;
input  [63:0] tsStreamIn_V_V_TDATA;
input  [7:0] polStreamIn_V_V_TDATA;
output  [15:0] xStreamOut_V_V_TDATA;
output  [15:0] yStreamOut_V_V_TDATA;
output  [63:0] tsStreamOut_V_V_TDATA;
output  [7:0] polStreamOut_V_V_TDATA;
output  [15:0] isFinalCornerStream_V_V_TDATA;
input   xStreamIn_V_V_TVALID;
output   xStreamIn_V_V_TREADY;
input   yStreamIn_V_V_TVALID;
output   yStreamIn_V_V_TREADY;
input   polStreamIn_V_V_TVALID;
output   polStreamIn_V_V_TREADY;
input   tsStreamIn_V_V_TVALID;
output   tsStreamIn_V_V_TREADY;
output   xStreamOut_V_V_TVALID;
input   xStreamOut_V_V_TREADY;
output   yStreamOut_V_V_TVALID;
input   yStreamOut_V_V_TREADY;
output   polStreamOut_V_V_TVALID;
input   polStreamOut_V_V_TREADY;
output   tsStreamOut_V_V_TVALID;
input   tsStreamOut_V_V_TREADY;
output   isFinalCornerStream_V_V_TVALID;
input   isFinalCornerStream_V_V_TREADY;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;

reg    ap_rst_n_inv;
wire   [31:0] config_V;
wire    Block_proc_U0_ap_start;
wire    Block_proc_U0_ap_done;
wire    Block_proc_U0_ap_continue;
wire    Block_proc_U0_ap_idle;
wire    Block_proc_U0_ap_ready;
wire   [31:0] Block_proc_U0_glConfig_V_out_din;
wire    Block_proc_U0_glConfig_V_out_write;
wire    preProcessStream_U0_ap_start;
wire    preProcessStream_U0_start_full_n;
wire    preProcessStream_U0_ap_done;
wire    preProcessStream_U0_ap_continue;
wire    preProcessStream_U0_ap_idle;
wire    preProcessStream_U0_ap_ready;
wire    preProcessStream_U0_start_out;
wire    preProcessStream_U0_start_write;
wire    preProcessStream_U0_xStreamIn_V_V_TREADY;
wire    preProcessStream_U0_yStreamIn_V_V_TREADY;
wire    preProcessStream_U0_polStreamIn_V_V_TREADY;
wire    preProcessStream_U0_tsStreamIn_V_V_TREADY;
wire   [9:0] preProcessStream_U0_xStreamOut_V_V_din;
wire    preProcessStream_U0_xStreamOut_V_V_write;
wire   [9:0] preProcessStream_U0_yStreamOut_V_V_din;
wire    preProcessStream_U0_yStreamOut_V_V_write;
wire   [0:0] preProcessStream_U0_polStreamOut_V_V_din;
wire    preProcessStream_U0_polStreamOut_V_V_write;
wire   [1:0] preProcessStream_U0_idxStreamOut_V_V_din;
wire    preProcessStream_U0_idxStreamOut_V_V_write;
wire   [31:0] preProcessStream_U0_tsStreamOut_V_V_din;
wire    preProcessStream_U0_tsStreamOut_V_V_write;
wire   [95:0] preProcessStream_U0_packetEventDataStrea_din;
wire    preProcessStream_U0_packetEventDataStrea_write;
wire    preProcessStream_U0_glConfig_V_read;
wire   [31:0] preProcessStream_U0_glConfig_V_out_din;
wire    preProcessStream_U0_glConfig_V_out_write;
wire   [15:0] preProcessStream_U0_glStatus_currentAreaCntThr_out_din;
wire    preProcessStream_U0_glStatus_currentAreaCntThr_out_write;
wire   [63:0] preProcessStream_U0_glStatus_inEventsNum_out_din;
wire    preProcessStream_U0_glStatus_inEventsNum_out_write;
wire    rwSAEPerfectLoopStre_U0_ap_start;
wire    rwSAEPerfectLoopStre_U0_ap_done;
wire    rwSAEPerfectLoopStre_U0_ap_continue;
wire    rwSAEPerfectLoopStre_U0_ap_idle;
wire    rwSAEPerfectLoopStre_U0_ap_ready;
wire    rwSAEPerfectLoopStre_U0_xStream_V_V_read;
wire    rwSAEPerfectLoopStre_U0_yStream_V_V_read;
wire    rwSAEPerfectLoopStre_U0_polStream_V_V_read;
wire    rwSAEPerfectLoopStre_U0_tsStream_V_V_read;
wire    rwSAEPerfectLoopStre_U0_idxStream_V_V_read;
wire   [47:0] rwSAEPerfectLoopStre_U0_outputDataStream_V_V_din;
wire    rwSAEPerfectLoopStre_U0_outputDataStream_V_V_write;
wire   [4:0] rwSAEPerfectLoopStre_U0_sizeStreamOut2_V_out_din;
wire    rwSAEPerfectLoopStre_U0_sizeStreamOut2_V_out_write;
wire   [4:0] rwSAEPerfectLoopStre_U0_ap_return;
wire    ap_channel_done_size1_V;
wire    size1_V_full_n;
wire    sortedIdxStreamV3_4_U0_ap_start;
wire    sortedIdxStreamV3_4_U0_ap_done;
wire    sortedIdxStreamV3_4_U0_ap_continue;
wire    sortedIdxStreamV3_4_U0_ap_idle;
wire    sortedIdxStreamV3_4_U0_ap_ready;
wire    sortedIdxStreamV3_4_U0_tsStream_V_V_read;
wire   [59:0] sortedIdxStreamV3_4_U0_ap_return_0;
wire   [47:0] sortedIdxStreamV3_4_U0_ap_return_1;
wire    ap_channel_done_sortedData_V;
wire    sortedData_V_full_n;
reg    ap_sync_reg_channel_write_sortedData_V;
wire    ap_sync_channel_write_sortedData_V;
wire    ap_channel_done_idxDataWide_V;
wire    idxDataWide_V_full_n;
reg    ap_sync_reg_channel_write_idxDataWide_V;
wire    ap_sync_channel_write_idxDataWide_V;
wire    checkIdxGeneralV3_4_U0_ap_start;
wire    checkIdxGeneralV3_4_U0_ap_done;
wire    checkIdxGeneralV3_4_U0_ap_continue;
wire    checkIdxGeneralV3_4_U0_ap_idle;
wire    checkIdxGeneralV3_4_U0_ap_ready;
wire    checkIdxGeneralV3_4_U0_glConfig_V_read;
wire    checkIdxGeneralV3_4_U0_size2_V_read;
wire   [31:0] checkIdxGeneralV3_4_U0_glConfig_V_out_din;
wire    checkIdxGeneralV3_4_U0_glConfig_V_out_write;
wire   [7:0] checkIdxGeneralV3_4_U0_glSFASTThrBak_out_din;
wire    checkIdxGeneralV3_4_U0_glSFASTThrBak_out_write;
wire   [0:0] checkIdxGeneralV3_4_U0_ap_return_0;
wire   [7:0] checkIdxGeneralV3_4_U0_ap_return_1;
wire   [7:0] checkIdxGeneralV3_4_U0_ap_return_2;
wire    ap_channel_done_glFinalMaxOuterStrea_2;
wire    glFinalMaxOuterStrea_2_full_n;
reg    ap_sync_reg_channel_write_glFinalMaxOuterStrea_2;
wire    ap_sync_channel_write_glFinalMaxOuterStrea_2;
wire    ap_channel_done_glFinalMaxOuterStrea;
wire    glFinalMaxOuterStrea_full_n;
reg    ap_sync_reg_channel_write_glFinalMaxOuterStrea;
wire    ap_sync_channel_write_glFinalMaxOuterStrea;
wire    ap_channel_done_isStageCorner_V;
wire    isStageCorner_V_full_n;
reg    ap_sync_reg_channel_write_isStageCorner_V;
wire    ap_sync_channel_write_isStageCorner_V;
wire    finalCornerChecking_U0_ap_start;
wire    finalCornerChecking_U0_ap_done;
wire    finalCornerChecking_U0_ap_continue;
wire    finalCornerChecking_U0_ap_idle;
wire    finalCornerChecking_U0_ap_ready;
wire   [0:0] finalCornerChecking_U0_ap_return;
wire    ap_channel_done_isCorner_V;
wire    isCorner_V_full_n;
wire    feedbackInterleaveSt_U0_ap_start;
wire    feedbackInterleaveSt_U0_ap_done;
wire    feedbackInterleaveSt_U0_ap_continue;
wire    feedbackInterleaveSt_U0_ap_idle;
wire    feedbackInterleaveSt_U0_ap_ready;
wire   [0:0] feedbackInterleaveSt_U0_isFinalCornerStream_V_V_din;
wire    feedbackInterleaveSt_U0_isFinalCornerStream_V_V_write;
wire    Block_proc125_U0_ap_start;
wire    Block_proc125_U0_ap_done;
wire    Block_proc125_U0_ap_continue;
wire    Block_proc125_U0_ap_idle;
wire    Block_proc125_U0_ap_ready;
wire    Block_proc125_U0_pktEventDataStream_V_V_read;
wire    Block_proc125_U0_stageCornerStream_V_V_read;
wire   [15:0] Block_proc125_U0_xStreamOut_V_V_TDATA;
wire    Block_proc125_U0_xStreamOut_V_V_TVALID;
wire   [15:0] Block_proc125_U0_yStreamOut_V_V_TDATA;
wire    Block_proc125_U0_yStreamOut_V_V_TVALID;
wire   [7:0] Block_proc125_U0_polStreamOut_V_V_TDATA;
wire    Block_proc125_U0_polStreamOut_V_V_TVALID;
wire   [63:0] Block_proc125_U0_tsStreamOut_V_V_TDATA;
wire    Block_proc125_U0_tsStreamOut_V_V_TVALID;
wire   [15:0] Block_proc125_U0_isFinalCornerStream_V_V_TDATA;
wire    Block_proc125_U0_isFinalCornerStream_V_V_TVALID;
wire   [63:0] Block_proc125_U0_status_inEventsNum;
wire    Block_proc125_U0_status_inEventsNum_ap_vld;
wire   [63:0] Block_proc125_U0_status_outEventsNum;
wire    Block_proc125_U0_status_outEventsNum_ap_vld;
wire   [63:0] Block_proc125_U0_status_cornerEventsNum;
wire    Block_proc125_U0_status_cornerEventsNum_ap_vld;
wire   [31:0] Block_proc125_U0_status_currentThreshold;
wire    Block_proc125_U0_status_currentThreshold_ap_vld;
wire   [31:0] Block_proc125_U0_status_currentAreaCntThr;
wire    Block_proc125_U0_status_currentAreaCntThr_ap_vld;
wire    Block_proc125_U0_glConfig_V_read;
wire    Block_proc125_U0_glSFASTThrBak_read;
wire    Block_proc125_U0_glStatus_currentAreaCntThr_read;
wire    Block_proc125_U0_glStatus_inEventsNum_read;
wire    ap_sync_continue;
wire    glConfig_V_c_full_n;
wire   [31:0] glConfig_V_c_dout;
wire    glConfig_V_c_empty_n;
wire    xStream_V_V_full_n;
wire   [9:0] xStream_V_V_dout;
wire    xStream_V_V_empty_n;
wire    yStream_V_V_full_n;
wire   [9:0] yStream_V_V_dout;
wire    yStream_V_V_empty_n;
wire    polStream_V_V_full_n;
wire   [0:0] polStream_V_V_dout;
wire    polStream_V_V_empty_n;
wire    idxStream_V_V_full_n;
wire   [1:0] idxStream_V_V_dout;
wire    idxStream_V_V_empty_n;
wire    tsStream_V_V_full_n;
wire   [31:0] tsStream_V_V_dout;
wire    tsStream_V_V_empty_n;
wire    pktEventDataStream_V_full_n;
wire   [95:0] pktEventDataStream_V_dout;
wire    pktEventDataStream_V_empty_n;
wire    glConfig_V_c10_full_n;
wire   [31:0] glConfig_V_c10_dout;
wire    glConfig_V_c10_empty_n;
wire    glStatus_currentArea_full_n;
wire   [15:0] glStatus_currentArea_dout;
wire    glStatus_currentArea_empty_n;
wire    glStatus_inEventsNum_full_n;
wire   [63:0] glStatus_inEventsNum_dout;
wire    glStatus_inEventsNum_empty_n;
wire    inStream_V_V_full_n;
wire   [47:0] inStream_V_V_dout;
wire    inStream_V_V_empty_n;
wire    size2_V_c_full_n;
wire   [4:0] size2_V_c_dout;
wire    size2_V_c_empty_n;
wire   [4:0] size1_V_dout;
wire    size1_V_empty_n;
wire   [59:0] idxDataWide_V_dout;
wire    idxDataWide_V_empty_n;
wire   [47:0] sortedData_V_dout;
wire    sortedData_V_empty_n;
wire    glConfig_V_c11_full_n;
wire   [31:0] glConfig_V_c11_dout;
wire    glConfig_V_c11_empty_n;
wire    glSFASTThrBak_c_full_n;
wire   [7:0] glSFASTThrBak_c_dout;
wire    glSFASTThrBak_c_empty_n;
wire   [0:0] isStageCorner_V_dout;
wire    isStageCorner_V_empty_n;
wire   [7:0] glFinalMaxOuterStrea_dout;
wire    glFinalMaxOuterStrea_empty_n;
wire   [7:0] glFinalMaxOuterStrea_2_dout;
wire    glFinalMaxOuterStrea_2_empty_n;
wire   [0:0] isCorner_V_dout;
wire    isCorner_V_empty_n;
wire    stageCornerStream_V_s_full_n;
wire   [0:0] stageCornerStream_V_s_dout;
wire    stageCornerStream_V_s_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_preProcessStream_U0_ap_ready;
wire    ap_sync_preProcessStream_U0_ap_ready;
reg   [1:0] preProcessStream_U0_ap_ready_count;
reg    ap_sync_reg_Block_proc_U0_ap_ready;
wire    ap_sync_Block_proc_U0_ap_ready;
reg   [1:0] Block_proc_U0_ap_ready_count;
wire    Block_proc_U0_start_full_n;
wire    Block_proc_U0_start_write;
wire   [0:0] start_for_rwSAEPerfectLoopStre_U0_din;
wire    start_for_rwSAEPerfectLoopStre_U0_full_n;
wire   [0:0] start_for_rwSAEPerfectLoopStre_U0_dout;
wire    start_for_rwSAEPerfectLoopStre_U0_empty_n;
wire   [0:0] start_for_Block_proc125_U0_din;
wire    start_for_Block_proc125_U0_full_n;
wire   [0:0] start_for_Block_proc125_U0_dout;
wire    start_for_Block_proc125_U0_empty_n;
wire    rwSAEPerfectLoopStre_U0_start_full_n;
wire    rwSAEPerfectLoopStre_U0_start_write;
wire    sortedIdxStreamV3_4_U0_start_full_n;
wire    sortedIdxStreamV3_4_U0_start_write;
wire    checkIdxGeneralV3_4_U0_start_full_n;
wire    checkIdxGeneralV3_4_U0_start_write;
wire    finalCornerChecking_U0_start_full_n;
wire    finalCornerChecking_U0_start_write;
wire    feedbackInterleaveSt_U0_start_full_n;
wire    feedbackInterleaveSt_U0_start_write;
wire    Block_proc125_U0_start_full_n;
wire    Block_proc125_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_sortedData_V = 1'b0;
#0 ap_sync_reg_channel_write_idxDataWide_V = 1'b0;
#0 ap_sync_reg_channel_write_glFinalMaxOuterStrea_2 = 1'b0;
#0 ap_sync_reg_channel_write_glFinalMaxOuterStrea = 1'b0;
#0 ap_sync_reg_channel_write_isStageCorner_V = 1'b0;
#0 ap_sync_reg_preProcessStream_U0_ap_ready = 1'b0;
#0 preProcessStream_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Block_proc_U0_ap_ready = 1'b0;
#0 Block_proc_U0_ap_ready_count = 2'd0;
end

SFAST_process_data_config_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONFIG_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONFIG_DATA_WIDTH ))
SFAST_process_data_config_s_axi_U(
    .AWVALID(s_axi_config_AWVALID),
    .AWREADY(s_axi_config_AWREADY),
    .AWADDR(s_axi_config_AWADDR),
    .WVALID(s_axi_config_WVALID),
    .WREADY(s_axi_config_WREADY),
    .WDATA(s_axi_config_WDATA),
    .WSTRB(s_axi_config_WSTRB),
    .ARVALID(s_axi_config_ARVALID),
    .ARREADY(s_axi_config_ARREADY),
    .ARADDR(s_axi_config_ARADDR),
    .RVALID(s_axi_config_RVALID),
    .RREADY(s_axi_config_RREADY),
    .RDATA(s_axi_config_RDATA),
    .RRESP(s_axi_config_RRESP),
    .BVALID(s_axi_config_BVALID),
    .BREADY(s_axi_config_BREADY),
    .BRESP(s_axi_config_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .config_V(config_V),
    .status_inEventsNum(Block_proc125_U0_status_inEventsNum),
    .status_inEventsNum_ap_vld(Block_proc125_U0_status_inEventsNum_ap_vld),
    .status_outEventsNum(Block_proc125_U0_status_outEventsNum),
    .status_outEventsNum_ap_vld(Block_proc125_U0_status_outEventsNum_ap_vld),
    .status_cornerEventsNum(Block_proc125_U0_status_cornerEventsNum),
    .status_cornerEventsNum_ap_vld(Block_proc125_U0_status_cornerEventsNum_ap_vld),
    .status_currentThreshold(Block_proc125_U0_status_currentThreshold),
    .status_currentThreshold_ap_vld(Block_proc125_U0_status_currentThreshold_ap_vld),
    .status_currentAreaCntThr(Block_proc125_U0_status_currentAreaCntThr),
    .status_currentAreaCntThr_ap_vld(Block_proc125_U0_status_currentAreaCntThr_ap_vld)
);

Block_proc Block_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_proc_U0_ap_start),
    .ap_done(Block_proc_U0_ap_done),
    .ap_continue(Block_proc_U0_ap_continue),
    .ap_idle(Block_proc_U0_ap_idle),
    .ap_ready(Block_proc_U0_ap_ready),
    .config_V(config_V),
    .glConfig_V_out_din(Block_proc_U0_glConfig_V_out_din),
    .glConfig_V_out_full_n(glConfig_V_c_full_n),
    .glConfig_V_out_write(Block_proc_U0_glConfig_V_out_write)
);

preProcessStream preProcessStream_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(preProcessStream_U0_ap_start),
    .start_full_n(preProcessStream_U0_start_full_n),
    .ap_done(preProcessStream_U0_ap_done),
    .ap_continue(preProcessStream_U0_ap_continue),
    .ap_idle(preProcessStream_U0_ap_idle),
    .ap_ready(preProcessStream_U0_ap_ready),
    .start_out(preProcessStream_U0_start_out),
    .start_write(preProcessStream_U0_start_write),
    .xStreamIn_V_V_TDATA(xStreamIn_V_V_TDATA),
    .xStreamIn_V_V_TVALID(xStreamIn_V_V_TVALID),
    .xStreamIn_V_V_TREADY(preProcessStream_U0_xStreamIn_V_V_TREADY),
    .yStreamIn_V_V_TDATA(yStreamIn_V_V_TDATA),
    .yStreamIn_V_V_TVALID(yStreamIn_V_V_TVALID),
    .yStreamIn_V_V_TREADY(preProcessStream_U0_yStreamIn_V_V_TREADY),
    .polStreamIn_V_V_TDATA(polStreamIn_V_V_TDATA),
    .polStreamIn_V_V_TVALID(polStreamIn_V_V_TVALID),
    .polStreamIn_V_V_TREADY(preProcessStream_U0_polStreamIn_V_V_TREADY),
    .tsStreamIn_V_V_TDATA(tsStreamIn_V_V_TDATA),
    .tsStreamIn_V_V_TVALID(tsStreamIn_V_V_TVALID),
    .tsStreamIn_V_V_TREADY(preProcessStream_U0_tsStreamIn_V_V_TREADY),
    .xStreamOut_V_V_din(preProcessStream_U0_xStreamOut_V_V_din),
    .xStreamOut_V_V_full_n(xStream_V_V_full_n),
    .xStreamOut_V_V_write(preProcessStream_U0_xStreamOut_V_V_write),
    .yStreamOut_V_V_din(preProcessStream_U0_yStreamOut_V_V_din),
    .yStreamOut_V_V_full_n(yStream_V_V_full_n),
    .yStreamOut_V_V_write(preProcessStream_U0_yStreamOut_V_V_write),
    .polStreamOut_V_V_din(preProcessStream_U0_polStreamOut_V_V_din),
    .polStreamOut_V_V_full_n(polStream_V_V_full_n),
    .polStreamOut_V_V_write(preProcessStream_U0_polStreamOut_V_V_write),
    .idxStreamOut_V_V_din(preProcessStream_U0_idxStreamOut_V_V_din),
    .idxStreamOut_V_V_full_n(idxStream_V_V_full_n),
    .idxStreamOut_V_V_write(preProcessStream_U0_idxStreamOut_V_V_write),
    .tsStreamOut_V_V_din(preProcessStream_U0_tsStreamOut_V_V_din),
    .tsStreamOut_V_V_full_n(tsStream_V_V_full_n),
    .tsStreamOut_V_V_write(preProcessStream_U0_tsStreamOut_V_V_write),
    .packetEventDataStrea_din(preProcessStream_U0_packetEventDataStrea_din),
    .packetEventDataStrea_full_n(pktEventDataStream_V_full_n),
    .packetEventDataStrea_write(preProcessStream_U0_packetEventDataStrea_write),
    .glConfig_V_dout(glConfig_V_c_dout),
    .glConfig_V_empty_n(glConfig_V_c_empty_n),
    .glConfig_V_read(preProcessStream_U0_glConfig_V_read),
    .glConfig_V_out_din(preProcessStream_U0_glConfig_V_out_din),
    .glConfig_V_out_full_n(glConfig_V_c10_full_n),
    .glConfig_V_out_write(preProcessStream_U0_glConfig_V_out_write),
    .glStatus_currentAreaCntThr_out_din(preProcessStream_U0_glStatus_currentAreaCntThr_out_din),
    .glStatus_currentAreaCntThr_out_full_n(glStatus_currentArea_full_n),
    .glStatus_currentAreaCntThr_out_write(preProcessStream_U0_glStatus_currentAreaCntThr_out_write),
    .glStatus_inEventsNum_out_din(preProcessStream_U0_glStatus_inEventsNum_out_din),
    .glStatus_inEventsNum_out_full_n(glStatus_inEventsNum_full_n),
    .glStatus_inEventsNum_out_write(preProcessStream_U0_glStatus_inEventsNum_out_write)
);

rwSAEPerfectLoopStre rwSAEPerfectLoopStre_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(rwSAEPerfectLoopStre_U0_ap_start),
    .ap_done(rwSAEPerfectLoopStre_U0_ap_done),
    .ap_continue(rwSAEPerfectLoopStre_U0_ap_continue),
    .ap_idle(rwSAEPerfectLoopStre_U0_ap_idle),
    .ap_ready(rwSAEPerfectLoopStre_U0_ap_ready),
    .xStream_V_V_dout(xStream_V_V_dout),
    .xStream_V_V_empty_n(xStream_V_V_empty_n),
    .xStream_V_V_read(rwSAEPerfectLoopStre_U0_xStream_V_V_read),
    .yStream_V_V_dout(yStream_V_V_dout),
    .yStream_V_V_empty_n(yStream_V_V_empty_n),
    .yStream_V_V_read(rwSAEPerfectLoopStre_U0_yStream_V_V_read),
    .polStream_V_V_dout(polStream_V_V_dout),
    .polStream_V_V_empty_n(polStream_V_V_empty_n),
    .polStream_V_V_read(rwSAEPerfectLoopStre_U0_polStream_V_V_read),
    .tsStream_V_V_dout(tsStream_V_V_dout),
    .tsStream_V_V_empty_n(tsStream_V_V_empty_n),
    .tsStream_V_V_read(rwSAEPerfectLoopStre_U0_tsStream_V_V_read),
    .idxStream_V_V_dout(idxStream_V_V_dout),
    .idxStream_V_V_empty_n(idxStream_V_V_empty_n),
    .idxStream_V_V_read(rwSAEPerfectLoopStre_U0_idxStream_V_V_read),
    .outputDataStream_V_V_din(rwSAEPerfectLoopStre_U0_outputDataStream_V_V_din),
    .outputDataStream_V_V_full_n(inStream_V_V_full_n),
    .outputDataStream_V_V_write(rwSAEPerfectLoopStre_U0_outputDataStream_V_V_write),
    .sizeStreamOut2_V_out_din(rwSAEPerfectLoopStre_U0_sizeStreamOut2_V_out_din),
    .sizeStreamOut2_V_out_full_n(size2_V_c_full_n),
    .sizeStreamOut2_V_out_write(rwSAEPerfectLoopStre_U0_sizeStreamOut2_V_out_write),
    .ap_return(rwSAEPerfectLoopStre_U0_ap_return)
);

sortedIdxStreamV3_4_s sortedIdxStreamV3_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(sortedIdxStreamV3_4_U0_ap_start),
    .ap_done(sortedIdxStreamV3_4_U0_ap_done),
    .ap_continue(sortedIdxStreamV3_4_U0_ap_continue),
    .ap_idle(sortedIdxStreamV3_4_U0_ap_idle),
    .ap_ready(sortedIdxStreamV3_4_U0_ap_ready),
    .tsStream_V_V_dout(inStream_V_V_dout),
    .tsStream_V_V_empty_n(inStream_V_V_empty_n),
    .tsStream_V_V_read(sortedIdxStreamV3_4_U0_tsStream_V_V_read),
    .p_read(size1_V_dout),
    .ap_return_0(sortedIdxStreamV3_4_U0_ap_return_0),
    .ap_return_1(sortedIdxStreamV3_4_U0_ap_return_1)
);

checkIdxGeneralV3_4_s checkIdxGeneralV3_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(checkIdxGeneralV3_4_U0_ap_start),
    .ap_done(checkIdxGeneralV3_4_U0_ap_done),
    .ap_continue(checkIdxGeneralV3_4_U0_ap_continue),
    .ap_idle(checkIdxGeneralV3_4_U0_ap_idle),
    .ap_ready(checkIdxGeneralV3_4_U0_ap_ready),
    .glConfig_V_dout(glConfig_V_c10_dout),
    .glConfig_V_empty_n(glConfig_V_c10_empty_n),
    .glConfig_V_read(checkIdxGeneralV3_4_U0_glConfig_V_read),
    .size2_V_dout(size2_V_c_dout),
    .size2_V_empty_n(size2_V_c_empty_n),
    .size2_V_read(checkIdxGeneralV3_4_U0_size2_V_read),
    .glConfig_V_out_din(checkIdxGeneralV3_4_U0_glConfig_V_out_din),
    .glConfig_V_out_full_n(glConfig_V_c11_full_n),
    .glConfig_V_out_write(checkIdxGeneralV3_4_U0_glConfig_V_out_write),
    .glSFASTThrBak_out_din(checkIdxGeneralV3_4_U0_glSFASTThrBak_out_din),
    .glSFASTThrBak_out_full_n(glSFASTThrBak_c_full_n),
    .glSFASTThrBak_out_write(checkIdxGeneralV3_4_U0_glSFASTThrBak_out_write),
    .p_read(idxDataWide_V_dout),
    .p_read1(sortedData_V_dout),
    .ap_return_0(checkIdxGeneralV3_4_U0_ap_return_0),
    .ap_return_1(checkIdxGeneralV3_4_U0_ap_return_1),
    .ap_return_2(checkIdxGeneralV3_4_U0_ap_return_2)
);

finalCornerChecking finalCornerChecking_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(finalCornerChecking_U0_ap_start),
    .ap_done(finalCornerChecking_U0_ap_done),
    .ap_continue(finalCornerChecking_U0_ap_continue),
    .ap_idle(finalCornerChecking_U0_ap_idle),
    .ap_ready(finalCornerChecking_U0_ap_ready),
    .p_read(isStageCorner_V_dout),
    .p_read2(glFinalMaxOuterStrea_dout),
    .p_read3(glFinalMaxOuterStrea_2_dout),
    .ap_return(finalCornerChecking_U0_ap_return)
);

feedbackInterleaveSt feedbackInterleaveSt_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(feedbackInterleaveSt_U0_ap_start),
    .ap_done(feedbackInterleaveSt_U0_ap_done),
    .ap_continue(feedbackInterleaveSt_U0_ap_continue),
    .ap_idle(feedbackInterleaveSt_U0_ap_idle),
    .ap_ready(feedbackInterleaveSt_U0_ap_ready),
    .p_read(isCorner_V_dout),
    .isFinalCornerStream_V_V_din(feedbackInterleaveSt_U0_isFinalCornerStream_V_V_din),
    .isFinalCornerStream_V_V_full_n(stageCornerStream_V_s_full_n),
    .isFinalCornerStream_V_V_write(feedbackInterleaveSt_U0_isFinalCornerStream_V_V_write)
);

Block_proc125 Block_proc125_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_proc125_U0_ap_start),
    .ap_done(Block_proc125_U0_ap_done),
    .ap_continue(Block_proc125_U0_ap_continue),
    .ap_idle(Block_proc125_U0_ap_idle),
    .ap_ready(Block_proc125_U0_ap_ready),
    .pktEventDataStream_V_V_dout(pktEventDataStream_V_dout),
    .pktEventDataStream_V_V_empty_n(pktEventDataStream_V_empty_n),
    .pktEventDataStream_V_V_read(Block_proc125_U0_pktEventDataStream_V_V_read),
    .stageCornerStream_V_V_dout(stageCornerStream_V_s_dout),
    .stageCornerStream_V_V_empty_n(stageCornerStream_V_s_empty_n),
    .stageCornerStream_V_V_read(Block_proc125_U0_stageCornerStream_V_V_read),
    .xStreamOut_V_V_TDATA(Block_proc125_U0_xStreamOut_V_V_TDATA),
    .xStreamOut_V_V_TVALID(Block_proc125_U0_xStreamOut_V_V_TVALID),
    .xStreamOut_V_V_TREADY(xStreamOut_V_V_TREADY),
    .yStreamOut_V_V_TDATA(Block_proc125_U0_yStreamOut_V_V_TDATA),
    .yStreamOut_V_V_TVALID(Block_proc125_U0_yStreamOut_V_V_TVALID),
    .yStreamOut_V_V_TREADY(yStreamOut_V_V_TREADY),
    .polStreamOut_V_V_TDATA(Block_proc125_U0_polStreamOut_V_V_TDATA),
    .polStreamOut_V_V_TVALID(Block_proc125_U0_polStreamOut_V_V_TVALID),
    .polStreamOut_V_V_TREADY(polStreamOut_V_V_TREADY),
    .tsStreamOut_V_V_TDATA(Block_proc125_U0_tsStreamOut_V_V_TDATA),
    .tsStreamOut_V_V_TVALID(Block_proc125_U0_tsStreamOut_V_V_TVALID),
    .tsStreamOut_V_V_TREADY(tsStreamOut_V_V_TREADY),
    .isFinalCornerStream_V_V_TDATA(Block_proc125_U0_isFinalCornerStream_V_V_TDATA),
    .isFinalCornerStream_V_V_TVALID(Block_proc125_U0_isFinalCornerStream_V_V_TVALID),
    .isFinalCornerStream_V_V_TREADY(isFinalCornerStream_V_V_TREADY),
    .status_inEventsNum(Block_proc125_U0_status_inEventsNum),
    .status_inEventsNum_ap_vld(Block_proc125_U0_status_inEventsNum_ap_vld),
    .status_outEventsNum(Block_proc125_U0_status_outEventsNum),
    .status_outEventsNum_ap_vld(Block_proc125_U0_status_outEventsNum_ap_vld),
    .status_cornerEventsNum(Block_proc125_U0_status_cornerEventsNum),
    .status_cornerEventsNum_ap_vld(Block_proc125_U0_status_cornerEventsNum_ap_vld),
    .status_currentThreshold(Block_proc125_U0_status_currentThreshold),
    .status_currentThreshold_ap_vld(Block_proc125_U0_status_currentThreshold_ap_vld),
    .status_currentAreaCntThr(Block_proc125_U0_status_currentAreaCntThr),
    .status_currentAreaCntThr_ap_vld(Block_proc125_U0_status_currentAreaCntThr_ap_vld),
    .glConfig_V_dout(glConfig_V_c11_dout),
    .glConfig_V_empty_n(glConfig_V_c11_empty_n),
    .glConfig_V_read(Block_proc125_U0_glConfig_V_read),
    .glSFASTThrBak_dout(glSFASTThrBak_c_dout),
    .glSFASTThrBak_empty_n(glSFASTThrBak_c_empty_n),
    .glSFASTThrBak_read(Block_proc125_U0_glSFASTThrBak_read),
    .glStatus_currentAreaCntThr_dout(glStatus_currentArea_dout),
    .glStatus_currentAreaCntThr_empty_n(glStatus_currentArea_empty_n),
    .glStatus_currentAreaCntThr_read(Block_proc125_U0_glStatus_currentAreaCntThr_read),
    .glStatus_inEventsNum_dout(glStatus_inEventsNum_dout),
    .glStatus_inEventsNum_empty_n(glStatus_inEventsNum_empty_n),
    .glStatus_inEventsNum_read(Block_proc125_U0_glStatus_inEventsNum_read)
);

fifo_w32_d2_A glConfig_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_proc_U0_glConfig_V_out_din),
    .if_full_n(glConfig_V_c_full_n),
    .if_write(Block_proc_U0_glConfig_V_out_write),
    .if_dout(glConfig_V_c_dout),
    .if_empty_n(glConfig_V_c_empty_n),
    .if_read(preProcessStream_U0_glConfig_V_read)
);

fifo_w10_d2_S xStream_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessStream_U0_xStreamOut_V_V_din),
    .if_full_n(xStream_V_V_full_n),
    .if_write(preProcessStream_U0_xStreamOut_V_V_write),
    .if_dout(xStream_V_V_dout),
    .if_empty_n(xStream_V_V_empty_n),
    .if_read(rwSAEPerfectLoopStre_U0_xStream_V_V_read)
);

fifo_w10_d2_S yStream_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessStream_U0_yStreamOut_V_V_din),
    .if_full_n(yStream_V_V_full_n),
    .if_write(preProcessStream_U0_yStreamOut_V_V_write),
    .if_dout(yStream_V_V_dout),
    .if_empty_n(yStream_V_V_empty_n),
    .if_read(rwSAEPerfectLoopStre_U0_yStream_V_V_read)
);

fifo_w1_d2_S polStream_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessStream_U0_polStreamOut_V_V_din),
    .if_full_n(polStream_V_V_full_n),
    .if_write(preProcessStream_U0_polStreamOut_V_V_write),
    .if_dout(polStream_V_V_dout),
    .if_empty_n(polStream_V_V_empty_n),
    .if_read(rwSAEPerfectLoopStre_U0_polStream_V_V_read)
);

fifo_w2_d2_S idxStream_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessStream_U0_idxStreamOut_V_V_din),
    .if_full_n(idxStream_V_V_full_n),
    .if_write(preProcessStream_U0_idxStreamOut_V_V_write),
    .if_dout(idxStream_V_V_dout),
    .if_empty_n(idxStream_V_V_empty_n),
    .if_read(rwSAEPerfectLoopStre_U0_idxStream_V_V_read)
);

fifo_w32_d2_S tsStream_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessStream_U0_tsStreamOut_V_V_din),
    .if_full_n(tsStream_V_V_full_n),
    .if_write(preProcessStream_U0_tsStreamOut_V_V_write),
    .if_dout(tsStream_V_V_dout),
    .if_empty_n(tsStream_V_V_empty_n),
    .if_read(rwSAEPerfectLoopStre_U0_tsStream_V_V_read)
);

fifo_w96_d10_S pktEventDataStream_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessStream_U0_packetEventDataStrea_din),
    .if_full_n(pktEventDataStream_V_full_n),
    .if_write(preProcessStream_U0_packetEventDataStrea_write),
    .if_dout(pktEventDataStream_V_dout),
    .if_empty_n(pktEventDataStream_V_empty_n),
    .if_read(Block_proc125_U0_pktEventDataStream_V_V_read)
);

fifo_w32_d4_A glConfig_V_c10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessStream_U0_glConfig_V_out_din),
    .if_full_n(glConfig_V_c10_full_n),
    .if_write(preProcessStream_U0_glConfig_V_out_write),
    .if_dout(glConfig_V_c10_dout),
    .if_empty_n(glConfig_V_c10_empty_n),
    .if_read(checkIdxGeneralV3_4_U0_glConfig_V_read)
);

fifo_w16_d7_A glStatus_currentArea_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessStream_U0_glStatus_currentAreaCntThr_out_din),
    .if_full_n(glStatus_currentArea_full_n),
    .if_write(preProcessStream_U0_glStatus_currentAreaCntThr_out_write),
    .if_dout(glStatus_currentArea_dout),
    .if_empty_n(glStatus_currentArea_empty_n),
    .if_read(Block_proc125_U0_glStatus_currentAreaCntThr_read)
);

fifo_w64_d7_A glStatus_inEventsNum_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessStream_U0_glStatus_inEventsNum_out_din),
    .if_full_n(glStatus_inEventsNum_full_n),
    .if_write(preProcessStream_U0_glStatus_inEventsNum_out_write),
    .if_dout(glStatus_inEventsNum_dout),
    .if_empty_n(glStatus_inEventsNum_empty_n),
    .if_read(Block_proc125_U0_glStatus_inEventsNum_read)
);

fifo_w48_d10_S inStream_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rwSAEPerfectLoopStre_U0_outputDataStream_V_V_din),
    .if_full_n(inStream_V_V_full_n),
    .if_write(rwSAEPerfectLoopStre_U0_outputDataStream_V_V_write),
    .if_dout(inStream_V_V_dout),
    .if_empty_n(inStream_V_V_empty_n),
    .if_read(sortedIdxStreamV3_4_U0_tsStream_V_V_read)
);

fifo_w5_d3_A size2_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rwSAEPerfectLoopStre_U0_sizeStreamOut2_V_out_din),
    .if_full_n(size2_V_c_full_n),
    .if_write(rwSAEPerfectLoopStre_U0_sizeStreamOut2_V_out_write),
    .if_dout(size2_V_c_dout),
    .if_empty_n(size2_V_c_empty_n),
    .if_read(checkIdxGeneralV3_4_U0_size2_V_read)
);

fifo_w5_d2_A size1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(rwSAEPerfectLoopStre_U0_ap_return),
    .if_full_n(size1_V_full_n),
    .if_write(rwSAEPerfectLoopStre_U0_ap_done),
    .if_dout(size1_V_dout),
    .if_empty_n(size1_V_empty_n),
    .if_read(sortedIdxStreamV3_4_U0_ap_ready)
);

fifo_w60_d2_A idxDataWide_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(sortedIdxStreamV3_4_U0_ap_return_0),
    .if_full_n(idxDataWide_V_full_n),
    .if_write(ap_channel_done_idxDataWide_V),
    .if_dout(idxDataWide_V_dout),
    .if_empty_n(idxDataWide_V_empty_n),
    .if_read(checkIdxGeneralV3_4_U0_ap_ready)
);

fifo_w48_d2_A sortedData_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(sortedIdxStreamV3_4_U0_ap_return_1),
    .if_full_n(sortedData_V_full_n),
    .if_write(ap_channel_done_sortedData_V),
    .if_dout(sortedData_V_dout),
    .if_empty_n(sortedData_V_empty_n),
    .if_read(checkIdxGeneralV3_4_U0_ap_ready)
);

fifo_w32_d4_A glConfig_V_c11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(checkIdxGeneralV3_4_U0_glConfig_V_out_din),
    .if_full_n(glConfig_V_c11_full_n),
    .if_write(checkIdxGeneralV3_4_U0_glConfig_V_out_write),
    .if_dout(glConfig_V_c11_dout),
    .if_empty_n(glConfig_V_c11_empty_n),
    .if_read(Block_proc125_U0_glConfig_V_read)
);

fifo_w8_d4_A glSFASTThrBak_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(checkIdxGeneralV3_4_U0_glSFASTThrBak_out_din),
    .if_full_n(glSFASTThrBak_c_full_n),
    .if_write(checkIdxGeneralV3_4_U0_glSFASTThrBak_out_write),
    .if_dout(glSFASTThrBak_c_dout),
    .if_empty_n(glSFASTThrBak_c_empty_n),
    .if_read(Block_proc125_U0_glSFASTThrBak_read)
);

fifo_w1_d2_A isStageCorner_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(checkIdxGeneralV3_4_U0_ap_return_0),
    .if_full_n(isStageCorner_V_full_n),
    .if_write(ap_channel_done_isStageCorner_V),
    .if_dout(isStageCorner_V_dout),
    .if_empty_n(isStageCorner_V_empty_n),
    .if_read(finalCornerChecking_U0_ap_ready)
);

fifo_w8_d2_A glFinalMaxOuterStrea_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(checkIdxGeneralV3_4_U0_ap_return_1),
    .if_full_n(glFinalMaxOuterStrea_full_n),
    .if_write(ap_channel_done_glFinalMaxOuterStrea),
    .if_dout(glFinalMaxOuterStrea_dout),
    .if_empty_n(glFinalMaxOuterStrea_empty_n),
    .if_read(finalCornerChecking_U0_ap_ready)
);

fifo_w8_d2_A glFinalMaxOuterStrea_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(checkIdxGeneralV3_4_U0_ap_return_2),
    .if_full_n(glFinalMaxOuterStrea_2_full_n),
    .if_write(ap_channel_done_glFinalMaxOuterStrea_2),
    .if_dout(glFinalMaxOuterStrea_2_dout),
    .if_empty_n(glFinalMaxOuterStrea_2_empty_n),
    .if_read(finalCornerChecking_U0_ap_ready)
);

fifo_w1_d2_A isCorner_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(finalCornerChecking_U0_ap_return),
    .if_full_n(isCorner_V_full_n),
    .if_write(finalCornerChecking_U0_ap_done),
    .if_dout(isCorner_V_dout),
    .if_empty_n(isCorner_V_empty_n),
    .if_read(feedbackInterleaveSt_U0_ap_ready)
);

fifo_w1_d2_A stageCornerStream_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(feedbackInterleaveSt_U0_isFinalCornerStream_V_V_din),
    .if_full_n(stageCornerStream_V_s_full_n),
    .if_write(feedbackInterleaveSt_U0_isFinalCornerStream_V_V_write),
    .if_dout(stageCornerStream_V_s_dout),
    .if_empty_n(stageCornerStream_V_s_empty_n),
    .if_read(Block_proc125_U0_stageCornerStream_V_V_read)
);

start_for_rwSAEPeNgs start_for_rwSAEPeNgs_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_rwSAEPerfectLoopStre_U0_din),
    .if_full_n(start_for_rwSAEPerfectLoopStre_U0_full_n),
    .if_write(preProcessStream_U0_start_write),
    .if_dout(start_for_rwSAEPerfectLoopStre_U0_dout),
    .if_empty_n(start_for_rwSAEPerfectLoopStre_U0_empty_n),
    .if_read(rwSAEPerfectLoopStre_U0_ap_ready)
);

start_for_Block_pOgC start_for_Block_pOgC_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_proc125_U0_din),
    .if_full_n(start_for_Block_proc125_U0_full_n),
    .if_write(preProcessStream_U0_start_write),
    .if_dout(start_for_Block_proc125_U0_dout),
    .if_empty_n(start_for_Block_proc125_U0_empty_n),
    .if_read(Block_proc125_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_proc_U0_ap_ready <= ap_sync_Block_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_glFinalMaxOuterStrea <= 1'b0;
    end else begin
        if (((checkIdxGeneralV3_4_U0_ap_done & checkIdxGeneralV3_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_glFinalMaxOuterStrea <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_glFinalMaxOuterStrea <= ap_sync_channel_write_glFinalMaxOuterStrea;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_glFinalMaxOuterStrea_2 <= 1'b0;
    end else begin
        if (((checkIdxGeneralV3_4_U0_ap_done & checkIdxGeneralV3_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_glFinalMaxOuterStrea_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_glFinalMaxOuterStrea_2 <= ap_sync_channel_write_glFinalMaxOuterStrea_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_idxDataWide_V <= 1'b0;
    end else begin
        if (((sortedIdxStreamV3_4_U0_ap_done & sortedIdxStreamV3_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_idxDataWide_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_idxDataWide_V <= ap_sync_channel_write_idxDataWide_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_isStageCorner_V <= 1'b0;
    end else begin
        if (((checkIdxGeneralV3_4_U0_ap_done & checkIdxGeneralV3_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_isStageCorner_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_isStageCorner_V <= ap_sync_channel_write_isStageCorner_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_sortedData_V <= 1'b0;
    end else begin
        if (((sortedIdxStreamV3_4_U0_ap_done & sortedIdxStreamV3_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sortedData_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sortedData_V <= ap_sync_channel_write_sortedData_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_preProcessStream_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_preProcessStream_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_preProcessStream_U0_ap_ready <= ap_sync_preProcessStream_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Block_proc_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Block_proc_U0_ap_ready_count <= (Block_proc_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == Block_proc_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        Block_proc_U0_ap_ready_count <= (Block_proc_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((preProcessStream_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        preProcessStream_U0_ap_ready_count <= (preProcessStream_U0_ap_ready_count - 2'd1);
    end else if (((preProcessStream_U0_ap_ready == 1'b1) & (ap_sync_ready == 1'b0))) begin
        preProcessStream_U0_ap_ready_count <= (preProcessStream_U0_ap_ready_count + 2'd1);
    end
end

assign Block_proc125_U0_ap_continue = 1'b1;

assign Block_proc125_U0_ap_start = start_for_Block_proc125_U0_empty_n;

assign Block_proc125_U0_start_full_n = 1'b1;

assign Block_proc125_U0_start_write = 1'b0;

assign Block_proc_U0_ap_continue = 1'b1;

assign Block_proc_U0_ap_start = ((ap_sync_reg_Block_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_proc_U0_start_full_n = 1'b1;

assign Block_proc_U0_start_write = 1'b0;

assign ap_channel_done_glFinalMaxOuterStrea = ((ap_sync_reg_channel_write_glFinalMaxOuterStrea ^ 1'b1) & checkIdxGeneralV3_4_U0_ap_done);

assign ap_channel_done_glFinalMaxOuterStrea_2 = ((ap_sync_reg_channel_write_glFinalMaxOuterStrea_2 ^ 1'b1) & checkIdxGeneralV3_4_U0_ap_done);

assign ap_channel_done_idxDataWide_V = (sortedIdxStreamV3_4_U0_ap_done & (ap_sync_reg_channel_write_idxDataWide_V ^ 1'b1));

assign ap_channel_done_isCorner_V = finalCornerChecking_U0_ap_done;

assign ap_channel_done_isStageCorner_V = ((ap_sync_reg_channel_write_isStageCorner_V ^ 1'b1) & checkIdxGeneralV3_4_U0_ap_done);

assign ap_channel_done_size1_V = rwSAEPerfectLoopStre_U0_ap_done;

assign ap_channel_done_sortedData_V = (sortedIdxStreamV3_4_U0_ap_done & (ap_sync_reg_channel_write_sortedData_V ^ 1'b1));

assign ap_done = Block_proc125_U0_ap_done;

assign ap_idle = (sortedIdxStreamV3_4_U0_ap_idle & rwSAEPerfectLoopStre_U0_ap_idle & preProcessStream_U0_ap_idle & finalCornerChecking_U0_ap_idle & feedbackInterleaveSt_U0_ap_idle & (isCorner_V_empty_n ^ 1'b1) & (glFinalMaxOuterStrea_2_empty_n ^ 1'b1) & (glFinalMaxOuterStrea_empty_n ^ 1'b1) & (isStageCorner_V_empty_n ^ 1'b1) & (sortedData_V_empty_n ^ 1'b1) & (idxDataWide_V_empty_n ^ 1'b1) & (size1_V_empty_n ^ 1'b1) & checkIdxGeneralV3_4_U0_ap_idle & Block_proc_U0_ap_idle & Block_proc125_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Block_proc_U0_ap_ready = (ap_sync_reg_Block_proc_U0_ap_ready | Block_proc_U0_ap_ready);

assign ap_sync_channel_write_glFinalMaxOuterStrea = ((glFinalMaxOuterStrea_full_n & ap_channel_done_glFinalMaxOuterStrea) | ap_sync_reg_channel_write_glFinalMaxOuterStrea);

assign ap_sync_channel_write_glFinalMaxOuterStrea_2 = ((glFinalMaxOuterStrea_2_full_n & ap_channel_done_glFinalMaxOuterStrea_2) | ap_sync_reg_channel_write_glFinalMaxOuterStrea_2);

assign ap_sync_channel_write_idxDataWide_V = ((idxDataWide_V_full_n & ap_channel_done_idxDataWide_V) | ap_sync_reg_channel_write_idxDataWide_V);

assign ap_sync_channel_write_isStageCorner_V = ((isStageCorner_V_full_n & ap_channel_done_isStageCorner_V) | ap_sync_reg_channel_write_isStageCorner_V);

assign ap_sync_channel_write_sortedData_V = ((sortedData_V_full_n & ap_channel_done_sortedData_V) | ap_sync_reg_channel_write_sortedData_V);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Block_proc125_U0_ap_done;

assign ap_sync_preProcessStream_U0_ap_ready = (preProcessStream_U0_ap_ready | ap_sync_reg_preProcessStream_U0_ap_ready);

assign ap_sync_ready = (ap_sync_preProcessStream_U0_ap_ready & ap_sync_Block_proc_U0_ap_ready);

assign checkIdxGeneralV3_4_U0_ap_continue = (ap_sync_channel_write_isStageCorner_V & ap_sync_channel_write_glFinalMaxOuterStrea_2 & ap_sync_channel_write_glFinalMaxOuterStrea);

assign checkIdxGeneralV3_4_U0_ap_start = (sortedData_V_empty_n & idxDataWide_V_empty_n);

assign checkIdxGeneralV3_4_U0_start_full_n = 1'b1;

assign checkIdxGeneralV3_4_U0_start_write = 1'b0;

assign feedbackInterleaveSt_U0_ap_continue = 1'b1;

assign feedbackInterleaveSt_U0_ap_start = isCorner_V_empty_n;

assign feedbackInterleaveSt_U0_start_full_n = 1'b1;

assign feedbackInterleaveSt_U0_start_write = 1'b0;

assign finalCornerChecking_U0_ap_continue = isCorner_V_full_n;

assign finalCornerChecking_U0_ap_start = (isStageCorner_V_empty_n & glFinalMaxOuterStrea_empty_n & glFinalMaxOuterStrea_2_empty_n);

assign finalCornerChecking_U0_start_full_n = 1'b1;

assign finalCornerChecking_U0_start_write = 1'b0;

assign isFinalCornerStream_V_V_TDATA = Block_proc125_U0_isFinalCornerStream_V_V_TDATA;

assign isFinalCornerStream_V_V_TVALID = Block_proc125_U0_isFinalCornerStream_V_V_TVALID;

assign polStreamIn_V_V_TREADY = preProcessStream_U0_polStreamIn_V_V_TREADY;

assign polStreamOut_V_V_TDATA = Block_proc125_U0_polStreamOut_V_V_TDATA;

assign polStreamOut_V_V_TVALID = Block_proc125_U0_polStreamOut_V_V_TVALID;

assign preProcessStream_U0_ap_continue = 1'b1;

assign preProcessStream_U0_ap_start = ((ap_sync_reg_preProcessStream_U0_ap_ready ^ 1'b1) & ap_start);

assign preProcessStream_U0_start_full_n = (start_for_rwSAEPerfectLoopStre_U0_full_n & start_for_Block_proc125_U0_full_n);

assign rwSAEPerfectLoopStre_U0_ap_continue = size1_V_full_n;

assign rwSAEPerfectLoopStre_U0_ap_start = start_for_rwSAEPerfectLoopStre_U0_empty_n;

assign rwSAEPerfectLoopStre_U0_start_full_n = 1'b1;

assign rwSAEPerfectLoopStre_U0_start_write = 1'b0;

assign sortedIdxStreamV3_4_U0_ap_continue = (ap_sync_channel_write_sortedData_V & ap_sync_channel_write_idxDataWide_V);

assign sortedIdxStreamV3_4_U0_ap_start = size1_V_empty_n;

assign sortedIdxStreamV3_4_U0_start_full_n = 1'b1;

assign sortedIdxStreamV3_4_U0_start_write = 1'b0;

assign start_for_Block_proc125_U0_din = 1'b1;

assign start_for_rwSAEPerfectLoopStre_U0_din = 1'b1;

assign tsStreamIn_V_V_TREADY = preProcessStream_U0_tsStreamIn_V_V_TREADY;

assign tsStreamOut_V_V_TDATA = Block_proc125_U0_tsStreamOut_V_V_TDATA;

assign tsStreamOut_V_V_TVALID = Block_proc125_U0_tsStreamOut_V_V_TVALID;

assign xStreamIn_V_V_TREADY = preProcessStream_U0_xStreamIn_V_V_TREADY;

assign xStreamOut_V_V_TDATA = Block_proc125_U0_xStreamOut_V_V_TDATA;

assign xStreamOut_V_V_TVALID = Block_proc125_U0_xStreamOut_V_V_TVALID;

assign yStreamIn_V_V_TREADY = preProcessStream_U0_yStreamIn_V_V_TREADY;

assign yStreamOut_V_V_TDATA = Block_proc125_U0_yStreamOut_V_V_TDATA;

assign yStreamOut_V_V_TVALID = Block_proc125_U0_yStreamOut_V_V_TVALID;

endmodule //SFAST_process_data
