
---------- Begin Simulation Statistics ----------
final_tick                               107722550000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 284861                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710080                       # Number of bytes of host memory used
host_op_rate                                   310895                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   351.05                       # Real time elapsed on the host
host_tick_rate                              306858916                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109139393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.107723                       # Number of seconds simulated
sim_ticks                                107722550000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109139393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.077225                       # CPI: cycles per instruction
system.cpu.discardedOps                        431111                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2243806                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.928311                       # IPC: instructions per cycle
system.cpu.numCycles                        107722550                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72222733     66.17%     66.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547028      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932683     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14738318     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139393                       # Class of committed instruction
system.cpu.tickCycles                       105478744                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46235                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        28066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          774                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        57494                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            777                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19662121                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15821556                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88864                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8076216                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8062889                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.834985                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050681                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                468                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          422689                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134808                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35000841                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35000841                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35003945                       # number of overall hits
system.cpu.dcache.overall_hits::total        35003945                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        37962                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37962                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        37987                       # number of overall misses
system.cpu.dcache.overall_misses::total         37987                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3714939000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3714939000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3714939000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3714939000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35038803                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35038803                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35041932                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35041932                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001083                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001083                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001084                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001084                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 97859.412044                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 97859.412044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 97795.008819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 97795.008819                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        27420                       # number of writebacks
system.cpu.dcache.writebacks::total             27420                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8889                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8889                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        29073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        29087                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29087                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2951486000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2951486000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2952945000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2952945000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000830                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000830                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000830                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000830                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 101519.829395                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 101519.829395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 101521.126276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 101521.126276                       # average overall mshr miss latency
system.cpu.dcache.replacements                  28063                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20846745                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20846745                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    864187000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    864187000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20857471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20857471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80569.364162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80569.364162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          629                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          629                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10097                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10097                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    811521000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    811521000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80372.486877                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80372.486877                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14154096                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14154096                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27236                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27236                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2850752000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2850752000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14181332                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14181332                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104668.526950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104668.526950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8260                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8260                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        18976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2139965000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2139965000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 112772.185919                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 112772.185919                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3104                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3104                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007990                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007990                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1459000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1459000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004474                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004474                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104214.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104214.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 107722550000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.275894                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35204252                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             29087                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1210.308798                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.275894                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994410                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994410                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          789                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         140881695                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        140881695                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 107722550000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107722550000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107722550000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49128287                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17537334                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10086757                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     25656151                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25656151                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25656151                       # number of overall hits
system.cpu.icache.overall_hits::total        25656151                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          344                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            344                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          344                       # number of overall misses
system.cpu.icache.overall_misses::total           344                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35730000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35730000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35730000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35730000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25656495                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25656495                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25656495                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25656495                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 103866.279070                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 103866.279070                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 103866.279070                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 103866.279070                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          344                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          344                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35042000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35042000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35042000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35042000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 101866.279070                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101866.279070                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 101866.279070                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101866.279070                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25656151                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25656151                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          344                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           344                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35730000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35730000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25656495                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25656495                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 103866.279070                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 103866.279070                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          344                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35042000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35042000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 101866.279070                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101866.279070                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 107722550000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           343.649946                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25656495                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               344                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          74582.834302                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   343.649946                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.335596                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.335596                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.335938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         102626324                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        102626324                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 107722550000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107722550000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 107722550000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 107722550000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109139393                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4041                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4051                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data                4041                       # number of overall hits
system.l2.overall_hits::total                    4051                       # number of overall hits
system.l2.demand_misses::.cpu.inst                334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              25046                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25380                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               334                       # number of overall misses
system.l2.overall_misses::.cpu.data             25046                       # number of overall misses
system.l2.overall_misses::total                 25380                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33780000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2780797000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2814577000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33780000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2780797000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2814577000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              344                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            29087                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                29431                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             344                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           29087                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               29431                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970930                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.861072                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.862356                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970930                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.861072                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.862356                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 101137.724551                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111027.589236                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110897.438928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 101137.724551                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111027.589236                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110897.438928                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               20730                       # number of writebacks
system.l2.writebacks::total                     20730                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         25043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25377                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        25043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25377                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27100000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2279392000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2306492000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27100000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2279392000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2306492000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.860969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.862254                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.860969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.862254                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 81137.724551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91019.127101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90889.072782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 81137.724551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91019.127101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90889.072782                       # average overall mshr miss latency
system.l2.replacements                          21539                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        27420                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27420                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27420                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           96                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            96                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           18976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18976                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2083035000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2083035000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         18976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109772.080523                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109772.080523                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        18976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1703515000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1703515000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89772.080523                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89772.080523                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33780000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33780000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970930                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970930                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 101137.724551                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101137.724551                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27100000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27100000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970930                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970930                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 81137.724551                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81137.724551                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6070                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6070                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    697762000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    697762000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        10111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.600336                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.600336                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114952.553542                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114952.553542                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    575877000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    575877000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.600040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94919.564859                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94919.564859                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 107722550000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4009.061326                       # Cycle average of tags in use
system.l2.tags.total_refs                       57373                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25635                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.238073                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.330878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        14.428997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3959.301451                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978775                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1607                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2349                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    255523                       # Number of tag accesses
system.l2.tags.data_accesses                   255523                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 107722550000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     41460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     50065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000674919500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2307                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2307                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              124033                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39176                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       25377                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20730                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50754                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41460                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     21                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.85                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50754                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41460                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.986563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.208467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.674483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2306     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2307                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.960555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.941277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.828642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              220      9.54%      9.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.04%      9.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1911     82.83%     92.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.09%     92.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              172      7.46%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2307                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3248256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2653440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     30.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  107718298000                       # Total gap between requests
system.mem_ctrls.avgGap                    2336267.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3204160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2651840                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 396871.407147342863                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 29744561.375496588647                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 24617315.501721784472                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        50086                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        41460                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18243500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1856348250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2362543866250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27310.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37063.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  56983691.90                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3205504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3248256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2653440                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2653440                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        25043                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          25377                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        20730                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         20730                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       396871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     29757038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         30153909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       396871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       396871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     24632168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        24632168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     24632168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       396871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     29757038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        54786078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50733                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               41435                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2710                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2420                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               923348000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             253665000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1874591750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18200.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36950.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               31173                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              30525                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            61.45                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.67                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        30468                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   193.596429                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   160.046511                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   166.083846                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1118      3.67%      3.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        22789     74.80%     78.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2776      9.11%     87.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1734      5.69%     93.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          756      2.48%     95.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          493      1.62%     97.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          206      0.68%     98.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          163      0.53%     98.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          433      1.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        30468                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3246912                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2651840                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               30.141433                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               24.617316                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 107722550000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       110170200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        58553055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      182948220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     108356760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8502929760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17281578060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  26812551360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   53057087415                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.534640                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  69517294000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3596840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  34608416000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       107385600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        57073005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      179285400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     107933940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8502929760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17072765400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  26988393600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   53015766705                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   492.151056                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  69974710750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3596840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  34150999250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 107722550000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        20730                       # Transaction distribution
system.membus.trans_dist::CleanEvict              128                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6401                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        71612                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  71612                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5901696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5901696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25377                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25377    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               25377                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 107722550000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           212075000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          239730000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             10455                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        48150                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18976                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18976                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           344                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10111                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          688                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        86237                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 86925                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        44032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7232896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7276928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           21539                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2653440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            50970                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015794                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.125149                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  50168     98.43%     98.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    799      1.57%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              50970                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 107722550000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          167174000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1720000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         145437997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
