Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'M_Lcd4Top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k325t-ffg900-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o M_Lcd4Top_map.ncd M_Lcd4Top.ngd M_Lcd4Top.pcf 
Target Device  : xc7k325t
Target Package : ffg900
Target Speed   : -3
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Tue Jul 12 10:03:53 2016

Design Summary
--------------
Number of errors:      0
Number of warnings:  178
Slice Logic Utilization:
  Number of Slice Registers:                 6,548 out of 407,600    1%
    Number used as Flip Flops:               6,546
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      6,557 out of 203,800    3%
    Number used as logic:                    5,397 out of 203,800    2%
      Number using O6 output only:           3,825
      Number using O5 output only:             313
      Number using O5 and O6:                1,259
      Number used as ROM:                        0
    Number used as Memory:                     876 out of  64,000    1%
      Number used as Dual Port RAM:            572
        Number using O6 output only:            20
        Number using O5 output only:            10
        Number using O5 and O6:                542
      Number used as Single Port RAM:            0
      Number used as Shift Register:           304
        Number using O6 output only:           302
        Number using O5 output only:             0
        Number using O5 and O6:                  2
    Number used exclusively as route-thrus:    284
      Number with same-slice register load:    237
      Number with same-slice carry load:        47
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,968 out of  50,950    5%
  Number of LUT Flip Flop pairs used:        8,609
    Number with an unused Flip Flop:         2,753 out of   8,609   31%
    Number with an unused LUT:               2,052 out of   8,609   23%
    Number of fully used LUT-FF pairs:       3,804 out of   8,609   44%
    Number of unique control sets:             465
    Number of slice register sites lost
      to control set restrictions:           1,912 out of 407,600    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       202 out of     500   40%
    Number of LOCed IOBs:                      146 out of     202   72%
    IOB Flip Flops:                             28
    IOB Master Pads:                            59
    IOB Slave Pads:                             59

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                292 out of     445   65%
    Number using RAMB36E1 only:                292
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0%
  Number of BUFG/BUFGCTRLs:                     12 out of      32   37%
    Number used as BUFGs:                       10
    Number used as BUFGCTRLs:                    2
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:       16 out of     500    3%
    Number used as IDELAYE2s:                   16
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       38 out of     500    7%
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                  16
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:      104 out of     500   20%
    Number used as OLOGICE2s:                    4
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                 100
  Number of PHASER_IN/PHASER_IN_PHYs:            2 out of      40    5%
    Number used as PHASER_INs:                   0
    Number used as PHASER_IN_PHYs:               2
      Number of LOCed PHASER_IN_PHYs:            2 out of       2  100%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          5 out of      40   12%
    Number used as PHASER_OUTs:                  0
    Number used as PHASER_OUT_PHYs:              5
      Number of LOCed PHASER_OUT_PHYs:           5 out of       5  100%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     168    0%
  Number of BUFRs:                               0 out of      40    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     840    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of      16    0%
  Number of GTXE2_COMMONs:                       0 out of       4    0%
  Number of IBUFDS_GTE2s:                        0 out of       8    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of      10   10%
  Number of IN_FIFOs:                            2 out of      40    5%
    Number of LOCed IN_FIFOs:                    2 out of       2  100%
  Number of MMCME2_ADVs:                         2 out of      10   20%
    Number of LOCed MMCME2_ADVs:                 1 out of       2   50%
  Number of OUT_FIFOs:                           5 out of      40   12%
    Number of LOCed OUT_FIFOs:                   5 out of       5  100%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         2 out of      10   20%
    Number of LOCed PHASER_REFs:                 2 out of       2  100%
  Number of PHY_CONTROLs:                        2 out of      10   20%
    Number of LOCed PHY_CONTROLs:                2 out of       2  100%
  Number of PLLE2_ADVs:                          1 out of      10   10%
    Number of LOCed PLLE2_ADVs:                  1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               1 out of       1  100%

Average Fanout of Non-Clock Nets:                4.78

Peak Memory Usage:  1542 MB
Total REAL time to MAP completion:  8 mins 54 secs 
Total CPU time to MAP completion:   8 mins 45 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:701 - PAD symbol "FMC0_LA02_P" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "FMC0_LA_N<14>" is not constrained (LOC) to a
   specific location.
WARNING:Pack:2768 - At least one timing constraint is impossible to meet because component switching limit violations have been detected for
   a constrained component. A timing constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the
   Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to evaluate the component switching limit violations in
   more detail. Evaluate the datasheet for alternative configurations for the component that could allow the frequencies requested in the
   constraint. Otherwise, the timing constraint covering this component might need to be modified to satisfy the component switching limits
   specified in the datasheet.
WARNING:PhysDesignRules:372 - Gated clock. Clock net PrSv_ChipCtrl0_s<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net PrSv_ChipCtrl1_s<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <V7_INS_DUMMY_IBUFDSIBUFDIS_ML_IBUFDS_IBUFDISABLE_287_ML_NEW_IBUFDISABLE> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <V7_INS_DUMMY_IBUFDSIBUFDIS_ML_IBUFDS_IBUFDISABLE_285_ML_NEW_IBUFDISABLE> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[11].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_
   ram.RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_
   ram.RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[12].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[21].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[21].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[21].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[13].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem8_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem9_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[10].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[15].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[16].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[18].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem7_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[19].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[14].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[8].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[6].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[17].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[20].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[
   1].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[
   1].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[
   1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_ram[
   0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[9].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[18].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[17].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[10].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[19].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[16].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[7].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem11_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem12_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.
   rd_buffer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM
   32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM
   32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM
   32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM
   32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[7].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem12_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem10_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[15].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem11_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem7_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[11].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem10_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem8_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[6].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem9_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[14].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[13].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[9].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[21].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[8].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[20].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane
   _B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane
   _B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane
   _B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane
   _B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem12_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[12].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane
   _B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane
   _B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane
   _B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane
   _B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane
   _B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane
   _B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[23].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_
   ram[22].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane
   _B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane
   _B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane
   _B/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/rd_data_r<7>> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane
   _D/rd_data_r<7>> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper
   /u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane
   _C/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[10].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[9].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[11].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[4].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[3].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[6].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[5].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[8].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[7].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[21].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[2].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[1].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[0].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[19].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[18].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[20].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[13].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[12].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[15].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[14].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[17].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<U_M_DviIf_0/IDDR_GEN[16].IDDR_inst>:<ILOGICE2_IFF>.  The Q1 output
   pin of IFF is not used.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network PrSv_ChipCtrl0_s<35> has no load.
INFO:LIT:395 - The above info message is repeated 136 more times for the
   following (max. 5 shown):
   PrSv_ChipCtrl0_s<34>,
   PrSv_ChipCtrl0_s<33>,
   PrSv_ChipCtrl0_s<32>,
   PrSv_ChipCtrl0_s<31>,
   PrSv_ChipCtrl0_s<30>
   To see the details of these info messages, please use the -detail switch.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 226 block(s) removed
 203 block(s) optimized away
 212 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r<12>" is
loadless and has been removed.
 Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r_12"
(FF) removed.
  The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r<11>" is
loadless and has been removed.
   Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r_11"
(FF) removed.
    The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r<10>" is
loadless and has been removed.
     Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r_10"
(FF) removed.
      The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r<9>" is
loadless and has been removed.
       Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r_9"
(FF) removed.
        The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r<8>" is
loadless and has been removed.
         Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r_8"
(FF) removed.
          The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r<7>" is
loadless and has been removed.
           Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r_7"
(FF) removed.
            The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r<6>" is
loadless and has been removed.
             Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r_6"
(FF) removed.
              The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r<5>" is
loadless and has been removed.
               Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r_5"
(FF) removed.
                The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r<4>" is
loadless and has been removed.
                 Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r_4"
(FF) removed.
                  The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r<3>" is
loadless and has been removed.
                   Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r_3"
(FF) removed.
                    The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r<2>" is
loadless and has been removed.
                     Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r_2"
(FF) removed.
                      The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r<1>" is
loadless and has been removed.
                       Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r_1"
(FF) removed.
                        The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r<0>" is
loadless and has been removed.
                         Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_phaser_ref_sync_r_0"
(FF) removed.
                          The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_tmp_phaser_ref" is loadless
and has been removed.
                           Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rst_tmp_phaser_ref1" (ROM)
removed.
The signal "U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_addr<4>" is
loadless and has been removed.
 Loadless block "U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_addr_4"
(FF) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_s
el<2>" is loadless and has been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_s
el_2" (FF) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3<0>" is loadless and
has been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3_0" (FF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2<0>" is loadless and
has been removed.
   Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2_0" (FF) removed.
    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1<0>" is loadless and
has been removed.
     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1_0" (FF) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3<1>" is loadless and
has been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3_1" (FF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2<1>" is loadless and
has been removed.
   Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2_1" (FF) removed.
    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1<1>" is loadless and
has been removed.
     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1_1" (FF) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3<4>" is loadless and
has been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3_4" (FF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2<4>" is loadless and
has been removed.
   Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2_4" (FF) removed.
    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1<4>" is loadless and
has been removed.
     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1_4" (FF) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3<5>" is loadless and
has been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3_5" (FF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2<5>" is loadless and
has been removed.
   Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2_5" (FF) removed.
    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1<5>" is loadless and
has been removed.
     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1_5" (FF) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3<6>" is loadless and
has been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3_6" (FF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2<6>" is loadless and
has been removed.
   Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2_6" (FF) removed.
    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1<6>" is loadless and
has been removed.
     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1_6" (FF) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3<7>" is loadless and
has been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r3_7" (FF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2<7>" is loadless and
has been removed.
   Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r2_7" (FF) removed.
    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1<7>" is loadless and
has been removed.
     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind
_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1_7" (FF) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_full<1>" is loadless and has been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_full_1" (SFF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/nxt_wr_ptr[2]_rd_ptr_timing[2]_equal_38_o" is loadless and has
been removed.
   Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/nxt_wr_ptr[2]_rd_ptr_timing[2]_equal_38_o31" (ROM) removed.
    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/rd_ptr_timing<0>" is loadless and has been removed.
     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/rd_ptr_timing_0" (SFF) removed.
      The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty[4]_full_in_AND_705_o" is loadless and has been
removed.
       Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty[4]_full_in_AND_705_o1_INV_0" (BUF) removed.
        The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty<4>" is loadless and has been removed.
         Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_4" (FF) removed.
          The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_4_glue_set" is loadless and has been removed.
           Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_4_glue_set" (ROM) removed.
            The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty<8>" is loadless and has been removed.
             Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_8" (FF) removed.
              The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_8_glue_set" is loadless and has been removed.
               Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_8_glue_set" (ROM) removed.
                The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/nxt_rd_ptr[2]_wr_ptr_timing[2]_equal_22_o" is loadless and has
been removed.
                 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/nxt_rd_ptr[2]_wr_ptr_timing[2]_equal_22_o31" (ROM) removed.
                  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/wr_ptr_timing<0>" is loadless and has been removed.
                   Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/wr_ptr_timing_0" (SFF) removed.
                    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/wr_en_in_my_empty[5]_AND_720_o" is loadless and has been
removed.
                     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/wr_en_in_my_empty[5]_AND_720_o1" (ROM) removed.
                      The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty<5>" is loadless and has been removed.
                       Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_5" (FF) removed.
                        The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_5_glue_set" is loadless and has been removed.
                         Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_5_glue_set" (ROM) removed.
                    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/nxt_wr_ptr<0>" is loadless and has been removed.
                     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/Madd_nxt_wr_ptr_xor<0>11_INV_0" (BUF) removed.
                      The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/wr_ptr<0>" is loadless and has been removed.
                       Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/wr_ptr_0" (SFF) removed.
                        The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_18" is loadless
and has been removed.
                         Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_18" (FF)
removed.
                  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/wr_ptr_timing<1>" is loadless and has been removed.
                   Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/wr_ptr_timing_1" (SFF) removed.
                    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/nxt_wr_ptr<1>" is loadless and has been removed.
                     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/Madd_nxt_wr_ptr_xor<1>11" (ROM) removed.
                      The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/wr_ptr<1>" is loadless and has been removed.
                       Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/wr_ptr_1" (SFF) removed.
                  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/rd_ptr<1>" is loadless and has been removed.
                   Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/rd_ptr_1" (SFF) removed.
                    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/nxt_rd_ptr<1>" is loadless and has been removed.
                     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/Madd_nxt_rd_ptr_xor<1>11" (ROM) removed.
                      The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/rd_ptr<0>" is loadless and has been removed.
                       Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/rd_ptr_0" (SFF) removed.
                        The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/nxt_rd_ptr<0>" is loadless and has been removed.
                         Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/Madd_nxt_rd_ptr_xor<0>11_INV_0" (BUF) removed.
                  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/rd_ptr<2>" is loadless and has been removed.
                   Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/rd_ptr_2" (SFF) removed.
                    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/nxt_rd_ptr<2>" is loadless and has been removed.
                     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/Madd_nxt_rd_ptr_xor<2>11" (ROM) removed.
                  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/wr_ptr_timing<2>" is loadless and has been removed.
                   Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/wr_ptr_timing_2" (SFF) removed.
                    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/nxt_wr_ptr<2>" is loadless and has been removed.
                     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/Madd_nxt_wr_ptr_xor<2>11" (ROM) removed.
                      The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/wr_ptr<2>" is loadless and has been removed.
                       Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/wr_ptr_2" (SFF) removed.
                The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty<8>_1" is loadless and has been removed.
                 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_8_1" (FF) removed.
    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/rd_ptr_timing<1>" is loadless and has been removed.
     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/rd_ptr_timing_1" (SFF) removed.
    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/rd_ptr_timing<2>" is loadless and has been removed.
     Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/rd_ptr_timing_2" (SFF) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_full<2>" is loadless and has been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_full_2" (SFF) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_full<4>" is loadless and has been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_full_4" (SFF) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_fine_inc" is loadless and has
been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_B_po_fine_inc11" (ROM)
removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc" is loadless and has
been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_A_po_fine_inc11" (ROM)
removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_po_fine_inc" is loadless and has
been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/Mmux_A_po_fine_inc11" (ROM)
removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_full<4>" is loadless and has been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_full_4" (SFF) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_full<4>" is loadless and has been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_full_4" (SFF) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_full<4>" is loadless and has been removed.
 Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_full_4" (SFF) removed.
Loadless block "U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufh_auxout_clk" (BUFHCE)
removed.
 The signal "U_M_DdrCtrl_0/u_ddr3_infrastructure/auxout_clk_i" is loadless and
has been removed.
Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_buf" (CKBUF) removed.
Loadless block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_buf" (CKBUF) removed.
Loadless block "U_M_DdrIf_0/U_M_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM)
removed.
Loadless block
"U_M_DdrIf_0/U_M_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B" (ROM)
removed.
Loadless block "U_M_DdrIf_0/U_M_ila_1/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM)
removed.
Loadless block
"U_M_DdrIf_0/U_M_ila_1/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B" (ROM)
removed.
Loadless block "U_M_Icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_M_Icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_M_Icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_M_Icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_M_Icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_M_Icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_M_Icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_M_Icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_M_Icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_M_Icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_M_Icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_M_Icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
The signal "PrSv_ChipCtrl0_s<35>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<34>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<33>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<32>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<31>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<30>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<29>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<28>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<27>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<26>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<25>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<24>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<23>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<22>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<21>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<19>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<18>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<17>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<16>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<15>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<11>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<10>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl0_s<7>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<35>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<34>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<33>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<32>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<31>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<30>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<29>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<28>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<27>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<26>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<25>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<24>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<23>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<22>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<21>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<19>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<18>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<17>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<16>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<15>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<11>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<10>" is sourceless and has been removed.
The signal "PrSv_ChipCtrl1_s<7>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<35>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<34>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<33>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<32>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<31>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<30>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<29>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<28>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<27>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<26>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<25>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<24>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<23>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<22>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<21>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<20>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<19>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<18>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<17>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<16>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<15>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<14>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<13>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<12>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<11>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<10>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<9>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<8>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<7>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<6>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<5>" is sourceless and has been removed.
The signal "U_M_Icon_0/CONTROL2<4>" is sourceless and has been removed.
The signal "U_M_Icon_0/U0/U_ICON/iCOMMAND_SEL<15>" is sourceless and has been
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[15].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[15].U_LCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE"
(ROM) removed.
The signal "U_M_Icon_0/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[14].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[14].U_LCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[14].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[14].U_LCE"
(ROM) removed.
The signal "U_M_Icon_0/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[13].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[13].U_LCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[13].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[13].U_LCE"
(ROM) removed.
The signal "U_M_Icon_0/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has been
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[12].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[12].U_LCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[12].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[12].U_LCE"
(ROM) removed.
The signal "U_M_Icon_0/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has been
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[11].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[11].U_LCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[11].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[11].U_LCE"
(ROM) removed.
The signal "U_M_Icon_0/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has been
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[7].U_LCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[7].U_LCE" (ROM)
removed.
The signal "U_M_Icon_0/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has been
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[6].U_LCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[6].U_LCE" (ROM)
removed.
The signal "U_M_Icon_0/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and has been
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[3].U_LCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[3].U_LCE" (ROM)
removed.
The signal "U_M_Icon_0/U0/U_ICON/iCORE_ID_SEL<2>" is sourceless and has been
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[0].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[0].U_LCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_LCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[2].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[2].U_LCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[4].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[4].U_LCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[5].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[5].U_LCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[8].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[8].U_LCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_HCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE" (ROM)
removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[10].U_HCE"
(ROM) removed.
 Sourceless block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[10].U_LCE"
(ROM) removed.
The signal
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is sourceless and has been removed.
The signal
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o" is
sourceless and has been removed.
 Sourceless block
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF) removed.
 Sourceless block
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" (FF) removed.
  The signal
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o1" (ROM)
removed.
The signal
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR_64_o" is sourceless and has been
removed.
 Sourceless block
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/rd_pntr_gc_1" (FF) removed.
  The signal
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>" is sourceless and has been
removed.
   Sourceless block
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
    The signal
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>" is sourceless and has been
removed.
     Sourceless block
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
      The signal
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has
been removed.
The signal
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_65_o" is sourceless and has been
removed.
 Sourceless block
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has been
removed.
   Sourceless block
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has been
removed.
     Sourceless block
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has
been removed.
The signal
"U_M_DdrIf_0/U_M_ila_1/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX
.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE
_RPM_EQ0.U_GAND_SRL_UNSET/SRL_Q_O" is sourceless and has been removed.
The signal
"U_M_DdrIf_0/U_M_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX
.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_USE
_RPM_EQ0.U_GAND_SRL_UNSET/SRL_Q_O" is sourceless and has been removed.
The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is sourceless and has been removed.
The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o" is
sourceless and has been removed.
 Sourceless block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF) removed.
 Sourceless block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" (FF) removed.
  The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o1" (ROM)
removed.
The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR_10_o" is sourceless and has been
removed.
 Sourceless block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/wr_pntr_gc_2" (FF) removed.
  The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>" is sourceless and has been
removed.
   Sourceless block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2" (FF) removed.
    The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>" is sourceless and has been
removed.
     Sourceless block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2" (FF) removed.
      The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<2>" is sourceless and has
been removed.
The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR_11_o" is sourceless and has been
removed.
 Sourceless block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/wr_pntr_gc_1" (FF) removed.
  The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>" is sourceless and has been
removed.
   Sourceless block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1" (FF) removed.
    The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>" is sourceless and has been
removed.
     Sourceless block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1" (FF) removed.
      The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>" is sourceless and has
been removed.
The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR_12_o" is sourceless and has been
removed.
 Sourceless block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/wr_pntr_gc_0" (FF) removed.
  The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>" is sourceless and has been
removed.
   Sourceless block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0" (FF) removed.
    The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<0>" is sourceless and has been
removed.
     Sourceless block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0" (FF) removed.
      The signal
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<0>" is sourceless and has
been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_slot<1>" is
unused and has been removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_wd_i1<26>" is unused and has been removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty<0>" is unused and has been removed.
 Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_0" (FF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_0_glue_set" is unused and has been removed.
   Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_0_glue_set" (ROM) removed.
    The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty<2>" is unused and has been removed.
     Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_2" (FF) removed.
      The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_2_glue_set" is unused and has been removed.
       Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_2_glue_set" (ROM) removed.
        The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty<2>_1" is unused and has been removed.
         Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_2_1" (FF) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty<1>" is unused and has been removed.
 Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_1" (FF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_1_glue_set" is unused and has been removed.
   Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_1_glue_set" (ROM) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty<3>" is unused and has been removed.
 Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_3" (FF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_3_glue_set" is unused and has been removed.
   Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_3_glue_set" (ROM) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty<6>" is unused and has been removed.
 Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_6" (FF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_6_glue_set" is unused and has been removed.
   Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_6_glue_set" (ROM) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty<7>" is unused and has been removed.
 Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_7" (FF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_7_glue_set" is unused and has been removed.
   Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/ph
y_ctl_pre_fifo_0/my_empty_7_glue_set" (ROM) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<7>" is unused and has been removed.
 Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_7" (SFF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_7_glue_rst" is unused and has been
removed.
   Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_7_glue_rst" (ROM) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<7>" is unused and has been removed.
 Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_7" (SFF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_7_glue_rst" is unused and has been
removed.
   Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_7_glue_rst" (ROM) removed.
The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<7>" is unused and has been removed.
 Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_7" (SFF) removed.
  The signal
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_7_glue_rst" is unused and has been
removed.
   Unused block
"U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_
pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_7_glue_rst" (ROM) removed.
Unused block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1]_XOR_12_o_xo<0>1" (ROM) removed.
Unused block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2]_XOR_11_o_xo<0>1" (ROM) removed.
Unused block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3]_XOR_10_o_xo<0>1" (ROM) removed.
Unused block
"U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_65_o_xo<0>1" (ROM) removed.
Unused block
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2]_XOR_64_o_xo<0>1" (ROM) removed.
Unused block
"U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[15].U_LUT" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_HCE" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_HCE" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_HCE" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[4].U_HCE" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_HCE" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[8].U_HCE" (ROM)
removed.
Unused block "U_M_Icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_HCE" (ROM)
removed.

Optimized Block(s):
TYPE 		BLOCK
LUT2
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/Mmux_mux_cas_slot21
   optimized to 0
FD
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_
sel_4
   optimized to 0
FD
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_
sel_4_1
   optimized to 0
FD
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_
sel_5
   optimized to 0
FD
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_
sel_5_1
   optimized to 0
FD
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/p
hy_ctl_wd_i1_26
   optimized to 0
FD
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/p
hy_ctl_wd_i2_26
   optimized to 0
LUT4
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0
/Mmux_cmd018_SW0
   optimized to 0
LUT4
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0
/Mmux_cmd218_SW0
   optimized to 1
LUT4
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0
/grant_row_r<3>19_SW0
   optimized to 0
FDE
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/
bank_compare0/req_bank_r_lcl_0
   optimized to 0
FDE
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/
bank_compare0/req_priority_r
   optimized to 0
FDE
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/
bank_compare0/req_col_r_1
   optimized to 0
FDE
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/
bank_compare0/req_priority_r
   optimized to 0
FDE
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/
bank_compare0/req_col_r_1
   optimized to 0
FDE
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/
bank_compare0/req_priority_r
   optimized to 0
FDE
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/
bank_compare0/req_col_r_1
   optimized to 0
FDE
		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/
bank_compare0/req_priority_r
   optimized to 0
FD 		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_cas_slot_1
   optimized to 0
FD 		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_offset_0
   optimized to 0
FD 		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_offset_0_1
   optimized to 0
FD 		U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_offset_0_2
   optimized to 0
FDRE 		U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_27
   optimized to 0
FDRE 		U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r2_27
   optimized to 0
FDE 		U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_cmd_r1_1
   optimized to 0
LUT3 		U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_cmd0/mux2711
   optimized to 0
GND
		U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/
XST_GND
VCC
		U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/
XST_VCC
GND 		U_M_DdrIf_0/U_M_DviRxFifo_0/XST_GND
VCC 		U_M_DdrIf_0/U_M_DviRxFifo_0/XST_VCC
GND
		U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/
XST_GND
VCC
		U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/
XST_VCC
GND 		U_M_DdrIf_0/U_M_LcdTxFifo_0/XST_GND
VCC 		U_M_DdrIf_0/U_M_LcdTxFifo_0/XST_VCC
GND
		U_M_DdrIf_0/U_M_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_C
MP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/
XST_GND
VCC
		U_M_DdrIf_0/U_M_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_C
MP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/
XST_VCC
GND
		U_M_DdrIf_0/U_M_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_H
CMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET
/XST_GND
VCC
		U_M_DdrIf_0/U_M_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_H
CMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET
/XST_VCC
GND
		U_M_DdrIf_0/U_M_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_L
CMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET
/XST_GND
VCC
		U_M_DdrIf_0/U_M_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_L
CMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET
/XST_VCC
LUT4 		U_M_DdrIf_0/U_M_ila_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
GND
		U_M_DdrIf_0/U_M_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND
X.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_US
E_RPM_EQ0.U_GAND_SRL_UNSET/XST_GND
VCC
		U_M_DdrIf_0/U_M_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND
X.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_US
E_RPM_EQ0.U_GAND_SRL_UNSET/XST_VCC
GND 		U_M_DdrIf_0/U_M_ila_0/XST_GND
VCC 		U_M_DdrIf_0/U_M_ila_0/XST_VCC
GND
		U_M_DdrIf_0/U_M_ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_C
MP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/
XST_GND
VCC
		U_M_DdrIf_0/U_M_ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_C
MP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/
XST_VCC
GND
		U_M_DdrIf_0/U_M_ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_H
CMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET
/XST_GND
VCC
		U_M_DdrIf_0/U_M_ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_H
CMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET
/XST_VCC
GND
		U_M_DdrIf_0/U_M_ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_L
CMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET
/XST_GND
VCC
		U_M_DdrIf_0/U_M_ila_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_L
CMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET
/XST_VCC
LUT4 		U_M_DdrIf_0/U_M_ila_1/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
FDP
		U_M_DdrIf_0/U_M_ila_1/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND
X.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[68].I_IN_
RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
   optimized to 1
FDP
		U_M_DdrIf_0/U_M_ila_1/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND
X.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY2[68].I_IN_
RANGE.U_GAND_DLY2
   optimized to 1
GND
		U_M_DdrIf_0/U_M_ila_1/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND
X.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_US
E_RPM_EQ0.U_GAND_SRL_UNSET/XST_GND
VCC
		U_M_DdrIf_0/U_M_ila_1/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND
X.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_US
E_RPM_EQ0.U_GAND_SRL_UNSET/XST_VCC
FD 		U_M_DdrIf_0/U_M_ila_1/U0/I_TQ0.G_TW[68].U_TQ
   optimized to 1
GND 		U_M_DdrIf_0/U_M_ila_1/XST_GND
VCC 		U_M_DdrIf_0/U_M_ila_1/XST_VCC
GND 		U_M_Icon_0/XST_GND
VCC 		U_M_Icon_0/XST_VCC
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 11 - Timing Report
--------------------------
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 14

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_U_M_ClkPll_0_clkout2 = PERIOD TIMEGRP  | SETUP       |     1.771ns|     0.609ns|       0|           0
  "U_M_ClkPll_0_clkout2" TS_CpSl_Clk_i * 4. | HOLD        |    -0.391ns|            |       2|         782
  2 HIGH 50%                                | MINPERIOD   |     1.030ns|     1.350ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP | SETUP       |     6.463ns|     1.037ns|       0|           0
   "TNM_SOURCE_IDLE" TO TIMEGRP "TNM_DEST_I | HOLD        |    -0.361ns|            |      16|        5776
  SERDES" TS_ISERDES_CLOCK * 6              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_CpSl_Dvi0Clk_i = PERIOD TIMEGRP "TNM_C | SETUP       |     5.041ns|     1.019ns|       0|           0
  pSl_Dvi0Clk_i" 165 MHz HIGH 50%           | HOLD        |    -0.330ns|            |    4664|      477796
                                            | MINPERIOD   |     4.397ns|     1.663ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_U_M_ClkPll_0_clkout1 = PERIOD TIMEGRP  | SETUP       |     0.575ns|     4.309ns|       0|           0
  "U_M_ClkPll_0_clkout1" TS_CpSl_Clk_i * 1. | HOLD        |    -0.330ns|            |    4648|      474132
  2 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_cl | SETUP       |     3.364ns|     1.636ns|       0|           0
  k_pll_i = PERIOD TIMEGRP "U_M_DdrCtrl_0_u | HOLD        |    -0.330ns|            |    4998|     1108535
  _ddr3_infrastructure_clk_pll_i" TS_U_M_Dd | MINPERIOD   |     3.000ns|     2.000ns|       0|           0
  rCtrl_0_u_ddr3_infrastructure_pll_clk3 HI |             |            |            |        |            
  GH 50%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_U_M_ClkPll_0_clkout0 = PERIOD TIMEGRP  | MINPERIOD   |    -0.160ns|     1.350ns|       3|         480
  "U_M_ClkPll_0_clkout0" TS_CpSl_Clk_i * 8. |             |            |            |        |            
  4 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_CpSl_Clk_iP = PERIOD TIMEGRP "TNM_CpSl | SETUP       |     4.168ns|     0.832ns|       0|           0
  _Clk_iP" 5 ns HIGH 50%                    | HOLD        |    -0.093ns|            |       1|          93
                                            | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     0.180ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_B_ddr_byte_lane_B_oserd |             |            |            |        |            
  es_clk = PERIOD TIMEGRP "U_M_DdrCtrl_0_u_ |             |            |            |        |            
  memc_ui_top_std_mem_intfc0_ddr_phy_top0_u |             |            |            |        |            
  _ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_ |             |            |            |        |            
  4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B |             |            |            |        |            
  _ddr_byte_lane_B_oserdes_clk" TS_U_M_DdrC |             |            |            |        |            
  trl_0_mem_refclk HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_IS | MINPERIOD   |     0.180ns|     1.070ns|       0|           0
  ERDES_CLK" 1.25 ns HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     0.180ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clk = PERIOD TIMEGRP "U_M_DdrCtrl_0_u_ |             |            |            |        |            
  memc_ui_top_std_mem_intfc0_ddr_phy_top0_u |             |            |            |        |            
  _ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_ |             |            |            |        |            
  4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C |             |            |            |        |            
  _ddr_byte_lane_C_oserdes_clk" TS_U_M_DdrC |             |            |            |        |            
  trl_0_mem_refclk HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     0.180ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clk = PERIOD TIMEGRP "U_M_DdrCtrl_0_u_ |             |            |            |        |            
  memc_ui_top_std_mem_intfc0_ddr_phy_top0_u |             |            |            |        |            
  _ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_ |             |            |            |        |            
  4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D |             |            |            |        |            
  _ddr_byte_lane_D_oserdes_clk" TS_U_M_DdrC |             |            |            |        |            
  trl_0_mem_refclk HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     0.180ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clk = PERIOD TIMEGRP "U_M_DdrCtrl_0_u_ |             |            |            |        |            
  memc_ui_top_std_mem_intfc0_ddr_phy_top0_u |             |            |            |        |            
  _ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_ |             |            |            |        |            
  4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D |             |            |            |        |            
  _ddr_byte_lane_D_oserdes_clk" TS_U_M_DdrC |             |            |            |        |            
  trl_0_mem_refclk HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     0.180ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clk = PERIOD TIMEGRP "U_M_DdrCtrl_0_u_ |             |            |            |        |            
  memc_ui_top_std_mem_intfc0_ddr_phy_top0_u |             |            |            |        |            
  _ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_ |             |            |            |        |            
  4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C |             |            |            |        |            
  _ddr_byte_lane_C_oserdes_clk" TS_U_M_DdrC |             |            |            |        |            
  trl_0_mem_refclk HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     0.180ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_D_ddr_byte_lane_D_iserd |             |            |            |        |            
  es_clk = PERIOD TIMEGRP "U_M_DdrCtrl_0_u_ |             |            |            |        |            
  memc_ui_top_std_mem_intfc0_ddr_phy_top0_u |             |            |            |        |            
  _ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_ |             |            |            |        |            
  4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D |             |            |            |        |            
  _ddr_byte_lane_D_iserdes_clk" TS_U_M_DdrC |             |            |            |        |            
  trl_0_freq_refclk HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | MINPERIOD   |     0.180ns|     1.070ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ |             |            |            |        |            
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la |             |            |            |        |            
  nes_ddr_byte_lane_C_ddr_byte_lane_C_iserd |             |            |            |        |            
  es_clk = PERIOD TIMEGRP "U_M_DdrCtrl_0_u_ |             |            |            |        |            
  memc_ui_top_std_mem_intfc0_ddr_phy_top0_u |             |            |            |        |            
  _ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_ |             |            |            |        |            
  4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C |             |            |            |        |            
  _ddr_byte_lane_C_iserdes_clk" TS_U_M_DdrC |             |            |            |        |            
  trl_0_freq_refclk HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CpSl_Clk_i = PERIOD TIMEGRP "TNM_CpSl_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  Clk_i" 100 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_mem_refclk = PERIOD TIME | MINPERIOD   |     0.312ns|     0.938ns|       0|           0
  GRP "U_M_DdrCtrl_0_mem_refclk" TS_CpSl_Cl |             |            |            |        |            
  k_iP / 4 HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_freq_refclk = PERIOD TIM | MINPERIOD   |     0.312ns|     0.938ns|       0|           0
  EGRP "U_M_DdrCtrl_0_freq_refclk" TS_CpSl_ |             |            |            |        |            
  Clk_iP / 4 PHASE 1.171875 ns HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     1.728ns|     0.772ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.176ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la | MINPERIOD   |     0.624ns|     1.876ns|       0|           0
  nes_ddr_byte_lane_C_ddr_byte_lane_C_iserd |             |            |            |        |            
  es_clkdiv = PERIOD TIMEGRP "U_M_DdrCtrl_0 |             |            |            |        |            
  _u_memc_ui_top_std_mem_intfc0_ddr_phy_top |             |            |            |        |            
  0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_p |             |            |            |        |            
  hy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lan |             |            |            |        |            
  e_C_ddr_byte_lane_C_iserdes_clkdiv" TS_U_ |             |            |            |        |            
  M_DdrCtrl_0_freq_refclk * 2 HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     1.728ns|     0.772ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.176ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la | MINPERIOD   |     0.624ns|     1.876ns|       0|           0
  nes_ddr_byte_lane_D_ddr_byte_lane_D_iserd |             |            |            |        |            
  es_clkdiv = PERIOD TIMEGRP "U_M_DdrCtrl_0 |             |            |            |        |            
  _u_memc_ui_top_std_mem_intfc0_ddr_phy_top |             |            |            |        |            
  0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_p |             |            |            |        |            
  hy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lan |             |            |            |        |            
  e_D_ddr_byte_lane_D_iserdes_clkdiv" TS_U_ |             |            |            |        |            
  M_DdrCtrl_0_freq_refclk * 2 HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     1.586ns|     0.914ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.129ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la | MINPERIOD   |     0.624ns|     1.876ns|       0|           0
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clkdiv = PERIOD TIMEGRP "U_M_DdrCtrl_0 |             |            |            |        |            
  _u_memc_ui_top_std_mem_intfc0_ddr_phy_top |             |            |            |        |            
  0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_p |             |            |            |        |            
  hy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lan |             |            |            |        |            
  e_C_ddr_byte_lane_C_oserdes_clkdiv" TS_U_ |             |            |            |        |            
  M_DdrCtrl_0_mem_refclk * 2 HIGH 50%       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     1.586ns|     0.914ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.129ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4la | MINPERIOD   |     0.624ns|     1.876ns|       0|           0
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clkdiv = PERIOD TIMEGRP "U_M_DdrCtrl_0 |             |            |            |        |            
  _u_memc_ui_top_std_mem_intfc0_ddr_phy_top |             |            |            |        |            
  0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_p |             |            |            |        |            
  hy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lan |             |            |            |        |            
  e_D_ddr_byte_lane_D_oserdes_clkdiv" TS_U_ |             |            |            |        |            
  M_DdrCtrl_0_mem_refclk * 2 HIGH 50%       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pl | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  l_clk3 = PERIOD TIMEGRP "U_M_DdrCtrl_0_u_ |             |            |            |        |            
  ddr3_infrastructure_pll_clk3" TS_CpSl_Clk |             |            |            |        |            
  _iP HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     4.086ns|     0.914ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.129ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la | MINPERIOD   |     3.124ns|     1.876ns|       0|           0
  nes_ddr_byte_lane_D_ddr_byte_lane_D_oserd |             |            |            |        |            
  es_clkdiv = PERIOD TIMEGRP "U_M_DdrCtrl_0 |             |            |            |        |            
  _u_memc_ui_top_std_mem_intfc0_ddr_phy_top |             |            |            |        |            
  0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_p |             |            |            |        |            
  hy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lan |             |            |            |        |            
  e_D_ddr_byte_lane_D_oserdes_clkdiv" TS_U_ |             |            |            |        |            
  M_DdrCtrl_0_mem_refclk * 4 HIGH 50%       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     4.086ns|     0.914ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.129ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la | MINPERIOD   |     3.124ns|     1.876ns|       0|           0
  nes_ddr_byte_lane_C_ddr_byte_lane_C_oserd |             |            |            |        |            
  es_clkdiv = PERIOD TIMEGRP "U_M_DdrCtrl_0 |             |            |            |        |            
  _u_memc_ui_top_std_mem_intfc0_ddr_phy_top |             |            |            |        |            
  0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_p |             |            |            |        |            
  hy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lan |             |            |            |        |            
  e_C_ddr_byte_lane_C_oserdes_clkdiv" TS_U_ |             |            |            |        |            
  M_DdrCtrl_0_mem_refclk * 4 HIGH 50%       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_in | SETUP       |     4.086ns|     0.914ns|       0|           0
  tfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ | HOLD        |     0.135ns|            |       0|           0
  ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4la | MINPERIOD   |     3.124ns|     1.876ns|       0|           0
  nes_ddr_byte_lane_B_ddr_byte_lane_B_oserd |             |            |            |        |            
  es_clkdiv = PERIOD TIMEGRP "U_M_DdrCtrl_0 |             |            |            |        |            
  _u_memc_ui_top_std_mem_intfc0_ddr_phy_top |             |            |            |        |            
  0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_p |             |            |            |        |            
  hy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lan |             |            |            |        |            
  e_B_ddr_byte_lane_B_oserdes_clkdiv" TS_U_ |             |            |            |        |            
  M_DdrCtrl_0_mem_refclk * 4 HIGH 50%       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_ClkPll_0_clkout4 = PERIOD TIMEGRP  | SETUP       |     8.249ns|     1.274ns|       0|           0
  "U_M_ClkPll_0_clkout4" TS_CpSl_Clk_i * 1. | HOLD        |     0.055ns|            |       0|           0
  05 HIGH 50%                               | MINPERIOD   |     8.173ns|     1.350ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_M_ClkPll_0_clkout3 = PERIOD TIMEGRP  | MINPERIOD   |    11.432ns|     1.663ns|       0|           0
  "U_M_ClkPll_0_clkout3" TS_CpSl_Clk_i * 0. |             |            |            |        |            
  763636364 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_M_DdrCtrl_0_sync_pulse = PERIOD TIME | SETUP       |    19.466ns|     0.534ns|       0|           0
  GRP "U_M_DdrCtrl_0_sync_pulse" TS_CpSl_Cl | HOLD        |     0.207ns|            |       0|           0
  k_iP / 0.25 PHASE 0.546875 ns HIGH 6.25%  | MINHIGHPULSE|    12.496ns|     7.504ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXD | MAXDELAY    |    19.042ns|     0.958ns|       0|           0
  ELAY TO TIMEGRP "TNM_MULTICYCLEPATH_DEVIC | HOLD        |     0.055ns|            |       0|           0
  E_TEMP_SYNC" 20 ns DATAPATHONLY           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CpSl_Clk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CpSl_Clk_i                  |     10.000ns|      4.000ns|     11.340ns|            0|         4653|            0|        16407|
| TS_U_M_ClkPll_0_clkout3       |     13.095ns|      1.663ns|          N/A|            0|            0|            0|            0|
| TS_U_M_ClkPll_0_clkout1       |      8.333ns|      4.309ns|          N/A|         4648|            0|        11414|            0|
| TS_U_M_ClkPll_0_clkout0       |      1.190ns|      1.350ns|          N/A|            3|            0|            0|            0|
| TS_U_M_ClkPll_0_clkout4       |      9.524ns|      1.350ns|          N/A|            0|            0|         4991|            0|
| TS_U_M_ClkPll_0_clkout2       |      2.381ns|      1.350ns|          N/A|            2|            0|            2|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CpSl_Clk_iP
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CpSl_Clk_iP                 |      5.000ns|      2.800ns|      4.280ns|            1|         4998|          224|        92700|
| TS_U_M_DdrCtrl_0_u_ddr3_infras|      5.000ns|      2.800ns|      2.000ns|            0|         4998|            0|        92466|
| tructure_pll_clk3             |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_ddr3_infra|      5.000ns|      2.000ns|          N/A|         4998|            0|        92466|            0|
|  structure_clk_pll_i          |             |             |             |             |             |             |             |
| TS_U_M_DdrCtrl_0_freq_refclk  |      1.250ns|      0.938ns|      1.070ns|            0|            0|            0|           64|
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      1.250ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_iserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.876ns|          N/A|            0|            0|           32|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_iserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      1.250ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_iserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.876ns|          N/A|            0|            0|           32|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_iserdes_clkdiv |             |             |             |             |             |             |             |
| TS_U_M_DdrCtrl_0_mem_refclk   |      1.250ns|      0.938ns|      1.070ns|            0|            0|            0|          168|
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      1.250ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.876ns|          N/A|            0|            0|           36|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      1.250ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.876ns|          N/A|            0|            0|           36|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      1.250ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      1.876ns|          N/A|            0|            0|           40|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      1.250ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      1.876ns|          N/A|            0|            0|           48|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      1.250ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_B_dd|             |             |             |             |             |             |             |
|  r_byte_lane_B_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      1.876ns|          N/A|            0|            0|            8|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_B_dd|             |             |             |             |             |             |             |
|  r_byte_lane_B_oserdes_clkdiv |             |             |             |             |             |             |             |
| TS_U_M_DdrCtrl_0_sync_pulse   |     20.000ns|      7.504ns|          N/A|            0|            0|            2|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ISERDES_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ISERDES_CLOCK               |      1.250ns|      1.070ns|      0.173ns|            0|           16|            0|           32|
| TS_MULTICYCLEPATH             |      7.500ns|      1.037ns|          N/A|           16|            0|           32|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

7 constraints not met.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CpSl_Clk_i                         | IOB33            | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CpSl_Clk_iN                        | IOB18            | INPUT     | DIFF_SSTL15          |       |          |      |              |          |          |
| CpSl_Clk_iP                        | IOB18            | INPUT     | DIFF_SSTL15          |       |          |      |              |          |          |
| CpSl_Dvi0Clk_i                     | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CpSl_Dvi0De_i                      | IOB33            | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| CpSl_Dvi0Hsync_i                   | IOB33            | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| CpSl_Dvi0Scdt_i                    | IOB33            | INPUT     | LVCMOS25             |       |          |      | IDDR         |          |          |
| CpSl_Dvi0Vsync_i                   | IOB33            | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| CpSl_Dvi1Scdt_i                    | IOB33            | INPUT     | LVCMOS25             |       |          |      | IDDR         |          |          |
| CpSl_DviEn_o                       | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| CpSl_ExtVld_o                      | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| CpSl_ExtVsync_i                    | IOB33            | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| CpSl_Gpio_o                        | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| CpSl_Rst_iN                        | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CpSl_Test_o                        | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| CpSv_Dvi0R_i<0>                    | IOB33            | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| CpSv_Dvi0R_i<1>                    | IOB33            | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| CpSv_Dvi0R_i<2>                    | IOB33            | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| CpSv_Dvi0R_i<3>                    | IOB33            | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| CpSv_Dvi0R_i<4>                    | IOB33            | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| CpSv_Dvi0R_i<5>                    | IOB33            | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| CpSv_Dvi0R_i<6>                    | IOB33            | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| CpSv_Dvi0R_i<7>                    | IOB33            | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| CpSv_Dvi1R_i<0>                    | IOB33            | INPUT     | LVCMOS25             |       |          |      | IDDR         |          |          |
| CpSv_Dvi1R_i<1>                    | IOB33            | INPUT     | LVCMOS25             |       |          |      | IDDR         |          |          |
| CpSv_Dvi1R_i<2>                    | IOB33            | INPUT     | LVCMOS25             |       |          |      | IDDR         |          |          |
| CpSv_Dvi1R_i<3>                    | IOB33            | INPUT     | LVCMOS25             |       |          |      | IDDR         |          |          |
| CpSv_Dvi1R_i<4>                    | IOB33            | INPUT     | LVCMOS25             |       |          |      | IDDR         |          |          |
| CpSv_Dvi1R_i<5>                    | IOB33            | INPUT     | LVCMOS25             |       |          |      | IDDR         |          |          |
| CpSv_Dvi1R_i<6>                    | IOB33            | INPUT     | LVCMOS25             |       |          |      | IDDR         |          |          |
| CpSv_Dvi1R_i<7>                    | IOB33            | INPUT     | LVCMOS25             |       |          |      | IDDR         |          |          |
| CpSv_Led_o<0>                      | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| CpSv_Led_o<1>                      | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| CpSv_Led_o<2>                      | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| CpSv_Led_o<3>                      | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| CpSv_Sma_o<0>                      | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| CpSv_Sma_o<1>                      | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| CpSv_Sma_o<2>                      | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| CpSv_Sma_o<3>                      | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| FMC0_LA02_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA03_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA04_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA05_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA06_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA07_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA08_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA09_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA10_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA11_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA12_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA13_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA14_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA15_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA16_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA19_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA20_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA21_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA22_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA23_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA24_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA25_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA26_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA27_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA28_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA29_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA30_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA31_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC0_LA32_N                        | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FMC0_LA_N<0>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<1>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<2>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<3>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<4>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<5>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<6>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<7>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<8>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<9>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<10>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<11>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<12>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<13>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<14>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<15>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<16>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<17>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<18>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<19>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<20>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<21>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<22>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<23>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<24>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<25>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<26>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC0_LA_N<27>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA02_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA03_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA04_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA05_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA06_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA07_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA08_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA09_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA10_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA11_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA12_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA13_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA14_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA15_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA16_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA19_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA20_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA21_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA22_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA23_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA24_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA25_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA26_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA27_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA28_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA29_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA30_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA31_P                        | IOB33M           | OUTPUT    | LVDS_25              |       |          |      | OSERDESE2    |          |          |
| FMC1_LA32_N                        | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| FMC1_LA_N<0>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<1>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<2>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<3>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<4>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<5>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<6>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<7>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<8>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<9>                       | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<10>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<11>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<12>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<13>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<14>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<15>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<16>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<17>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<18>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<19>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<20>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<21>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<22>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<23>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<24>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<25>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<26>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| FMC1_LA_N<27>                      | IOB33S           | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ddr3_addr<0>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<1>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<2>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<3>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<4>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<5>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<6>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<7>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<8>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<9>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<10>                      | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<11>                      | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<12>                      | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<13>                      | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_addr<14>                      | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_ba<0>                         | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_ba<1>                         | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_ba<2>                         | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_cas_n                         | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_ck_n<0>                       | IOB18S           | OUTPUT    | DIFF_SSTL15          |       |          | FAST |              |          |          |
| ddr3_ck_p<0>                       | IOB18M           | OUTPUT    | DIFF_SSTL15          |       |          | FAST | ODDR         |          |          |
| ddr3_cke<0>                        | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_cs_n<0>                       | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_dm<0>                         | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_dm<1>                         | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_dq<0>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<1>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<2>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<3>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<4>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<5>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<6>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<7>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<8>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<9>                         | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<10>                        | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<11>                        | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<12>                        | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<13>                        | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<14>                        | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dq<15>                        | IOB18            | BIDIR     | SSTL15_T_DCI         |       |          | FAST | ISERDESE2OSE |          |          |
| ddr3_dqs_n<0>                      | IOB18S           | BIDIR     | DIFF_SSTL15_T_DCI    |       |          | FAST |              |          |          |
| ddr3_dqs_n<1>                      | IOB18S           | BIDIR     | DIFF_SSTL15_T_DCI    |       |          | FAST |              |          |          |
| ddr3_dqs_p<0>                      | IOB18M           | BIDIR     | DIFF_SSTL15_T_DCI    |       |          | FAST | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr3_dqs_p<1>                      | IOB18M           | BIDIR     | DIFF_SSTL15_T_DCI    |       |          | FAST | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr3_odt<0>                        | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_ras_n                         | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
| ddr3_reset_n                       | IOB18            | OUTPUT    | LVCMOS15             |       | 12       | FAST |              |          |          |
| ddr3_we_n                          | IOB18            | OUTPUT    | SSTL15               |       |          | FAST | OSERDESE2    |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
