

================================================================
== Vitis HLS Report for 'cnn_top'
================================================================
* Date:           Thu Dec 22 16:27:40 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.567 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   125757|   125757|  1.258 ms|  1.258 ms|  125758|  125758|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_conv2d_1_fu_415                                          |conv2d_1                                          |    15743|    15743|   0.157 ms|   0.157 ms|  15743|  15743|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427                 |cnn_top_Pipeline_VITIS_LOOP_110_1                 |     3141|     3141|  31.410 us|  31.410 us|   3141|   3141|       no|
        |grp_maxpool2d_1_fu_433                                       |maxpool2d_1                                       |      797|      797|   7.970 us|   7.970 us|    797|    797|       no|
        |grp_conv2d_2_fu_439                                          |conv2d_2                                          |    28433|    28433|   0.284 ms|   0.284 ms|  28433|  28433|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449                |cnn_top_Pipeline_VITIS_LOOP_110_14                |     1573|     1573|  15.730 us|  15.730 us|   1573|   1573|       no|
        |grp_maxpool2d_fu_455                                         |maxpool2d                                         |      404|      404|   4.040 us|   4.040 us|    404|    404|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461  |cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2  |    75279|    75279|   0.753 ms|   0.753 ms|  75279|  75279|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471                |cnn_top_Pipeline_VITIS_LOOP_110_15                |       37|       37|   0.370 us|   0.370 us|     37|     37|       no|
        |grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477                  |cnn_top_Pipeline_VITIS_LOOP_73_1                  |      317|      317|   3.170 us|   3.170 us|    317|    317|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%vla1_i = alloca i64 1" [cnn_ip/src/cnn.c:129]   --->   Operation 35 'alloca' 'vla1_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%vla42_i = alloca i64 1" [cnn_ip/src/cnn.c:130]   --->   Operation 36 'alloca' 'vla42_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%vla73_i = alloca i64 1" [cnn_ip/src/cnn.c:131]   --->   Operation 37 'alloca' 'vla73_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%vla104_i = alloca i64 1" [cnn_ip/src/cnn.c:132]   --->   Operation 38 'alloca' 'vla104_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%vla135_i = alloca i64 1" [cnn_ip/src/cnn.c:133]   --->   Operation 39 'alloca' 'vla135_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%vla166_i = alloca i64 1" [cnn_ip/src/cnn.c:134]   --->   Operation 40 'alloca' 'vla166_i' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%x_assign = alloca i64 1" [cnn_ip/src/cnn.c:135]   --->   Operation 41 'alloca' 'x_assign' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%x_assign_2 = alloca i64 1" [cnn_ip/src/cnn.c:136]   --->   Operation 42 'alloca' 'x_assign_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln139 = call void @conv2d.1, i32 %x, i32 %weight0, i32 %bias0, i32 %vla1_i" [cnn_ip/src/cnn.c:139]   --->   Operation 43 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln139 = call void @conv2d.1, i32 %x, i32 %weight0, i32 %bias0, i32 %vla1_i" [cnn_ip/src/cnn.c:139]   --->   Operation 44 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln129 = call void @cnn_top_Pipeline_VITIS_LOOP_110_1, i32 %vla1_i, i32 %vla42_i" [cnn_ip/src/cnn.c:129]   --->   Operation 45 'call' 'call_ln129' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln129 = call void @cnn_top_Pipeline_VITIS_LOOP_110_1, i32 %vla1_i, i32 %vla42_i" [cnn_ip/src/cnn.c:129]   --->   Operation 46 'call' 'call_ln129' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln141 = call void @maxpool2d.1, i32 %vla42_i, i32 %vla73_i" [cnn_ip/src/cnn.c:141]   --->   Operation 47 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln141 = call void @maxpool2d.1, i32 %vla42_i, i32 %vla73_i" [cnn_ip/src/cnn.c:141]   --->   Operation 48 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln144 = call void @conv2d.2, i32 %vla73_i, i32 %weight1, i32 %bias1, i32 %vla104_i" [cnn_ip/src/cnn.c:144]   --->   Operation 49 'call' 'call_ln144' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln144 = call void @conv2d.2, i32 %vla73_i, i32 %weight1, i32 %bias1, i32 %vla104_i" [cnn_ip/src/cnn.c:144]   --->   Operation 50 'call' 'call_ln144' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln132 = call void @cnn_top_Pipeline_VITIS_LOOP_110_14, i32 %vla104_i, i32 %vla135_i" [cnn_ip/src/cnn.c:132]   --->   Operation 51 'call' 'call_ln132' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln132 = call void @cnn_top_Pipeline_VITIS_LOOP_110_14, i32 %vla104_i, i32 %vla135_i" [cnn_ip/src/cnn.c:132]   --->   Operation 52 'call' 'call_ln132' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln146 = call void @maxpool2d, i32 %vla135_i, i32 %vla166_i" [cnn_ip/src/cnn.c:146]   --->   Operation 53 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln146 = call void @maxpool2d, i32 %vla135_i, i32 %vla166_i" [cnn_ip/src/cnn.c:146]   --->   Operation 54 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln134 = call void @cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2, i32 %vla166_i, i32 %weight2, i32 %bias2, i32 %x_assign" [cnn_ip/src/cnn.c:134]   --->   Operation 55 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln134 = call void @cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2, i32 %vla166_i, i32 %weight2, i32 %bias2, i32 %x_assign" [cnn_ip/src/cnn.c:134]   --->   Operation 56 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln135 = call void @cnn_top_Pipeline_VITIS_LOOP_110_15, i32 %x_assign, i32 %x_assign_2" [cnn_ip/src/cnn.c:135]   --->   Operation 57 'call' 'call_ln135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln135 = call void @cnn_top_Pipeline_VITIS_LOOP_110_15, i32 %x_assign, i32 %x_assign_2" [cnn_ip/src/cnn.c:135]   --->   Operation 58 'call' 'call_ln135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "%x_assign_2_addr = getelementptr i32 %x_assign_2, i64 0, i64 0" [cnn_ip/src/cnn.c:78]   --->   Operation 59 'getelementptr' 'x_assign_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 60 [2/2] (3.25ns)   --->   "%x_assign_2_load = load i5 %x_assign_2_addr" [cnn_ip/src/cnn.c:78]   --->   Operation 60 'load' 'x_assign_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 61 [1/1] (0.00ns)   --->   "%x_assign_2_addr_1 = getelementptr i32 %x_assign_2, i64 0, i64 1" [cnn_ip/src/cnn.c:78]   --->   Operation 61 'getelementptr' 'x_assign_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 62 [2/2] (3.25ns)   --->   "%x_assign_2_load_1 = load i5 %x_assign_2_addr_1" [cnn_ip/src/cnn.c:78]   --->   Operation 62 'load' 'x_assign_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 63 [1/2] (3.25ns)   --->   "%x_assign_2_load = load i5 %x_assign_2_addr" [cnn_ip/src/cnn.c:78]   --->   Operation 63 'load' 'x_assign_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 64 [1/2] (3.25ns)   --->   "%x_assign_2_load_1 = load i5 %x_assign_2_addr_1" [cnn_ip/src/cnn.c:78]   --->   Operation 64 'load' 'x_assign_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 65 [1/1] (0.00ns)   --->   "%x_assign_2_addr_2 = getelementptr i32 %x_assign_2, i64 0, i64 2" [cnn_ip/src/cnn.c:78]   --->   Operation 65 'getelementptr' 'x_assign_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 66 [2/2] (3.25ns)   --->   "%x_assign_2_load_2 = load i5 %x_assign_2_addr_2" [cnn_ip/src/cnn.c:78]   --->   Operation 66 'load' 'x_assign_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 67 [1/1] (0.00ns)   --->   "%x_assign_2_addr_3 = getelementptr i32 %x_assign_2, i64 0, i64 3" [cnn_ip/src/cnn.c:78]   --->   Operation 67 'getelementptr' 'x_assign_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 68 [2/2] (3.25ns)   --->   "%x_assign_2_load_3 = load i5 %x_assign_2_addr_3" [cnn_ip/src/cnn.c:78]   --->   Operation 68 'load' 'x_assign_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 69 [1/2] (3.25ns)   --->   "%x_assign_2_load_2 = load i5 %x_assign_2_addr_2" [cnn_ip/src/cnn.c:78]   --->   Operation 69 'load' 'x_assign_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 70 [1/2] (3.25ns)   --->   "%x_assign_2_load_3 = load i5 %x_assign_2_addr_3" [cnn_ip/src/cnn.c:78]   --->   Operation 70 'load' 'x_assign_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 71 [1/1] (0.00ns)   --->   "%x_assign_2_addr_4 = getelementptr i32 %x_assign_2, i64 0, i64 4" [cnn_ip/src/cnn.c:78]   --->   Operation 71 'getelementptr' 'x_assign_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 72 [2/2] (3.25ns)   --->   "%x_assign_2_load_4 = load i5 %x_assign_2_addr_4" [cnn_ip/src/cnn.c:78]   --->   Operation 72 'load' 'x_assign_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%x_assign_2_addr_5 = getelementptr i32 %x_assign_2, i64 0, i64 5" [cnn_ip/src/cnn.c:78]   --->   Operation 73 'getelementptr' 'x_assign_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 74 [2/2] (3.25ns)   --->   "%x_assign_2_load_5 = load i5 %x_assign_2_addr_5" [cnn_ip/src/cnn.c:78]   --->   Operation 74 'load' 'x_assign_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 75 [1/2] (3.25ns)   --->   "%x_assign_2_load_4 = load i5 %x_assign_2_addr_4" [cnn_ip/src/cnn.c:78]   --->   Operation 75 'load' 'x_assign_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 76 [1/2] (3.25ns)   --->   "%x_assign_2_load_5 = load i5 %x_assign_2_addr_5" [cnn_ip/src/cnn.c:78]   --->   Operation 76 'load' 'x_assign_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%x_assign_2_addr_6 = getelementptr i32 %x_assign_2, i64 0, i64 6" [cnn_ip/src/cnn.c:78]   --->   Operation 77 'getelementptr' 'x_assign_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 78 [2/2] (3.25ns)   --->   "%x_assign_2_load_6 = load i5 %x_assign_2_addr_6" [cnn_ip/src/cnn.c:78]   --->   Operation 78 'load' 'x_assign_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%x_assign_2_addr_7 = getelementptr i32 %x_assign_2, i64 0, i64 7" [cnn_ip/src/cnn.c:78]   --->   Operation 79 'getelementptr' 'x_assign_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 80 [2/2] (3.25ns)   --->   "%x_assign_2_load_7 = load i5 %x_assign_2_addr_7" [cnn_ip/src/cnn.c:78]   --->   Operation 80 'load' 'x_assign_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 81 [1/2] (3.25ns)   --->   "%x_assign_2_load_6 = load i5 %x_assign_2_addr_6" [cnn_ip/src/cnn.c:78]   --->   Operation 81 'load' 'x_assign_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 82 [1/2] (3.25ns)   --->   "%x_assign_2_load_7 = load i5 %x_assign_2_addr_7" [cnn_ip/src/cnn.c:78]   --->   Operation 82 'load' 'x_assign_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 83 [1/1] (0.00ns)   --->   "%x_assign_2_addr_8 = getelementptr i32 %x_assign_2, i64 0, i64 8" [cnn_ip/src/cnn.c:78]   --->   Operation 83 'getelementptr' 'x_assign_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 84 [2/2] (3.25ns)   --->   "%x_assign_2_load_8 = load i5 %x_assign_2_addr_8" [cnn_ip/src/cnn.c:78]   --->   Operation 84 'load' 'x_assign_2_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 85 [1/1] (0.00ns)   --->   "%x_assign_2_addr_9 = getelementptr i32 %x_assign_2, i64 0, i64 9" [cnn_ip/src/cnn.c:78]   --->   Operation 85 'getelementptr' 'x_assign_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 86 [2/2] (3.25ns)   --->   "%x_assign_2_load_9 = load i5 %x_assign_2_addr_9" [cnn_ip/src/cnn.c:78]   --->   Operation 86 'load' 'x_assign_2_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 87 [1/2] (3.25ns)   --->   "%x_assign_2_load_8 = load i5 %x_assign_2_addr_8" [cnn_ip/src/cnn.c:78]   --->   Operation 87 'load' 'x_assign_2_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 88 [1/2] (3.25ns)   --->   "%x_assign_2_load_9 = load i5 %x_assign_2_addr_9" [cnn_ip/src/cnn.c:78]   --->   Operation 88 'load' 'x_assign_2_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%x_assign_2_addr_10 = getelementptr i32 %x_assign_2, i64 0, i64 10" [cnn_ip/src/cnn.c:78]   --->   Operation 89 'getelementptr' 'x_assign_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 90 [2/2] (3.25ns)   --->   "%x_assign_2_load_10 = load i5 %x_assign_2_addr_10" [cnn_ip/src/cnn.c:78]   --->   Operation 90 'load' 'x_assign_2_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%x_assign_2_addr_11 = getelementptr i32 %x_assign_2, i64 0, i64 11" [cnn_ip/src/cnn.c:78]   --->   Operation 91 'getelementptr' 'x_assign_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 92 [2/2] (3.25ns)   --->   "%x_assign_2_load_11 = load i5 %x_assign_2_addr_11" [cnn_ip/src/cnn.c:78]   --->   Operation 92 'load' 'x_assign_2_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 93 [1/2] (3.25ns)   --->   "%x_assign_2_load_10 = load i5 %x_assign_2_addr_10" [cnn_ip/src/cnn.c:78]   --->   Operation 93 'load' 'x_assign_2_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 94 [1/2] (3.25ns)   --->   "%x_assign_2_load_11 = load i5 %x_assign_2_addr_11" [cnn_ip/src/cnn.c:78]   --->   Operation 94 'load' 'x_assign_2_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 95 [1/1] (0.00ns)   --->   "%x_assign_2_addr_12 = getelementptr i32 %x_assign_2, i64 0, i64 12" [cnn_ip/src/cnn.c:78]   --->   Operation 95 'getelementptr' 'x_assign_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 96 [2/2] (3.25ns)   --->   "%x_assign_2_load_12 = load i5 %x_assign_2_addr_12" [cnn_ip/src/cnn.c:78]   --->   Operation 96 'load' 'x_assign_2_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 97 [1/1] (0.00ns)   --->   "%x_assign_2_addr_13 = getelementptr i32 %x_assign_2, i64 0, i64 13" [cnn_ip/src/cnn.c:78]   --->   Operation 97 'getelementptr' 'x_assign_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 98 [2/2] (3.25ns)   --->   "%x_assign_2_load_13 = load i5 %x_assign_2_addr_13" [cnn_ip/src/cnn.c:78]   --->   Operation 98 'load' 'x_assign_2_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 99 [1/2] (3.25ns)   --->   "%x_assign_2_load_12 = load i5 %x_assign_2_addr_12" [cnn_ip/src/cnn.c:78]   --->   Operation 99 'load' 'x_assign_2_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 100 [1/2] (3.25ns)   --->   "%x_assign_2_load_13 = load i5 %x_assign_2_addr_13" [cnn_ip/src/cnn.c:78]   --->   Operation 100 'load' 'x_assign_2_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "%x_assign_2_addr_14 = getelementptr i32 %x_assign_2, i64 0, i64 14" [cnn_ip/src/cnn.c:78]   --->   Operation 101 'getelementptr' 'x_assign_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 102 [2/2] (3.25ns)   --->   "%x_assign_2_load_14 = load i5 %x_assign_2_addr_14" [cnn_ip/src/cnn.c:78]   --->   Operation 102 'load' 'x_assign_2_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 103 [1/1] (0.00ns)   --->   "%x_assign_2_addr_15 = getelementptr i32 %x_assign_2, i64 0, i64 15" [cnn_ip/src/cnn.c:78]   --->   Operation 103 'getelementptr' 'x_assign_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 104 [2/2] (3.25ns)   --->   "%x_assign_2_load_15 = load i5 %x_assign_2_addr_15" [cnn_ip/src/cnn.c:78]   --->   Operation 104 'load' 'x_assign_2_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 105 [1/2] (3.25ns)   --->   "%x_assign_2_load_14 = load i5 %x_assign_2_addr_14" [cnn_ip/src/cnn.c:78]   --->   Operation 105 'load' 'x_assign_2_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 106 [1/2] (3.25ns)   --->   "%x_assign_2_load_15 = load i5 %x_assign_2_addr_15" [cnn_ip/src/cnn.c:78]   --->   Operation 106 'load' 'x_assign_2_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 107 [1/1] (0.00ns)   --->   "%x_assign_2_addr_16 = getelementptr i32 %x_assign_2, i64 0, i64 16" [cnn_ip/src/cnn.c:78]   --->   Operation 107 'getelementptr' 'x_assign_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 108 [2/2] (3.25ns)   --->   "%x_assign_2_load_16 = load i5 %x_assign_2_addr_16" [cnn_ip/src/cnn.c:78]   --->   Operation 108 'load' 'x_assign_2_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 109 [1/1] (0.00ns)   --->   "%x_assign_2_addr_17 = getelementptr i32 %x_assign_2, i64 0, i64 17" [cnn_ip/src/cnn.c:78]   --->   Operation 109 'getelementptr' 'x_assign_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 110 [2/2] (3.25ns)   --->   "%x_assign_2_load_17 = load i5 %x_assign_2_addr_17" [cnn_ip/src/cnn.c:78]   --->   Operation 110 'load' 'x_assign_2_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 111 [1/2] (3.25ns)   --->   "%x_assign_2_load_16 = load i5 %x_assign_2_addr_16" [cnn_ip/src/cnn.c:78]   --->   Operation 111 'load' 'x_assign_2_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 112 [1/2] (3.25ns)   --->   "%x_assign_2_load_17 = load i5 %x_assign_2_addr_17" [cnn_ip/src/cnn.c:78]   --->   Operation 112 'load' 'x_assign_2_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%x_assign_2_addr_18 = getelementptr i32 %x_assign_2, i64 0, i64 18" [cnn_ip/src/cnn.c:78]   --->   Operation 113 'getelementptr' 'x_assign_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 114 [2/2] (3.25ns)   --->   "%x_assign_2_load_18 = load i5 %x_assign_2_addr_18" [cnn_ip/src/cnn.c:78]   --->   Operation 114 'load' 'x_assign_2_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 115 [1/1] (0.00ns)   --->   "%x_assign_2_addr_19 = getelementptr i32 %x_assign_2, i64 0, i64 19" [cnn_ip/src/cnn.c:78]   --->   Operation 115 'getelementptr' 'x_assign_2_addr_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 116 [2/2] (3.25ns)   --->   "%x_assign_2_load_19 = load i5 %x_assign_2_addr_19" [cnn_ip/src/cnn.c:78]   --->   Operation 116 'load' 'x_assign_2_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 117 [1/2] (3.25ns)   --->   "%x_assign_2_load_18 = load i5 %x_assign_2_addr_18" [cnn_ip/src/cnn.c:78]   --->   Operation 117 'load' 'x_assign_2_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 118 [1/2] (3.25ns)   --->   "%x_assign_2_load_19 = load i5 %x_assign_2_addr_19" [cnn_ip/src/cnn.c:78]   --->   Operation 118 'load' 'x_assign_2_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 119 [1/1] (0.00ns)   --->   "%x_assign_2_addr_20 = getelementptr i32 %x_assign_2, i64 0, i64 20" [cnn_ip/src/cnn.c:78]   --->   Operation 119 'getelementptr' 'x_assign_2_addr_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 120 [2/2] (3.25ns)   --->   "%x_assign_2_load_20 = load i5 %x_assign_2_addr_20" [cnn_ip/src/cnn.c:78]   --->   Operation 120 'load' 'x_assign_2_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 121 [1/1] (0.00ns)   --->   "%x_assign_2_addr_21 = getelementptr i32 %x_assign_2, i64 0, i64 21" [cnn_ip/src/cnn.c:78]   --->   Operation 121 'getelementptr' 'x_assign_2_addr_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 122 [2/2] (3.25ns)   --->   "%x_assign_2_load_21 = load i5 %x_assign_2_addr_21" [cnn_ip/src/cnn.c:78]   --->   Operation 122 'load' 'x_assign_2_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 123 [1/2] (3.25ns)   --->   "%x_assign_2_load_20 = load i5 %x_assign_2_addr_20" [cnn_ip/src/cnn.c:78]   --->   Operation 123 'load' 'x_assign_2_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 124 [1/2] (3.25ns)   --->   "%x_assign_2_load_21 = load i5 %x_assign_2_addr_21" [cnn_ip/src/cnn.c:78]   --->   Operation 124 'load' 'x_assign_2_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 125 [1/1] (0.00ns)   --->   "%x_assign_2_addr_22 = getelementptr i32 %x_assign_2, i64 0, i64 22" [cnn_ip/src/cnn.c:78]   --->   Operation 125 'getelementptr' 'x_assign_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 126 [2/2] (3.25ns)   --->   "%x_assign_2_load_22 = load i5 %x_assign_2_addr_22" [cnn_ip/src/cnn.c:78]   --->   Operation 126 'load' 'x_assign_2_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 127 [1/1] (0.00ns)   --->   "%x_assign_2_addr_23 = getelementptr i32 %x_assign_2, i64 0, i64 23" [cnn_ip/src/cnn.c:78]   --->   Operation 127 'getelementptr' 'x_assign_2_addr_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 128 [2/2] (3.25ns)   --->   "%x_assign_2_load_23 = load i5 %x_assign_2_addr_23" [cnn_ip/src/cnn.c:78]   --->   Operation 128 'load' 'x_assign_2_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 129 [1/2] (3.25ns)   --->   "%x_assign_2_load_22 = load i5 %x_assign_2_addr_22" [cnn_ip/src/cnn.c:78]   --->   Operation 129 'load' 'x_assign_2_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 130 [1/2] (3.25ns)   --->   "%x_assign_2_load_23 = load i5 %x_assign_2_addr_23" [cnn_ip/src/cnn.c:78]   --->   Operation 130 'load' 'x_assign_2_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 131 [1/1] (0.00ns)   --->   "%x_assign_2_addr_24 = getelementptr i32 %x_assign_2, i64 0, i64 24" [cnn_ip/src/cnn.c:78]   --->   Operation 131 'getelementptr' 'x_assign_2_addr_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 132 [2/2] (3.25ns)   --->   "%x_assign_2_load_24 = load i5 %x_assign_2_addr_24" [cnn_ip/src/cnn.c:78]   --->   Operation 132 'load' 'x_assign_2_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 133 [1/1] (0.00ns)   --->   "%x_assign_2_addr_25 = getelementptr i32 %x_assign_2, i64 0, i64 25" [cnn_ip/src/cnn.c:78]   --->   Operation 133 'getelementptr' 'x_assign_2_addr_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 134 [2/2] (3.25ns)   --->   "%x_assign_2_load_25 = load i5 %x_assign_2_addr_25" [cnn_ip/src/cnn.c:78]   --->   Operation 134 'load' 'x_assign_2_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 135 [1/2] (3.25ns)   --->   "%x_assign_2_load_24 = load i5 %x_assign_2_addr_24" [cnn_ip/src/cnn.c:78]   --->   Operation 135 'load' 'x_assign_2_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 136 [1/2] (3.25ns)   --->   "%x_assign_2_load_25 = load i5 %x_assign_2_addr_25" [cnn_ip/src/cnn.c:78]   --->   Operation 136 'load' 'x_assign_2_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 137 [1/1] (0.00ns)   --->   "%x_assign_2_addr_26 = getelementptr i32 %x_assign_2, i64 0, i64 26" [cnn_ip/src/cnn.c:78]   --->   Operation 137 'getelementptr' 'x_assign_2_addr_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 138 [2/2] (3.25ns)   --->   "%x_assign_2_load_26 = load i5 %x_assign_2_addr_26" [cnn_ip/src/cnn.c:78]   --->   Operation 138 'load' 'x_assign_2_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 139 [1/1] (0.00ns)   --->   "%x_assign_2_addr_27 = getelementptr i32 %x_assign_2, i64 0, i64 27" [cnn_ip/src/cnn.c:78]   --->   Operation 139 'getelementptr' 'x_assign_2_addr_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 140 [2/2] (3.25ns)   --->   "%x_assign_2_load_27 = load i5 %x_assign_2_addr_27" [cnn_ip/src/cnn.c:78]   --->   Operation 140 'load' 'x_assign_2_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 141 [1/2] (3.25ns)   --->   "%x_assign_2_load_26 = load i5 %x_assign_2_addr_26" [cnn_ip/src/cnn.c:78]   --->   Operation 141 'load' 'x_assign_2_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 142 [1/2] (3.25ns)   --->   "%x_assign_2_load_27 = load i5 %x_assign_2_addr_27" [cnn_ip/src/cnn.c:78]   --->   Operation 142 'load' 'x_assign_2_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 143 [1/1] (0.00ns)   --->   "%x_assign_2_addr_28 = getelementptr i32 %x_assign_2, i64 0, i64 28" [cnn_ip/src/cnn.c:78]   --->   Operation 143 'getelementptr' 'x_assign_2_addr_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 144 [2/2] (3.25ns)   --->   "%x_assign_2_load_28 = load i5 %x_assign_2_addr_28" [cnn_ip/src/cnn.c:78]   --->   Operation 144 'load' 'x_assign_2_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 145 [1/1] (0.00ns)   --->   "%x_assign_2_addr_29 = getelementptr i32 %x_assign_2, i64 0, i64 29" [cnn_ip/src/cnn.c:78]   --->   Operation 145 'getelementptr' 'x_assign_2_addr_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 146 [2/2] (3.25ns)   --->   "%x_assign_2_load_29 = load i5 %x_assign_2_addr_29" [cnn_ip/src/cnn.c:78]   --->   Operation 146 'load' 'x_assign_2_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 147 [1/2] (3.25ns)   --->   "%x_assign_2_load_28 = load i5 %x_assign_2_addr_28" [cnn_ip/src/cnn.c:78]   --->   Operation 147 'load' 'x_assign_2_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 148 [1/2] (3.25ns)   --->   "%x_assign_2_load_29 = load i5 %x_assign_2_addr_29" [cnn_ip/src/cnn.c:78]   --->   Operation 148 'load' 'x_assign_2_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%x_assign_2_addr_30 = getelementptr i32 %x_assign_2, i64 0, i64 30" [cnn_ip/src/cnn.c:78]   --->   Operation 149 'getelementptr' 'x_assign_2_addr_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 150 [2/2] (3.25ns)   --->   "%x_assign_2_load_30 = load i5 %x_assign_2_addr_30" [cnn_ip/src/cnn.c:78]   --->   Operation 150 'load' 'x_assign_2_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 151 [1/1] (0.00ns)   --->   "%x_assign_2_addr_31 = getelementptr i32 %x_assign_2, i64 0, i64 31" [cnn_ip/src/cnn.c:78]   --->   Operation 151 'getelementptr' 'x_assign_2_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 152 [2/2] (3.25ns)   --->   "%x_assign_2_load_31 = load i5 %x_assign_2_addr_31" [cnn_ip/src/cnn.c:78]   --->   Operation 152 'load' 'x_assign_2_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 153 [1/2] (3.25ns)   --->   "%x_assign_2_load_30 = load i5 %x_assign_2_addr_30" [cnn_ip/src/cnn.c:78]   --->   Operation 153 'load' 'x_assign_2_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 154 [1/2] (3.25ns)   --->   "%x_assign_2_load_31 = load i5 %x_assign_2_addr_31" [cnn_ip/src/cnn.c:78]   --->   Operation 154 'load' 'x_assign_2_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 155 [2/2] (0.00ns)   --->   "%call_ln78 = call void @cnn_top_Pipeline_VITIS_LOOP_73_1, i32 %weight3, i32 %x_assign_2_load, i32 %x_assign_2_load_1, i32 %x_assign_2_load_2, i32 %x_assign_2_load_3, i32 %x_assign_2_load_4, i32 %x_assign_2_load_5, i32 %x_assign_2_load_6, i32 %x_assign_2_load_7, i32 %x_assign_2_load_8, i32 %x_assign_2_load_9, i32 %x_assign_2_load_10, i32 %x_assign_2_load_11, i32 %x_assign_2_load_12, i32 %x_assign_2_load_13, i32 %x_assign_2_load_14, i32 %x_assign_2_load_15, i32 %x_assign_2_load_16, i32 %x_assign_2_load_17, i32 %x_assign_2_load_18, i32 %x_assign_2_load_19, i32 %x_assign_2_load_20, i32 %x_assign_2_load_21, i32 %x_assign_2_load_22, i32 %x_assign_2_load_23, i32 %x_assign_2_load_24, i32 %x_assign_2_load_25, i32 %x_assign_2_load_26, i32 %x_assign_2_load_27, i32 %x_assign_2_load_28, i32 %x_assign_2_load_29, i32 %x_assign_2_load_30, i32 %x_assign_2_load_31, i32 %bias3, i32 %y" [cnn_ip/src/cnn.c:78]   --->   Operation 155 'call' 'call_ln78' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 156 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [cnn_ip/src/cnn.c:18]   --->   Operation 156 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight0"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias0"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 164 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight1"   --->   Operation 164 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 166 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias1"   --->   Operation 166 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight2, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 168 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight2"   --->   Operation 168 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias2, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias2"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight3, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight3"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias3, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias3"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 177 [1/2] (0.00ns)   --->   "%call_ln78 = call void @cnn_top_Pipeline_VITIS_LOOP_73_1, i32 %weight3, i32 %x_assign_2_load, i32 %x_assign_2_load_1, i32 %x_assign_2_load_2, i32 %x_assign_2_load_3, i32 %x_assign_2_load_4, i32 %x_assign_2_load_5, i32 %x_assign_2_load_6, i32 %x_assign_2_load_7, i32 %x_assign_2_load_8, i32 %x_assign_2_load_9, i32 %x_assign_2_load_10, i32 %x_assign_2_load_11, i32 %x_assign_2_load_12, i32 %x_assign_2_load_13, i32 %x_assign_2_load_14, i32 %x_assign_2_load_15, i32 %x_assign_2_load_16, i32 %x_assign_2_load_17, i32 %x_assign_2_load_18, i32 %x_assign_2_load_19, i32 %x_assign_2_load_20, i32 %x_assign_2_load_21, i32 %x_assign_2_load_22, i32 %x_assign_2_load_23, i32 %x_assign_2_load_24, i32 %x_assign_2_load_25, i32 %x_assign_2_load_26, i32 %x_assign_2_load_27, i32 %x_assign_2_load_28, i32 %x_assign_2_load_29, i32 %x_assign_2_load_30, i32 %x_assign_2_load_31, i32 %bias3, i32 %y" [cnn_ip/src/cnn.c:78]   --->   Operation 177 'call' 'call_ln78' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [cnn_ip/src/cnn.c:26]   --->   Operation 178 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
vla1_i             (alloca       ) [ 00111000000000000000000000000000000]
vla42_i            (alloca       ) [ 00111110000000000000000000000000000]
vla73_i            (alloca       ) [ 00111111100000000000000000000000000]
vla104_i           (alloca       ) [ 00111111111000000000000000000000000]
vla135_i           (alloca       ) [ 00111111111110000000000000000000000]
vla166_i           (alloca       ) [ 00111111111111100000000000000000000]
x_assign           (alloca       ) [ 00111111111111111000000000000000000]
x_assign_2         (alloca       ) [ 00111111111111111111111111111111100]
call_ln139         (call         ) [ 00000000000000000000000000000000000]
call_ln129         (call         ) [ 00000000000000000000000000000000000]
call_ln141         (call         ) [ 00000000000000000000000000000000000]
call_ln144         (call         ) [ 00000000000000000000000000000000000]
call_ln132         (call         ) [ 00000000000000000000000000000000000]
call_ln146         (call         ) [ 00000000000000000000000000000000000]
call_ln134         (call         ) [ 00000000000000000000000000000000000]
call_ln135         (call         ) [ 00000000000000000000000000000000000]
x_assign_2_addr    (getelementptr) [ 00000000000000000010000000000000000]
x_assign_2_addr_1  (getelementptr) [ 00000000000000000010000000000000000]
x_assign_2_load    (load         ) [ 00000000000000000001111111111111111]
x_assign_2_load_1  (load         ) [ 00000000000000000001111111111111111]
x_assign_2_addr_2  (getelementptr) [ 00000000000000000001000000000000000]
x_assign_2_addr_3  (getelementptr) [ 00000000000000000001000000000000000]
x_assign_2_load_2  (load         ) [ 00000000000000000000111111111111111]
x_assign_2_load_3  (load         ) [ 00000000000000000000111111111111111]
x_assign_2_addr_4  (getelementptr) [ 00000000000000000000100000000000000]
x_assign_2_addr_5  (getelementptr) [ 00000000000000000000100000000000000]
x_assign_2_load_4  (load         ) [ 00000000000000000000011111111111111]
x_assign_2_load_5  (load         ) [ 00000000000000000000011111111111111]
x_assign_2_addr_6  (getelementptr) [ 00000000000000000000010000000000000]
x_assign_2_addr_7  (getelementptr) [ 00000000000000000000010000000000000]
x_assign_2_load_6  (load         ) [ 00000000000000000000001111111111111]
x_assign_2_load_7  (load         ) [ 00000000000000000000001111111111111]
x_assign_2_addr_8  (getelementptr) [ 00000000000000000000001000000000000]
x_assign_2_addr_9  (getelementptr) [ 00000000000000000000001000000000000]
x_assign_2_load_8  (load         ) [ 00000000000000000000000111111111111]
x_assign_2_load_9  (load         ) [ 00000000000000000000000111111111111]
x_assign_2_addr_10 (getelementptr) [ 00000000000000000000000100000000000]
x_assign_2_addr_11 (getelementptr) [ 00000000000000000000000100000000000]
x_assign_2_load_10 (load         ) [ 00000000000000000000000011111111111]
x_assign_2_load_11 (load         ) [ 00000000000000000000000011111111111]
x_assign_2_addr_12 (getelementptr) [ 00000000000000000000000010000000000]
x_assign_2_addr_13 (getelementptr) [ 00000000000000000000000010000000000]
x_assign_2_load_12 (load         ) [ 00000000000000000000000001111111111]
x_assign_2_load_13 (load         ) [ 00000000000000000000000001111111111]
x_assign_2_addr_14 (getelementptr) [ 00000000000000000000000001000000000]
x_assign_2_addr_15 (getelementptr) [ 00000000000000000000000001000000000]
x_assign_2_load_14 (load         ) [ 00000000000000000000000000111111111]
x_assign_2_load_15 (load         ) [ 00000000000000000000000000111111111]
x_assign_2_addr_16 (getelementptr) [ 00000000000000000000000000100000000]
x_assign_2_addr_17 (getelementptr) [ 00000000000000000000000000100000000]
x_assign_2_load_16 (load         ) [ 00000000000000000000000000011111111]
x_assign_2_load_17 (load         ) [ 00000000000000000000000000011111111]
x_assign_2_addr_18 (getelementptr) [ 00000000000000000000000000010000000]
x_assign_2_addr_19 (getelementptr) [ 00000000000000000000000000010000000]
x_assign_2_load_18 (load         ) [ 00000000000000000000000000001111111]
x_assign_2_load_19 (load         ) [ 00000000000000000000000000001111111]
x_assign_2_addr_20 (getelementptr) [ 00000000000000000000000000001000000]
x_assign_2_addr_21 (getelementptr) [ 00000000000000000000000000001000000]
x_assign_2_load_20 (load         ) [ 00000000000000000000000000000111111]
x_assign_2_load_21 (load         ) [ 00000000000000000000000000000111111]
x_assign_2_addr_22 (getelementptr) [ 00000000000000000000000000000100000]
x_assign_2_addr_23 (getelementptr) [ 00000000000000000000000000000100000]
x_assign_2_load_22 (load         ) [ 00000000000000000000000000000011111]
x_assign_2_load_23 (load         ) [ 00000000000000000000000000000011111]
x_assign_2_addr_24 (getelementptr) [ 00000000000000000000000000000010000]
x_assign_2_addr_25 (getelementptr) [ 00000000000000000000000000000010000]
x_assign_2_load_24 (load         ) [ 00000000000000000000000000000001111]
x_assign_2_load_25 (load         ) [ 00000000000000000000000000000001111]
x_assign_2_addr_26 (getelementptr) [ 00000000000000000000000000000001000]
x_assign_2_addr_27 (getelementptr) [ 00000000000000000000000000000001000]
x_assign_2_load_26 (load         ) [ 00000000000000000000000000000000111]
x_assign_2_load_27 (load         ) [ 00000000000000000000000000000000111]
x_assign_2_addr_28 (getelementptr) [ 00000000000000000000000000000000100]
x_assign_2_addr_29 (getelementptr) [ 00000000000000000000000000000000100]
x_assign_2_load_28 (load         ) [ 00000000000000000000000000000000011]
x_assign_2_load_29 (load         ) [ 00000000000000000000000000000000011]
x_assign_2_addr_30 (getelementptr) [ 00000000000000000000000000000000010]
x_assign_2_addr_31 (getelementptr) [ 00000000000000000000000000000000010]
x_assign_2_load_30 (load         ) [ 00000000000000000000000000000000001]
x_assign_2_load_31 (load         ) [ 00000000000000000000000000000000001]
spectopmodule_ln18 (spectopmodule) [ 00000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000]
call_ln78          (call         ) [ 00000000000000000000000000000000000]
ret_ln26           (ret          ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bias1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bias3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="y">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d.1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_top_Pipeline_VITIS_LOOP_110_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool2d.1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d.2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_top_Pipeline_VITIS_LOOP_110_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool2d"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_top_Pipeline_VITIS_LOOP_110_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_top_Pipeline_VITIS_LOOP_73_1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="vla1_i_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla1_i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="vla42_i_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla42_i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="vla73_i_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla73_i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="vla104_i_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla104_i/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="vla135_i_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla135_i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="vla166_i_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla166_i/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="x_assign_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_assign/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_assign_2_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_assign_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x_assign_2_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr/17 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="0"/>
<pin id="162" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="163" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
<pin id="165" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_assign_2_load/17 x_assign_2_load_1/17 x_assign_2_load_2/18 x_assign_2_load_3/18 x_assign_2_load_4/19 x_assign_2_load_5/19 x_assign_2_load_6/20 x_assign_2_load_7/20 x_assign_2_load_8/21 x_assign_2_load_9/21 x_assign_2_load_10/22 x_assign_2_load_11/22 x_assign_2_load_12/23 x_assign_2_load_13/23 x_assign_2_load_14/24 x_assign_2_load_15/24 x_assign_2_load_16/25 x_assign_2_load_17/25 x_assign_2_load_18/26 x_assign_2_load_19/26 x_assign_2_load_20/27 x_assign_2_load_21/27 x_assign_2_load_22/28 x_assign_2_load_23/28 x_assign_2_load_24/29 x_assign_2_load_25/29 x_assign_2_load_26/30 x_assign_2_load_27/30 x_assign_2_load_28/31 x_assign_2_load_29/31 x_assign_2_load_30/32 x_assign_2_load_31/32 "/>
</bind>
</comp>

<comp id="167" class="1004" name="x_assign_2_addr_1_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_1/17 "/>
</bind>
</comp>

<comp id="175" class="1004" name="x_assign_2_addr_2_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="3" slack="0"/>
<pin id="179" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_2/18 "/>
</bind>
</comp>

<comp id="183" class="1004" name="x_assign_2_addr_3_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_3/18 "/>
</bind>
</comp>

<comp id="191" class="1004" name="x_assign_2_addr_4_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_4/19 "/>
</bind>
</comp>

<comp id="199" class="1004" name="x_assign_2_addr_5_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_5/19 "/>
</bind>
</comp>

<comp id="207" class="1004" name="x_assign_2_addr_6_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_6/20 "/>
</bind>
</comp>

<comp id="215" class="1004" name="x_assign_2_addr_7_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_7/20 "/>
</bind>
</comp>

<comp id="223" class="1004" name="x_assign_2_addr_8_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_8/21 "/>
</bind>
</comp>

<comp id="231" class="1004" name="x_assign_2_addr_9_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="5" slack="0"/>
<pin id="235" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_9/21 "/>
</bind>
</comp>

<comp id="239" class="1004" name="x_assign_2_addr_10_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_10/22 "/>
</bind>
</comp>

<comp id="247" class="1004" name="x_assign_2_addr_11_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_11/22 "/>
</bind>
</comp>

<comp id="255" class="1004" name="x_assign_2_addr_12_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_12/23 "/>
</bind>
</comp>

<comp id="263" class="1004" name="x_assign_2_addr_13_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_13/23 "/>
</bind>
</comp>

<comp id="271" class="1004" name="x_assign_2_addr_14_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_14/24 "/>
</bind>
</comp>

<comp id="279" class="1004" name="x_assign_2_addr_15_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="5" slack="0"/>
<pin id="283" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_15/24 "/>
</bind>
</comp>

<comp id="287" class="1004" name="x_assign_2_addr_16_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_16/25 "/>
</bind>
</comp>

<comp id="295" class="1004" name="x_assign_2_addr_17_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_17/25 "/>
</bind>
</comp>

<comp id="303" class="1004" name="x_assign_2_addr_18_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="6" slack="0"/>
<pin id="307" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_18/26 "/>
</bind>
</comp>

<comp id="311" class="1004" name="x_assign_2_addr_19_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_19/26 "/>
</bind>
</comp>

<comp id="319" class="1004" name="x_assign_2_addr_20_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_20/27 "/>
</bind>
</comp>

<comp id="327" class="1004" name="x_assign_2_addr_21_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_21/27 "/>
</bind>
</comp>

<comp id="335" class="1004" name="x_assign_2_addr_22_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_22/28 "/>
</bind>
</comp>

<comp id="343" class="1004" name="x_assign_2_addr_23_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_23/28 "/>
</bind>
</comp>

<comp id="351" class="1004" name="x_assign_2_addr_24_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_24/29 "/>
</bind>
</comp>

<comp id="359" class="1004" name="x_assign_2_addr_25_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_25/29 "/>
</bind>
</comp>

<comp id="367" class="1004" name="x_assign_2_addr_26_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="6" slack="0"/>
<pin id="371" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_26/30 "/>
</bind>
</comp>

<comp id="375" class="1004" name="x_assign_2_addr_27_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_27/30 "/>
</bind>
</comp>

<comp id="383" class="1004" name="x_assign_2_addr_28_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_28/31 "/>
</bind>
</comp>

<comp id="391" class="1004" name="x_assign_2_addr_29_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_29/31 "/>
</bind>
</comp>

<comp id="399" class="1004" name="x_assign_2_addr_30_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_30/32 "/>
</bind>
</comp>

<comp id="407" class="1004" name="x_assign_2_addr_31_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="0"/>
<pin id="411" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_assign_2_addr_31/32 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_conv2d_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="0" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="32" slack="0"/>
<pin id="419" dir="0" index="3" bw="32" slack="0"/>
<pin id="420" dir="0" index="4" bw="32" slack="0"/>
<pin id="421" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln139/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="0" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="431" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln129/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_maxpool2d_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="0" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="437" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln141/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_conv2d_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="0" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="32" slack="0"/>
<pin id="443" dir="0" index="3" bw="32" slack="0"/>
<pin id="444" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="445" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln144/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="0" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="453" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln132/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_maxpool2d_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="0" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="459" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln146/11 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="0" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="32" slack="0"/>
<pin id="465" dir="0" index="3" bw="32" slack="0"/>
<pin id="466" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="467" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln134/13 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="0" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="474" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="475" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln135/15 "/>
</bind>
</comp>

<comp id="477" class="1004" name="grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="0" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="0" index="2" bw="32" slack="15"/>
<pin id="481" dir="0" index="3" bw="32" slack="15"/>
<pin id="482" dir="0" index="4" bw="32" slack="14"/>
<pin id="483" dir="0" index="5" bw="32" slack="14"/>
<pin id="484" dir="0" index="6" bw="32" slack="13"/>
<pin id="485" dir="0" index="7" bw="32" slack="13"/>
<pin id="486" dir="0" index="8" bw="32" slack="12"/>
<pin id="487" dir="0" index="9" bw="32" slack="12"/>
<pin id="488" dir="0" index="10" bw="32" slack="11"/>
<pin id="489" dir="0" index="11" bw="32" slack="11"/>
<pin id="490" dir="0" index="12" bw="32" slack="10"/>
<pin id="491" dir="0" index="13" bw="32" slack="10"/>
<pin id="492" dir="0" index="14" bw="32" slack="9"/>
<pin id="493" dir="0" index="15" bw="32" slack="9"/>
<pin id="494" dir="0" index="16" bw="32" slack="8"/>
<pin id="495" dir="0" index="17" bw="32" slack="8"/>
<pin id="496" dir="0" index="18" bw="32" slack="7"/>
<pin id="497" dir="0" index="19" bw="32" slack="7"/>
<pin id="498" dir="0" index="20" bw="32" slack="6"/>
<pin id="499" dir="0" index="21" bw="32" slack="6"/>
<pin id="500" dir="0" index="22" bw="32" slack="5"/>
<pin id="501" dir="0" index="23" bw="32" slack="5"/>
<pin id="502" dir="0" index="24" bw="32" slack="4"/>
<pin id="503" dir="0" index="25" bw="32" slack="4"/>
<pin id="504" dir="0" index="26" bw="32" slack="3"/>
<pin id="505" dir="0" index="27" bw="32" slack="3"/>
<pin id="506" dir="0" index="28" bw="32" slack="2"/>
<pin id="507" dir="0" index="29" bw="32" slack="2"/>
<pin id="508" dir="0" index="30" bw="32" slack="1"/>
<pin id="509" dir="0" index="31" bw="32" slack="1"/>
<pin id="510" dir="0" index="32" bw="32" slack="0"/>
<pin id="511" dir="0" index="33" bw="32" slack="0"/>
<pin id="512" dir="0" index="34" bw="32" slack="0"/>
<pin id="513" dir="0" index="35" bw="32" slack="0"/>
<pin id="514" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln78/33 "/>
</bind>
</comp>

<comp id="521" class="1005" name="x_assign_2_addr_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="1"/>
<pin id="523" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr "/>
</bind>
</comp>

<comp id="526" class="1005" name="x_assign_2_addr_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="1"/>
<pin id="528" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="x_assign_2_load_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="15"/>
<pin id="533" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="x_assign_2_load "/>
</bind>
</comp>

<comp id="536" class="1005" name="x_assign_2_load_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="15"/>
<pin id="538" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="x_assign_2_load_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="x_assign_2_addr_2_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="1"/>
<pin id="543" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_2 "/>
</bind>
</comp>

<comp id="546" class="1005" name="x_assign_2_addr_3_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="1"/>
<pin id="548" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_3 "/>
</bind>
</comp>

<comp id="551" class="1005" name="x_assign_2_load_2_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="14"/>
<pin id="553" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="x_assign_2_load_2 "/>
</bind>
</comp>

<comp id="556" class="1005" name="x_assign_2_load_3_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="14"/>
<pin id="558" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="x_assign_2_load_3 "/>
</bind>
</comp>

<comp id="561" class="1005" name="x_assign_2_addr_4_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="1"/>
<pin id="563" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_4 "/>
</bind>
</comp>

<comp id="566" class="1005" name="x_assign_2_addr_5_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="1"/>
<pin id="568" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_5 "/>
</bind>
</comp>

<comp id="571" class="1005" name="x_assign_2_load_4_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="13"/>
<pin id="573" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="x_assign_2_load_4 "/>
</bind>
</comp>

<comp id="576" class="1005" name="x_assign_2_load_5_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="13"/>
<pin id="578" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="x_assign_2_load_5 "/>
</bind>
</comp>

<comp id="581" class="1005" name="x_assign_2_addr_6_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="1"/>
<pin id="583" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_6 "/>
</bind>
</comp>

<comp id="586" class="1005" name="x_assign_2_addr_7_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="1"/>
<pin id="588" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_7 "/>
</bind>
</comp>

<comp id="591" class="1005" name="x_assign_2_load_6_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="12"/>
<pin id="593" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="x_assign_2_load_6 "/>
</bind>
</comp>

<comp id="596" class="1005" name="x_assign_2_load_7_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="12"/>
<pin id="598" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="x_assign_2_load_7 "/>
</bind>
</comp>

<comp id="601" class="1005" name="x_assign_2_addr_8_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="1"/>
<pin id="603" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_8 "/>
</bind>
</comp>

<comp id="606" class="1005" name="x_assign_2_addr_9_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="1"/>
<pin id="608" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_9 "/>
</bind>
</comp>

<comp id="611" class="1005" name="x_assign_2_load_8_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="11"/>
<pin id="613" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="x_assign_2_load_8 "/>
</bind>
</comp>

<comp id="616" class="1005" name="x_assign_2_load_9_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="11"/>
<pin id="618" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="x_assign_2_load_9 "/>
</bind>
</comp>

<comp id="621" class="1005" name="x_assign_2_addr_10_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="1"/>
<pin id="623" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_10 "/>
</bind>
</comp>

<comp id="626" class="1005" name="x_assign_2_addr_11_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="1"/>
<pin id="628" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_11 "/>
</bind>
</comp>

<comp id="631" class="1005" name="x_assign_2_load_10_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="10"/>
<pin id="633" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="x_assign_2_load_10 "/>
</bind>
</comp>

<comp id="636" class="1005" name="x_assign_2_load_11_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="10"/>
<pin id="638" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="x_assign_2_load_11 "/>
</bind>
</comp>

<comp id="641" class="1005" name="x_assign_2_addr_12_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="1"/>
<pin id="643" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_12 "/>
</bind>
</comp>

<comp id="646" class="1005" name="x_assign_2_addr_13_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="1"/>
<pin id="648" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_13 "/>
</bind>
</comp>

<comp id="651" class="1005" name="x_assign_2_load_12_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="9"/>
<pin id="653" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="x_assign_2_load_12 "/>
</bind>
</comp>

<comp id="656" class="1005" name="x_assign_2_load_13_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="9"/>
<pin id="658" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="x_assign_2_load_13 "/>
</bind>
</comp>

<comp id="661" class="1005" name="x_assign_2_addr_14_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="1"/>
<pin id="663" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_14 "/>
</bind>
</comp>

<comp id="666" class="1005" name="x_assign_2_addr_15_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="1"/>
<pin id="668" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_15 "/>
</bind>
</comp>

<comp id="671" class="1005" name="x_assign_2_load_14_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="8"/>
<pin id="673" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="x_assign_2_load_14 "/>
</bind>
</comp>

<comp id="676" class="1005" name="x_assign_2_load_15_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="8"/>
<pin id="678" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="x_assign_2_load_15 "/>
</bind>
</comp>

<comp id="681" class="1005" name="x_assign_2_addr_16_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="1"/>
<pin id="683" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_16 "/>
</bind>
</comp>

<comp id="686" class="1005" name="x_assign_2_addr_17_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="1"/>
<pin id="688" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_17 "/>
</bind>
</comp>

<comp id="691" class="1005" name="x_assign_2_load_16_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="7"/>
<pin id="693" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="x_assign_2_load_16 "/>
</bind>
</comp>

<comp id="696" class="1005" name="x_assign_2_load_17_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="7"/>
<pin id="698" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="x_assign_2_load_17 "/>
</bind>
</comp>

<comp id="701" class="1005" name="x_assign_2_addr_18_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="1"/>
<pin id="703" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_18 "/>
</bind>
</comp>

<comp id="706" class="1005" name="x_assign_2_addr_19_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="1"/>
<pin id="708" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_19 "/>
</bind>
</comp>

<comp id="711" class="1005" name="x_assign_2_load_18_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="6"/>
<pin id="713" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="x_assign_2_load_18 "/>
</bind>
</comp>

<comp id="716" class="1005" name="x_assign_2_load_19_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="6"/>
<pin id="718" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="x_assign_2_load_19 "/>
</bind>
</comp>

<comp id="721" class="1005" name="x_assign_2_addr_20_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="1"/>
<pin id="723" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_20 "/>
</bind>
</comp>

<comp id="726" class="1005" name="x_assign_2_addr_21_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="1"/>
<pin id="728" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_21 "/>
</bind>
</comp>

<comp id="731" class="1005" name="x_assign_2_load_20_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="5"/>
<pin id="733" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="x_assign_2_load_20 "/>
</bind>
</comp>

<comp id="736" class="1005" name="x_assign_2_load_21_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="5"/>
<pin id="738" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="x_assign_2_load_21 "/>
</bind>
</comp>

<comp id="741" class="1005" name="x_assign_2_addr_22_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="1"/>
<pin id="743" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_22 "/>
</bind>
</comp>

<comp id="746" class="1005" name="x_assign_2_addr_23_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="5" slack="1"/>
<pin id="748" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_23 "/>
</bind>
</comp>

<comp id="751" class="1005" name="x_assign_2_load_22_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="4"/>
<pin id="753" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="x_assign_2_load_22 "/>
</bind>
</comp>

<comp id="756" class="1005" name="x_assign_2_load_23_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="4"/>
<pin id="758" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="x_assign_2_load_23 "/>
</bind>
</comp>

<comp id="761" class="1005" name="x_assign_2_addr_24_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="5" slack="1"/>
<pin id="763" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_24 "/>
</bind>
</comp>

<comp id="766" class="1005" name="x_assign_2_addr_25_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="5" slack="1"/>
<pin id="768" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_25 "/>
</bind>
</comp>

<comp id="771" class="1005" name="x_assign_2_load_24_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="3"/>
<pin id="773" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="x_assign_2_load_24 "/>
</bind>
</comp>

<comp id="776" class="1005" name="x_assign_2_load_25_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="3"/>
<pin id="778" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="x_assign_2_load_25 "/>
</bind>
</comp>

<comp id="781" class="1005" name="x_assign_2_addr_26_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="5" slack="1"/>
<pin id="783" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_26 "/>
</bind>
</comp>

<comp id="786" class="1005" name="x_assign_2_addr_27_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="5" slack="1"/>
<pin id="788" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_27 "/>
</bind>
</comp>

<comp id="791" class="1005" name="x_assign_2_load_26_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="2"/>
<pin id="793" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_assign_2_load_26 "/>
</bind>
</comp>

<comp id="796" class="1005" name="x_assign_2_load_27_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="2"/>
<pin id="798" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_assign_2_load_27 "/>
</bind>
</comp>

<comp id="801" class="1005" name="x_assign_2_addr_28_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="1"/>
<pin id="803" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_28 "/>
</bind>
</comp>

<comp id="806" class="1005" name="x_assign_2_addr_29_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="5" slack="1"/>
<pin id="808" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_29 "/>
</bind>
</comp>

<comp id="811" class="1005" name="x_assign_2_load_28_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_load_28 "/>
</bind>
</comp>

<comp id="816" class="1005" name="x_assign_2_load_29_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_load_29 "/>
</bind>
</comp>

<comp id="821" class="1005" name="x_assign_2_addr_30_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="5" slack="1"/>
<pin id="823" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_30 "/>
</bind>
</comp>

<comp id="826" class="1005" name="x_assign_2_addr_31_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="5" slack="1"/>
<pin id="828" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_addr_31 "/>
</bind>
</comp>

<comp id="831" class="1005" name="x_assign_2_load_30_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_load_30 "/>
</bind>
</comp>

<comp id="836" class="1005" name="x_assign_2_load_31_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2_load_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="166"><net_src comp="150" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="174"><net_src comp="167" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="198"><net_src comp="191" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="206"><net_src comp="199" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="262"><net_src comp="255" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="62" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="270"><net_src comp="263" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="64" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="66" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="286"><net_src comp="279" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="292"><net_src comp="38" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="68" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="294"><net_src comp="287" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="300"><net_src comp="38" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="302"><net_src comp="295" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="72" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="310"><net_src comp="303" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="316"><net_src comp="38" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="74" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="318"><net_src comp="311" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="76" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="326"><net_src comp="319" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="332"><net_src comp="38" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="78" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="334"><net_src comp="327" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="80" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="342"><net_src comp="335" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="82" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="350"><net_src comp="343" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="356"><net_src comp="38" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="84" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="358"><net_src comp="351" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="86" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="366"><net_src comp="359" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="372"><net_src comp="38" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="373"><net_src comp="88" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="374"><net_src comp="367" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="90" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="382"><net_src comp="375" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="388"><net_src comp="38" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="92" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="390"><net_src comp="383" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="397"><net_src comp="94" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="398"><net_src comp="391" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="404"><net_src comp="38" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="405"><net_src comp="96" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="406"><net_src comp="399" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="412"><net_src comp="38" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="413"><net_src comp="98" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="414"><net_src comp="407" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="422"><net_src comp="22" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="0" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="2" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="425"><net_src comp="4" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="426"><net_src comp="118" pin="1"/><net_sink comp="415" pin=4"/></net>

<net id="432"><net_src comp="24" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="26" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="446"><net_src comp="28" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="6" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="8" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="454"><net_src comp="30" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="460"><net_src comp="32" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="468"><net_src comp="34" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="10" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="12" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="476"><net_src comp="36" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="515"><net_src comp="100" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="516"><net_src comp="14" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="517"><net_src comp="157" pin="7"/><net_sink comp="477" pin=32"/></net>

<net id="518"><net_src comp="157" pin="3"/><net_sink comp="477" pin=33"/></net>

<net id="519"><net_src comp="16" pin="0"/><net_sink comp="477" pin=34"/></net>

<net id="520"><net_src comp="18" pin="0"/><net_sink comp="477" pin=35"/></net>

<net id="524"><net_src comp="150" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="529"><net_src comp="167" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="534"><net_src comp="157" pin="7"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="539"><net_src comp="157" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="477" pin=3"/></net>

<net id="544"><net_src comp="175" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="549"><net_src comp="183" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="554"><net_src comp="157" pin="7"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="477" pin=4"/></net>

<net id="559"><net_src comp="157" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="477" pin=5"/></net>

<net id="564"><net_src comp="191" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="569"><net_src comp="199" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="574"><net_src comp="157" pin="7"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="477" pin=6"/></net>

<net id="579"><net_src comp="157" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="477" pin=7"/></net>

<net id="584"><net_src comp="207" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="589"><net_src comp="215" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="594"><net_src comp="157" pin="7"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="477" pin=8"/></net>

<net id="599"><net_src comp="157" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="477" pin=9"/></net>

<net id="604"><net_src comp="223" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="609"><net_src comp="231" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="614"><net_src comp="157" pin="7"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="477" pin=10"/></net>

<net id="619"><net_src comp="157" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="477" pin=11"/></net>

<net id="624"><net_src comp="239" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="629"><net_src comp="247" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="634"><net_src comp="157" pin="7"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="477" pin=12"/></net>

<net id="639"><net_src comp="157" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="477" pin=13"/></net>

<net id="644"><net_src comp="255" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="649"><net_src comp="263" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="654"><net_src comp="157" pin="7"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="477" pin=14"/></net>

<net id="659"><net_src comp="157" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="477" pin=15"/></net>

<net id="664"><net_src comp="271" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="669"><net_src comp="279" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="674"><net_src comp="157" pin="7"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="477" pin=16"/></net>

<net id="679"><net_src comp="157" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="477" pin=17"/></net>

<net id="684"><net_src comp="287" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="689"><net_src comp="295" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="694"><net_src comp="157" pin="7"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="477" pin=18"/></net>

<net id="699"><net_src comp="157" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="477" pin=19"/></net>

<net id="704"><net_src comp="303" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="709"><net_src comp="311" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="714"><net_src comp="157" pin="7"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="477" pin=20"/></net>

<net id="719"><net_src comp="157" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="477" pin=21"/></net>

<net id="724"><net_src comp="319" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="729"><net_src comp="327" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="734"><net_src comp="157" pin="7"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="477" pin=22"/></net>

<net id="739"><net_src comp="157" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="477" pin=23"/></net>

<net id="744"><net_src comp="335" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="749"><net_src comp="343" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="754"><net_src comp="157" pin="7"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="477" pin=24"/></net>

<net id="759"><net_src comp="157" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="477" pin=25"/></net>

<net id="764"><net_src comp="351" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="769"><net_src comp="359" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="774"><net_src comp="157" pin="7"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="477" pin=26"/></net>

<net id="779"><net_src comp="157" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="477" pin=27"/></net>

<net id="784"><net_src comp="367" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="789"><net_src comp="375" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="794"><net_src comp="157" pin="7"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="477" pin=28"/></net>

<net id="799"><net_src comp="157" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="477" pin=29"/></net>

<net id="804"><net_src comp="383" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="809"><net_src comp="391" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="814"><net_src comp="157" pin="7"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="477" pin=30"/></net>

<net id="819"><net_src comp="157" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="477" pin=31"/></net>

<net id="824"><net_src comp="399" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="829"><net_src comp="407" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="834"><net_src comp="157" pin="7"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="477" pin=32"/></net>

<net id="839"><net_src comp="157" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="477" pin=33"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {33 34 }
 - Input state : 
	Port: cnn_top : x | {1 2 }
	Port: cnn_top : weight0 | {1 2 }
	Port: cnn_top : bias0 | {1 2 }
	Port: cnn_top : weight1 | {7 8 }
	Port: cnn_top : bias1 | {7 8 }
	Port: cnn_top : weight2 | {13 14 }
	Port: cnn_top : bias2 | {13 14 }
	Port: cnn_top : weight3 | {33 34 }
	Port: cnn_top : bias3 | {33 34 }
  - Chain level:
	State 1
		call_ln139 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		x_assign_2_load : 1
		x_assign_2_load_1 : 1
	State 18
		x_assign_2_load_2 : 1
		x_assign_2_load_3 : 1
	State 19
		x_assign_2_load_4 : 1
		x_assign_2_load_5 : 1
	State 20
		x_assign_2_load_6 : 1
		x_assign_2_load_7 : 1
	State 21
		x_assign_2_load_8 : 1
		x_assign_2_load_9 : 1
	State 22
		x_assign_2_load_10 : 1
		x_assign_2_load_11 : 1
	State 23
		x_assign_2_load_12 : 1
		x_assign_2_load_13 : 1
	State 24
		x_assign_2_load_14 : 1
		x_assign_2_load_15 : 1
	State 25
		x_assign_2_load_16 : 1
		x_assign_2_load_17 : 1
	State 26
		x_assign_2_load_18 : 1
		x_assign_2_load_19 : 1
	State 27
		x_assign_2_load_20 : 1
		x_assign_2_load_21 : 1
	State 28
		x_assign_2_load_22 : 1
		x_assign_2_load_23 : 1
	State 29
		x_assign_2_load_24 : 1
		x_assign_2_load_25 : 1
	State 30
		x_assign_2_load_26 : 1
		x_assign_2_load_27 : 1
	State 31
		x_assign_2_load_28 : 1
		x_assign_2_load_29 : 1
	State 32
		x_assign_2_load_30 : 1
		x_assign_2_load_31 : 1
	State 33
		call_ln78 : 1
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                     grp_conv2d_1_fu_415                     |    10   | 35.2277 |   2649  |   3118  |
|          |         grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427        |    0    |  1.588  |   153   |    95   |
|          |                    grp_maxpool2d_1_fu_433                   |    0    |  6.352  |   428   |   848   |
|          |                     grp_conv2d_2_fu_439                     |    12   | 43.1972 |   6389  |   6913  |
|   call   |        grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449        |    0    |  1.588  |   151   |    94   |
|          |                     grp_maxpool2d_fu_455                    |    0    |  6.352  |   419   |   842   |
|          | grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461 |    6    | 11.3546 |   817   |   910   |
|          |        grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471        |    0    |  1.588  |   140   |    95   |
|          |         grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477         |    12   | 28.3824 |   4891  |   2742  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                             |    40   |  135.63 |  16037  |  15657  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| vla104_i |    4   |    0   |    0   |    0   |
| vla135_i |   12   |    0   |    0   |    0   |
| vla166_i |    1   |    0   |    0   |    0   |
|  vla1_i  |    8   |    0   |    0   |    0   |
|  vla42_i |   24   |    0   |    0   |    0   |
|  vla73_i |    2   |    0   |    0   |    0   |
| x_assign |    1   |    0   |    0   |    0   |
|x_assign_2|    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   54   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|x_assign_2_addr_10_reg_621|    5   |
|x_assign_2_addr_11_reg_626|    5   |
|x_assign_2_addr_12_reg_641|    5   |
|x_assign_2_addr_13_reg_646|    5   |
|x_assign_2_addr_14_reg_661|    5   |
|x_assign_2_addr_15_reg_666|    5   |
|x_assign_2_addr_16_reg_681|    5   |
|x_assign_2_addr_17_reg_686|    5   |
|x_assign_2_addr_18_reg_701|    5   |
|x_assign_2_addr_19_reg_706|    5   |
| x_assign_2_addr_1_reg_526|    5   |
|x_assign_2_addr_20_reg_721|    5   |
|x_assign_2_addr_21_reg_726|    5   |
|x_assign_2_addr_22_reg_741|    5   |
|x_assign_2_addr_23_reg_746|    5   |
|x_assign_2_addr_24_reg_761|    5   |
|x_assign_2_addr_25_reg_766|    5   |
|x_assign_2_addr_26_reg_781|    5   |
|x_assign_2_addr_27_reg_786|    5   |
|x_assign_2_addr_28_reg_801|    5   |
|x_assign_2_addr_29_reg_806|    5   |
| x_assign_2_addr_2_reg_541|    5   |
|x_assign_2_addr_30_reg_821|    5   |
|x_assign_2_addr_31_reg_826|    5   |
| x_assign_2_addr_3_reg_546|    5   |
| x_assign_2_addr_4_reg_561|    5   |
| x_assign_2_addr_5_reg_566|    5   |
| x_assign_2_addr_6_reg_581|    5   |
| x_assign_2_addr_7_reg_586|    5   |
| x_assign_2_addr_8_reg_601|    5   |
| x_assign_2_addr_9_reg_606|    5   |
|  x_assign_2_addr_reg_521 |    5   |
|x_assign_2_load_10_reg_631|   32   |
|x_assign_2_load_11_reg_636|   32   |
|x_assign_2_load_12_reg_651|   32   |
|x_assign_2_load_13_reg_656|   32   |
|x_assign_2_load_14_reg_671|   32   |
|x_assign_2_load_15_reg_676|   32   |
|x_assign_2_load_16_reg_691|   32   |
|x_assign_2_load_17_reg_696|   32   |
|x_assign_2_load_18_reg_711|   32   |
|x_assign_2_load_19_reg_716|   32   |
| x_assign_2_load_1_reg_536|   32   |
|x_assign_2_load_20_reg_731|   32   |
|x_assign_2_load_21_reg_736|   32   |
|x_assign_2_load_22_reg_751|   32   |
|x_assign_2_load_23_reg_756|   32   |
|x_assign_2_load_24_reg_771|   32   |
|x_assign_2_load_25_reg_776|   32   |
|x_assign_2_load_26_reg_791|   32   |
|x_assign_2_load_27_reg_796|   32   |
|x_assign_2_load_28_reg_811|   32   |
|x_assign_2_load_29_reg_816|   32   |
| x_assign_2_load_2_reg_551|   32   |
|x_assign_2_load_30_reg_831|   32   |
|x_assign_2_load_31_reg_836|   32   |
| x_assign_2_load_3_reg_556|   32   |
| x_assign_2_load_4_reg_571|   32   |
| x_assign_2_load_5_reg_576|   32   |
| x_assign_2_load_6_reg_591|   32   |
| x_assign_2_load_7_reg_596|   32   |
| x_assign_2_load_8_reg_611|   32   |
| x_assign_2_load_9_reg_616|   32   |
|  x_assign_2_load_reg_531 |   32   |
+--------------------------+--------+
|           Total          |  1184  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_157              |  p0  |  32  |   5  |   160  ||   142   |
|              grp_access_fu_157              |  p2  |  32  |   0  |    0   ||   142   |
| grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477 |  p32 |   2  |  32  |   64   ||    9    |
| grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477 |  p33 |   2  |  32  |   64   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   288  ||  9.586  ||   302   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   40   |   135  |  16037 |  15657 |    -   |
|   Memory  |   54   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   302  |    -   |
|  Register |    -   |    -   |    -   |  1184  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   54   |   40   |   145  |  17221 |  15959 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
