{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612000602776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612000602776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 30 17:56:42 2021 " "Processing started: Sat Jan 30 17:56:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612000602776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612000602776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612000602776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1612000603017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_io.v 1 1 " "Found 1 design units, including 1 entities, in source file user_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_io " "Found entity 1: user_io" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612000603056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612000603056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612000603060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612000603060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BORDER border pong.v(58) " "Verilog HDL Declaration information at pong.v(58): object \"BORDER\" differs only in case from object \"border\" in the same scope" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612000603062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 1 1 " "Found 1 design units, including 1 entities, in source file pong.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612000603063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612000603063 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_clock pong.v(203) " "Verilog HDL Implicit Net warning at pong.v(203): created implicit net for \"pixel_clock\"" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000603063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1612000603090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(74) " "Verilog HDL assignment warning at pong.v(74): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603091 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(75) " "Verilog HDL assignment warning at pong.v(75): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603091 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(81) " "Verilog HDL assignment warning at pong.v(81): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603091 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(85) " "Verilog HDL assignment warning at pong.v(85): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603091 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(89) " "Verilog HDL assignment warning at pong.v(89): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603092 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(93) " "Verilog HDL assignment warning at pong.v(93): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603092 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(138) " "Verilog HDL assignment warning at pong.v(138): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603092 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(139) " "Verilog HDL assignment warning at pong.v(139): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603092 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(142) " "Verilog HDL assignment warning at pong.v(142): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603093 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(143) " "Verilog HDL assignment warning at pong.v(143): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603093 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(146) " "Verilog HDL assignment warning at pong.v(146): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603093 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(147) " "Verilog HDL assignment warning at pong.v(147): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603093 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(156) " "Verilog HDL assignment warning at pong.v(156): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603093 "|pong"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong.v(167) " "Verilog HDL assignment warning at pong.v(167): truncated value with size 32 to match size of target (10)" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603093 "|pong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_io user_io:user_io " "Elaborating entity \"user_io\" for hierarchy \"user_io:user_io\"" {  } { { "pong.v" "user_io" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603107 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "spi_sck user_io.v(88) " "Verilog HDL warning at user_io.v(88): assignments to spi_sck create a combinational loop" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 88 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1612000603109 "|pong|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(162) " "Verilog HDL assignment warning at user_io.v(162): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603110 "|pong|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(227) " "Verilog HDL assignment warning at user_io.v(227): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603110 "|pong|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 user_io.v(292) " "Verilog HDL assignment warning at user_io.v(292): truncated value with size 32 to match size of target (6)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603111 "|pong|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 user_io.v(303) " "Verilog HDL assignment warning at user_io.v(303): truncated value with size 32 to match size of target (6)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603111 "|pong|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(353) " "Verilog HDL assignment warning at user_io.v(353): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603112 "|pong|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(359) " "Verilog HDL assignment warning at user_io.v(359): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612000603112 "|pong|user_io:user_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "pong.v" "pll" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000603198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 44 " "Parameter \"clk0_divide_by\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 41 " "Parameter \"clk0_multiply_by\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603199 ""}  } { { "pll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612000603199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612000603258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612000603258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612000603259 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "user_io:user_io\|spi_sck~synth " "Found clock multiplexer user_io:user_io\|spi_sck~synth" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 88 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1612000603465 "|pong|user_io:user_io|spi_sck"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1612000603465 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1612000603702 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_nCS VCC " "Pin \"SDRAM_nCS\" is stuck at VCC" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1612000603785 "|pong|SDRAM_nCS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1612000603785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1612000603902 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[1\] " "Logic cell \"user_io:user_io\|serial_out_byte\[1\]\"" {  } { { "user_io.v" "serial_out_byte\[1\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[2\] " "Logic cell \"user_io:user_io\|serial_out_byte\[2\]\"" {  } { { "user_io.v" "serial_out_byte\[2\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[3\] " "Logic cell \"user_io:user_io\|serial_out_byte\[3\]\"" {  } { { "user_io.v" "serial_out_byte\[3\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[0\] " "Logic cell \"user_io:user_io\|serial_out_byte\[0\]\"" {  } { { "user_io.v" "serial_out_byte\[0\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[5\] " "Logic cell \"user_io:user_io\|serial_out_byte\[5\]\"" {  } { { "user_io.v" "serial_out_byte\[5\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[6\] " "Logic cell \"user_io:user_io\|serial_out_byte\[6\]\"" {  } { { "user_io.v" "serial_out_byte\[6\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[7\] " "Logic cell \"user_io:user_io\|serial_out_byte\[7\]\"" {  } { { "user_io.v" "serial_out_byte\[7\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[4\] " "Logic cell \"user_io:user_io\|serial_out_byte\[4\]\"" {  } { { "user_io.v" "serial_out_byte\[4\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[7\] " "Logic cell \"user_io:user_io\|spi_sck_D\[7\]\"" {  } { { "user_io.v" "spi_sck_D\[7\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[6\] " "Logic cell \"user_io:user_io\|spi_sck_D\[6\]\"" {  } { { "user_io.v" "spi_sck_D\[6\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[5\] " "Logic cell \"user_io:user_io\|spi_sck_D\[5\]\"" {  } { { "user_io.v" "spi_sck_D\[5\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[4\] " "Logic cell \"user_io:user_io\|spi_sck_D\[4\]\"" {  } { { "user_io.v" "spi_sck_D\[4\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[3\] " "Logic cell \"user_io:user_io\|spi_sck_D\[3\]\"" {  } { { "user_io.v" "spi_sck_D\[3\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[2\] " "Logic cell \"user_io:user_io\|spi_sck_D\[2\]\"" {  } { { "user_io.v" "spi_sck_D\[2\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[1\] " "Logic cell \"user_io:user_io\|spi_sck_D\[1\]\"" {  } { { "user_io.v" "spi_sck_D\[1\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[0\] " "Logic cell \"user_io:user_io\|spi_sck_D\[0\]\"" {  } { { "user_io.v" "spi_sck_D\[0\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604227 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1612000604227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.map.smsg " "Generated suppressed messages file F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1612000604257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1612000604351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604351 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000604389 "|pong|CLOCK_27[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1612000604389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "392 " "Implemented 392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1612000604389 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1612000604389 ""} { "Info" "ICUT_CUT_TM_LCELLS" "364 " "Implemented 364 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1612000604389 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1612000604389 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1612000604389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612000604408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 30 17:56:44 2021 " "Processing ended: Sat Jan 30 17:56:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612000604408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612000604408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612000604408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612000604408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612000605708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612000605708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 30 17:56:45 2021 " "Processing started: Sat Jan 30 17:56:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612000605708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1612000605708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1612000605708 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1612000605787 ""}
{ "Info" "0" "" "Project  = pong" {  } {  } 0 0 "Project  = pong" 0 0 "Fitter" 0 0 1612000605788 ""}
{ "Info" "0" "" "Revision = pong" {  } {  } 0 0 "Revision = pong" 0 0 "Fitter" 0 0 1612000605788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1612000605828 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pong EP4CE22F17I7 " "Selected device EP4CE22F17I7 for design \"pong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1612000605880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612000605922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612000605922 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 41 44 0 0 " "Implementing clock multiplication of 41, clock division of 44, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1612000605972 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1612000605972 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1612000605989 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17A7 " "Device EP4CE10F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612000606178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C7 " "Device EP4CE10F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612000606178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17I7 " "Device EP4CE10F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612000606178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17A7 " "Device EP4CE6F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612000606178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C7 " "Device EP4CE6F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612000606178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17I7 " "Device EP4CE6F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612000606178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17A7 " "Device EP4CE15F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612000606178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C7 " "Device EP4CE15F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612000606178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17I7 " "Device EP4CE15F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612000606178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17A7 " "Device EP4CE22F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612000606178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C7 " "Device EP4CE22F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612000606178 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1612000606178 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 835 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612000606179 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612000606179 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612000606179 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1612000606180 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 27 " "No exact pin location assignment(s) for 6 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[4\] " "Pin VGA_R\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_R[4] } } } { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 18 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612000606585 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[5\] " "Pin VGA_R\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_R[5] } } } { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 18 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612000606585 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[4\] " "Pin VGA_G\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_G[4] } } } { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 19 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612000606585 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[5\] " "Pin VGA_G\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_G[5] } } } { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 19 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612000606585 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[4\] " "Pin VGA_B\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_B[4] } } } { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612000606585 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[5\] " "Pin VGA_B\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_B[5] } } } { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612000606585 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1612000606585 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pong.sdc " "Synopsys Design Constraints File file not found: 'pong.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1612000606790 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1612000606790 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1612000606791 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "user_io\|spi_sck~0\|combout " "Node \"user_io\|spi_sck~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000606792 ""} { "Warning" "WSTA_SCC_NODE" "user_io\|spi_sck~0\|datac " "Node \"user_io\|spi_sck~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000606792 ""}  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 88 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612000606792 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1612000606794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1612000606794 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1612000606795 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1612000606795 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612000606795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612000606795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037  CLOCK_27\[0\] " "  37.037  CLOCK_27\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612000606795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.747 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.747 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612000606795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      SPI_SCK " "   1.000      SPI_SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612000606795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  VGA_VS~reg0 " "   1.000  VGA_VS~reg0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612000606795 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1612000606795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612000606812 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/db/pll_altpll.v" 77 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612000606812 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "user_io:user_io\|spi_sck~0  " "Automatically promoted node user_io:user_io\|spi_sck~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612000606812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:user_io\|spi_sck~0 " "Destination node user_io:user_io\|spi_sck~0" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 88 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|spi_sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 786 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612000606812 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1612000606812 ""}  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 88 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|spi_sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 786 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612000606812 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_VS~reg0  " "Automatically promoted node VGA_VS~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612000606812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Destination node VGA_VS~output" {  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 17 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_VS~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 808 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612000606812 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1612000606812 ""}  } { { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 163 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_VS~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612000606812 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1612000607064 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612000607064 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612000607064 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612000607065 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612000607066 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1612000607066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1612000607066 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1612000607067 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1612000607336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1612000607337 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1612000607337 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1612000607340 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1612000607340 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1612000607340 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612000607341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612000607341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 14 11 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612000607341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 5 15 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612000607341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612000607341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612000607341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612000607341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612000607341 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1612000607341 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1612000607341 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_L " "Node \"AUDIO_L\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_L" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_R " "Node \"AUDIO_R\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50\[0\] " "Node \"CLOCK_50\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50\[1\] " "Node \"CLOCK_50\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED " "Node \"LED\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[0\] " "Node \"SDRAM_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[10\] " "Node \"SDRAM_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[11\] " "Node \"SDRAM_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[12\] " "Node \"SDRAM_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[1\] " "Node \"SDRAM_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[2\] " "Node \"SDRAM_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[3\] " "Node \"SDRAM_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[4\] " "Node \"SDRAM_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[5\] " "Node \"SDRAM_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[6\] " "Node \"SDRAM_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[7\] " "Node \"SDRAM_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[8\] " "Node \"SDRAM_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[9\] " "Node \"SDRAM_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA\[0\] " "Node \"SDRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA\[1\] " "Node \"SDRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CKE " "Node \"SDRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CLK " "Node \"SDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQMH " "Node \"SDRAM_DQMH\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQMH" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQML " "Node \"SDRAM_DQML\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQML" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[0\] " "Node \"SDRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[10\] " "Node \"SDRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[11\] " "Node \"SDRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[12\] " "Node \"SDRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[13\] " "Node \"SDRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[14\] " "Node \"SDRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[15\] " "Node \"SDRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[1\] " "Node \"SDRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[2\] " "Node \"SDRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[3\] " "Node \"SDRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[4\] " "Node \"SDRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[5\] " "Node \"SDRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[6\] " "Node \"SDRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[7\] " "Node \"SDRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[8\] " "Node \"SDRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[9\] " "Node \"SDRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_nCAS " "Node \"SDRAM_nCAS\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_nCAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_nRAS " "Node \"SDRAM_nRAS\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_nRAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_nWE " "Node \"SDRAM_nWE\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_nWE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_SS2 " "Node \"SPI_SS2\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_SS3 " "Node \"SPI_SS3\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_SS4 " "Node \"SPI_SS4\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RX " "Node \"UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TX " "Node \"UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612000607357 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1612000607357 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612000607360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1612000607963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612000608097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1612000608105 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1612000608388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612000608388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1612000608685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1612000609630 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1612000609630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612000609932 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1612000609955 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612000609999 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612000610156 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612000610199 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612000610405 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612000610712 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1612000611042 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27\[1\] 3.3-V LVTTL T9 " "Pin CLOCK_27\[1\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLOCK_27[1] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } } { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 7 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612000611092 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DO 3.3-V LVTTL N3 " "Pin SPI_DO uses I/O standard 3.3-V LVTTL at N3" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_DO } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DO" } } } } { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 11 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612000611092 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27\[0\] 3.3-V LVTTL R9 " "Pin CLOCK_27\[0\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLOCK_27[0] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } } { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 7 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612000611092 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DI 3.3-V LVTTL L7 " "Pin SPI_DI uses I/O standard 3.3-V LVTTL at L7" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_DI } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 12 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612000611092 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCK 3.3-V LVTTL R1 " "Pin SPI_SCK uses I/O standard 3.3-V LVTTL at R1" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 13 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612000611092 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1612000611092 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONF_DATA0 3.3-V LVTTL H2 " "Pin CONF_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { CONF_DATA0 } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONF_DATA0" } } } } { "pong.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.v" 14 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONF_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612000611093 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1612000611093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.fit.smsg " "Generated suppressed messages file F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/pong.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1612000611181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5456 " "Peak virtual memory: 5456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612000611488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 30 17:56:51 2021 " "Processing ended: Sat Jan 30 17:56:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612000611488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612000611488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612000611488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1612000611488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1612000612500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612000612501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 30 17:56:52 2021 " "Processing started: Sat Jan 30 17:56:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612000612501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1612000612501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1612000612501 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1612000613385 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1612000613414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612000613723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 30 17:56:53 2021 " "Processing ended: Sat Jan 30 17:56:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612000613723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612000613723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612000613723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1612000613723 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1612000614468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1612000615164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 30 17:56:54 2021 " "Processing started: Sat Jan 30 17:56:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612000615165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612000615165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pong -c pong " "Command: quartus_sta pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612000615165 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1612000615260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1612000615366 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1612000615415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1612000615415 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pong.sdc " "Synopsys Design Constraints File file not found: 'pong.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1612000615645 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1612000615645 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27\[0\] CLOCK_27\[0\] " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27\[0\] CLOCK_27\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615646 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 44 -multiply_by 41 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 44 -multiply_by 41 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615646 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615646 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1612000615646 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_VS~reg0 VGA_VS~reg0 " "create_clock -period 1.000 -name VGA_VS~reg0 VGA_VS~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615647 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_SCK SPI_SCK " "create_clock -period 1.000 -name SPI_SCK SPI_SCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615647 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615647 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "user_io\|spi_sck~0\|combout " "Node \"user_io\|spi_sck~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000615647 ""} { "Warning" "WSTA_SCC_NODE" "user_io\|spi_sck~0\|dataa " "Node \"user_io\|spi_sck~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612000615647 ""}  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/pong/lektion3/user_io.v" 88 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1612000615647 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1612000615788 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615789 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1612000615790 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1612000615807 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1612000615828 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1612000615828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.159 " "Worst-case setup slack is -9.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.159      -239.164 SPI_SCK  " "   -9.159      -239.164 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.565      -155.611 VGA_VS~reg0  " "   -7.565      -155.611 VGA_VS~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.208         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.208         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000615863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.039 " "Worst-case hold slack is -1.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.039        -6.339 SPI_SCK  " "   -1.039        -6.339 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413         0.000 VGA_VS~reg0  " "    0.413         0.000 VGA_VS~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.631         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000615908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.435 " "Worst-case recovery slack is -4.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.435       -26.590 SPI_SCK  " "   -4.435       -26.590 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000615911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.970 " "Worst-case removal slack is -1.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.970       -11.780 SPI_SCK  " "   -1.970       -11.780 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000615914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.313 " "Worst-case minimum pulse width slack is -3.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.313      -611.614 SPI_SCK  " "   -3.313      -611.614 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -43.690 VGA_VS~reg0  " "   -1.285       -43.690 VGA_VS~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.326         0.000 CLOCK_27\[0\]  " "   18.326         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.588         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.588         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000615916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000615916 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1612000616116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1612000616137 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1612000616419 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616479 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1612000616500 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1612000616500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.377 " "Worst-case setup slack is -8.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.377      -217.484 SPI_SCK  " "   -8.377      -217.484 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.885      -140.016 VGA_VS~reg0  " "   -6.885      -140.016 VGA_VS~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.619         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.619         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000616531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.768 " "Worst-case hold slack is -0.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.768        -4.364 SPI_SCK  " "   -0.768        -4.364 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363         0.000 VGA_VS~reg0  " "    0.363         0.000 VGA_VS~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.589         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000616537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.136 " "Worst-case recovery slack is -4.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.136       -24.801 SPI_SCK  " "   -4.136       -24.801 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000616544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.588 " "Worst-case removal slack is -1.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588        -9.478 SPI_SCK  " "   -1.588        -9.478 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000616548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -554.829 SPI_SCK  " "   -3.000      -554.829 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -43.690 VGA_VS~reg0  " "   -1.285       -43.690 VGA_VS~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.311         0.000 CLOCK_27\[0\]  " "   18.311         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.587         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.587         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000616570 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1612000616794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616968 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1612000616969 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1612000616969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.979 " "Worst-case setup slack is -3.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.979       -90.712 SPI_SCK  " "   -3.979       -90.712 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.824       -53.282 VGA_VS~reg0  " "   -2.824       -53.282 VGA_VS~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.515         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.515         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000616990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.905 " "Worst-case hold slack is -0.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.905        -5.955 SPI_SCK  " "   -0.905        -5.955 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 VGA_VS~reg0  " "    0.187         0.000 VGA_VS~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.278         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000616998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000616998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.178 " "Worst-case recovery slack is -1.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000617005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000617005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.178        -7.058 SPI_SCK  " "   -1.178        -7.058 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000617005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000617005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.335 " "Worst-case removal slack is -1.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000617010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000617010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.335        -7.990 SPI_SCK  " "   -1.335        -7.990 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000617010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000617010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000617016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000617016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -269.721 SPI_SCK  " "   -3.000      -269.721 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000617016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -34.000 VGA_VS~reg0  " "   -1.000       -34.000 VGA_VS~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000617016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.935         0.000 CLOCK_27\[0\]  " "   17.935         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000617016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.655         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.655         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612000617016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612000617016 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1612000618010 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1612000618011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612000618162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 30 17:56:58 2021 " "Processing ended: Sat Jan 30 17:56:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612000618162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612000618162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612000618162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612000618162 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus II Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612000621159 ""}
