<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: svt_usb_pipe4_dut_mac_if</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_svt_usb_pipe4_dut_mac_if'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_svt_usb_pipe4_dut_mac_if')">svt_usb_pipe4_dut_mac_if</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.01</td>
<td class="s5 cl rt"><a href="mod2676.html#Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod2676.html#Cond" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2676.html#Branch" > 29.03</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_usb_pipe4_dut_mac_if.svi')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_usb_pipe4_dut_mac_if.svi</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2676.html#inst_tag_234565"  onclick="showContent('inst_tag_234565')">config_ss_tb.config_ss_env_intf.host_usb_if.pipe4_dut_mac_if</a></td>
<td class="s4 cl rt"> 43.01</td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234565_Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234565_Cond" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2676.html#inst_tag_234565_Branch" > 29.03</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2676.html#inst_tag_234566"  onclick="showContent('inst_tag_234566')">config_ss_tb.config_ss_env_intf.host_usb_if.pipe4_dut_mac_lane1_if</a></td>
<td class="s4 cl rt"> 43.01</td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234566_Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234566_Cond" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2676.html#inst_tag_234566_Branch" > 29.03</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2676.html#inst_tag_234567"  onclick="showContent('inst_tag_234567')">config_ss_tb.config_ss_env_intf.dev_usb_if.pipe4_dut_mac_if</a></td>
<td class="s4 cl rt"> 43.01</td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234567_Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234567_Cond" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2676.html#inst_tag_234567_Branch" > 29.03</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2676.html#inst_tag_234568"  onclick="showContent('inst_tag_234568')">config_ss_tb.config_ss_env_intf.dev_usb_if.pipe4_dut_mac_lane1_if</a></td>
<td class="s4 cl rt"> 43.01</td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234568_Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234568_Cond" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2676.html#inst_tag_234568_Branch" > 29.03</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_234565'>
<hr>
<a name="inst_tag_234565"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_234565" >config_ss_tb.config_ss_env_intf.host_usb_if.pipe4_dut_mac_if</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.01</td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234565_Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234565_Cond" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2676.html#inst_tag_234565_Branch" > 29.03</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.01</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.03</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33945" >host_usb_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_234566'>
<hr>
<a name="inst_tag_234566"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_234566" >config_ss_tb.config_ss_env_intf.host_usb_if.pipe4_dut_mac_lane1_if</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.01</td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234566_Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234566_Cond" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2676.html#inst_tag_234566_Branch" > 29.03</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.01</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.03</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33945" >host_usb_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_234567'>
<hr>
<a name="inst_tag_234567"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_234567" >config_ss_tb.config_ss_env_intf.dev_usb_if.pipe4_dut_mac_if</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.01</td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234567_Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234567_Cond" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2676.html#inst_tag_234567_Branch" > 29.03</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.01</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.03</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33946" >dev_usb_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_234568'>
<hr>
<a name="inst_tag_234568"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_234568" >config_ss_tb.config_ss_env_intf.dev_usb_if.pipe4_dut_mac_lane1_if</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.01</td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234568_Line" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod2676.html#inst_tag_234568_Cond" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2676.html#inst_tag_234568_Branch" > 29.03</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.01</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.03</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33946" >dev_usb_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_svt_usb_pipe4_dut_mac_if'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2676.html" >svt_usb_pipe4_dut_mac_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>38</td><td>19</td><td>50.00</td></tr>
<tr class="s8"><td class="lf">INITIAL</td><td>433</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>460</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>478</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>501</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>511</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>530</td><td>5</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
432                       initial begin
433        1/1              pclk_reg = 0;
434        1/1              rxclk_reg = 0;
435        1/1              max_pclk_reg = 0;
436        1/1              pclk_enabled = 0;
437                         // Default data rate set to SS
438        1/1              ess_operating_rate = 2'b00;
439        1/1              pclk_data_width = `SVT_USB_MAX_PIPE_DATA_WIDTH;
440        1/1              case (pclk_data_width)
441        1/1                40: DataBusWidth = 2'b00;
442        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
443        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
444        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
445                         endcase
446        1/1              clk_count = 0;
447        1/1              rxclk_clk_count=0;
448        1/1              clk_toggle_count = pclk_data_width;
449        1/1              max_pclk_count = 0;
450        1/1              max_pclk_toggle_count = 10;
451                       end
452                     
453                       //--------------------------------------------
454                       // Detection of data bus width change
455                       //--------------------------------------------
456                       always @ (pclk_data_width) begin
457                     `ifdef SVT_USB_TEST_SUITE_20_BIT_500MHZ_PIPE_SERDES_MODE
458                         clk_toggle_count = (ess_operating_rate == 2'b01) ?  pclk_data_width/2 : pclk_data_width;
459                     `else
460        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
461                     `endif
462        1/1              max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
463        1/1              case (pclk_data_width)
464        1/1                40: DataBusWidth = 2'b00;
465        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
466        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
467        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
468                         endcase
469                       end
470                     
471                       //--------------------------------------------
472                       // Detection of data rate change
473                       //--------------------------------------------
474                       always @ (ess_operating_rate) begin
475                     `ifdef SVT_USB_TEST_SUITE_20_BIT_500MHZ_PIPE_SERDES_MODE
476                         clk_toggle_count = (ess_operating_rate == 2'b01) ?  pclk_data_width/2 : pclk_data_width;
477                     `else
478        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
479                     `endif   
480        1/1              max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
481                       end
482                       
483                       //--------------------------------------------
484                       // Generation of VIP heartbeat and PCLK   
485                       //--------------------------------------------
486                       // This code divides down the bit-rate input
487                       // clock (CLK) to generate a properly scaled
488                       // parallel interface clock (PCLK) based on
489                       // the width of the parallel data bus and 
490                       // operating rate (Gen1/5Ghz or GEN2/10Ghz) .
491                       //  Width :  CLK Freq.  : Data Rate: PCLK Freq. 
492                       //   8-bit:  10Ghz      :    5Gz   :  500 Mhz
493                       //  16-bit:  10Ghz      :    5Gz   :  250 Mhz
494                       //  32-bit:  10Ghz      :    5Gz   :  125 Mhz
495                       //   8-bit:  10Ghz      :   10Gz   : 1250 Mhz
496                       //  16-bit:  10Ghz      :   10Gz   :  625 Mhz
497                       //  32-bit:  10Ghz      :   10Gz   :  312.5 Mhz
498                       //
499                       //--------------------------------------------
500                       always @ (posedge CLK) begin
501        <font color = "red">0/1     ==>      if (clk_count &gt;= clk_toggle_count) begin</font>
502        <font color = "red">0/1     ==>        clk_count = 1;</font>
503        <font color = "red">0/1     ==>        pclk_reg = ~pclk_reg;</font>
504                         end else begin
505        <font color = "red">0/1     ==>        clk_count = clk_count + 1;</font>
506                         end
507                       end
508                     
509                       //generating Rxclk
510                       always @ (posedge CLK) begin
511        <font color = "red">0/1     ==>      if (rxclk_clk_count &gt;= clk_toggle_count) begin</font>
512        <font color = "red">0/1     ==>        rxclk_clk_count = 1;</font>
513        <font color = "red">0/1     ==>        rxclk_reg = ~rxclk_reg;</font>
514                         end else begin
515        <font color = "red">0/1     ==>        rxclk_clk_count = rxclk_clk_count + 1;</font>
516                         end
517                       end
518                     
519                       //--------------------------------------------
520                       // This code divides down the bit-rate input
521                       // clock (CLK) to generate a properly scaled
522                       // parallel interface clock MaxPCLK based on
523                       // the operating rate (Gen1/5Ghz or GEN2/10Ghz) .
524                       //  CLK Freq.  : Data Rate: Max PCLK Freq. 
525                       //  10Ghz      :    5Gz   :  500 Mhz
526                       //  10Ghz      :   10Gz   : 1250 Mhz
527                       //
528                       //--------------------------------------------
529                       always @ (posedge CLK) begin
530        <font color = "red">0/1     ==>      if (generate_max_pclk) begin</font>
531        <font color = "red">0/1     ==>        if (max_pclk_count &gt;= max_pclk_toggle_count) begin</font>
532        <font color = "red">0/1     ==>          max_pclk_count = 1;</font>
533        <font color = "red">0/1     ==>          max_pclk_reg = ~max_pclk_reg;</font>
534                           end else begin
535        <font color = "red">0/1     ==>          max_pclk_count = max_pclk_count + 1;</font>
536                           end
537                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2676.html" >svt_usb_pipe4_dut_mac_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       460
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       462
 EXPRESSION ((ess_operating_rate == 2'b1) ? 4 : 10)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       478
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       480
 EXPRESSION ((ess_operating_rate == 2'b1) ? 4 : 10)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       540
 EXPRESSION (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       540
 SUB-EXPRESSION (pclk_enabled ? pclk_reg : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       541
 EXPRESSION (generate_rxclk ? rxclk_reg : 1'bz)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       543
 EXPRESSION (generate_max_pclk ? (pclk_enabled ? max_pclk_reg : 1'b0) : 1'bz)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       543
 SUB-EXPRESSION (pclk_enabled ? max_pclk_reg : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2676.html" >svt_usb_pipe4_dut_mac_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">31</td>
<td class="rt">9</td>
<td class="rt">29.03 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">540</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">541</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">543</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">440</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">460</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">463</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">478</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">480</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">501</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">511</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">530</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
540          assign PCLK = (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz);
                                          <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                          <font color = "red">==></font>  
                                          <font color = "red">==></font>             <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
541          assign RxClk = (generate_rxclk ? rxclk_reg : 1'bz);
                                            <font color = "red">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
543          assign MaxPCLK = (generate_max_pclk ? (pclk_enabled ? max_pclk_reg : 1'b0) : 1'bz);
                                                 <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>             <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
440            case (pclk_data_width)
               <font color = "red">-1-</font>  
441              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
442              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
443              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
444              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
460            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
462            max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
463            case (pclk_data_width)
               <font color = "red">-1-</font>  
464              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
465              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
466              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
467              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
478            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
480            max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
501            if (clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
502              clk_count = 1;
           <font color = "red">      ==></font>
503              pclk_reg = ~pclk_reg;
504            end else begin
505              clk_count = clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
511            if (rxclk_clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
512              rxclk_clk_count = 1;
           <font color = "red">      ==></font>
513              rxclk_reg = ~rxclk_reg;
514            end else begin
515              rxclk_clk_count = rxclk_clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
530            if (generate_max_pclk) begin
               <font color = "red">-1-</font>  
531              if (max_pclk_count >= max_pclk_toggle_count) begin
                 <font color = "red">-2-</font>  
532                max_pclk_count = 1;
           <font color = "red">        ==></font>
533                max_pclk_reg = ~max_pclk_reg;
534              end else begin
535                max_pclk_count = max_pclk_count + 1;
           <font color = "red">        ==></font>
536              end
537            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_234565'>
<a name="inst_tag_234565_Line"></a>
<b>Line Coverage for Instance : <a href="mod2676.html#inst_tag_234565" >config_ss_tb.config_ss_env_intf.host_usb_if.pipe4_dut_mac_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>38</td><td>19</td><td>50.00</td></tr>
<tr class="s8"><td class="lf">INITIAL</td><td>433</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>460</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>478</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>501</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>511</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>530</td><td>5</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
432                       initial begin
433        1/1              pclk_reg = 0;
434        1/1              rxclk_reg = 0;
435        1/1              max_pclk_reg = 0;
436        1/1              pclk_enabled = 0;
437                         // Default data rate set to SS
438        1/1              ess_operating_rate = 2'b00;
439        1/1              pclk_data_width = `SVT_USB_MAX_PIPE_DATA_WIDTH;
440        1/1              case (pclk_data_width)
441        1/1                40: DataBusWidth = 2'b00;
442        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
443        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
444        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
445                         endcase
446        1/1              clk_count = 0;
447        1/1              rxclk_clk_count=0;
448        1/1              clk_toggle_count = pclk_data_width;
449        1/1              max_pclk_count = 0;
450        1/1              max_pclk_toggle_count = 10;
451                       end
452                     
453                       //--------------------------------------------
454                       // Detection of data bus width change
455                       //--------------------------------------------
456                       always @ (pclk_data_width) begin
457                     `ifdef SVT_USB_TEST_SUITE_20_BIT_500MHZ_PIPE_SERDES_MODE
458                         clk_toggle_count = (ess_operating_rate == 2'b01) ?  pclk_data_width/2 : pclk_data_width;
459                     `else
460        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
461                     `endif
462        1/1              max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
463        1/1              case (pclk_data_width)
464        1/1                40: DataBusWidth = 2'b00;
465        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
466        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
467        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
468                         endcase
469                       end
470                     
471                       //--------------------------------------------
472                       // Detection of data rate change
473                       //--------------------------------------------
474                       always @ (ess_operating_rate) begin
475                     `ifdef SVT_USB_TEST_SUITE_20_BIT_500MHZ_PIPE_SERDES_MODE
476                         clk_toggle_count = (ess_operating_rate == 2'b01) ?  pclk_data_width/2 : pclk_data_width;
477                     `else
478        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
479                     `endif   
480        1/1              max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
481                       end
482                       
483                       //--------------------------------------------
484                       // Generation of VIP heartbeat and PCLK   
485                       //--------------------------------------------
486                       // This code divides down the bit-rate input
487                       // clock (CLK) to generate a properly scaled
488                       // parallel interface clock (PCLK) based on
489                       // the width of the parallel data bus and 
490                       // operating rate (Gen1/5Ghz or GEN2/10Ghz) .
491                       //  Width :  CLK Freq.  : Data Rate: PCLK Freq. 
492                       //   8-bit:  10Ghz      :    5Gz   :  500 Mhz
493                       //  16-bit:  10Ghz      :    5Gz   :  250 Mhz
494                       //  32-bit:  10Ghz      :    5Gz   :  125 Mhz
495                       //   8-bit:  10Ghz      :   10Gz   : 1250 Mhz
496                       //  16-bit:  10Ghz      :   10Gz   :  625 Mhz
497                       //  32-bit:  10Ghz      :   10Gz   :  312.5 Mhz
498                       //
499                       //--------------------------------------------
500                       always @ (posedge CLK) begin
501        <font color = "red">0/1     ==>      if (clk_count &gt;= clk_toggle_count) begin</font>
502        <font color = "red">0/1     ==>        clk_count = 1;</font>
503        <font color = "red">0/1     ==>        pclk_reg = ~pclk_reg;</font>
504                         end else begin
505        <font color = "red">0/1     ==>        clk_count = clk_count + 1;</font>
506                         end
507                       end
508                     
509                       //generating Rxclk
510                       always @ (posedge CLK) begin
511        <font color = "red">0/1     ==>      if (rxclk_clk_count &gt;= clk_toggle_count) begin</font>
512        <font color = "red">0/1     ==>        rxclk_clk_count = 1;</font>
513        <font color = "red">0/1     ==>        rxclk_reg = ~rxclk_reg;</font>
514                         end else begin
515        <font color = "red">0/1     ==>        rxclk_clk_count = rxclk_clk_count + 1;</font>
516                         end
517                       end
518                     
519                       //--------------------------------------------
520                       // This code divides down the bit-rate input
521                       // clock (CLK) to generate a properly scaled
522                       // parallel interface clock MaxPCLK based on
523                       // the operating rate (Gen1/5Ghz or GEN2/10Ghz) .
524                       //  CLK Freq.  : Data Rate: Max PCLK Freq. 
525                       //  10Ghz      :    5Gz   :  500 Mhz
526                       //  10Ghz      :   10Gz   : 1250 Mhz
527                       //
528                       //--------------------------------------------
529                       always @ (posedge CLK) begin
530        <font color = "red">0/1     ==>      if (generate_max_pclk) begin</font>
531        <font color = "red">0/1     ==>        if (max_pclk_count &gt;= max_pclk_toggle_count) begin</font>
532        <font color = "red">0/1     ==>          max_pclk_count = 1;</font>
533        <font color = "red">0/1     ==>          max_pclk_reg = ~max_pclk_reg;</font>
534                           end else begin
535        <font color = "red">0/1     ==>          max_pclk_count = max_pclk_count + 1;</font>
536                           end
537                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_234565_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2676.html#inst_tag_234565" >config_ss_tb.config_ss_env_intf.host_usb_if.pipe4_dut_mac_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       460
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       462
 EXPRESSION ((ess_operating_rate == 2'b1) ? 4 : 10)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       478
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       480
 EXPRESSION ((ess_operating_rate == 2'b1) ? 4 : 10)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       540
 EXPRESSION (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       540
 SUB-EXPRESSION (pclk_enabled ? pclk_reg : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       541
 EXPRESSION (generate_rxclk ? rxclk_reg : 1'bz)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       543
 EXPRESSION (generate_max_pclk ? (pclk_enabled ? max_pclk_reg : 1'b0) : 1'bz)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       543
 SUB-EXPRESSION (pclk_enabled ? max_pclk_reg : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_234565_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2676.html#inst_tag_234565" >config_ss_tb.config_ss_env_intf.host_usb_if.pipe4_dut_mac_if</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">31</td>
<td class="rt">9</td>
<td class="rt">29.03 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">540</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">541</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">543</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">440</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">460</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">463</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">478</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">480</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">501</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">511</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">530</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
540          assign PCLK = (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz);
                                          <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                          <font color = "red">==></font>  
                                          <font color = "red">==></font>             <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
541          assign RxClk = (generate_rxclk ? rxclk_reg : 1'bz);
                                            <font color = "red">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
543          assign MaxPCLK = (generate_max_pclk ? (pclk_enabled ? max_pclk_reg : 1'b0) : 1'bz);
                                                 <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>             <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
440            case (pclk_data_width)
               <font color = "red">-1-</font>  
441              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
442              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
443              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
444              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
460            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
462            max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
463            case (pclk_data_width)
               <font color = "red">-1-</font>  
464              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
465              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
466              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
467              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
478            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
480            max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
501            if (clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
502              clk_count = 1;
           <font color = "red">      ==></font>
503              pclk_reg = ~pclk_reg;
504            end else begin
505              clk_count = clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
511            if (rxclk_clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
512              rxclk_clk_count = 1;
           <font color = "red">      ==></font>
513              rxclk_reg = ~rxclk_reg;
514            end else begin
515              rxclk_clk_count = rxclk_clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
530            if (generate_max_pclk) begin
               <font color = "red">-1-</font>  
531              if (max_pclk_count >= max_pclk_toggle_count) begin
                 <font color = "red">-2-</font>  
532                max_pclk_count = 1;
           <font color = "red">        ==></font>
533                max_pclk_reg = ~max_pclk_reg;
534              end else begin
535                max_pclk_count = max_pclk_count + 1;
           <font color = "red">        ==></font>
536              end
537            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_234566'>
<a name="inst_tag_234566_Line"></a>
<b>Line Coverage for Instance : <a href="mod2676.html#inst_tag_234566" >config_ss_tb.config_ss_env_intf.host_usb_if.pipe4_dut_mac_lane1_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>38</td><td>19</td><td>50.00</td></tr>
<tr class="s8"><td class="lf">INITIAL</td><td>433</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>460</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>478</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>501</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>511</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>530</td><td>5</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
432                       initial begin
433        1/1              pclk_reg = 0;
434        1/1              rxclk_reg = 0;
435        1/1              max_pclk_reg = 0;
436        1/1              pclk_enabled = 0;
437                         // Default data rate set to SS
438        1/1              ess_operating_rate = 2'b00;
439        1/1              pclk_data_width = `SVT_USB_MAX_PIPE_DATA_WIDTH;
440        1/1              case (pclk_data_width)
441        1/1                40: DataBusWidth = 2'b00;
442        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
443        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
444        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
445                         endcase
446        1/1              clk_count = 0;
447        1/1              rxclk_clk_count=0;
448        1/1              clk_toggle_count = pclk_data_width;
449        1/1              max_pclk_count = 0;
450        1/1              max_pclk_toggle_count = 10;
451                       end
452                     
453                       //--------------------------------------------
454                       // Detection of data bus width change
455                       //--------------------------------------------
456                       always @ (pclk_data_width) begin
457                     `ifdef SVT_USB_TEST_SUITE_20_BIT_500MHZ_PIPE_SERDES_MODE
458                         clk_toggle_count = (ess_operating_rate == 2'b01) ?  pclk_data_width/2 : pclk_data_width;
459                     `else
460        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
461                     `endif
462        1/1              max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
463        1/1              case (pclk_data_width)
464        1/1                40: DataBusWidth = 2'b00;
465        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
466        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
467        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
468                         endcase
469                       end
470                     
471                       //--------------------------------------------
472                       // Detection of data rate change
473                       //--------------------------------------------
474                       always @ (ess_operating_rate) begin
475                     `ifdef SVT_USB_TEST_SUITE_20_BIT_500MHZ_PIPE_SERDES_MODE
476                         clk_toggle_count = (ess_operating_rate == 2'b01) ?  pclk_data_width/2 : pclk_data_width;
477                     `else
478        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
479                     `endif   
480        1/1              max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
481                       end
482                       
483                       //--------------------------------------------
484                       // Generation of VIP heartbeat and PCLK   
485                       //--------------------------------------------
486                       // This code divides down the bit-rate input
487                       // clock (CLK) to generate a properly scaled
488                       // parallel interface clock (PCLK) based on
489                       // the width of the parallel data bus and 
490                       // operating rate (Gen1/5Ghz or GEN2/10Ghz) .
491                       //  Width :  CLK Freq.  : Data Rate: PCLK Freq. 
492                       //   8-bit:  10Ghz      :    5Gz   :  500 Mhz
493                       //  16-bit:  10Ghz      :    5Gz   :  250 Mhz
494                       //  32-bit:  10Ghz      :    5Gz   :  125 Mhz
495                       //   8-bit:  10Ghz      :   10Gz   : 1250 Mhz
496                       //  16-bit:  10Ghz      :   10Gz   :  625 Mhz
497                       //  32-bit:  10Ghz      :   10Gz   :  312.5 Mhz
498                       //
499                       //--------------------------------------------
500                       always @ (posedge CLK) begin
501        <font color = "red">0/1     ==>      if (clk_count &gt;= clk_toggle_count) begin</font>
502        <font color = "red">0/1     ==>        clk_count = 1;</font>
503        <font color = "red">0/1     ==>        pclk_reg = ~pclk_reg;</font>
504                         end else begin
505        <font color = "red">0/1     ==>        clk_count = clk_count + 1;</font>
506                         end
507                       end
508                     
509                       //generating Rxclk
510                       always @ (posedge CLK) begin
511        <font color = "red">0/1     ==>      if (rxclk_clk_count &gt;= clk_toggle_count) begin</font>
512        <font color = "red">0/1     ==>        rxclk_clk_count = 1;</font>
513        <font color = "red">0/1     ==>        rxclk_reg = ~rxclk_reg;</font>
514                         end else begin
515        <font color = "red">0/1     ==>        rxclk_clk_count = rxclk_clk_count + 1;</font>
516                         end
517                       end
518                     
519                       //--------------------------------------------
520                       // This code divides down the bit-rate input
521                       // clock (CLK) to generate a properly scaled
522                       // parallel interface clock MaxPCLK based on
523                       // the operating rate (Gen1/5Ghz or GEN2/10Ghz) .
524                       //  CLK Freq.  : Data Rate: Max PCLK Freq. 
525                       //  10Ghz      :    5Gz   :  500 Mhz
526                       //  10Ghz      :   10Gz   : 1250 Mhz
527                       //
528                       //--------------------------------------------
529                       always @ (posedge CLK) begin
530        <font color = "red">0/1     ==>      if (generate_max_pclk) begin</font>
531        <font color = "red">0/1     ==>        if (max_pclk_count &gt;= max_pclk_toggle_count) begin</font>
532        <font color = "red">0/1     ==>          max_pclk_count = 1;</font>
533        <font color = "red">0/1     ==>          max_pclk_reg = ~max_pclk_reg;</font>
534                           end else begin
535        <font color = "red">0/1     ==>          max_pclk_count = max_pclk_count + 1;</font>
536                           end
537                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_234566_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2676.html#inst_tag_234566" >config_ss_tb.config_ss_env_intf.host_usb_if.pipe4_dut_mac_lane1_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       460
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       462
 EXPRESSION ((ess_operating_rate == 2'b1) ? 4 : 10)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       478
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       480
 EXPRESSION ((ess_operating_rate == 2'b1) ? 4 : 10)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       540
 EXPRESSION (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       540
 SUB-EXPRESSION (pclk_enabled ? pclk_reg : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       541
 EXPRESSION (generate_rxclk ? rxclk_reg : 1'bz)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       543
 EXPRESSION (generate_max_pclk ? (pclk_enabled ? max_pclk_reg : 1'b0) : 1'bz)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       543
 SUB-EXPRESSION (pclk_enabled ? max_pclk_reg : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_234566_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2676.html#inst_tag_234566" >config_ss_tb.config_ss_env_intf.host_usb_if.pipe4_dut_mac_lane1_if</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">31</td>
<td class="rt">9</td>
<td class="rt">29.03 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">540</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">541</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">543</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">440</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">460</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">463</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">478</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">480</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">501</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">511</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">530</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
540          assign PCLK = (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz);
                                          <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                          <font color = "red">==></font>  
                                          <font color = "red">==></font>             <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
541          assign RxClk = (generate_rxclk ? rxclk_reg : 1'bz);
                                            <font color = "red">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
543          assign MaxPCLK = (generate_max_pclk ? (pclk_enabled ? max_pclk_reg : 1'b0) : 1'bz);
                                                 <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>             <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
440            case (pclk_data_width)
               <font color = "red">-1-</font>  
441              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
442              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
443              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
444              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
460            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
462            max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
463            case (pclk_data_width)
               <font color = "red">-1-</font>  
464              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
465              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
466              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
467              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
478            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
480            max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
501            if (clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
502              clk_count = 1;
           <font color = "red">      ==></font>
503              pclk_reg = ~pclk_reg;
504            end else begin
505              clk_count = clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
511            if (rxclk_clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
512              rxclk_clk_count = 1;
           <font color = "red">      ==></font>
513              rxclk_reg = ~rxclk_reg;
514            end else begin
515              rxclk_clk_count = rxclk_clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
530            if (generate_max_pclk) begin
               <font color = "red">-1-</font>  
531              if (max_pclk_count >= max_pclk_toggle_count) begin
                 <font color = "red">-2-</font>  
532                max_pclk_count = 1;
           <font color = "red">        ==></font>
533                max_pclk_reg = ~max_pclk_reg;
534              end else begin
535                max_pclk_count = max_pclk_count + 1;
           <font color = "red">        ==></font>
536              end
537            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_234567'>
<a name="inst_tag_234567_Line"></a>
<b>Line Coverage for Instance : <a href="mod2676.html#inst_tag_234567" >config_ss_tb.config_ss_env_intf.dev_usb_if.pipe4_dut_mac_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>38</td><td>19</td><td>50.00</td></tr>
<tr class="s8"><td class="lf">INITIAL</td><td>433</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>460</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>478</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>501</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>511</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>530</td><td>5</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
432                       initial begin
433        1/1              pclk_reg = 0;
434        1/1              rxclk_reg = 0;
435        1/1              max_pclk_reg = 0;
436        1/1              pclk_enabled = 0;
437                         // Default data rate set to SS
438        1/1              ess_operating_rate = 2'b00;
439        1/1              pclk_data_width = `SVT_USB_MAX_PIPE_DATA_WIDTH;
440        1/1              case (pclk_data_width)
441        1/1                40: DataBusWidth = 2'b00;
442        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
443        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
444        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
445                         endcase
446        1/1              clk_count = 0;
447        1/1              rxclk_clk_count=0;
448        1/1              clk_toggle_count = pclk_data_width;
449        1/1              max_pclk_count = 0;
450        1/1              max_pclk_toggle_count = 10;
451                       end
452                     
453                       //--------------------------------------------
454                       // Detection of data bus width change
455                       //--------------------------------------------
456                       always @ (pclk_data_width) begin
457                     `ifdef SVT_USB_TEST_SUITE_20_BIT_500MHZ_PIPE_SERDES_MODE
458                         clk_toggle_count = (ess_operating_rate == 2'b01) ?  pclk_data_width/2 : pclk_data_width;
459                     `else
460        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
461                     `endif
462        1/1              max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
463        1/1              case (pclk_data_width)
464        1/1                40: DataBusWidth = 2'b00;
465        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
466        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
467        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
468                         endcase
469                       end
470                     
471                       //--------------------------------------------
472                       // Detection of data rate change
473                       //--------------------------------------------
474                       always @ (ess_operating_rate) begin
475                     `ifdef SVT_USB_TEST_SUITE_20_BIT_500MHZ_PIPE_SERDES_MODE
476                         clk_toggle_count = (ess_operating_rate == 2'b01) ?  pclk_data_width/2 : pclk_data_width;
477                     `else
478        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
479                     `endif   
480        1/1              max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
481                       end
482                       
483                       //--------------------------------------------
484                       // Generation of VIP heartbeat and PCLK   
485                       //--------------------------------------------
486                       // This code divides down the bit-rate input
487                       // clock (CLK) to generate a properly scaled
488                       // parallel interface clock (PCLK) based on
489                       // the width of the parallel data bus and 
490                       // operating rate (Gen1/5Ghz or GEN2/10Ghz) .
491                       //  Width :  CLK Freq.  : Data Rate: PCLK Freq. 
492                       //   8-bit:  10Ghz      :    5Gz   :  500 Mhz
493                       //  16-bit:  10Ghz      :    5Gz   :  250 Mhz
494                       //  32-bit:  10Ghz      :    5Gz   :  125 Mhz
495                       //   8-bit:  10Ghz      :   10Gz   : 1250 Mhz
496                       //  16-bit:  10Ghz      :   10Gz   :  625 Mhz
497                       //  32-bit:  10Ghz      :   10Gz   :  312.5 Mhz
498                       //
499                       //--------------------------------------------
500                       always @ (posedge CLK) begin
501        <font color = "red">0/1     ==>      if (clk_count &gt;= clk_toggle_count) begin</font>
502        <font color = "red">0/1     ==>        clk_count = 1;</font>
503        <font color = "red">0/1     ==>        pclk_reg = ~pclk_reg;</font>
504                         end else begin
505        <font color = "red">0/1     ==>        clk_count = clk_count + 1;</font>
506                         end
507                       end
508                     
509                       //generating Rxclk
510                       always @ (posedge CLK) begin
511        <font color = "red">0/1     ==>      if (rxclk_clk_count &gt;= clk_toggle_count) begin</font>
512        <font color = "red">0/1     ==>        rxclk_clk_count = 1;</font>
513        <font color = "red">0/1     ==>        rxclk_reg = ~rxclk_reg;</font>
514                         end else begin
515        <font color = "red">0/1     ==>        rxclk_clk_count = rxclk_clk_count + 1;</font>
516                         end
517                       end
518                     
519                       //--------------------------------------------
520                       // This code divides down the bit-rate input
521                       // clock (CLK) to generate a properly scaled
522                       // parallel interface clock MaxPCLK based on
523                       // the operating rate (Gen1/5Ghz or GEN2/10Ghz) .
524                       //  CLK Freq.  : Data Rate: Max PCLK Freq. 
525                       //  10Ghz      :    5Gz   :  500 Mhz
526                       //  10Ghz      :   10Gz   : 1250 Mhz
527                       //
528                       //--------------------------------------------
529                       always @ (posedge CLK) begin
530        <font color = "red">0/1     ==>      if (generate_max_pclk) begin</font>
531        <font color = "red">0/1     ==>        if (max_pclk_count &gt;= max_pclk_toggle_count) begin</font>
532        <font color = "red">0/1     ==>          max_pclk_count = 1;</font>
533        <font color = "red">0/1     ==>          max_pclk_reg = ~max_pclk_reg;</font>
534                           end else begin
535        <font color = "red">0/1     ==>          max_pclk_count = max_pclk_count + 1;</font>
536                           end
537                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_234567_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2676.html#inst_tag_234567" >config_ss_tb.config_ss_env_intf.dev_usb_if.pipe4_dut_mac_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       460
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       462
 EXPRESSION ((ess_operating_rate == 2'b1) ? 4 : 10)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       478
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       480
 EXPRESSION ((ess_operating_rate == 2'b1) ? 4 : 10)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       540
 EXPRESSION (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       540
 SUB-EXPRESSION (pclk_enabled ? pclk_reg : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       541
 EXPRESSION (generate_rxclk ? rxclk_reg : 1'bz)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       543
 EXPRESSION (generate_max_pclk ? (pclk_enabled ? max_pclk_reg : 1'b0) : 1'bz)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       543
 SUB-EXPRESSION (pclk_enabled ? max_pclk_reg : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_234567_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2676.html#inst_tag_234567" >config_ss_tb.config_ss_env_intf.dev_usb_if.pipe4_dut_mac_if</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">31</td>
<td class="rt">9</td>
<td class="rt">29.03 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">540</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">541</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">543</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">440</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">460</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">463</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">478</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">480</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">501</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">511</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">530</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
540          assign PCLK = (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz);
                                          <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                          <font color = "red">==></font>  
                                          <font color = "red">==></font>             <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
541          assign RxClk = (generate_rxclk ? rxclk_reg : 1'bz);
                                            <font color = "red">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
543          assign MaxPCLK = (generate_max_pclk ? (pclk_enabled ? max_pclk_reg : 1'b0) : 1'bz);
                                                 <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>             <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
440            case (pclk_data_width)
               <font color = "red">-1-</font>  
441              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
442              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
443              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
444              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
460            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
462            max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
463            case (pclk_data_width)
               <font color = "red">-1-</font>  
464              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
465              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
466              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
467              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
478            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
480            max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
501            if (clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
502              clk_count = 1;
           <font color = "red">      ==></font>
503              pclk_reg = ~pclk_reg;
504            end else begin
505              clk_count = clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
511            if (rxclk_clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
512              rxclk_clk_count = 1;
           <font color = "red">      ==></font>
513              rxclk_reg = ~rxclk_reg;
514            end else begin
515              rxclk_clk_count = rxclk_clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
530            if (generate_max_pclk) begin
               <font color = "red">-1-</font>  
531              if (max_pclk_count >= max_pclk_toggle_count) begin
                 <font color = "red">-2-</font>  
532                max_pclk_count = 1;
           <font color = "red">        ==></font>
533                max_pclk_reg = ~max_pclk_reg;
534              end else begin
535                max_pclk_count = max_pclk_count + 1;
           <font color = "red">        ==></font>
536              end
537            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_234568'>
<a name="inst_tag_234568_Line"></a>
<b>Line Coverage for Instance : <a href="mod2676.html#inst_tag_234568" >config_ss_tb.config_ss_env_intf.dev_usb_if.pipe4_dut_mac_lane1_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>38</td><td>19</td><td>50.00</td></tr>
<tr class="s8"><td class="lf">INITIAL</td><td>433</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>460</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>478</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>501</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>511</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>530</td><td>5</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
432                       initial begin
433        1/1              pclk_reg = 0;
434        1/1              rxclk_reg = 0;
435        1/1              max_pclk_reg = 0;
436        1/1              pclk_enabled = 0;
437                         // Default data rate set to SS
438        1/1              ess_operating_rate = 2'b00;
439        1/1              pclk_data_width = `SVT_USB_MAX_PIPE_DATA_WIDTH;
440        1/1              case (pclk_data_width)
441        1/1                40: DataBusWidth = 2'b00;
442        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
443        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
444        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
445                         endcase
446        1/1              clk_count = 0;
447        1/1              rxclk_clk_count=0;
448        1/1              clk_toggle_count = pclk_data_width;
449        1/1              max_pclk_count = 0;
450        1/1              max_pclk_toggle_count = 10;
451                       end
452                     
453                       //--------------------------------------------
454                       // Detection of data bus width change
455                       //--------------------------------------------
456                       always @ (pclk_data_width) begin
457                     `ifdef SVT_USB_TEST_SUITE_20_BIT_500MHZ_PIPE_SERDES_MODE
458                         clk_toggle_count = (ess_operating_rate == 2'b01) ?  pclk_data_width/2 : pclk_data_width;
459                     `else
460        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
461                     `endif
462        1/1              max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
463        1/1              case (pclk_data_width)
464        1/1                40: DataBusWidth = 2'b00;
465        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
466        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
467        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
468                         endcase
469                       end
470                     
471                       //--------------------------------------------
472                       // Detection of data rate change
473                       //--------------------------------------------
474                       always @ (ess_operating_rate) begin
475                     `ifdef SVT_USB_TEST_SUITE_20_BIT_500MHZ_PIPE_SERDES_MODE
476                         clk_toggle_count = (ess_operating_rate == 2'b01) ?  pclk_data_width/2 : pclk_data_width;
477                     `else
478        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
479                     `endif   
480        1/1              max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
481                       end
482                       
483                       //--------------------------------------------
484                       // Generation of VIP heartbeat and PCLK   
485                       //--------------------------------------------
486                       // This code divides down the bit-rate input
487                       // clock (CLK) to generate a properly scaled
488                       // parallel interface clock (PCLK) based on
489                       // the width of the parallel data bus and 
490                       // operating rate (Gen1/5Ghz or GEN2/10Ghz) .
491                       //  Width :  CLK Freq.  : Data Rate: PCLK Freq. 
492                       //   8-bit:  10Ghz      :    5Gz   :  500 Mhz
493                       //  16-bit:  10Ghz      :    5Gz   :  250 Mhz
494                       //  32-bit:  10Ghz      :    5Gz   :  125 Mhz
495                       //   8-bit:  10Ghz      :   10Gz   : 1250 Mhz
496                       //  16-bit:  10Ghz      :   10Gz   :  625 Mhz
497                       //  32-bit:  10Ghz      :   10Gz   :  312.5 Mhz
498                       //
499                       //--------------------------------------------
500                       always @ (posedge CLK) begin
501        <font color = "red">0/1     ==>      if (clk_count &gt;= clk_toggle_count) begin</font>
502        <font color = "red">0/1     ==>        clk_count = 1;</font>
503        <font color = "red">0/1     ==>        pclk_reg = ~pclk_reg;</font>
504                         end else begin
505        <font color = "red">0/1     ==>        clk_count = clk_count + 1;</font>
506                         end
507                       end
508                     
509                       //generating Rxclk
510                       always @ (posedge CLK) begin
511        <font color = "red">0/1     ==>      if (rxclk_clk_count &gt;= clk_toggle_count) begin</font>
512        <font color = "red">0/1     ==>        rxclk_clk_count = 1;</font>
513        <font color = "red">0/1     ==>        rxclk_reg = ~rxclk_reg;</font>
514                         end else begin
515        <font color = "red">0/1     ==>        rxclk_clk_count = rxclk_clk_count + 1;</font>
516                         end
517                       end
518                     
519                       //--------------------------------------------
520                       // This code divides down the bit-rate input
521                       // clock (CLK) to generate a properly scaled
522                       // parallel interface clock MaxPCLK based on
523                       // the operating rate (Gen1/5Ghz or GEN2/10Ghz) .
524                       //  CLK Freq.  : Data Rate: Max PCLK Freq. 
525                       //  10Ghz      :    5Gz   :  500 Mhz
526                       //  10Ghz      :   10Gz   : 1250 Mhz
527                       //
528                       //--------------------------------------------
529                       always @ (posedge CLK) begin
530        <font color = "red">0/1     ==>      if (generate_max_pclk) begin</font>
531        <font color = "red">0/1     ==>        if (max_pclk_count &gt;= max_pclk_toggle_count) begin</font>
532        <font color = "red">0/1     ==>          max_pclk_count = 1;</font>
533        <font color = "red">0/1     ==>          max_pclk_reg = ~max_pclk_reg;</font>
534                           end else begin
535        <font color = "red">0/1     ==>          max_pclk_count = max_pclk_count + 1;</font>
536                           end
537                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_234568_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2676.html#inst_tag_234568" >config_ss_tb.config_ss_env_intf.dev_usb_if.pipe4_dut_mac_lane1_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       460
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       462
 EXPRESSION ((ess_operating_rate == 2'b1) ? 4 : 10)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       478
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       480
 EXPRESSION ((ess_operating_rate == 2'b1) ? 4 : 10)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       540
 EXPRESSION (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       540
 SUB-EXPRESSION (pclk_enabled ? pclk_reg : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       541
 EXPRESSION (generate_rxclk ? rxclk_reg : 1'bz)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       543
 EXPRESSION (generate_max_pclk ? (pclk_enabled ? max_pclk_reg : 1'b0) : 1'bz)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       543
 SUB-EXPRESSION (pclk_enabled ? max_pclk_reg : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_234568_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2676.html#inst_tag_234568" >config_ss_tb.config_ss_env_intf.dev_usb_if.pipe4_dut_mac_lane1_if</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">31</td>
<td class="rt">9</td>
<td class="rt">29.03 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">540</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">541</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">543</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">440</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">460</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">462</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">463</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">478</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">480</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">501</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">511</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">530</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
540          assign PCLK = (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz);
                                          <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                          <font color = "red">==></font>  
                                          <font color = "red">==></font>             <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
541          assign RxClk = (generate_rxclk ? rxclk_reg : 1'bz);
                                            <font color = "red">-1-</font>  
                                            <font color = "green">==></font>  
                                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
543          assign MaxPCLK = (generate_max_pclk ? (pclk_enabled ? max_pclk_reg : 1'b0) : 1'bz);
                                                 <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>             <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
440            case (pclk_data_width)
               <font color = "red">-1-</font>  
441              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
442              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
443              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
444              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
460            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
462            max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
463            case (pclk_data_width)
               <font color = "red">-1-</font>  
464              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
465              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
466              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
467              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
478            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
480            max_pclk_toggle_count = (ess_operating_rate == 2'b01) ? 4 : 10;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
501            if (clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
502              clk_count = 1;
           <font color = "red">      ==></font>
503              pclk_reg = ~pclk_reg;
504            end else begin
505              clk_count = clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
511            if (rxclk_clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
512              rxclk_clk_count = 1;
           <font color = "red">      ==></font>
513              rxclk_reg = ~rxclk_reg;
514            end else begin
515              rxclk_clk_count = rxclk_clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
530            if (generate_max_pclk) begin
               <font color = "red">-1-</font>  
531              if (max_pclk_count >= max_pclk_toggle_count) begin
                 <font color = "red">-2-</font>  
532                max_pclk_count = 1;
           <font color = "red">        ==></font>
533                max_pclk_reg = ~max_pclk_reg;
534              end else begin
535                max_pclk_count = max_pclk_count + 1;
           <font color = "red">        ==></font>
536              end
537            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_234565">
    <li>
      <a href="#inst_tag_234565_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_234565_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_234565_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_234566">
    <li>
      <a href="#inst_tag_234566_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_234566_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_234566_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_234567">
    <li>
      <a href="#inst_tag_234567_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_234567_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_234567_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_234568">
    <li>
      <a href="#inst_tag_234568_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_234568_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_234568_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_svt_usb_pipe4_dut_mac_if">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
