Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 21 23:14:11 2023
| Host         : stavros running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriver_timing_summary_routed.rpt -pb FourDigitLEDdriver_timing_summary_routed.pb -rpx FourDigitLEDdriver_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    198.090        0.000                      0                   10        0.236        0.000                      0                   10        3.000        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  CLKFBIN  {0.000 5.000}        10.000          100.000         
  clk_out  {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                       8.751        0.000                       0                     2  
  clk_out         198.132        0.000                      0                    6        0.236        0.000                      0                    6       13.360        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out            clk_out                198.090        0.000                      0                    4        0.609        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack      198.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.132ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.580ns (34.866%)  route 1.083ns (65.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.724     6.343    clk_out_BUFG
    SLICE_X1Y92          FDPE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.456     6.799 r  count_reg[2]/Q
                         net (fo=11, routed)          0.704     7.503    count_reg__0[2]
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.124     7.627 r  count[2]_i_1/O
                         net (fo=1, routed)           0.379     8.006    count[2]_i_1_n_0
    SLICE_X1Y92          FDPE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.604   205.991    clk_out_BUFG
    SLICE_X1Y92          FDPE                                         r  count_reg[2]/C
                         clock pessimism              0.352   206.343    
                         clock uncertainty           -0.138   206.205    
    SLICE_X1Y92          FDPE (Setup_fdpe_C_D)       -0.067   206.138    count_reg[2]
  -------------------------------------------------------------------
                         required time                        206.138    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                198.132    

Slack (MET) :             198.411ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.580ns (39.127%)  route 0.902ns (60.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.725     6.344    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.456     6.800 r  count_reg[0]/Q
                         net (fo=13, routed)          0.902     7.702    count_reg__0[0]
    SLICE_X1Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.826 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.826    count[3]_i_1_n_0
    SLICE_X1Y93          FDPE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.605   205.992    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[3]/C
                         clock pessimism              0.352   206.344    
                         clock uncertainty           -0.138   206.206    
    SLICE_X1Y93          FDPE (Setup_fdpe_C_D)        0.031   206.237    count_reg[3]
  -------------------------------------------------------------------
                         required time                        206.237    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                198.411    

Slack (MET) :             198.411ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.580ns (39.179%)  route 0.900ns (60.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.725     6.344    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.456     6.800 r  count_reg[0]/Q
                         net (fo=13, routed)          0.900     7.700    count_reg__0[0]
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.124     7.824 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.824    count[1]_i_1_n_0
    SLICE_X1Y93          FDPE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.605   205.992    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[1]/C
                         clock pessimism              0.352   206.344    
                         clock uncertainty           -0.138   206.206    
    SLICE_X1Y93          FDPE (Setup_fdpe_C_D)        0.029   206.235    count_reg[1]
  -------------------------------------------------------------------
                         required time                        206.235    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                198.411    

Slack (MET) :             198.634ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.580ns (46.063%)  route 0.679ns (53.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.725     6.344    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.456     6.800 f  count_reg[0]/Q
                         net (fo=13, routed)          0.679     7.479    count_reg__0[0]
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.124     7.603 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.603    count[0]_i_1_n_0
    SLICE_X1Y93          FDPE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.605   205.992    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[0]/C
                         clock pessimism              0.352   206.344    
                         clock uncertainty           -0.138   206.206    
    SLICE_X1Y93          FDPE (Setup_fdpe_C_D)        0.031   206.237    count_reg[0]
  -------------------------------------------------------------------
                         required time                        206.237    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                198.634    

Slack (MET) :             198.801ns  (required time - arrival time)
  Source:                 reset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.456ns (46.538%)  route 0.524ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.724     6.343    clk_out_BUFG
    SLICE_X0Y92          FDRE                                         r  reset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  reset2_reg/Q
                         net (fo=1, routed)           0.524     7.323    reset2
    SLICE_X0Y92          FDRE                                         r  reset3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.604   205.991    clk_out_BUFG
    SLICE_X0Y92          FDRE                                         r  reset3_reg/C
                         clock pessimism              0.352   206.343    
                         clock uncertainty           -0.138   206.205    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)       -0.081   206.124    reset3_reg
  -------------------------------------------------------------------
                         required time                        206.124    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                198.801    

Slack (MET) :             198.832ns  (required time - arrival time)
  Source:                 reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.456ns (48.533%)  route 0.484ns (51.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.723     6.342    clk_out_BUFG
    SLICE_X0Y89          FDRE                                         r  reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     6.798 r  reset1_reg/Q
                         net (fo=1, routed)           0.484     7.281    reset1
    SLICE_X0Y92          FDRE                                         r  reset2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.604   205.991    clk_out_BUFG
    SLICE_X0Y92          FDRE                                         r  reset2_reg/C
                         clock pessimism              0.327   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)       -0.067   206.113    reset2_reg
  -------------------------------------------------------------------
                         required time                        206.113    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                198.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.711%)  route 0.182ns (56.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.602     1.866    clk_out_BUFG
    SLICE_X0Y89          FDRE                                         r  reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  reset1_reg/Q
                         net (fo=1, routed)           0.182     2.189    reset1
    SLICE_X0Y92          FDRE                                         r  reset2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.876     2.419    clk_out_BUFG
    SLICE_X0Y92          FDRE                                         r  reset2_reg/C
                         clock pessimism             -0.535     1.883    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.070     1.953    reset2_reg
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            reset3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.603     1.867    clk_out_BUFG
    SLICE_X0Y92          FDRE                                         r  reset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  reset2_reg/Q
                         net (fo=1, routed)           0.174     2.182    reset2
    SLICE_X0Y92          FDRE                                         r  reset3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.876     2.419    clk_out_BUFG
    SLICE_X0Y92          FDRE                                         r  reset3_reg/C
                         clock pessimism             -0.551     1.867    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.066     1.933    reset3_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.395%)  route 0.191ns (50.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.603     1.867    clk_out_BUFG
    SLICE_X1Y92          FDPE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.141     2.008 r  count_reg[2]/Q
                         net (fo=11, routed)          0.191     2.199    count_reg__0[2]
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.045     2.244 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.244    count[3]_i_1_n_0
    SLICE_X1Y93          FDPE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.877     2.420    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[3]/C
                         clock pessimism             -0.535     1.884    
    SLICE_X1Y93          FDPE (Hold_fdpe_C_D)         0.092     1.976    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.604     1.868    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.141     2.009 r  count_reg[1]/Q
                         net (fo=12, routed)          0.203     2.212    count_reg__0[1]
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.045     2.257 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.257    count[1]_i_1_n_0
    SLICE_X1Y93          FDPE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.877     2.420    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[1]/C
                         clock pessimism             -0.551     1.868    
    SLICE_X1Y93          FDPE (Hold_fdpe_C_D)         0.091     1.959    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.343%)  route 0.243ns (56.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.604     1.868    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.141     2.009 f  count_reg[0]/Q
                         net (fo=13, routed)          0.243     2.252    count_reg__0[0]
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.045     2.297 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.297    count[0]_i_1_n_0
    SLICE_X1Y93          FDPE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.877     2.420    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[0]/C
                         clock pessimism             -0.551     1.868    
    SLICE_X1Y93          FDPE (Hold_fdpe_C_D)         0.092     1.960    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.333%)  route 0.312ns (62.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.604     1.868    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDPE (Prop_fdpe_C_Q)         0.141     2.009 r  count_reg[0]/Q
                         net (fo=13, routed)          0.196     2.205    count_reg__0[0]
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.045     2.250 r  count[2]_i_1/O
                         net (fo=1, routed)           0.116     2.367    count[2]_i_1_n_0
    SLICE_X1Y92          FDPE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.876     2.419    clk_out_BUFG
    SLICE_X1Y92          FDPE                                         r  count_reg[2]/C
                         clock pessimism             -0.535     1.883    
    SLICE_X1Y92          FDPE (Hold_fdpe_C_D)         0.070     1.953    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_out_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y93      count_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y93      count_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y92      count_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y93      count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y89      reset1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y92      reset2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y92      reset3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      count_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      count_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y92      count_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y92      reset2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y92      reset3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      reset1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      reset1_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      count_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      count_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      count_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      count_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      reset1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      count_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      count_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y92      count_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y92      reset2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y92      reset3_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack      198.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.090ns  (required time - arrival time)
  Source:                 reset3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.456ns (32.831%)  route 0.933ns (67.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.724     6.343    clk_out_BUFG
    SLICE_X0Y92          FDRE                                         r  reset3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     6.799 f  reset3_reg/Q
                         net (fo=4, routed)           0.933     7.732    reset3
    SLICE_X1Y93          FDPE                                         f  count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.605   205.992    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[0]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X1Y93          FDPE (Recov_fdpe_C_PRE)     -0.359   205.822    count_reg[0]
  -------------------------------------------------------------------
                         required time                        205.822    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                198.090    

Slack (MET) :             198.090ns  (required time - arrival time)
  Source:                 reset3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.456ns (32.831%)  route 0.933ns (67.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.724     6.343    clk_out_BUFG
    SLICE_X0Y92          FDRE                                         r  reset3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     6.799 f  reset3_reg/Q
                         net (fo=4, routed)           0.933     7.732    reset3
    SLICE_X1Y93          FDPE                                         f  count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.605   205.992    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[1]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X1Y93          FDPE (Recov_fdpe_C_PRE)     -0.359   205.822    count_reg[1]
  -------------------------------------------------------------------
                         required time                        205.822    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                198.090    

Slack (MET) :             198.090ns  (required time - arrival time)
  Source:                 reset3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.456ns (32.831%)  route 0.933ns (67.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.724     6.343    clk_out_BUFG
    SLICE_X0Y92          FDRE                                         r  reset3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     6.799 f  reset3_reg/Q
                         net (fo=4, routed)           0.933     7.732    reset3
    SLICE_X1Y93          FDPE                                         f  count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.605   205.992    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[3]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X1Y93          FDPE (Recov_fdpe_C_PRE)     -0.359   205.822    count_reg[3]
  -------------------------------------------------------------------
                         required time                        205.822    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                198.090    

Slack (MET) :             198.231ns  (required time - arrival time)
  Source:                 reset3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out rise@200.000ns - clk_out rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.456ns (36.464%)  route 0.795ns (63.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.724     6.343    clk_out_BUFG
    SLICE_X0Y92          FDRE                                         r  reset3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     6.799 f  reset3_reg/Q
                         net (fo=4, routed)           0.795     7.593    reset3
    SLICE_X1Y92          FDPE                                         f  count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           1.604   205.991    clk_out_BUFG
    SLICE_X1Y92          FDPE                                         r  count_reg[2]/C
                         clock pessimism              0.330   206.321    
                         clock uncertainty           -0.138   206.183    
    SLICE_X1Y92          FDPE (Recov_fdpe_C_PRE)     -0.359   205.824    count_reg[2]
  -------------------------------------------------------------------
                         required time                        205.824    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                198.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 reset3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[2]/PRE
                            (removal check against rising-edge clock clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.779%)  route 0.386ns (73.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.603     1.867    clk_out_BUFG
    SLICE_X0Y92          FDRE                                         r  reset3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     2.008 f  reset3_reg/Q
                         net (fo=4, routed)           0.386     2.394    reset3
    SLICE_X1Y92          FDPE                                         f  count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.876     2.419    clk_out_BUFG
    SLICE_X1Y92          FDPE                                         r  count_reg[2]/C
                         clock pessimism             -0.538     1.880    
    SLICE_X1Y92          FDPE (Remov_fdpe_C_PRE)     -0.095     1.785    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 reset3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.313%)  route 0.439ns (75.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.603     1.867    clk_out_BUFG
    SLICE_X0Y92          FDRE                                         r  reset3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     2.008 f  reset3_reg/Q
                         net (fo=4, routed)           0.439     2.447    reset3
    SLICE_X1Y93          FDPE                                         f  count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.877     2.420    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[0]/C
                         clock pessimism             -0.535     1.884    
    SLICE_X1Y93          FDPE (Remov_fdpe_C_PRE)     -0.095     1.789    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 reset3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.313%)  route 0.439ns (75.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.603     1.867    clk_out_BUFG
    SLICE_X0Y92          FDRE                                         r  reset3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     2.008 f  reset3_reg/Q
                         net (fo=4, routed)           0.439     2.447    reset3
    SLICE_X1Y93          FDPE                                         f  count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.877     2.420    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[1]/C
                         clock pessimism             -0.535     1.884    
    SLICE_X1Y93          FDPE (Remov_fdpe_C_PRE)     -0.095     1.789    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 reset3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[3]/PRE
                            (removal check against rising-edge clock clk_out  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.313%)  route 0.439ns (75.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.603     1.867    clk_out_BUFG
    SLICE_X0Y92          FDRE                                         r  reset3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     2.008 f  reset3_reg/Q
                         net (fo=4, routed)           0.439     2.447    reset3
    SLICE_X1Y93          FDPE                                         f  count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_out_BUFG_inst/O
                         net (fo=7, routed)           0.877     2.420    clk_out_BUFG
    SLICE_X1Y93          FDPE                                         r  count_reg[3]/C
                         clock pessimism             -0.535     1.884    
    SLICE_X1Y93          FDPE (Remov_fdpe_C_PRE)     -0.095     1.789    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.658    





