Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "HH_PWM.v" in library work
Module <top_module> compiled
Module <clks> compiled
Module <SEG_display> compiled
Module <PWM_dual_generator> compiled
No errors in compilation
Analysis of file <"top_module.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_module> in library <work>.

Analyzing hierarchy for module <clks> in library <work>.

Analyzing hierarchy for module <PWM_dual_generator> in library <work> with parameters.
	PWM_cycle = "10011"

Analyzing hierarchy for module <SEG_display> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_module>.
Module <top_module> is correct for synthesis.
 
Analyzing module <clks> in library <work>.
Module <clks> is correct for synthesis.
 
Analyzing module <PWM_dual_generator> in library <work>.
	PWM_cycle = 5'b10011
WARNING:Xst:905 - "HH_PWM.v" line 156: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Channel>
WARNING:Xst:905 - "HH_PWM.v" line 188: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PWM1_CNT>, <duty1>, <PWM2_CNT>, <duty2>
WARNING:Xst:2725 - "HH_PWM.v" line 218: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 219: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 220: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 221: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 222: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 223: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 224: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 225: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 226: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 227: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 228: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 229: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 230: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 231: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 232: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 233: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 234: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 235: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 236: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 237: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 238: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 242: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 243: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 244: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 245: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 246: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 247: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 248: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 249: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 250: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 251: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 252: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 253: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 254: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 255: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 256: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 257: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 258: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 259: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 260: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 261: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "HH_PWM.v" line 262: Size mismatch between case item and case selector.
WARNING:Xst:905 - "HH_PWM.v" line 208: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Channel>, <duty1_level>, <duty2_level>, <duty1>, <duty2>
Module <PWM_dual_generator> is correct for synthesis.
 
Analyzing module <SEG_display> in library <work>.
WARNING:Xst:905 - "HH_PWM.v" line 116: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <num>
Module <SEG_display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clks>.
    Related source file is "HH_PWM.v".
    Found 1-bit register for signal <clk_1MHz>.
    Found 1-bit register for signal <clk_1KHz>.
    Found 1-bit register for signal <clk_50Hz>.
    Found 16-bit up counter for signal <clk_1KHz_cnt>.
    Found 16-bit comparator greatequal for signal <clk_1KHz_cnt$cmp_ge0000> created at line 66.
    Found 8-bit up counter for signal <clk_1MHz_cnt>.
    Found 8-bit up counter for signal <clk_50Hz_cnt>.
    Summary:
	inferred   3 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clks> synthesized.


Synthesizing Unit <SEG_display>.
    Related source file is "HH_PWM.v".
    Found 16x8-bit ROM for signal <SEG_D>.
    Found 4-bit register for signal <SEG_A>.
    Found 4-bit register for signal <num>.
    Found 4-bit 4-to-1 multiplexer for signal <num$mux0000> created at line 106.
    Found 2-bit up counter for signal <pos>.
    Found 1-of-4 decoder for signal <SEG_A$mux0000> created at line 106.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <SEG_display> synthesized.


Synthesizing Unit <PWM_dual_generator>.
    Related source file is "HH_PWM.v".
WARNING:Xst:653 - Signal <SEG_data<11:8>> is used but never assigned. This sourceless signal will be automatically connected to value 1111.
    Found 32x8-bit ROM for signal <duty1_level$mux0000>.
    Found 32x8-bit ROM for signal <duty2_level$mux0000>.
    Found 8-bit comparator greatequal for signal <PWM1$cmp_ge0000> created at line 189.
    Found 8-bit up counter for signal <PWM1_CNT>.
    Found 8-bit comparator greatequal for signal <PWM1_CNT$cmp_ge0000> created at line 169.
    Found 8-bit comparator greatequal for signal <PWM2$cmp_ge0000> created at line 197.
    Found 8-bit up counter for signal <PWM2_CNT>.
    Found 8-bit comparator greatequal for signal <PWM2_CNT$cmp_ge0000> created at line 177.
    Summary:
	inferred   2 ROM(s).
	inferred   2 Counter(s).
	inferred   4 Comparator(s).
Unit <PWM_dual_generator> synthesized.


Synthesizing Unit <top_module>.
    Related source file is "HH_PWM.v".
    Found 1-bit register for signal <Channel>.
    Found 5-bit up counter for signal <duty1>.
    Found 5-bit up counter for signal <duty2>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <top_module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 1
 32x8-bit ROM                                          : 2
# Counters                                             : 8
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 5-bit up counter                                      : 2
 8-bit up counter                                      : 4
# Registers                                            : 6
 1-bit register                                        : 4
 4-bit register                                        : 2
# Comparators                                          : 5
 16-bit comparator greatequal                          : 1
 8-bit comparator greatequal                           : 4
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SEG_display>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_SEG_D> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <SEG_display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 1
 32x8-bit ROM                                          : 2
# Counters                                             : 8
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 5-bit up counter                                      : 2
 8-bit up counter                                      : 4
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 5
 16-bit comparator greatequal                          : 1
 8-bit comparator greatequal                           : 4
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_module> ...

Optimizing unit <clks> ...

Optimizing unit <SEG_display> ...

Optimizing unit <PWM_dual_generator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_module.ngr
Top Level Output File Name         : top_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 260
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 44
#      LUT2                        : 22
#      LUT3                        : 11
#      LUT3_L                      : 4
#      LUT4                        : 43
#      LUT4_L                      : 4
#      MUXCY                       : 63
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 72
#      FD                          : 4
#      FDE                         : 3
#      FDR                         : 49
#      FDRE                        : 10
#      FDS                         : 6
# Clock Buffers                    : 4
#      BUFG                        : 1
#      BUFGP                       : 3
# IO Buffers                       : 17
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       71  out of    960     7%  
 Number of Slice Flip Flops:             72  out of   1920     3%  
 Number of 4 input LUTs:                145  out of   1920     7%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of     83    24%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Key_Switch                         | BUFGP                  | 1     |
Key_Up                             | BUFGP                  | 10    |
clk                                | BUFGP                  | 26    |
clk_divs/clk_1KHz1                 | BUFG                   | 35    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.028ns (Maximum Frequency: 198.886MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.282ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Key_Switch'
  Clock period: 3.436ns (frequency: 291.036MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.436ns (Levels of Logic = 1)
  Source:            Channel (FF)
  Destination:       Channel (FF)
  Source Clock:      Key_Switch rising
  Destination Clock: Key_Switch rising

  Data Path: Channel to Channel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              22   0.591   1.164  Channel (Channel)
     INV:I->O              6   0.704   0.669  Channel_inv1_INV_0 (Channel_inv)
     FD:D                      0.308          Channel
    ----------------------------------------
    Total                      3.436ns (1.603ns logic, 1.833ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Key_Up'
  Clock period: 4.659ns (frequency: 214.638MHz)
  Total number of paths / destination ports: 80 / 20
-------------------------------------------------------------------------
Delay:               4.659ns (Levels of Logic = 2)
  Source:            duty1_3 (FF)
  Destination:       duty1_0 (FF)
  Source Clock:      Key_Up rising
  Destination Clock: Key_Up rising

  Data Path: duty1_3 to duty1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.591   1.012  duty1_3 (duty1_3)
     LUT3_L:I1->LO         1   0.704   0.104  duty1_and0000_SW0 (N8)
     LUT4:I3->O            5   0.704   0.633  duty1_and0000 (duty1_and0000)
     FDRE:R                    0.911          duty1_0
    ----------------------------------------
    Total                      4.659ns (2.910ns logic, 1.749ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.028ns (frequency: 198.886MHz)
  Total number of paths / destination ports: 518 / 52
-------------------------------------------------------------------------
Delay:               5.028ns (Levels of Logic = 9)
  Source:            clk_divs/clk_1KHz_cnt_0 (FF)
  Destination:       clk_divs/clk_1KHz_cnt_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_divs/clk_1KHz_cnt_0 to clk_divs/clk_1KHz_cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  clk_divs/clk_1KHz_cnt_0 (clk_divs/clk_1KHz_cnt_0)
     LUT3:I0->O            1   0.704   0.000  clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_lut<0> (clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<0> (clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<1> (clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<2> (clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<3> (clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<4> (clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<5> (clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<6> (clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<6>)
     MUXCY:CI->O          17   0.331   1.051  clk_divs/Mcompar_clk_1KHz_cnt_cmp_ge0000_cy<7> (clk_divs/clk_1KHz_cnt_cmp_ge0000)
     FDR:R                     0.911          clk_divs/clk_1KHz_cnt_0
    ----------------------------------------
    Total                      5.028ns (3.355ns logic, 1.673ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_divs/clk_1KHz1'
  Clock period: 4.851ns (frequency: 206.143MHz)
  Total number of paths / destination ports: 329 / 66
-------------------------------------------------------------------------
Delay:               4.851ns (Levels of Logic = 2)
  Source:            clk_divs/clk_50Hz_cnt_4 (FF)
  Destination:       clk_divs/clk_50Hz_cnt_7 (FF)
  Source Clock:      clk_divs/clk_1KHz1 rising
  Destination Clock: clk_divs/clk_1KHz1 rising

  Data Path: clk_divs/clk_50Hz_cnt_4 to clk_divs/clk_50Hz_cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  clk_divs/clk_50Hz_cnt_4 (clk_divs/clk_50Hz_cnt_4)
     LUT4:I0->O            1   0.704   0.499  clk_divs/clk_50Hz_cnt_cmp_eq000023 (clk_divs/clk_50Hz_cnt_cmp_eq000023)
     LUT2:I1->O            9   0.704   0.820  clk_divs/clk_50Hz_cnt_cmp_eq000024 (clk_divs/clk_50Hz_cnt_cmp_eq0000)
     FDR:R                     0.911          clk_divs/clk_50Hz_cnt_0
    ----------------------------------------
    Total                      4.851ns (2.910ns logic, 1.941ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            clk_divs/clk_1KHz (FF)
  Destination:       clk_1KHz (PAD)
  Source Clock:      clk rising

  Data Path: clk_divs/clk_1KHz to clk_1KHz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  clk_divs/clk_1KHz (clk_divs/clk_1KHz1)
     OBUF:I->O                 3.272          clk_1KHz_OBUF (clk_1KHz)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_divs/clk_1KHz1'
  Total number of paths / destination ports: 59 / 14
-------------------------------------------------------------------------
Offset:              7.976ns (Levels of Logic = 9)
  Source:            pwm1/PWM1_CNT_0 (FF)
  Destination:       PWM1 (PAD)
  Source Clock:      clk_divs/clk_1KHz1 rising

  Data Path: pwm1/PWM1_CNT_0 to PWM1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  pwm1/PWM1_CNT_0 (pwm1/PWM1_CNT_0)
     LUT2:I0->O            1   0.704   0.000  pwm1/Mcompar_PWM1_cmp_ge0000_lut<0> (pwm1/Mcompar_PWM1_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  pwm1/Mcompar_PWM1_cmp_ge0000_cy<0> (pwm1/Mcompar_PWM1_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  pwm1/Mcompar_PWM1_cmp_ge0000_cy<1> (pwm1/Mcompar_PWM1_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  pwm1/Mcompar_PWM1_cmp_ge0000_cy<2> (pwm1/Mcompar_PWM1_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  pwm1/Mcompar_PWM1_cmp_ge0000_cy<3> (pwm1/Mcompar_PWM1_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  pwm1/Mcompar_PWM1_cmp_ge0000_cy<4> (pwm1/Mcompar_PWM1_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.459   0.420  pwm1/Mcompar_PWM1_cmp_ge0000_cy<5> (pwm1/PWM1_cmp_ge0000)
     INV:I->O              1   0.704   0.420  pwm1/PWM11_INV_0 (PWM1_OBUF)
     OBUF:I->O                 3.272          PWM1_OBUF (PWM1)
    ----------------------------------------
    Total                      7.976ns (6.430ns logic, 1.546ns route)
                                       (80.6% logic, 19.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Key_Up'
  Total number of paths / destination ports: 10 / 2
-------------------------------------------------------------------------
Offset:              8.282ns (Levels of Logic = 9)
  Source:            duty2_0 (FF)
  Destination:       PWM2 (PAD)
  Source Clock:      Key_Up rising

  Data Path: duty2_0 to PWM2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.591   1.012  duty2_0 (duty2_0)
     LUT2:I1->O            1   0.704   0.000  pwm1/Mcompar_PWM2_cmp_ge0000_lut<0> (pwm1/Mcompar_PWM2_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  pwm1/Mcompar_PWM2_cmp_ge0000_cy<0> (pwm1/Mcompar_PWM2_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  pwm1/Mcompar_PWM2_cmp_ge0000_cy<1> (pwm1/Mcompar_PWM2_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  pwm1/Mcompar_PWM2_cmp_ge0000_cy<2> (pwm1/Mcompar_PWM2_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  pwm1/Mcompar_PWM2_cmp_ge0000_cy<3> (pwm1/Mcompar_PWM2_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  pwm1/Mcompar_PWM2_cmp_ge0000_cy<4> (pwm1/Mcompar_PWM2_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.459   0.420  pwm1/Mcompar_PWM2_cmp_ge0000_cy<5> (pwm1/PWM2_cmp_ge0000)
     INV:I->O              1   0.704   0.420  pwm1/PWM21_INV_0 (PWM2_OBUF)
     OBUF:I->O                 3.272          PWM2_OBUF (PWM2)
    ----------------------------------------
    Total                      8.282ns (6.430ns logic, 1.852ns route)
                                       (77.6% logic, 22.4% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.64 secs
 
--> 


Total memory usage is 521708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :    1 (   0 filtered)

