// Seed: 2986227821
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    output tri0 id_4,
    output wor id_5,
    output tri0 id_6,
    input wire id_7,
    input wor id_8,
    output wor id_9,
    output uwire id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri0 id_14,
    input uwire id_15,
    output tri id_16,
    output wor id_17,
    input wire id_18,
    input wire id_19,
    input wire id_20,
    output tri0 id_21,
    input supply0 id_22,
    output tri1 id_23,
    output wand id_24,
    input uwire id_25,
    input tri0 id_26,
    output wor id_27,
    input supply1 id_28,
    output wire id_29,
    output wor id_30,
    input supply0 id_31,
    input supply0 id_32,
    output supply1 id_33,
    input supply1 id_34,
    input wire id_35,
    output uwire id_36,
    input uwire id_37
);
  tri  id_39 = 1;
  wire id_40;
  wire id_41 = id_40;
endmodule
module module_1 #(
    parameter id_4 = 32'd29,
    parameter id_5 = 32'd76
) (
    output wand id_0,
    input  wand id_1
);
  tri id_3 = ~id_3;
  defparam id_4.id_5 = 1'd0; module_0(
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign id_0 = 1;
  wire id_6;
  wire id_7;
endmodule
