$date
	Mon Sep 12 21:33:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module alu_tb $end
$var wire 8 ! fo [7:0] $end
$var wire 8 " d [7:0] $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % clk $end
$var reg 8 & fi [7:0] $end
$var reg 1 ' oe $end
$var reg 7 ( op [6:0] $end
$var reg 1 ) rst $end
$var reg 1 * wa $end
$var reg 1 + wb $end
$scope module al $end
$var wire 8 , a [7:0] $end
$var wire 8 - b [7:0] $end
$var wire 1 % clk $end
$var wire 8 . fi [7:0] $end
$var wire 1 ' oe $end
$var wire 7 / op [6:0] $end
$var wire 1 ) rst $end
$var wire 1 * wa $end
$var wire 1 + wb $end
$var reg 8 0 ac [7:0] $end
$var reg 9 1 ai [8:0] $end
$var reg 8 2 bc [7:0] $end
$var reg 9 3 bi [8:0] $end
$var reg 8 4 d [7:0] $end
$var reg 8 5 flags [7:0] $end
$var reg 8 6 fo [7:0] $end
$var reg 9 7 out [8:0] $end
$var reg 8 8 tmp [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 8
b0 7
b0 6
b0 5
b0 4
bx 3
b0 2
bx 1
b0 0
b0 /
b0 .
b0 -
b0 ,
0+
0*
0)
b0 (
0'
b0 &
0%
b0 $
b0 #
b0 "
b0 !
$end
#10
bz !
bz 6
bz "
bz 4
b0 3
b0 1
b0 8
b10 5
1%
#20
0%
#30
1%
#40
0%
#50
b10 !
b10 6
b0 "
b0 4
b1 2
b1100100 0
1%
1'
1+
b1 $
b1 -
1*
b1100100 #
b1100100 ,
#60
0%
#70
b1 3
b1100100 1
1%
#80
0%
#90
1%
#100
0%
0+
0*
b1 (
b1 /
#110
b100 !
b100 6
b1100101 "
b1100101 4
b1100101 8
b100 5
b1100101 7
1%
#120
0%
#130
1%
#140
0%
#150
b1100110 "
b1100110 4
b1100110 8
b1100110 7
1%
b1 &
b1 .
#160
0%
#170
1%
#180
0%
#190
1%
#200
0%
b10 (
b10 /
#210
b1100010 "
b1100010 4
b1100010 8
b1100010 7
1%
#220
0%
#230
1%
#240
0%
#250
b1100011 "
b1100011 4
b1100011 8
b1100011 7
1%
b0 &
b0 .
#260
0%
#270
1%
#280
0%
#290
1%
#300
0%
b11 (
b11 /
#310
b10 !
b10 6
b0 "
b0 4
b0 8
b10 5
b0 7
1%
#320
0%
#330
1%
#340
0%
#350
bz !
bz 6
bz "
bz 4
1%
0'
#360
0%
#370
1%
#380
0%
#390
1%
#400
0%
1'
b100 (
b100 /
#410
b10 !
b10 6
b0 "
b0 4
1%
#420
0%
#430
1%
#440
0%
#450
1%
#460
0%
b1000 (
b1000 /
#470
b100 !
b100 6
b1100101 "
b1100101 4
b1100101 8
b100 5
b1100101 7
1%
#480
0%
#490
1%
#500
0%
#510
b0 !
b0 6
b10011011 "
b10011011 4
b0 5
b10011011 8
b110011011 7
1%
b10000 (
b10000 /
#520
0%
#530
1%
#540
0%
#550
1%
#560
0%
b100000 (
b100000 /
1+
b10 $
b10 -
#570
b10010000 "
b10010000 4
b10 2
b10010000 8
b110010000 7
1%
#580
0%
#590
b10 3
1%
#600
0%
#610
b10 !
b10 6
b0 "
b0 4
b0 0
b0 8
b10 5
b0 7
1%
1*
0+
b0 #
b0 ,
#620
0%
#630
b0 1
1%
#640
0%
#650
1%
#660
0%
0'
b1000000 (
b1000000 /
1+
b1 $
b1 -
b101011 #
b101011 ,
#670
bz !
bz 6
bz "
bz 4
b1 2
b101011 0
b10101 8
b100 5
b10101 7
1%
#680
0%
#690
b1 3
b101011 1
1%
#700
0%
#710
b0 !
b0 6
b0 5
b0 "
b0 4
b0 7
b0 2
b0 0
1%
1'
0+
0*
1)
#720
0%
#730
1%
#740
0%
#750
1%
#760
0%
0)
#770
b100 !
b100 6
b10101 "
b10101 4
b0 3
b0 1
b100 5
b10101 7
1%
#780
0%
#790
1%
#800
0%
#810
1%
