72a73,79
> always @ (posedge clk or posedge wb_rst_i) begin
>     if (wb_rst_i)
>         begin
>             wb_dat_o <= # 1 8?b0;
>         end
>     else
>         if (wb_re_i)
73,73d72
< always @ (wb_addr_i or dlab or dl or rf_data_out or ier or iir or lcr or lsr or msr) begin
75,75c81,81
<         wb_dat_o <= dl [`UART_DL1];
---
>                 wb_dat_o <= # 1 dl [`UART_DL1];
77,77c83,83
<         wb_dat_o <= rf_data_out [9 : 2];
---
>                 wb_dat_o <= # 1 rf_data_out [9 : 2];
80,80c86,86
<     : wb_dat_o <= dlab ? dl [`UART_DL2] : ier;
---
>             : wb_dat_o <= # 1 dlab ? dl [`UART_DL2] : ier;
82,82c88,88
<     : wb_dat_o <= {4?b1100, iir};
---
>             : wb_dat_o <= # 1 {4?b1100, iir};
84,84c90,90
<     : wb_dat_o <= lcr;
---
>             : wb_dat_o <= # 1 lcr;
86,86c92,92
<     : wb_dat_o <= lsr;
---
>             : wb_dat_o <= # 1 lsr;
87a94,94
>             : wb_dat_o <= # 1 msr;
88,88d93
<     : wb_dat_o <= msr;
89,89c95,95
<     default : wb_dat_o <= 8?b0;
---
>             default : wb_dat_o <= # 1 8?b0;
90a97,99
>         else
>             wb_dat_o <= # 1 8?b0;
> 
