{'buf0': {'CDeps': [[[], ['rst'], ['we2'], ['ep_match_r', 'buf0_rl']],
                    [[],
                     ['rst'],
                     ['we2'],
                     ['ep_match_r', 'buf0_rl'],
                     ['ep_match_r', 'buf0_set']],
                    [[], ['rst'], ['we2']],
                    [[], ['rst']]],
          'CLines': [[None, '1357:C', '1359:C', '1361:C'],
                     [None, '1357:C', '1359:C', '1361:C', '1363:C'],
                     [None, '1357:C', '1359:C'],
                     [None, '1357:C']],
          'Clocked': True,
          'DDeps': [['buf0_orig'], ['idin'], ['din'], []],
          'DLines': ['1361:D', '1363:D', '1359:D', '1357:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d88bd0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d88ed0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d888d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d88650>]},
 'buf0_orig': {'CDeps': [[[], ['rst'], ['we2']], [[], ['rst']]],
               'CLines': [[None, '1382:C', '1384:C'], [None, '1382:C']],
               'Clocked': True,
               'DDeps': [['din'], []],
               'DLines': ['1384:D', '1382:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8eb10>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8e890>]},
 'buf0_orig_m3': {'CDeps': [[[]]],
                  'CLines': [[None]],
                  'Clocked': False,
                  'DDeps': [['buf0_orig']],
                  'DLines': ['1530:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e04250>]},
 'buf1': {'CDeps': [[[], ['rst'], ['we3']],
                    [[],
                     ['rst'],
                     ['we3'],
                     ['ep_match_r', 'buf1_set', 'out_to_small']],
                    [[], ['rst']]],
          'CLines': [[None, '1370:C', '1372:C'],
                     [None, '1370:C', '1372:C', '1374:C'],
                     [None, '1370:C']],
          'Clocked': True,
          'DDeps': [['din'], ['idin'], []],
          'DLines': ['1372:D', '1375:D', '1370:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8e2d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8e690>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8e050>]},
 'csr': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['uc_bsel', 'uc_dpd', 'csr1', 'ots_stop', 'csr0']],
         'DLines': ['1285:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a1819a910>]},
 'csr0': {'CDeps': [[[], ['rst']], [[], ['rst'], ['we0']]],
          'CLines': [[None, '1316:C'], [None, '1316:C', '1323:C']],
          'Clocked': True,
          'DDeps': [[], ['din']],
          'DLines': ['1318:D', '1325:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d6dc90>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d5d2d0>]},
 'csr1': {'CDeps': [[[], ['rst']],
                    [[], ['rst'], ['we0']],
                    [[], ['rst'], ['we0'], ['ots_stop', 'out_to_small']]],
          'CLines': [[None, '1316:C'],
                     [None, '1316:C', '1323:C'],
                     [None, '1316:C', '1323:C', '1330:C']],
          'Clocked': True,
          'DDeps': [[], ['din'], []],
          'DLines': ['1319:D', '1327:D', '1331:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d6de10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d5d690>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d5dad0>]},
 'dma_ack_clr1': {'CDeps': [[[]]],
                  'CLines': [[None]],
                  'Clocked': False,
                  'DDeps': [['r4']],
                  'DLines': ['1586:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9fd0>]},
 'dma_ack_i': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['r5']],
               'DLines': ['1594:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17de6690>]},
 'dma_ack_wr1': {'CDeps': [[[], ['rst'], ['dma_ack'], ['dma_ack_clr1']],
                           [[], ['rst'], ['dma_ack']],
                           [[], ['rst']]],
                 'CLines': [[None, '1579:C', '1581:C', '1583:C'],
                            [None, '1579:C', '1581:C'],
                            [None, '1579:C']],
                 'Clocked': False,
                 'DDeps': [[], [], []],
                 'DLines': ['1583:D', '1581:D', '1579:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9f50>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9c90>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9a10>]},
 'dma_en': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['csr']],
            'DLines': ['1287:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a1819ad50>]},
 'dma_in_buf_sz1': {'CDeps': [[[]]],
                    'CLines': [[None]],
                    'Clocked': True,
                    'DDeps': [['dma_in_cnt', 'max_pl_sz', 'max_pl_sz']],
                    'DLines': ['1508:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18089c90>]},
 'dma_in_cnt': {'CDeps': [[[], ['dma_en']],
                          [[],
                           ['dma_en'],
                           ['dma_ack_i'],
                           ['ep_match_r', 'set_r', 'buf0_set', 'buf0_rl']],
                          [[], ['dma_en'], ['dma_ack_i']]],
                'CLines': [[None, '1498:C'],
                           [None, '1498:C', '1500:C', '1502:C'],
                           [None, '1498:C', '1500:C']],
                'Clocked': True,
                'DDeps': [[], ['dma_in_cnt', 'max_pl_sz'], ['dma_in_cnt']],
                'DLines': ['1498:D', '1503:D', '1500:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808df50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18089910>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18089290>]},
 'dma_out_buf_avail': {'CDeps': [[[]]],
                       'CLines': [[None]],
                       'Clocked': True,
                       'DDeps': [['dma_out_left', 'max_pl_sz']],
                       'DLines': ['1517:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e02610>]},
 'dma_out_cnt': {'CDeps': [[[], ['dma_en'], ['dma_ack_i']],
                           [[],
                            ['dma_en'],
                            ['dma_ack_i'],
                            ['ep_match_r', 'set_r', 'buf0_set', 'buf0_rl']],
                           [[], ['dma_en']]],
                 'CLines': [[None, '1473:C', '1475:C'],
                            [None, '1473:C', '1475:C', '1477:C'],
                            [None, '1473:C']],
                 'Clocked': True,
                 'DDeps': [['dma_out_cnt'], ['dma_out_cnt', 'max_pl_sz'], []],
                 'DLines': ['1475:D', '1478:D', '1473:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808bdd0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808d490>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808bad0>]},
 'dma_out_cnt_is_zero': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['dma_out_cnt']],
                         'DLines': ['1494:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a1808dbd0>]},
 'dma_out_left': {'CDeps': [[[]]],
                  'CLines': [[None]],
                  'Clocked': True,
                  'DDeps': [['buf0_orig', 'dma_out_cnt']],
                  'DLines': ['1514:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e02090>]},
 'dma_req': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['dma_req_r']],
             'DLines': ['1543:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17e05050>]},
 'dma_req_d': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['dma_en', 'dma_req_in_d', 'dma_req_out_d']],
               'DLines': ['1520:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17e028d0>]},
 'dma_req_hold': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['ep_out',
                             'dma_req_out_hold',
                             'dma_req_in_hold',
                             'dma_req_in_hold2']],
                  'DLines': ['1540:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17e04d50>]},
 'dma_req_in_d': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['ep_in', 'dma_in_cnt', 'buf0_orig']],
                  'DLines': ['1526:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17e02f10>]},
 'dma_req_in_hold': {'CDeps': [[[]]],
                     'CLines': [[None]],
                     'Clocked': False,
                     'DDeps': [['ep_in', 'buf0_orig']],
                     'DLines': ['1538:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e04ad0>]},
 'dma_req_in_hold2': {'CDeps': [[[]]],
                      'CLines': [[None]],
                      'Clocked': False,
                      'DDeps': [['dma_in_cnt', 'buf0_orig_m3']],
                      'DLines': ['1535:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e04710>]},
 'dma_req_out_d': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['ep_out', 'dma_out_cnt_is_zero']],
                   'DLines': ['1523:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17e02b50>]},
 'dma_req_out_hold': {'CDeps': [[[]]],
                      'CLines': [[None]],
                      'Clocked': False,
                      'DDeps': [['dma_out_cnt', 'ep_out']],
                      'DLines': ['1492:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808d8d0>]},
 'dma_req_r': {'CDeps': [[[], ['rst'], ['r1', 'r2']],
                         [[],
                          ['rst'],
                          ['r1', 'r2'],
                          ['dma_ack', 'dma_req_hold']],
                         [[], ['rst']]],
               'CLines': [[None, '1550:C', '1552:C'],
                          [None, '1550:C', '1552:C', '1554:C'],
                          [None, '1550:C']],
               'Clocked': False,
               'DDeps': [[], [], []],
               'DLines': ['1552:D', '1554:D', '1550:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e05710>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e05a90>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e053d0>]},
 'dout': {'CDeps': [[[], ['adr'], []],
                    [[], ['adr'], []],
                    [[], ['adr'], []],
                    [[], ['adr'], []]],
          'CLines': [[None, '1298:C', None],
                     [None, '1298:C', None],
                     [None, '1298:C', None],
                     [None, '1298:C', None]],
          'Clocked': False,
          'DDeps': [['int'], ['buf1'], ['csr'], ['buf0']],
          'DLines': ['1300:D', '1302:D', '1299:D', '1301:D'],
          'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a181a1c10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a181a1fd0>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a181a1a10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a181a1dd0>]},
 'ep_in': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['csr']],
           'DLines': ['1289:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a181a1210>]},
 'ep_match': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['ep_sel', 'csr']],
              'DLines': ['1394:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17d8ed10>]},
 'ep_match_r': {'CDeps': [[[]]],
                'CLines': [[None]],
                'Clocked': True,
                'DDeps': [['ep_match']],
                'DLines': ['1397:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8eed0>]},
 'ep_out': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['csr']],
            'DLines': ['1290:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a181a1490>]},
 'iena': {'CDeps': [[[], ['rst']], [[], ['rst'], ['we1']]],
          'CLines': [[None, '1339:C'], [None, '1339:C', '1345:C']],
          'Clocked': True,
          'DDeps': [[], ['din']],
          'DLines': ['1342:D', '1348:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d5de10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d88390>]},
 'ienb': {'CDeps': [[[], ['rst']], [[], ['rst'], ['we1']]],
          'CLines': [[None, '1339:C'], [None, '1339:C', '1345:C']],
          'Clocked': True,
          'DDeps': [[], ['din']],
          'DLines': ['1341:D', '1347:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d5dc90>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d88190>]},
 'int': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['iena', 'ienb', 'int_stat']],
         'DLines': ['1286:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a1819abd0>]},
 'int_re': {'CDeps': [[[]]],
            'CLines': [[None]],
            'Clocked': True,
            'DDeps': [['re', 'adr']],
            'DLines': ['1400:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8b290>]},
 'int_stat': {'CDeps': [[[], ['rst'], ['int_re']],
                        [[],
                         ['rst'],
                         ['int_re'],
                         ['ep_match_r'],
                         [],
                         ['int_to_set']],
                        [[],
                         ['rst'],
                         ['int_re'],
                         ['ep_match_r'],
                         [],
                         ['int_seqerr_set']],
                        [[],
                         ['rst'],
                         ['int_re'],
                         ['ep_match_r'],
                         [],
                         ['int_upid_set']],
                        [[],
                         ['rst'],
                         ['int_re'],
                         ['ep_match_r'],
                         [],
                         ['int_crc16_set']],
                        [[],
                         ['rst'],
                         ['int_re'],
                         ['ep_match_r'],
                         [],
                         ['int_buf0_set']],
                        [[],
                         ['rst'],
                         ['int_re'],
                         ['ep_match_r'],
                         [],
                         ['out_to_small']],
                        [[],
                         ['rst'],
                         ['int_re'],
                         ['ep_match_r'],
                         [],
                         ['int_buf1_set']],
                        [[], ['rst']]],
              'CLines': [[None, '1408:C', '1410:C'],
                         [None,
                          '1408:C',
                          '1410:C',
                          '1412:C',
                          None,
                          '1420:C'],
                         [None,
                          '1408:C',
                          '1410:C',
                          '1412:C',
                          None,
                          '1415:C'],
                         [None,
                          '1408:C',
                          '1410:C',
                          '1412:C',
                          None,
                          '1418:C'],
                         [None,
                          '1408:C',
                          '1410:C',
                          '1412:C',
                          None,
                          '1419:C'],
                         [None,
                          '1408:C',
                          '1410:C',
                          '1412:C',
                          None,
                          '1417:C'],
                         [None,
                          '1408:C',
                          '1410:C',
                          '1412:C',
                          None,
                          '1414:C'],
                         [None,
                          '1408:C',
                          '1410:C',
                          '1412:C',
                          None,
                          '1416:C'],
                         [None, '1408:C']],
              'Clocked': True,
              'DDeps': [[], [], [], [], [], [], [], [], []],
              'DLines': ['1410:D',
                         '1420:D',
                         '1415:D',
                         '1418:D',
                         '1419:D',
                         '1417:D',
                         '1414:D',
                         '1416:D',
                         '1408:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8b8d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074c90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074050>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a180747d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074a50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074550>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8bd50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a180742d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8b650>]},
 'inta': {'CDeps': [[[]]],
          'CLines': [[None]],
          'Clocked': False,
          'DDeps': [['int_stat',
                     'iena',
                     'int_stat',
                     'iena',
                     'int_stat',
                     'iena',
                     'int_stat',
                     'iena',
                     'int_stat',
                     'iena',
                     'int_stat',
                     'iena',
                     'int_stat',
                     'iena']],
          'DLines': ['1449:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18078690>]},
 'intb': {'CDeps': [[[]]],
          'CLines': [[None]],
          'Clocked': False,
          'DDeps': [['int_stat',
                     'ienb',
                     'int_stat',
                     'ienb',
                     'int_stat',
                     'ienb',
                     'int_stat',
                     'ienb',
                     'int_stat',
                     'ienb',
                     'int_stat',
                     'ienb',
                     'int_stat',
                     'ienb']],
          'DLines': ['1458:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808b6d0>]},
 'max_pl_sz': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['csr']],
               'DLines': ['1288:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a1819af10>]},
 'ots_stop': {'CDeps': [[[], ['rst']], [[], ['rst'], ['we0']]],
              'CLines': [[None, '1316:C'], [None, '1316:C', '1323:C']],
              'Clocked': True,
              'DDeps': [[], ['din']],
              'DLines': ['1320:D', '1326:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d6df50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d5d4d0>]},
 'r1': {'CDeps': [[[]]],
        'CLines': [[None]],
        'Clocked': False,
        'DDeps': [['dma_req_d', 'r2', 'r4', 'r5']],
        'DLines': ['1557:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e05bd0>]},
 'r2': {'CDeps': [[[], ['rst']],
                  [[], ['rst'], ['r1'], ['r4']],
                  [[], ['rst'], ['r1']]],
        'CLines': [[None, '1564:C'],
                   [None, '1564:C', '1566:C', '1568:C'],
                   [None, '1564:C', '1566:C']],
        'Clocked': False,
        'DDeps': [[], [], []],
        'DLines': ['1564:D', '1568:D', '1566:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9150>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9650>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df93d0>]},
 'r4': {'CDeps': [[[]]],
        'CLines': [[None]],
        'Clocked': True,
        'DDeps': [['dma_ack_wr1']],
        'DLines': ['1589:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17de6290>]},
 'r5': {'CDeps': [[[]]],
        'CLines': [[None]],
        'Clocked': True,
        'DDeps': [['r4']],
        'DLines': ['1592:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17de6510>]},
 'set_r': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['dma_ack_i', 'buf0_set', 'buf0_rl']],
           'DLines': ['1483:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808d550>]},
 'uc_bsel': {'CDeps': [[[], ['rst']],
                       [[], ['rst'], ['ep_match_r', 'uc_bsel_set']]],
             'CLines': [[None, '1439:C'], [None, '1439:C', '1441:C']],
             'Clocked': True,
             'DDeps': [[], ['idin']],
             'DLines': ['1439:D', '1441:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18087410>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18087790>]},
 'uc_dpd': {'CDeps': [[[], ['rst']],
                      [[], ['rst'], ['ep_match_r', 'uc_dpd_set']]],
            'CLines': [[None, '1429:C'], [None, '1429:C', '1431:C']],
            'Clocked': True,
            'DDeps': [[], ['idin']],
            'DLines': ['1429:D', '1431:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074d90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18087150>]},
 'we0': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['adr', 'we']],
         'DLines': ['1305:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17d6d190>]},
 'we1': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['adr', 'we']],
         'DLines': ['1306:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17d6d3d0>]},
 'we2': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['adr', 'we']],
         'DLines': ['1307:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17d6d610>]},
 'we3': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['adr', 'we']],
         'DLines': ['1308:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17d6d850>]}}
