Analysis & Synthesis report for final
Sun Dec 22 15:33:28 2013
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |final_module|oscilloscpoe:comb_3|wr_adr_gen:i6|ctrl:cu|ps
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Source assignments for oscilloscpoe:comb_3|storage_mem:i4|altsyncram:altsyncram_component|altsyncram_m7q1:auto_generated
 16. Parameter Settings for User Entity Instance: oscilloscpoe:comb_3|trig_ctrl:i8
 17. Parameter Settings for User Entity Instance: oscilloscpoe:comb_3|storage_mem:i4|altsyncram:altsyncram_component
 18. Parameter Settings for Inferred Entity Instance: oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|lpm_divide:Mod0
 19. Parameter Settings for Inferred Entity Instance: oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|lpm_divide:Mod1
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "oscilloscpoe:comb_3"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 22 15:33:28 2013         ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; final                                         ;
; Top-level Entity Name              ; final_module                                  ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 471                                           ;
;     Total combinational functions  ; 437                                           ;
;     Dedicated logic registers      ; 185                                           ;
; Total registers                    ; 185                                           ;
; Total pins                         ; 23                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 8,192                                         ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; final_module       ; final              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+
; VGA controller.v                 ; yes             ; User Verilog HDL File        ; C:/Users/FPGA/Desktop/New folder/VGA controller.v                       ;
; Trigger_Controller.v             ; yes             ; User Verilog HDL File        ; C:/Users/FPGA/Desktop/New folder/Trigger_Controller.v                   ;
; Time_Division.v                  ; yes             ; User Verilog HDL File        ; C:/Users/FPGA/Desktop/New folder/Time_Division.v                        ;
; scaler.v                         ; yes             ; User Verilog HDL File        ; C:/Users/FPGA/Desktop/New folder/scaler.v                               ;
; Sampler_Scaler.v                 ; yes             ; User Verilog HDL File        ; C:/Users/FPGA/Desktop/New folder/Sampler_Scaler.v                       ;
; DigFuncGen.v                     ; yes             ; User Verilog HDL File        ; C:/Users/FPGA/Desktop/New folder/DigFuncGen.v                           ;
; ctrl.v                           ; yes             ; User Verilog HDL File        ; C:/Users/FPGA/Desktop/New folder/ctrl.v                                 ;
; adr_gen.v                        ; yes             ; User Verilog HDL File        ; C:/Users/FPGA/Desktop/New folder/adr_gen.v                              ;
; rgb_gen.v                        ; yes             ; User Verilog HDL File        ; C:/Users/FPGA/Desktop/New folder/rgb_gen.v                              ;
; grid.v                           ; yes             ; User Verilog HDL File        ; C:/Users/FPGA/Desktop/New folder/grid.v                                 ;
; storage_mem.v                    ; yes             ; User Wizard-Generated File   ; C:/Users/FPGA/Desktop/New folder/storage_mem.v                          ;
; oscilloscope.v                   ; yes             ; User Verilog HDL File        ; C:/Users/FPGA/Desktop/New folder/oscilloscope.v                         ;
; final_module.v                   ; yes             ; User Verilog HDL File        ; C:/Users/FPGA/Desktop/New folder/final_module.v                         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal110.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/aglobal110.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_m7q1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/FPGA/Desktop/New folder/db/altsyncram_m7q1.tdf                 ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf        ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/abs_divider.inc       ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;
; db/lpm_divide_2bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/FPGA/Desktop/New folder/db/lpm_divide_2bm.tdf                  ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/FPGA/Desktop/New folder/db/sign_div_unsign_nlh.tdf             ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/FPGA/Desktop/New folder/db/alt_u_div_27f.tdf                   ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/FPGA/Desktop/New folder/db/add_sub_7pc.tdf                     ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/FPGA/Desktop/New folder/db/add_sub_8pc.tdf                     ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 471          ;
;                                             ;              ;
; Total combinational functions               ; 437          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 77           ;
;     -- 3 input functions                    ; 115          ;
;     -- <=2 input functions                  ; 245          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 238          ;
;     -- arithmetic mode                      ; 199          ;
;                                             ;              ;
; Total registers                             ; 185          ;
;     -- Dedicated logic registers            ; 185          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 23           ;
; Total memory bits                           ; 8192         ;
; Maximum fan-out node                        ; SW0[0]~input ;
; Maximum fan-out                             ; 128          ;
; Total fan-out                               ; 1891         ;
; Average fan-out                             ; 2.80         ;
+---------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                       ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |final_module                                   ; 437 (0)           ; 185 (0)      ; 8192        ; 0            ; 0       ; 0         ; 23   ; 0            ; |final_module                                                                                                                                             ;              ;
;    |oscilloscpoe:comb_3|                        ; 437 (0)           ; 185 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3                                                                                                                         ;              ;
;       |DigFuncGen:fg1|                          ; 53 (53)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|DigFuncGen:fg1                                                                                                          ;              ;
;       |VGA_CTRL:i2|                             ; 57 (57)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|VGA_CTRL:i2                                                                                                             ;              ;
;       |rgb_gen:i3|                              ; 155 (15)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|rgb_gen:i3                                                                                                              ;              ;
;          |grid:comb_12|                         ; 140 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12                                                                                                 ;              ;
;             |lpm_divide:Mod0|                   ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|lpm_divide:Mod0                                                                                 ;              ;
;                |lpm_divide_2bm:auto_generated|  ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|lpm_divide:Mod0|lpm_divide_2bm:auto_generated                                                   ;              ;
;                   |sign_div_unsign_nlh:divider| ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|lpm_divide:Mod0|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                       ;              ;
;                      |alt_u_div_27f:divider|    ; 70 (70)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|lpm_divide:Mod0|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider ;              ;
;             |lpm_divide:Mod1|                   ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|lpm_divide:Mod1                                                                                 ;              ;
;                |lpm_divide_2bm:auto_generated|  ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|lpm_divide:Mod1|lpm_divide_2bm:auto_generated                                                   ;              ;
;                   |sign_div_unsign_nlh:divider| ; 70 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                       ;              ;
;                      |alt_u_div_27f:divider|    ; 70 (70)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider ;              ;
;       |sampler_scaller:i7|                      ; 9 (6)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|sampler_scaller:i7                                                                                                      ;              ;
;          |scaler:i1|                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|sampler_scaller:i7|scaler:i1                                                                                            ;              ;
;       |storage_mem:i4|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|storage_mem:i4                                                                                                          ;              ;
;          |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|storage_mem:i4|altsyncram:altsyncram_component                                                                          ;              ;
;             |altsyncram_m7q1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|storage_mem:i4|altsyncram:altsyncram_component|altsyncram_m7q1:auto_generated                                           ;              ;
;       |time_division:i5|                        ; 82 (82)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|time_division:i5                                                                                                        ;              ;
;       |trig_ctrl:i8|                            ; 65 (65)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|trig_ctrl:i8                                                                                                            ;              ;
;       |wr_adr_gen:i6|                           ; 16 (13)           ; 13 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|wr_adr_gen:i6                                                                                                           ;              ;
;          |ctrl:cu|                              ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_module|oscilloscpoe:comb_3|wr_adr_gen:i6|ctrl:cu                                                                                                   ;              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; oscilloscpoe:comb_3|storage_mem:i4|altsyncram:altsyncram_component|altsyncram_m7q1:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 11.0    ; N/A          ; N/A          ; |final_module|oscilloscpoe:comb_3|storage_mem:i4 ; C:/Users/FPGA/Desktop/New folder/storage_mem.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |final_module|oscilloscpoe:comb_3|wr_adr_gen:i6|ctrl:cu|ps ;
+-------+-------+-------+----------------------------------------------------+
; Name  ; ps.00 ; ps.10 ; ps.01                                              ;
+-------+-------+-------+----------------------------------------------------+
; ps.00 ; 0     ; 0     ; 0                                                  ;
; ps.01 ; 1     ; 0     ; 1                                                  ;
; ps.10 ; 1     ; 1     ; 0                                                  ;
+-------+-------+-------+----------------------------------------------------+


+-------------------------------------------------------------------------+
; Registers Removed During Synthesis                                      ;
+----------------------------------------------------+--------------------+
; Register name                                      ; Reason for Removal ;
+----------------------------------------------------+--------------------+
; oscilloscpoe:comb_3|DigFuncGen:fg1|count[0..7]     ; Lost fanout        ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|tri_count[1]    ; Lost fanout        ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|ud              ; Lost fanout        ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|tri_count[2..7] ; Lost fanout        ;
; Total Number of Removed Registers = 16             ;                    ;
+----------------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                   ;
+-------------------------------------------------+--------------------+----------------------------------------+
; Register name                                   ; Reason for Removal ; Registers Removed due to This Register ;
+-------------------------------------------------+--------------------+----------------------------------------+
; oscilloscpoe:comb_3|DigFuncGen:fg1|tri_count[1] ; Lost Fanouts       ; oscilloscpoe:comb_3|DigFuncGen:fg1|ud  ;
+-------------------------------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 185   ;
; Number of registers using Synchronous Clear  ; 80    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 123   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; oscilloscpoe:comb_3|DigFuncGen:fg1|cos_n_1[13] ; 2       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|cos_n_1[12] ; 2       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|cos_n_1[10] ; 2       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|cos_n_1[14] ; 2       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|cos_n_1[2]  ; 1       ;
; oscilloscpoe:comb_3|VGA_CTRL:i2|clkp           ; 21      ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|cos_n_2[13] ; 1       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|cos_n_2[12] ; 1       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|cos_n_2[10] ; 1       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|cos_n_2[8]  ; 1       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|cos_n_2[5]  ; 1       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|cos_n_2[4]  ; 1       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|sin_n_1[8]  ; 2       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|sin_n_1[7]  ; 2       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|sin_n_1[6]  ; 2       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|sin_n_1[5]  ; 2       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|sin_n_1[4]  ; 1       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|sin_n_1[3]  ; 1       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|sin_n_1[2]  ; 1       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|sin_n_1[1]  ; 1       ;
; oscilloscpoe:comb_3|DigFuncGen:fg1|cos_n_2[14] ; 1       ;
; Total number of inverted registers = 21        ;         ;
+------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for oscilloscpoe:comb_3|storage_mem:i4|altsyncram:altsyncram_component|altsyncram_m7q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oscilloscpoe:comb_3|trig_ctrl:i8 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; auto_top       ; 15    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oscilloscpoe:comb_3|storage_mem:i4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_m7q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                               ;
+------------------------+----------------+--------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                            ;
; LPM_WIDTHD             ; 7              ; Untyped                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                            ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                     ;
+------------------------+----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                               ;
+------------------------+----------------+--------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                            ;
; LPM_WIDTHD             ; 7              ; Untyped                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                            ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                     ;
+------------------------+----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                  ;
; Entity Instance                           ; oscilloscpoe:comb_3|storage_mem:i4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "oscilloscpoe:comb_3"                                                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 22 15:33:25 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 1 design units, including 1 entities, in source file vga controller.v
    Info: Found entity 1: VGA_CTRL
Info: Found 1 design units, including 1 entities, in source file trigger_controller.v
    Info: Found entity 1: trig_ctrl
Info: Found 1 design units, including 1 entities, in source file time_division.v
    Info: Found entity 1: time_division
Info: Found 1 design units, including 1 entities, in source file scaler.v
    Info: Found entity 1: scaler
Info: Found 1 design units, including 1 entities, in source file sampler_scaler.v
    Info: Found entity 1: sampler_scaller
Info: Found 1 design units, including 1 entities, in source file digfuncgen.v
    Info: Found entity 1: DigFuncGen
Info: Found 1 design units, including 1 entities, in source file ctrl.v
    Info: Found entity 1: ctrl
Info: Found 1 design units, including 1 entities, in source file adr_gen.v
    Info: Found entity 1: wr_adr_gen
Info: Found 0 design units, including 0 entities, in source file final.v
Info: Found 1 design units, including 1 entities, in source file rgb_gen.v
    Info: Found entity 1: rgb_gen
Info: Found 1 design units, including 1 entities, in source file grid.v
    Info: Found entity 1: grid
Info: Found 1 design units, including 1 entities, in source file storage_mem.v
    Info: Found entity 1: storage_mem
Info: Found 1 design units, including 1 entities, in source file oscilloscope.v
    Info: Found entity 1: oscilloscpoe
Info: Found 1 design units, including 1 entities, in source file final_module.v
    Info: Found entity 1: final_module
Critical Warning (10846): Verilog HDL Instantiation warning at rgb_gen.v(8): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at final_module.v(23): instance has no name
Info: Elaborating entity "final_module" for the top level hierarchy
Info: Elaborating entity "oscilloscpoe" for hierarchy "oscilloscpoe:comb_3"
Info: Elaborating entity "VGA_CTRL" for hierarchy "oscilloscpoe:comb_3|VGA_CTRL:i2"
Warning (10230): Verilog HDL assignment warning at VGA controller.v(13): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA controller.v(14): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA controller.v(15): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA controller.v(23): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA controller.v(30): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "DigFuncGen" for hierarchy "oscilloscpoe:comb_3|DigFuncGen:fg1"
Warning (10240): Verilog HDL Always Construct warning at DigFuncGen.v(76): inferring latch(es) for variable "tri_count", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "tri_count[0]" at DigFuncGen.v(76)
Info: Elaborating entity "rgb_gen" for hierarchy "oscilloscpoe:comb_3|rgb_gen:i3"
Warning (10270): Verilog HDL Case Statement warning at rgb_gen.v(13): incomplete case statement has no default case item
Info: Elaborating entity "grid" for hierarchy "oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12"
Info: Elaborating entity "time_division" for hierarchy "oscilloscpoe:comb_3|time_division:i5"
Warning (10230): Verilog HDL assignment warning at Time_Division.v(10): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at Time_Division.v(16): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "wr_adr_gen" for hierarchy "oscilloscpoe:comb_3|wr_adr_gen:i6"
Warning (10230): Verilog HDL assignment warning at adr_gen.v(21): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "ctrl" for hierarchy "oscilloscpoe:comb_3|wr_adr_gen:i6|ctrl:cu"
Warning (10270): Verilog HDL Case Statement warning at ctrl.v(37): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at ctrl.v(37): all case item expressions in this case statement are onehot
Info: Elaborating entity "sampler_scaller" for hierarchy "oscilloscpoe:comb_3|sampler_scaller:i7"
Info: Elaborating entity "scaler" for hierarchy "oscilloscpoe:comb_3|sampler_scaller:i7|scaler:i1"
Info: Elaborating entity "trig_ctrl" for hierarchy "oscilloscpoe:comb_3|trig_ctrl:i8"
Warning (10230): Verilog HDL assignment warning at Trigger_Controller.v(38): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "storage_mem" for hierarchy "oscilloscpoe:comb_3|storage_mem:i4"
Info: Elaborating entity "altsyncram" for hierarchy "oscilloscpoe:comb_3|storage_mem:i4|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "oscilloscpoe:comb_3|storage_mem:i4|altsyncram:altsyncram_component"
Info: Instantiated megafunction "oscilloscpoe:comb_3|storage_mem:i4|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M9K"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m7q1.tdf
    Info: Found entity 1: altsyncram_m7q1
Info: Elaborating entity "altsyncram_m7q1" for hierarchy "oscilloscpoe:comb_3|storage_mem:i4|altsyncram:altsyncram_component|altsyncram_m7q1:auto_generated"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|Mod1"
Info: Elaborated megafunction instantiation "oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|lpm_divide:Mod0"
Info: Instantiated megafunction "oscilloscpoe:comb_3|rgb_gen:i3|grid:comb_12|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "10"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf
    Info: Found entity 1: lpm_divide_2bm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info: Found entity 1: sign_div_unsign_nlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info: Found entity 1: alt_u_div_27f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info: Found entity 1: add_sub_7pc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info: Found entity 1: add_sub_8pc
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Timing-Driven Synthesis is running
Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|count[7]" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|count[6]" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|count[5]" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|count[4]" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|count[3]" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|count[2]" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|count[1]" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|count[0]" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|tri_count[1]" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|ud" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|tri_count[7]" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|tri_count[6]" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|tri_count[5]" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|tri_count[4]" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|tri_count[3]" lost all its fanouts during netlist optimizations.
    Info: Register "oscilloscpoe:comb_3|DigFuncGen:fg1|tri_count[2]" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/FPGA/Desktop/New folder/final.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW0[7]"
    Warning (15610): No output dependent on input pin "PB[0]"
Info: Implemented 515 device resources after synthesis - the final resource count might be different
    Info: Implemented 18 input pins
    Info: Implemented 5 output pins
    Info: Implemented 484 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 256 megabytes
    Info: Processing ended: Sun Dec 22 15:33:28 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/FPGA/Desktop/New folder/final.map.smsg.


