module (
    input logic[31:0] ir,
    input logic[31:0] op1,
    input logic[31:0] op2,
    output logic[31:0] alu_out
);

