{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701172325458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701172325459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 19:52:05 2023 " "Processing started: Tue Nov 28 19:52:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701172325459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172325459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week10HW -c week10HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off week10HW -c week10HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172325459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701172325789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701172325789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESULT result uart_calculator.v(13) " "Verilog HDL Declaration information at uart_calculator.v(13): object \"RESULT\" differs only in case from object \"result\" in the same scope" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701172332024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "operator OPERATOR uart_calculator.v(14) " "Verilog HDL Declaration information at uart_calculator.v(14): object \"operator\" differs only in case from object \"OPERATOR\" in the same scope" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701172332024 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart3_fre_div.v(9) " "Verilog HDL information at uart3_fre_div.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "uart_calculator/uart3_fre_div.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart3_fre_div.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701172332025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_calculator/uart_calculator_top.v 5 5 " "Found 5 design units, including 5 entities, in source file uart_calculator/uart_calculator_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "uart_calculator/uart_receive.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_receive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332028 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_calculator " "Found entity 2: uart_calculator" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332028 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart3_fre_div " "Found entity 3: uart3_fre_div" {  } { { "uart_calculator/uart3_fre_div.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart3_fre_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332028 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_digit " "Found entity 4: uart_digit" {  } { { "uart_calculator/uart_digit.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332028 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_calculator_top " "Found entity 5: uart_calculator_top" {  } { { "uart_calculator/uart_calculator_top.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172332028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_calculator_top " "Elaborating entity \"uart_calculator_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701172332159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receive uart_receive:uut1 " "Elaborating entity \"uart_receive\" for hierarchy \"uart_receive:uut1\"" {  } { { "uart_calculator/uart_calculator_top.v" "uut1" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172332165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_calculator uart_calculator:uut2 " "Elaborating entity \"uart_calculator\" for hierarchy \"uart_calculator:uut2\"" {  } { { "uart_calculator/uart_calculator_top.v" "uut2" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172332176 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_flag uart_calculator.v(116) " "Verilog HDL or VHDL warning at uart_calculator.v(116): object \"input_flag\" assigned a value but never read" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701172332177 "|uart_calculator_top|uart_calculator:uut2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_calculator.v(70) " "Verilog HDL assignment warning at uart_calculator.v(70): truncated value with size 32 to match size of target (4)" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701172332177 "|uart_calculator_top|uart_calculator:uut2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_calculator.v(71) " "Verilog HDL assignment warning at uart_calculator.v(71): truncated value with size 32 to match size of target (4)" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701172332178 "|uart_calculator_top|uart_calculator:uut2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_calculator.v(72) " "Verilog HDL assignment warning at uart_calculator.v(72): truncated value with size 32 to match size of target (4)" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701172332178 "|uart_calculator_top|uart_calculator:uut2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_calculator.v(73) " "Verilog HDL assignment warning at uart_calculator.v(73): truncated value with size 32 to match size of target (4)" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701172332178 "|uart_calculator_top|uart_calculator:uut2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_calculator.v(78) " "Verilog HDL assignment warning at uart_calculator.v(78): truncated value with size 32 to match size of target (4)" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701172332179 "|uart_calculator_top|uart_calculator:uut2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_calculator.v(79) " "Verilog HDL assignment warning at uart_calculator.v(79): truncated value with size 32 to match size of target (4)" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701172332179 "|uart_calculator_top|uart_calculator:uut2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_calculator.v(80) " "Verilog HDL assignment warning at uart_calculator.v(80): truncated value with size 32 to match size of target (4)" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701172332179 "|uart_calculator_top|uart_calculator:uut2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_calculator.v(60) " "Verilog HDL Case Statement information at uart_calculator.v(60): all case item expressions in this case statement are onehot" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701172332180 "|uart_calculator_top|uart_calculator:uut2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart3_fre_div uart3_fre_div:uut3 " "Elaborating entity \"uart3_fre_div\" for hierarchy \"uart3_fre_div:uut3\"" {  } { { "uart_calculator/uart_calculator_top.v" "uut3" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172332197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_digit uart_digit:uut4 " "Elaborating entity \"uart_digit\" for hierarchy \"uart_digit:uut4\"" {  } { { "uart_calculator/uart_calculator_top.v" "uut4" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator_top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172332202 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "uart_calculator:uut2\|WideOr7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_calculator:uut2\|WideOr7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701172332567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701172332567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701172332567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701172332567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701172332567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701172332567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE week10HW.uart_calculator_top0.rtl.mif " "Parameter INIT_FILE set to week10HW.uart_calculator_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701172332567 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701172332567 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701172332567 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_calculator:uut2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_calculator:uut2\|Div2\"" {  } { { "uart_calculator/uart_calculator.v" "Div2" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701172332568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_calculator:uut2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_calculator:uut2\|Mod2\"" {  } { { "uart_calculator/uart_calculator.v" "Mod2" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701172332568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_calculator:uut2\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_calculator:uut2\|Div3\"" {  } { { "uart_calculator/uart_calculator.v" "Div3" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701172332568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_calculator:uut2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_calculator:uut2\|Mod1\"" {  } { { "uart_calculator/uart_calculator.v" "Mod1" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701172332568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_calculator:uut2\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_calculator:uut2\|Mod3\"" {  } { { "uart_calculator/uart_calculator.v" "Mod3" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701172332568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_calculator:uut2\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_calculator:uut2\|Div4\"" {  } { { "uart_calculator/uart_calculator.v" "Div4" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701172332568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_calculator:uut2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_calculator:uut2\|Mod0\"" {  } { { "uart_calculator/uart_calculator.v" "Mod0" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701172332568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_calculator:uut2\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_calculator:uut2\|Mod4\"" {  } { { "uart_calculator/uart_calculator.v" "Mod4" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701172332568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_calculator:uut2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_calculator:uut2\|Div1\"" {  } { { "uart_calculator/uart_calculator.v" "Div1" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701172332568 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_calculator:uut2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_calculator:uut2\|Div0\"" {  } { { "uart_calculator/uart_calculator.v" "Div0" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701172332568 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "uart_calculator:uut2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart_calculator:uut2\|Mult1\"" {  } { { "uart_calculator/uart_calculator.v" "Mult1" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701172332568 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "uart_calculator:uut2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart_calculator:uut2\|Mult0\"" {  } { { "uart_calculator/uart_calculator.v" "Mult0" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701172332568 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701172332568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_calculator:uut2\|altsyncram:WideOr7_rtl_0 " "Elaborated megafunction instantiation \"uart_calculator:uut2\|altsyncram:WideOr7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172332639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_calculator:uut2\|altsyncram:WideOr7_rtl_0 " "Instantiated megafunction \"uart_calculator:uut2\|altsyncram:WideOr7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE week10HW.uart_calculator_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"week10HW.uart_calculator_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332639 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701172332639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fr01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fr01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fr01 " "Found entity 1: altsyncram_fr01" {  } { { "db/altsyncram_fr01.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/altsyncram_fr01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172332684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_calculator:uut2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"uart_calculator:uut2\|lpm_divide:Div2\"" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172332715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_calculator:uut2\|lpm_divide:Div2 " "Instantiated megafunction \"uart_calculator:uut2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332715 ""}  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701172332715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bhm " "Found entity 1: lpm_divide_bhm" {  } { { "db/lpm_divide_bhm.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/lpm_divide_bhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172332757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172332769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_14f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_14f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_14f " "Found entity 1: alt_u_div_14f" {  } { { "db/alt_u_div_14f.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/alt_u_div_14f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172332783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0pc " "Found entity 1: add_sub_0pc" {  } { { "db/add_sub_0pc.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/add_sub_0pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172332822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1pc " "Found entity 1: add_sub_1pc" {  } { { "db/add_sub_1pc.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/add_sub_1pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172332862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_calculator:uut2\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"uart_calculator:uut2\|lpm_divide:Mod2\"" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172332870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_calculator:uut2\|lpm_divide:Mod2 " "Instantiated megafunction \"uart_calculator:uut2\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332870 ""}  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701172332870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e9m " "Found entity 1: lpm_divide_e9m" {  } { { "db/lpm_divide_e9m.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/lpm_divide_e9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172332907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_calculator:uut2\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"uart_calculator:uut2\|lpm_divide:Div3\"" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172332914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_calculator:uut2\|lpm_divide:Div3 " "Instantiated megafunction \"uart_calculator:uut2\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172332914 ""}  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701172332914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/lpm_divide_sim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172332949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172332960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_37f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_37f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_37f " "Found entity 1: alt_u_div_37f" {  } { { "db/alt_u_div_37f.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/alt_u_div_37f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172332997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172332997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_calculator:uut2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"uart_calculator:uut2\|lpm_divide:Mod1\"" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172333011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_calculator:uut2\|lpm_divide:Mod1 " "Instantiated megafunction \"uart_calculator:uut2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333011 ""}  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701172333011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d9m " "Found entity 1: lpm_divide_d9m" {  } { { "db/lpm_divide_d9m.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/lpm_divide_d9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172333047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172333047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172333057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172333057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v3f " "Found entity 1: alt_u_div_v3f" {  } { { "db/alt_u_div_v3f.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/alt_u_div_v3f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172333070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172333070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_calculator:uut2\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"uart_calculator:uut2\|lpm_divide:Mod3\"" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172333077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_calculator:uut2\|lpm_divide:Mod3 " "Instantiated megafunction \"uart_calculator:uut2\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333077 ""}  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701172333077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/lpm_divide_vam.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172333115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172333115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_calculator:uut2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"uart_calculator:uut2\|lpm_divide:Mod0\"" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172333128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_calculator:uut2\|lpm_divide:Mod0 " "Instantiated megafunction \"uart_calculator:uut2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333128 ""}  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701172333128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c9m " "Found entity 1: lpm_divide_c9m" {  } { { "db/lpm_divide_c9m.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/lpm_divide_c9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172333162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172333162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172333173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172333173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t3f " "Found entity 1: alt_u_div_t3f" {  } { { "db/alt_u_div_t3f.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/alt_u_div_t3f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172333187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172333187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_calculator:uut2\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"uart_calculator:uut2\|lpm_divide:Mod4\"" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172333195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_calculator:uut2\|lpm_divide:Mod4 " "Instantiated megafunction \"uart_calculator:uut2\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333195 ""}  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701172333195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sam " "Found entity 1: lpm_divide_sam" {  } { { "db/lpm_divide_sam.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/lpm_divide_sam.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172333229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172333229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172333240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172333240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t6f " "Found entity 1: alt_u_div_t6f" {  } { { "db/alt_u_div_t6f.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/alt_u_div_t6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172333274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172333274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_calculator:uut2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"uart_calculator:uut2\|lpm_divide:Div1\"" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172333291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_calculator:uut2\|lpm_divide:Div1 " "Instantiated megafunction \"uart_calculator:uut2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333291 ""}  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701172333291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ahm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ahm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ahm " "Found entity 1: lpm_divide_ahm" {  } { { "db/lpm_divide_ahm.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/lpm_divide_ahm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172333325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172333325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_calculator:uut2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"uart_calculator:uut2\|lpm_divide:Div0\"" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172333331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_calculator:uut2\|lpm_divide:Div0 " "Instantiated megafunction \"uart_calculator:uut2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333331 ""}  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701172333331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9hm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9hm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9hm " "Found entity 1: lpm_divide_9hm" {  } { { "db/lpm_divide_9hm.tdf" "" { Text "G:/software/FPGA/workplace/week10/db/lpm_divide_9hm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701172333366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172333366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_calculator:uut2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"uart_calculator:uut2\|lpm_mult:Mult1\"" {  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172333394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_calculator:uut2\|lpm_mult:Mult1 " "Instantiated megafunction \"uart_calculator:uut2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701172333395 ""}  } { { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701172333395 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_calculator:uut2\|lpm_mult:Mult1\|multcore:mult_core uart_calculator:uut2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"uart_calculator:uut2\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"uart_calculator:uut2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172333429 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_calculator:uut2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder uart_calculator:uut2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"uart_calculator:uut2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"uart_calculator:uut2\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172333446 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_calculator:uut2\|lpm_mult:Mult1\|altshift:external_latency_ffs uart_calculator:uut2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"uart_calculator:uut2\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"uart_calculator:uut2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "uart_calculator/uart_calculator.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172333460 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_calculator/uart_digit.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_digit.v" 54 -1 0 } } { "uart_calculator/uart_digit.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_digit.v" 19 -1 0 } } { "uart_calculator/uart_receive.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_receive.v" 18 -1 0 } } { "uart_calculator/uart_receive.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_receive.v" 17 -1 0 } } { "uart_calculator/uart_receive.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_receive.v" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701172333800 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701172333800 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "uart_calculator/uart_calculator_top.v" "" { Text "G:/software/FPGA/workplace/week10/uart_calculator/uart_calculator_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701172334010 "|uart_calculator_top|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701172334010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701172334077 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701172334564 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/software/FPGA/workplace/week10/output_files/week10HW.map.smsg " "Generated suppressed messages file G:/software/FPGA/workplace/week10/output_files/week10HW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172334611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701172334734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701172334734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1348 " "Implemented 1348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701172334821 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701172334821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1329 " "Implemented 1329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701172334821 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701172334821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701172334821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701172334849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 19:52:14 2023 " "Processing ended: Tue Nov 28 19:52:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701172334849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701172334849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701172334849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701172334849 ""}
