#ifndef STM32F4_H
#define STM32F4_H


#define rcc_cr        ( RCC_BASE + 0/sizeof(*RCC_BASE))
#define rcc_pllcfgr   ( RCC_BASE + 4/sizeof(*RCC_BASE))
#define rcc_cfgr      ( RCC_BASE + 8/sizeof(*RCC_BASE))
#define rcc_cir       ( RCC_BASE + 12/sizeof(*RCC_BASE))
#define rcc_ahb1rstr  ( RCC_BASE + 0x10/sizeof(*RCC_BASE))
#define rcc_ahb2rstr  ( RCC_BASE + 0x14/sizeof(*RCC_BASE))
#define rcc_ahb3rstr  ( RCC_BASE + 0x18/sizeof(*RCC_BASE))
#define rcc_apb1rstr  ( RCC_BASE + 0x20/sizeof(*RCC_BASE))
#define rcc_apb2rstr  ( RCC_BASE + 0x24/sizeof(*RCC_BASE))
#define rcc_ahb1enr   ( RCC_BASE + 0x30/sizeof(*RCC_BASE))
#define rcc_ahb2enr   ( RCC_BASE + 0x34/sizeof(*RCC_BASE))
#define rcc_ahb3enr   ( RCC_BASE + 0x38/sizeof(*RCC_BASE))
#define rcc_apb1enr   ( RCC_BASE + 0x40/sizeof(*RCC_BASE))
#define rcc_apb1lpenr   ( RCC_BASE + 0x60/sizeof(*RCC_BASE))
#define rcc_apb2enr   ( RCC_BASE + 0x44/sizeof(*RCC_BASE))
#define rcc_ahb1lpenr   ( RCC_BASE + 0x50/sizeof(*RCC_BASE))
#define rcc_bdcr  ( RCC_BASE + 0x70/sizeof(*RCC_BASE))
#define rcc_csr  ( RCC_BASE + 0x74/sizeof(*RCC_BASE))
#define rcc_sscgr  ( RCC_BASE + 0x80/sizeof(*RCC_BASE))
#define rcc_plli2scfgr   ( RCC_BASE + 0x84/sizeof(*RCC_BASE))
#define gpioa_moder    ( GPIOA_BASE + 0/sizeof(*RCC_BASE))
#define gpioa_otyper   ( GPIOA_BASE + 4/sizeof(*RCC_BASE))
#define gpioa_ospeedr  ( GPIOA_BASE + 8/sizeof(*RCC_BASE))
#define gpioa_pupdr    ( GPIOA_BASE + 12/sizeof(*RCC_BASE))
#define gpioa_idr      ( GPIOA_BASE + 0x10/sizeof(*RCC_BASE))
#define gpioa_odr      ( GPIOA_BASE + 0x14/sizeof(*RCC_BASE))
#define gpioa_bsrr     ( GPIOA_BASE + 0x18/sizeof(*RCC_BASE))
#define gpioa_lckr     ( GPIOA_BASE + 0x1c/sizeof(*RCC_BASE))
#define gpioa_afrl     ( GPIOA_BASE + 0x20/sizeof(*RCC_BASE))
#define gpioa_afrh     ( GPIOA_BASE + 0x24/sizeof(*RCC_BASE))
#define gpiob_moder    ( GPIOB_BASE + 0/sizeof(*RCC_BASE))
#define gpiob_otyper   ( GPIOB_BASE + 4/sizeof(*RCC_BASE))
#define gpiob_ospeedr  ( GPIOB_BASE + 8/sizeof(*RCC_BASE))
#define gpiob_pupdr    ( GPIOB_BASE + 12/sizeof(*RCC_BASE))
#define gpiob_idr      ( GPIOB_BASE + 0x10/sizeof(*RCC_BASE))
#define gpiob_odr      ( GPIOB_BASE + 0x14/sizeof(*RCC_BASE))
#define gpiob_bsrr     ( GPIOB_BASE + 0x18/sizeof(*RCC_BASE))
#define gpiob_lckr     ( GPIOB_BASE + 0x1c/sizeof(*RCC_BASE))
#define gpiob_afrl     ( GPIOB_BASE + 0x20/sizeof(*RCC_BASE))
#define gpiob_afrh     ( GPIOB_BASE + 0x24/sizeof(*RCC_BASE))
#define gpioc_moder    ( GPIOC_BASE + 0/sizeof(*RCC_BASE))
#define gpioc_otyper   ( GPIOC_BASE + 4/sizeof(*RCC_BASE))
#define gpioc_ospeedr  ( GPIOC_BASE + 8/sizeof(*RCC_BASE))
#define gpioc_pupdr    ( GPIOC_BASE + 12/sizeof(*RCC_BASE))
#define gpioc_idr      ( GPIOC_BASE + 0x10/sizeof(*RCC_BASE))
#define gpioc_odr      ( GPIOC_BASE + 0x14/sizeof(*RCC_BASE))
#define gpioc_bsrr     ( GPIOC_BASE + 0x18/sizeof(*RCC_BASE))
#define gpioc_lckr     ( GPIOC_BASE + 0x1c/sizeof(*RCC_BASE))
#define gpioc_afrl     ( GPIOC_BASE + 0x20/sizeof(*RCC_BASE))
#define gpioc_afrh     ( GPIOC_BASE + 0x24/sizeof(*RCC_BASE))
#define gpiod_moder    ( GPIOD_BASE + 0/sizeof(*RCC_BASE))
#define gpiod_otyper   ( GPIOD_BASE + 4/sizeof(*RCC_BASE))
#define gpiod_ospeedr  ( GPIOD_BASE + 8/sizeof(*RCC_BASE))
#define gpiod_pupdr    ( GPIOD_BASE + 12/sizeof(*RCC_BASE))
#define gpiod_idr      ( GPIOD_BASE + 0x10/sizeof(*RCC_BASE))
#define gpiod_odr      ( GPIOD_BASE + 0x14/sizeof(*RCC_BASE))
#define gpiod_bsrr     ( GPIOD_BASE + 0x18/sizeof(*RCC_BASE))
#define gpiod_lckr     ( GPIOD_BASE + 0x1c/sizeof(*RCC_BASE))
#define gpiod_afrl     ( GPIOD_BASE + 0x20/sizeof(*RCC_BASE))
#define gpiod_afrh     ( GPIOD_BASE + 0x24/sizeof(*RCC_BASE))
#define gpioe_moder    ( GPIOE_BASE + 0/sizeof(*RCC_BASE))
#define gpioe_otyper   ( GPIOE_BASE + 4/sizeof(*RCC_BASE))
#define gpioe_ospeedr  ( GPIOE_BASE + 8/sizeof(*RCC_BASE))
#define gpioe_pupdr    ( GPIOE_BASE + 12/sizeof(*RCC_BASE))
#define gpioe_idr      ( GPIOE_BASE + 0x10/sizeof(*RCC_BASE))
#define gpioe_odr      ( GPIOE_BASE + 0x14/sizeof(*RCC_BASE))
#define gpioe_bsrr     ( GPIOE_BASE + 0x18/sizeof(*RCC_BASE))
#define gpioe_lckr     ( GPIOE_BASE + 0x1c/sizeof(*RCC_BASE))
#define gpioe_afrl     ( GPIOE_BASE + 0x20/sizeof(*RCC_BASE))
#define gpioe_afrh     ( GPIOE_BASE + 0x24/sizeof(*RCC_BASE))
#define pwr_cr  ( PWR_BASE + 0/sizeof(*PWR_BASE))
#define pwr_csr  ( PWR_BASE + 4/sizeof(*PWR_BASE))
#define exti_imr  ( EXTI_BASE + 0/sizeof(*EXTI_BASE))
#define exti_emr  ( EXTI_BASE + 4/sizeof(*EXTI_BASE))
#define exti_rtsr  ( EXTI_BASE + 8/sizeof(*EXTI_BASE))
#define exti_ftsr  ( EXTI_BASE + 0xc/sizeof(*EXTI_BASE))
#define exti_swier  ( EXTI_BASE + 0x10/sizeof(*EXTI_BASE))
#define exti_pr  ( EXTI_BASE + 0x14/sizeof(*EXTI_BASE))

#define usart2_sr  ( (USART2_BASE + 0))
#define usart2_dr  ( (USART2_BASE + 1))
#define usart2_brr  ( (USART2_BASE + 2))
#define usart2_cr1  ( (USART2_BASE + 3))
#define usart2_cr2  ( (USART2_BASE + 4))
#define usart2_cr3  ( (USART2_BASE + 5))
#define usart2_gtpr  ( (USART2_BASE + 6))

#endif
