# NOT Gate Module

## Overview
This Verilog module implements a simple NOT gate using the bitwise negation operator (`~`). It outputs the logical inverse of a 1-bit input signal. This is a fundamental digital logic gate used across all hardware systems.

## Module Functionality
- **Module Name:** `top_module`
- **Input:** `in` — 1-bit input signal  
- **Output:** `out` — logical NOT of the input (`~in`)

## Use Case
This module is commonly used in beginner-level Verilog exercises to introduce unary logic operators and signal inversion.

## File Included

| File Name       | Description                       |
|------------------|-----------------------------------|
| `top_module.v`   | Verilog source code for NOT gate  |

## Related HDLBits Exercise
This module corresponds to the HDLBits problem:  
[Not gate](https://hdlbits.01xz.net/wiki/Not_gate)
