<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: pwr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('h7_2pwr_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">h7/pwr.h</div></div>
</div><!--header-->
<div class="contents">
<a href="h7_2pwr_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/** @defgroup pwr_defines PWR Defines</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"></span> </div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">@brief &lt;b&gt;Defined Constants and Types for the STM32H7xx Power Control&lt;/b&gt;</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"></span> </div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">@ingroup STM32H7xx_defines</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"></span> </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">@version 1.0.0</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"></span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> */</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/*</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * Copyright (C) 2019 Brian Viele &lt;vielster@allocor.tech&gt;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> *</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> *</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#pragma once</span><span class="comment"></span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/**@{*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"></span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/** @defgroup pwr_registers PWR Registers</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/** Power control register. */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="group__pwr__registers.html#gae94d5fc655ca59c7323271c0e53bbdd0">   36</a></span><span class="preprocessor">#define PWR_CR1         MMIO32(POWER_CONTROL_BASE + 0x00)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"></span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/** Power control/status register. */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="group__pwr__registers.html#gaeb179a46544116ee245f97d5b3e3cb88">   39</a></span><span class="preprocessor">#define PWR_CSR1        MMIO32(POWER_CONTROL_BASE + 0x04)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"></span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/** Power control register 2. */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="group__pwr__registers.html#gaec2014a0ee4d2754101559446ac2a64f">   42</a></span><span class="preprocessor">#define PWR_CR2         MMIO32(POWER_CONTROL_BASE + 0x08)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"></span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/** Power control register 3. */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="group__pwr__registers.html#gaf89abe2c7e888cc2f84a4a73b9d471a9">   45</a></span><span class="preprocessor">#define PWR_CR3         MMIO32(POWER_CONTROL_BASE + 0x0C)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"></span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/** CPU Power control register 3. */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group__pwr__registers.html#gac3122f011ea4930e761ba9c622f9dd58">   48</a></span><span class="preprocessor">#define PWR_CPUCR       MMIO32(POWER_CONTROL_BASE + 0x10)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"></span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/** D3 Domain Power Control register.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">  * Note: Referred to as PWR_SRDCR (SmartRun Domain Control) on LP devices.</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">  *       The VOS bitfield differs between the two implementations (unfortunately).</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">  */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group__pwr__registers.html#ga2b6db3b62729c85d626ee10e6f3d94a3">   54</a></span><span class="preprocessor">#define PWR_D3CR        MMIO32(POWER_CONTROL_BASE + 0x18)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="group__pwr__registers.html#ga80015fc88d91befb24eef733e7bf79cd">   55</a></span><span class="preprocessor">#define PWR_SRDCR       MMIO32(POWER_CONTROL_BASE + 0x18)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"></span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/** Wakeup Domain Power Control register. */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="group__pwr__registers.html#ga5d3d696069dbeef4cbe5d5dd42d200b7">   58</a></span><span class="preprocessor">#define PWR_WKUPCR      MMIO32(POWER_CONTROL_BASE + 0x20)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"></span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"></span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/** VOS[15:14]: Regulator voltage scaling output selection */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga4ce29bebb99157ac00a9b6a30f990b45">   63</a></span><span class="preprocessor">#define PWR_CR1_SVOS_SHIFT        14</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga89b19162d7620f8d9e6a96fbf9d19e6d">   64</a></span><span class="preprocessor">#define PWR_CR1_SVOS_MASK         (0x3)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gad613494b0b1c44e53c3c866bd1bb46b9">   65</a></span><span class="preprocessor">#define PWR_CR1_SVOS_SCALE_3      (0x3)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga53d7dfd0aab08f3ce736783b00473f3a">   66</a></span><span class="preprocessor">#define PWR_CR1_SVOS_SCALE_4      (0x2)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gac4338dc7363c85d2b27278f67dc7fb3c">   67</a></span><span class="preprocessor">#define PWR_CR1_SVOS_SCALE_5      (0x1)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"></span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/** SmartRun domain AHB memory shut-off in DStop/DStop2 low-power mode */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga60adebe66b02d4d6babaa39d774f3bde">   70</a></span><span class="preprocessor">#define PWR_CR1_SRDRAMSO          BIT27</span><span class="comment"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/** high-speed interfaces USB and FDCAN memory shut-off in DStop/DStop2 mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga5874c5da05b36efaf534d8665654eda2">   72</a></span><span class="preprocessor">#define PWR_CR1_HSITFSO           BIT26</span><span class="comment"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/** GFXMMU and JPEG memory shut-off in DStop/DStop2 mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga9c028f0d04aa173af1ebadcef818a7ce">   74</a></span><span class="preprocessor">#define PWR_CR1_GFXSO             BIT25</span><span class="comment"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/** instruction TCM and ETM memory shut-off in DStop/DStop2 mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gabaeb0cb4a480ee2df5c52cd1b2d85aed">   76</a></span><span class="preprocessor">#define PWR_CR1_ITCMSO            BIT24</span><span class="comment"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/** AHB SRAM2 shut-off in DStop/DStop2 mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gaf073d12c7ac0f601e545298842a0d5c7">   78</a></span><span class="preprocessor">#define PWR_CR1_AHBRAM2SO         BIT23</span><span class="comment"></span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/** AHB SRAM1 shut-off in DStop/DStop2 mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga366f3dfd3642bf33870f8044cad1b67a">   80</a></span><span class="preprocessor">#define PWR_CR1_AHBRAM1SO         BIT22</span><span class="comment"></span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/** AXI SRAM3 shut-off in DStop/DStop2 mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga7c95167737507b1d9b816104f3874978">   82</a></span><span class="preprocessor">#define PWR_CR1_AXIRAM3SO         BIT21</span><span class="comment"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/** AXI SRAM2 shut-off in DStop/DStop2 mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga888f993adf46193f3538c2e4ad3fd9d6">   84</a></span><span class="preprocessor">#define PWR_CR1_AXIRAM2SO         BIT20</span><span class="comment"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">/** AXI SRAM1 shut-off in DStop/DStop2 mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gad688c955f849cbdc3f58cb35933560ac">   86</a></span><span class="preprocessor">#define PWR_CR1_AXIRAM1SO         BIT19</span><span class="comment"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/** voltage threshold detected by the AVD.  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gaf182c6b6e8bca92692b40eaf6e95cffb">   88</a></span><span class="preprocessor">#define PWR_CR1_ALS_SHIFT         17</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gaad80a9c2f756b17d4475ec44f388b87e">   89</a></span><span class="preprocessor">#define PWR_CR1_ALS_MASK          0x3</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gaa67db90350563320277e4662a7690147">   90</a></span><span class="preprocessor">#define PWR_CR1_ALS_1P7V          0x0</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga03b10f9213ee1780c337b9dcade03ef2">   91</a></span><span class="preprocessor">#define PWR_CR1_ALS_2P1V          0x1</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gaa75121ad833c7d84117fd85ff4b4743d">   92</a></span><span class="preprocessor">#define PWR_CR1_ALS_2P5V          0x2</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga1cd47859fd1d48ffcb357391e466e839">   93</a></span><span class="preprocessor">#define PWR_CR1_ALS_2P8V          0x3</span><span class="comment"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/** peripheral voltage monitor on V DDA enable  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gae5d3657986e2d92c7f5f72f4422b0a52">   95</a></span><span class="preprocessor">#define PWR_CR1_AVDEN             BIT16</span><span class="comment"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/** analog voltage ready</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> *  This bit is only used when the analog switch boost needs to be enabled (see BOOSTE bit).</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> *  It must be set by software when the expected V DDA analog supply level is available.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> *  The correct analog supply level is indicated by the AVDO bit (PWR_CSR1 register) after</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> *  setting the AVDEN bit and selecting the supply level to be monitored (ALS bits).</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga84aeddb7becce4f8f075d95f8b6640b2">  102</a></span><span class="preprocessor">#define PWR_CR1_AVD_READY         BIT13</span><span class="comment"></span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/** analog switch VBoost control</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> *  This bit enables the booster to guarantee the analog switch AC performance when the V DD</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> *  supply voltage is below 2.7 V (reduction of the total harmonic distortion to have the same</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> *  switch performance over the full supply voltage range)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> *  The V DD supply voltage can be monitored through the PVD and the PLS bits.</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gae0ad5c30c0cca545e2cf11a9573785f4">  109</a></span><span class="preprocessor">#define PWR_CR1_BOOSTE            BIT12</span><span class="comment"></span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/** DBP[8]: Disable backup domain write protection. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga09950f76d292eb9d01f72dd825082f1b">  111</a></span><span class="preprocessor">#define PWR_CR1_DBP               BIT8</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"></span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/** CSR1 Register Bits */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gac79bb49b4f18688f1ca0fa8e41039d53">  114</a></span><span class="preprocessor">#define PWR_CSR1_MMCVDO           BIT17</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga0839931d400544985c1955ed9eeb55e9">  115</a></span><span class="preprocessor">#define PWR_CSR1_AVDO             BIT16</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gabc12aa24ac4eec40b3f2ffe1e94f63fc">  116</a></span><span class="preprocessor">#define PWR_CSR1_ACTVOS_SHIFT     14</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga6c8845e351ae1b92d1e6ec45395102f3">  117</a></span><span class="preprocessor">#define PWR_CSR1_ACTVOSRDY        BIT13</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gaf3e9a5812547f32576265e00802de3d0">  118</a></span><span class="preprocessor">#define PWR_CSR1_PVDO             BIT4</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"></span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/** CR2 Register Bits */</span><span class="comment"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/** temperature level monitoring versus high threshold */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gab519388ffad6698f98ada73c4bf81248">  122</a></span><span class="preprocessor">#define PWR_CR2_TEMPH             BIT23</span><span class="comment"></span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/** temperature level monitoring versus low threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga186c016996c65b07e913e83155082865">  124</a></span><span class="preprocessor">#define PWR_CR2_TEMPL             BIT22</span><span class="comment"></span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/** backup regulator ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gae3552758eb3c4985410fe8911560f298">  126</a></span><span class="preprocessor">#define PWR_CR2_BRRDY             BIT16</span><span class="comment"></span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/** V BAT and temperature monitoring enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga732609af3be64eef8c4c243ce7f1f46c">  128</a></span><span class="preprocessor">#define PWR_CR2_MONEN             BIT4</span><span class="comment"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/** backup regulator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga8387ab1b7dc6a1d8de702c6bc899c620">  130</a></span><span class="preprocessor">#define PWR_CR2_BREN              BIT0</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"></span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/** CR3 Register Bits */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga64e25571a035b217eee2f8d99f5ca20d">  133</a></span><span class="preprocessor">#define PWR_CR3_USB33RDY          BIT26</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gacdb4aff167de72e6d0b786abc6d9e45f">  134</a></span><span class="preprocessor">#define PWR_CR3_USBREGEN          BIT25</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga40d45cbf0931adfbbca0af29a7740151">  135</a></span><span class="preprocessor">#define PWR_CR3_USB33DEN          BIT24</span><span class="comment"></span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/** SMPS step-down converter external supply ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gac69d6d10d724e67f0b2abf42ee21cdd2">  137</a></span><span class="preprocessor">#define PWR_CR3_SMPSEXTRDY        BIT16</span><span class="comment"></span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/** V BAT charging resistor selection  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga21807d08cdbb2fbd8f42b731a5d528ce">  139</a></span><span class="preprocessor">#define PWR_CR3_VBRS              BIT9</span><span class="comment"></span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/** V BAT charging enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gaabba4222905284bb54d6f5157883c30b">  141</a></span><span class="preprocessor">#define PWR_CR3_VBE               BIT8</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"></span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/** @defgroup pwr_cr3_smpslevel SMPS step-down converter voltage output level selection</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> *  This setting is used when both the LDO and SMPS step-down converter are enabled with SMPSEN and</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> *  LDOEN enabled or when SMPSEXTHP is enabled. In this case SMPSLEVEL must be written with</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> *  a value different than 00 to reach the appropriate voltage, based on VOS or external supply.</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * @{</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group__pwr__cr3__smpslevel.html#ga14bdc98a0b6039be10c01b3bef82fff9">  149</a></span><span class="preprocessor">#define PWR_CR3_SMPSLEVEL_VOS     0x0</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="group__pwr__cr3__smpslevel.html#gaac15fd6458966a2bf835794ad7e75abb">  150</a></span><span class="preprocessor">#define PWR_CR3_SMPSLEVEL_1P8V    0x1</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group__pwr__cr3__smpslevel.html#ga3b440f6a95399e389e84599d4461f54e">  151</a></span><span class="preprocessor">#define PWR_CR3_SMPSLEVEL_2P5V    0x2</span><span class="comment"></span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga4e5d2c9f865f05b46ecdbd050d24d9e3">  153</a></span><span class="preprocessor">#define PWR_CR3_SMPSLEVEL_SHIFT   4</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gac9d89528d96d308a2cea722427885a7d">  154</a></span><span class="preprocessor">#define PWR_CR3_SMPSLEVEL_MASK    0x3</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"></span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/** SMPS step-down converter external power delivery selection */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga2452b8c4f3e91a4da9b8c08b5f5d3b3d">  157</a></span><span class="preprocessor">#define PWR_CR3_SMPSEXTHP         BIT3</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gaf5a8423dbc59c5572057861d59115222">  158</a></span><span class="preprocessor">#define PWR_CR3_SCUEN             BIT2</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/* BIT2 Is overloaded on devices with SMPS as the SMPSEN bit. */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gae7056f0ab0cd906f0f49bd11df9b5325">  160</a></span><span class="preprocessor">#define PWR_CR3_SMPSEN            BIT2</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga2e5832efbbab5ab98c031bdb891a7977">  161</a></span><span class="preprocessor">#define PWR_CR3_LDOEN             BIT1</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga18df5e5c7aaa92d19eb53be04121d143">  162</a></span><span class="preprocessor">#define PWR_CR3_BYPASS            BIT0</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"></span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/** D3CR Register Bits */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga474482bd93a0c1b2924cdb5d528c5948">  165</a></span><span class="preprocessor">#define PWR_D3CR_VOSRDY           BIT13</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga66b76e6e64dd791f7a6376e639e48d1c">  166</a></span><span class="preprocessor">#define PWR_D3CR_VOS_SHIFT        14</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga5695bfaf1d1bb741aab0b062286b25ed">  167</a></span><span class="preprocessor">#define PWR_D3CR_VOS_MASK         (0x03)</span><span class="comment"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/** VOS0 is implemented on STM32H72x/3x with simple VOS setting.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> *  STM32H742/43/45/47/50/53/55/57 SCALE0 this as SCALE1 + SYSCFG.ODEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga1c6b7a727daad73fb46d530191aadcbb">  170</a></span><span class="preprocessor">#define PWR_D3CR_VOS_SCALE_0      (0x0)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gadae3d7cac9596668ce63316679436ff5">  171</a></span><span class="preprocessor">#define PWR_D3CR_VOS_SCALE_3      (0x1)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gae5b94626acf3089a7d7803cc9144ad17">  172</a></span><span class="preprocessor">#define PWR_D3CR_VOS_SCALE_2      (0x2)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga78793461bf614c867774a32075bcf03a">  173</a></span><span class="preprocessor">#define PWR_D3CR_VOS_SCALE_1      (0x3)</span><span class="comment"></span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">/** SRDCR Register Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga657af66f177652a0614e62ef534c04ff">  175</a></span><span class="preprocessor">#define PWR_SRDCR_VOSRDY          BIT13</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga025dbd090f98ee636d38588545b059c2">  176</a></span><span class="preprocessor">#define PWR_SRDCR_VOS_SHIFT       14</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga3d9f9940eb061e274d80e50732cc3bc5">  177</a></span><span class="preprocessor">#define PWR_SRDCR_VOS_MASK        (0x03)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga909cd54d5f7fba174719c2710ff4d4f5">  178</a></span><span class="preprocessor">#define PWR_SRDCR_VOS_SCALE_3     (0x0)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gaaddfcb4e32a5ebbf9b590866408186d2">  179</a></span><span class="preprocessor">#define PWR_SRDCR_VOS_SCALE_2     (0x1)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gabc836a3eaab629a24cac7550f6815a98">  180</a></span><span class="preprocessor">#define PWR_SRDCR_VOS_SCALE_1     (0x2)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gafc8eaab3237ed57b28f8e8cdbffbb6cc">  181</a></span><span class="preprocessor">#define PWR_SRDCR_VOS_SCALE_0     (0x3)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gaffc4e743e1eab7acf3d5cb01b22977e1">  183</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="group__pwr__defines.html#gaffc4e743e1eab7acf3d5cb01b22977e1">pwr_sys_mode</a> {</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa5f4edcad3627a562eb9f76fd8e1719f">  184</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa5f4edcad3627a562eb9f76fd8e1719f">PWR_SYS_SCU_LDO</a> = 0,      <span class="comment">/**&lt; STM32H742/43/50/53 has special SCUEN handling, use for LDO. */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1afc18630c26646b1ceea1ec4f77812ea6">  185</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1afc18630c26646b1ceea1ec4f77812ea6">PWR_SYS_SCU_BYPASS</a>,       <span class="comment">/**&lt; STM32H742/43/50/53 has special SCUEN handling, use for bypass. */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa6bba6635dec6df4e3a14797239f1cda">  186</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa6bba6635dec6df4e3a14797239f1cda">PWR_SYS_LDO</a>,              <span class="comment">/**&lt; Devices with SMPS use this to run from LDO only. */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1a03209db3cd0478af2f087765a5dbab73">  187</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1a03209db3cd0478af2f087765a5dbab73">PWR_SYS_SMPS_DIRECT</a>,      <span class="comment">/**&lt; Disable LDO, apply SMPS direct to CPU using VOS. */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa1b4150d0305cd373e9874b252dd2a2b">  188</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa1b4150d0305cd373e9874b252dd2a2b">PWR_SYS_SMPS_LDO</a>,         <span class="comment">/**&lt; SMPS supplies internal LDO. */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1a144edabe921db413499824a7284d5f9e">  189</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1a144edabe921db413499824a7284d5f9e">PWR_SYS_EXT_SMPS_LDO</a>,     <span class="comment">/**&lt; SMPS supplies external power, and CPU through LDO. */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1ad88b69ce0041e0b7aae78b2435ca7932">  190</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1ad88b69ce0041e0b7aae78b2435ca7932">PWR_SYS_EXT_SMPS_LDO_BYP</a>, <span class="comment">/**&lt; SMPS supplies external power, bypasses LDO (e.g. external LDO) */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1af8a3198cf1709ad48a3bc89cd0a0553d">PWR_SYS_BYPASS</a>            <span class="comment">/**&lt; Disable all internal power supplies. */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1af8a3198cf1709ad48a3bc89cd0a0553d">  192</a></span>};</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga539bd9bc928f877950e08523217eb288">  194</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="group__pwr__defines.html#ga539bd9bc928f877950e08523217eb288">pwr_svos_scale</a> {</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288af188dcc75a4493f03312b54db8eaebb9">  195</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288af188dcc75a4493f03312b54db8eaebb9">PWR_SVOS_SCALE3</a> = <a class="code hl_define" href="group__pwr__defines.html#gad613494b0b1c44e53c3c866bd1bb46b9">PWR_CR1_SVOS_SCALE_3</a> &lt;&lt; <a class="code hl_define" href="group__pwr__defines.html#ga4ce29bebb99157ac00a9b6a30f990b45">PWR_CR1_SVOS_SHIFT</a>,</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288a11d8ab9196d902dcf3365287383498c8">  196</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288a11d8ab9196d902dcf3365287383498c8">PWR_SVOS_SCALE4</a> = <a class="code hl_define" href="group__pwr__defines.html#ga53d7dfd0aab08f3ce736783b00473f3a">PWR_CR1_SVOS_SCALE_4</a> &lt;&lt; <a class="code hl_define" href="group__pwr__defines.html#ga4ce29bebb99157ac00a9b6a30f990b45">PWR_CR1_SVOS_SHIFT</a>,</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288a6caef9de1642b1f67f68bd874f39d6fa">  197</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288a6caef9de1642b1f67f68bd874f39d6fa">PWR_SVOS_SCALE5</a> = <a class="code hl_define" href="group__pwr__defines.html#gac4338dc7363c85d2b27278f67dc7fb3c">PWR_CR1_SVOS_SCALE_5</a> &lt;&lt; <a class="code hl_define" href="group__pwr__defines.html#ga4ce29bebb99157ac00a9b6a30f990b45">PWR_CR1_SVOS_SHIFT</a>,</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>};</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#ga763ebcf54b3996fea95742ecf772f19f">  200</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="group__pwr__defines.html#ga763ebcf54b3996fea95742ecf772f19f">pwr_vos_scale</a> {</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fabc62d1bb467752a80e4b9a7d4584af8e">  201</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fabc62d1bb467752a80e4b9a7d4584af8e">PWR_VOS_SCALE_UNDEFINED</a> = 0,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa844611e1693e4103391f64fdc9e3aa81">  202</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa844611e1693e4103391f64fdc9e3aa81">PWR_VOS_SCALE_0</a>,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa73f609fd5c5db25241c767d4a0e90726">  203</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa73f609fd5c5db25241c767d4a0e90726">PWR_VOS_SCALE_1</a>,</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa70d99037e7c178c9e54dbcbf3c829cbc">  204</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa70d99037e7c178c9e54dbcbf3c829cbc">PWR_VOS_SCALE_2</a>,</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fab9030c1286cdcbfb87b5b12f3b7cca42">  205</a></span>  <a class="code hl_enumvalue" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fab9030c1286cdcbfb87b5b12f3b7cca42">PWR_VOS_SCALE_3</a>,</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>};</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><a class="code hl_define" href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"></span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">/** @defgroup pwr_peripheral_api PWR Peripheral API</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * @ingroup peripheral_apis</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/** Set power subsystem to utilize the LDO for CPU. */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__pwr__peripheral__api.html#ga3524ee938b8cf8efd7d5a3e0c1b905ec">pwr_set_mode_ldo</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"></span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/** Specific STM32H742/43/50/53 LDO mode setting.. */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__pwr__peripheral__api.html#gad6a22a85591e4590c3a88c3caa45f9c3">pwr_set_mode_scu_ldo</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"></span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">/** Set power subsystem to utilize the SMPS run through the LDO for CPU.</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * @param[in] supply_external  Supply is powering external circuits, enable high power mode.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * @param[in] smps_level  Voltage level from @ref pwr_cr3_smpslevel (1.8V/2.5V)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * @param[in] use_ldo  Set this value to true if the internal LDO should be enabled.</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__pwr__peripheral__api.html#ga9254443b998d8753b58e88b24765e88c">pwr_set_mode_smps_ldo</a>(<span class="keywordtype">bool</span> supply_external, uint32_t smps_level, <span class="keywordtype">bool</span> use_ldo);</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"></span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/** Set power system based on &quot;System Supply Configurations&quot; table in reference manual.</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * @param[in] mode  Mode mapping to a mode in the system configuration. Note special SCU modes.</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * @param[in] smps_level  Optional, only needed if using an EXT_SMPS or SMPS_LDO mode.</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * Provide zero if unused, otherwise @ref pwr_cr3_smpslevel.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> */</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__pwr__peripheral__api.html#gaf95ea1bcfc487e86698c6f26d4d0d5ae">pwr_set_mode</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__pwr__defines.html#gaffc4e743e1eab7acf3d5cb01b22977e1">pwr_sys_mode</a> mode, uint8_t smps_level);</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"></span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">/** Set power subsystem to bypass all internal supplies. */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__pwr__peripheral__api.html#ga7471e54450434061de6beacc346b5b09">pwr_set_mode_bypass</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"></span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">/** Specific STM32H742/43/50/53 Bypsass mode setting.. */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__pwr__peripheral__api.html#ga7f9890cbfa8e42a1244df0f6c25f9bdd">pwr_set_mode_scu_bypass</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"></span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">/** Set the voltage scaling/strength for the internal SMPS/LDO when in Stop mode.</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * @param[in] scale  Voltage scale value to set.</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__pwr__peripheral__api.html#ga344c024fe329217018d360df1f9a21ea">pwr_set_svos_scale</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__pwr__defines.html#ga539bd9bc928f877950e08523217eb288">pwr_svos_scale</a> scale);</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"></span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">/** Set the voltage scaling/strength for the internal SMPS/LDO while running.</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> * @param[in] scale  Voltage scale value to set.</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> */</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__pwr__peripheral__api.html#ga5c20c3e54554d82e05cf53cc02fba118">pwr_set_vos_scale</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__pwr__defines.html#ga763ebcf54b3996fea95742ecf772f19f">pwr_vos_scale</a> scale);<span class="comment"></span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><a class="code hl_define" href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"></span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">/**@}*/</span></div>
<div class="ttc" id="acommon_8h_html_a67019e6c1b6d267f6f85fbb577f0f286"><div class="ttname"><a href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="ttdeci">#define END_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00034">common.h:34</a></div></div>
<div class="ttc" id="acommon_8h_html_acd011fce71bdd0f1884aa638d921487a"><div class="ttname"><a href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="ttdeci">#define BEGIN_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00033">common.h:33</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ga4ce29bebb99157ac00a9b6a30f990b45"><div class="ttname"><a href="group__pwr__defines.html#ga4ce29bebb99157ac00a9b6a30f990b45">PWR_CR1_SVOS_SHIFT</a></div><div class="ttdeci">#define PWR_CR1_SVOS_SHIFT</div><div class="ttdoc">VOS[15:14]: Regulator voltage scaling output selection.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00063">h7/pwr.h:63</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ga539bd9bc928f877950e08523217eb288"><div class="ttname"><a href="group__pwr__defines.html#ga539bd9bc928f877950e08523217eb288">pwr_svos_scale</a></div><div class="ttdeci">pwr_svos_scale</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00194">h7/pwr.h:194</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ga53d7dfd0aab08f3ce736783b00473f3a"><div class="ttname"><a href="group__pwr__defines.html#ga53d7dfd0aab08f3ce736783b00473f3a">PWR_CR1_SVOS_SCALE_4</a></div><div class="ttdeci">#define PWR_CR1_SVOS_SCALE_4</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00066">h7/pwr.h:66</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ga763ebcf54b3996fea95742ecf772f19f"><div class="ttname"><a href="group__pwr__defines.html#ga763ebcf54b3996fea95742ecf772f19f">pwr_vos_scale</a></div><div class="ttdeci">pwr_vos_scale</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00200">h7/pwr.h:200</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gac4338dc7363c85d2b27278f67dc7fb3c"><div class="ttname"><a href="group__pwr__defines.html#gac4338dc7363c85d2b27278f67dc7fb3c">PWR_CR1_SVOS_SCALE_5</a></div><div class="ttdeci">#define PWR_CR1_SVOS_SCALE_5</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00067">h7/pwr.h:67</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gad613494b0b1c44e53c3c866bd1bb46b9"><div class="ttname"><a href="group__pwr__defines.html#gad613494b0b1c44e53c3c866bd1bb46b9">PWR_CR1_SVOS_SCALE_3</a></div><div class="ttdeci">#define PWR_CR1_SVOS_SCALE_3</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00065">h7/pwr.h:65</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gaffc4e743e1eab7acf3d5cb01b22977e1"><div class="ttname"><a href="group__pwr__defines.html#gaffc4e743e1eab7acf3d5cb01b22977e1">pwr_sys_mode</a></div><div class="ttdeci">pwr_sys_mode</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00183">h7/pwr.h:183</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gga539bd9bc928f877950e08523217eb288a11d8ab9196d902dcf3365287383498c8"><div class="ttname"><a href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288a11d8ab9196d902dcf3365287383498c8">PWR_SVOS_SCALE4</a></div><div class="ttdeci">@ PWR_SVOS_SCALE4</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00196">h7/pwr.h:196</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gga539bd9bc928f877950e08523217eb288a6caef9de1642b1f67f68bd874f39d6fa"><div class="ttname"><a href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288a6caef9de1642b1f67f68bd874f39d6fa">PWR_SVOS_SCALE5</a></div><div class="ttdeci">@ PWR_SVOS_SCALE5</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00197">h7/pwr.h:197</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gga539bd9bc928f877950e08523217eb288af188dcc75a4493f03312b54db8eaebb9"><div class="ttname"><a href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288af188dcc75a4493f03312b54db8eaebb9">PWR_SVOS_SCALE3</a></div><div class="ttdeci">@ PWR_SVOS_SCALE3</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00195">h7/pwr.h:195</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gga763ebcf54b3996fea95742ecf772f19fa70d99037e7c178c9e54dbcbf3c829cbc"><div class="ttname"><a href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa70d99037e7c178c9e54dbcbf3c829cbc">PWR_VOS_SCALE_2</a></div><div class="ttdeci">@ PWR_VOS_SCALE_2</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00204">h7/pwr.h:204</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gga763ebcf54b3996fea95742ecf772f19fa73f609fd5c5db25241c767d4a0e90726"><div class="ttname"><a href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa73f609fd5c5db25241c767d4a0e90726">PWR_VOS_SCALE_1</a></div><div class="ttdeci">@ PWR_VOS_SCALE_1</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00203">h7/pwr.h:203</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gga763ebcf54b3996fea95742ecf772f19fa844611e1693e4103391f64fdc9e3aa81"><div class="ttname"><a href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa844611e1693e4103391f64fdc9e3aa81">PWR_VOS_SCALE_0</a></div><div class="ttdeci">@ PWR_VOS_SCALE_0</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00202">h7/pwr.h:202</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gga763ebcf54b3996fea95742ecf772f19fab9030c1286cdcbfb87b5b12f3b7cca42"><div class="ttname"><a href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fab9030c1286cdcbfb87b5b12f3b7cca42">PWR_VOS_SCALE_3</a></div><div class="ttdeci">@ PWR_VOS_SCALE_3</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00205">h7/pwr.h:205</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_gga763ebcf54b3996fea95742ecf772f19fabc62d1bb467752a80e4b9a7d4584af8e"><div class="ttname"><a href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fabc62d1bb467752a80e4b9a7d4584af8e">PWR_VOS_SCALE_UNDEFINED</a></div><div class="ttdeci">@ PWR_VOS_SCALE_UNDEFINED</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00201">h7/pwr.h:201</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ggaffc4e743e1eab7acf3d5cb01b22977e1a03209db3cd0478af2f087765a5dbab73"><div class="ttname"><a href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1a03209db3cd0478af2f087765a5dbab73">PWR_SYS_SMPS_DIRECT</a></div><div class="ttdeci">@ PWR_SYS_SMPS_DIRECT</div><div class="ttdoc">Disable LDO, apply SMPS direct to CPU using VOS.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00187">h7/pwr.h:187</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ggaffc4e743e1eab7acf3d5cb01b22977e1a144edabe921db413499824a7284d5f9e"><div class="ttname"><a href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1a144edabe921db413499824a7284d5f9e">PWR_SYS_EXT_SMPS_LDO</a></div><div class="ttdeci">@ PWR_SYS_EXT_SMPS_LDO</div><div class="ttdoc">SMPS supplies external power, and CPU through LDO.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00189">h7/pwr.h:189</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ggaffc4e743e1eab7acf3d5cb01b22977e1aa1b4150d0305cd373e9874b252dd2a2b"><div class="ttname"><a href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa1b4150d0305cd373e9874b252dd2a2b">PWR_SYS_SMPS_LDO</a></div><div class="ttdeci">@ PWR_SYS_SMPS_LDO</div><div class="ttdoc">SMPS supplies internal LDO.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00188">h7/pwr.h:188</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ggaffc4e743e1eab7acf3d5cb01b22977e1aa5f4edcad3627a562eb9f76fd8e1719f"><div class="ttname"><a href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa5f4edcad3627a562eb9f76fd8e1719f">PWR_SYS_SCU_LDO</a></div><div class="ttdeci">@ PWR_SYS_SCU_LDO</div><div class="ttdoc">STM32H742/43/50/53 has special SCUEN handling, use for LDO.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00184">h7/pwr.h:184</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ggaffc4e743e1eab7acf3d5cb01b22977e1aa6bba6635dec6df4e3a14797239f1cda"><div class="ttname"><a href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa6bba6635dec6df4e3a14797239f1cda">PWR_SYS_LDO</a></div><div class="ttdeci">@ PWR_SYS_LDO</div><div class="ttdoc">Devices with SMPS use this to run from LDO only.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00186">h7/pwr.h:186</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ggaffc4e743e1eab7acf3d5cb01b22977e1ad88b69ce0041e0b7aae78b2435ca7932"><div class="ttname"><a href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1ad88b69ce0041e0b7aae78b2435ca7932">PWR_SYS_EXT_SMPS_LDO_BYP</a></div><div class="ttdeci">@ PWR_SYS_EXT_SMPS_LDO_BYP</div><div class="ttdoc">SMPS supplies external power, bypasses LDO (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00190">h7/pwr.h:190</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ggaffc4e743e1eab7acf3d5cb01b22977e1af8a3198cf1709ad48a3bc89cd0a0553d"><div class="ttname"><a href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1af8a3198cf1709ad48a3bc89cd0a0553d">PWR_SYS_BYPASS</a></div><div class="ttdeci">@ PWR_SYS_BYPASS</div><div class="ttdoc">Disable all internal power supplies.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00192">h7/pwr.h:191</a></div></div>
<div class="ttc" id="agroup__pwr__defines_html_ggaffc4e743e1eab7acf3d5cb01b22977e1afc18630c26646b1ceea1ec4f77812ea6"><div class="ttname"><a href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1afc18630c26646b1ceea1ec4f77812ea6">PWR_SYS_SCU_BYPASS</a></div><div class="ttdeci">@ PWR_SYS_SCU_BYPASS</div><div class="ttdoc">STM32H742/43/50/53 has special SCUEN handling, use for bypass.</div><div class="ttdef"><b>Definition:</b> <a href="h7_2pwr_8h_source.html#l00185">h7/pwr.h:185</a></div></div>
<div class="ttc" id="agroup__pwr__peripheral__api_html_ga344c024fe329217018d360df1f9a21ea"><div class="ttname"><a href="group__pwr__peripheral__api.html#ga344c024fe329217018d360df1f9a21ea">pwr_set_svos_scale</a></div><div class="ttdeci">void pwr_set_svos_scale(enum pwr_svos_scale scale)</div><div class="ttdoc">Set the voltage scaling/strength for the internal SMPS/LDO when in Stop mode.</div><div class="ttdef"><b>Definition:</b> <a href="pwr_8c_source.html#l00110">pwr.c:110</a></div></div>
<div class="ttc" id="agroup__pwr__peripheral__api_html_ga3524ee938b8cf8efd7d5a3e0c1b905ec"><div class="ttname"><a href="group__pwr__peripheral__api.html#ga3524ee938b8cf8efd7d5a3e0c1b905ec">pwr_set_mode_ldo</a></div><div class="ttdeci">void pwr_set_mode_ldo(void)</div><div class="ttdoc">Set power subsystem to utilize the LDO for CPU.</div><div class="ttdef"><b>Definition:</b> <a href="pwr_8c_source.html#l00043">pwr.c:43</a></div></div>
<div class="ttc" id="agroup__pwr__peripheral__api_html_ga5c20c3e54554d82e05cf53cc02fba118"><div class="ttname"><a href="group__pwr__peripheral__api.html#ga5c20c3e54554d82e05cf53cc02fba118">pwr_set_vos_scale</a></div><div class="ttdeci">void pwr_set_vos_scale(enum pwr_vos_scale scale)</div><div class="ttdoc">Set the voltage scaling/strength for the internal SMPS/LDO while running.</div><div class="ttdef"><b>Definition:</b> <a href="pwr_8c_source.html#l00117">pwr.c:117</a></div></div>
<div class="ttc" id="agroup__pwr__peripheral__api_html_ga7471e54450434061de6beacc346b5b09"><div class="ttname"><a href="group__pwr__peripheral__api.html#ga7471e54450434061de6beacc346b5b09">pwr_set_mode_bypass</a></div><div class="ttdeci">void pwr_set_mode_bypass(void)</div><div class="ttdoc">Set power subsystem to bypass all internal supplies.</div><div class="ttdef"><b>Definition:</b> <a href="pwr_8c_source.html#l00072">pwr.c:72</a></div></div>
<div class="ttc" id="agroup__pwr__peripheral__api_html_ga7f9890cbfa8e42a1244df0f6c25f9bdd"><div class="ttname"><a href="group__pwr__peripheral__api.html#ga7f9890cbfa8e42a1244df0f6c25f9bdd">pwr_set_mode_scu_bypass</a></div><div class="ttdeci">void pwr_set_mode_scu_bypass(void)</div><div class="ttdoc">Specific STM32H742/43/50/53 Bypsass mode setting.</div><div class="ttdef"><b>Definition:</b> <a href="pwr_8c_source.html#l00077">pwr.c:77</a></div></div>
<div class="ttc" id="agroup__pwr__peripheral__api_html_ga9254443b998d8753b58e88b24765e88c"><div class="ttname"><a href="group__pwr__peripheral__api.html#ga9254443b998d8753b58e88b24765e88c">pwr_set_mode_smps_ldo</a></div><div class="ttdeci">void pwr_set_mode_smps_ldo(bool supply_external, uint32_t smps_level, bool use_ldo)</div><div class="ttdoc">Set power subsystem to utilize the SMPS run through the LDO for CPU.</div><div class="ttdef"><b>Definition:</b> <a href="pwr_8c_source.html#l00054">pwr.c:54</a></div></div>
<div class="ttc" id="agroup__pwr__peripheral__api_html_gad6a22a85591e4590c3a88c3caa45f9c3"><div class="ttname"><a href="group__pwr__peripheral__api.html#gad6a22a85591e4590c3a88c3caa45f9c3">pwr_set_mode_scu_ldo</a></div><div class="ttdeci">void pwr_set_mode_scu_ldo(void)</div><div class="ttdoc">Specific STM32H742/43/50/53 LDO mode setting.</div><div class="ttdef"><b>Definition:</b> <a href="pwr_8c_source.html#l00049">pwr.c:49</a></div></div>
<div class="ttc" id="agroup__pwr__peripheral__api_html_gaf95ea1bcfc487e86698c6f26d4d0d5ae"><div class="ttname"><a href="group__pwr__peripheral__api.html#gaf95ea1bcfc487e86698c6f26d4d0d5ae">pwr_set_mode</a></div><div class="ttdeci">void pwr_set_mode(enum pwr_sys_mode mode, uint8_t smps_level)</div><div class="ttdoc">Set power system based on &quot;System Supply Configurations&quot; table in reference manual.</div><div class="ttdef"><b>Definition:</b> <a href="pwr_8c_source.html#l00083">pwr.c:83</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_4a066b5d31b7210a86bf09109c98838d.html">h7</a></li><li class="navelem"><a class="el" href="h7_2pwr_8h.html">pwr.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:55 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
