Timing Analyzer report for mux_vhdl
Mon Dec 14 05:41:32 2020
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                ;
+------------------------------+-------+---------------+-------------+------+-----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.246 ns    ; a[0] ; res ;            ;          ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;     ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-----+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 9.246 ns        ; a[0] ; res ;
; N/A   ; None              ; 9.138 ns        ; x[0] ; res ;
; N/A   ; None              ; 9.039 ns        ; x[1] ; res ;
; N/A   ; None              ; 8.964 ns        ; a[1] ; res ;
; N/A   ; None              ; 8.449 ns        ; x[2] ; res ;
; N/A   ; None              ; 8.286 ns        ; x[3] ; res ;
; N/A   ; None              ; 8.074 ns        ; EN   ; res ;
+-------+-------------------+-----------------+------+-----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Mon Dec 14 05:41:32 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux_vhdl -c mux_vhdl --timing_analysis_only
Info: Longest tpd from source pin "a[0]" to destination pin "res" is 9.246 ns
    Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'a[0]'
    Info: 2: + IC(3.694 ns) + CELL(0.366 ns) = 5.147 ns; Loc. = LC_X52_Y1_N5; Fanout = 1; COMB Node = 'Mux~3'
    Info: 3: + IC(0.305 ns) + CELL(0.280 ns) = 5.732 ns; Loc. = LC_X52_Y1_N2; Fanout = 1; COMB Node = 'Mux~4'
    Info: 4: + IC(0.310 ns) + CELL(0.075 ns) = 6.117 ns; Loc. = LC_X52_Y1_N4; Fanout = 1; COMB Node = 'res~20'
    Info: 5: + IC(0.753 ns) + CELL(2.376 ns) = 9.246 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'res'
    Info: Total cell delay = 4.184 ns ( 45.25 % )
    Info: Total interconnect delay = 5.062 ns ( 54.75 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Mon Dec 14 05:41:32 2020
    Info: Elapsed time: 00:00:00


