WARNING | 2018-07-07 18:46:00,363 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
<Arch AMD64 (LE)>
4194424
mulxl_r32_r32_r32.exe
IRSB {
   t0:Ity_I64 t1:Ity_I32 t2:Ity_I64 t3:Ity_I32 t4:Ity_I64 t5:Ity_I32 t6:Ity_I64 t7:Ity_I32 t8:Ity_I64 t9:Ity_I64 t10:Ity_I64 t11:Ity_I64 t12:Ity_I64

   00 | ------ IMark(0x400078, 5, 0) ------
   01 | t0 = GET:I64(rdx)
   02 | t1 = 64to32(t0)
   03 | t2 = GET:I64(rcx)
   04 | t3 = 64to32(t2)
   05 | t4 = MullU32(t1,t3)
   06 | t5 = 64to32(t4)
   07 | t6 = 32Uto64(t5)
   08 | PUT(rbx) = t6
   09 | t7 = 64HIto32(t4)
   10 | t8 = 32Uto64(t7)
   11 | PUT(rax) = t8
   12 | PUT(pc) = 0x000000000040007d
   13 | ------ IMark(0x40007d, 1, 0) ------
   14 | t9 = GET:I64(rsp)
   15 | t10 = LDle:I64(t9)
   16 | t11 = Add64(t9,0x0000000000000008)
   17 | PUT(rsp) = t11
   18 | t12 = Sub64(t11,0x0000000000000080)
   19 | ====== AbiHint(0xt12, 128, t10) ======
   NEXT: PUT(rip) = t10; Ijk_Ret
}
