{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542913597749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542913597757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 17:06:37 2018 " "Processing started: Thu Nov 22 17:06:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542913597757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913597757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913597757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542913598918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542913598918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behaviour " "Found design unit 1: fulladder-behaviour" {  } { { "fullAdder.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614670 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder32-beh32 " "Found design unit 1: fullAdder32-beh32" {  } { { "fullAdder32.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fullAdder32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614678 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder32 " "Found entity 1: fullAdder32" {  } { { "fullAdder32.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fullAdder32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxiverteentrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxiverteentrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxIverteEntrada-behavioral " "Found design unit 1: muxIverteEntrada-behavioral" {  } { { "muxIverteEntrada.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/muxIverteEntrada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614688 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxIverteEntrada " "Found entity 1: muxIverteEntrada" {  } { { "muxIverteEntrada.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/muxIverteEntrada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxALU-behavioral " "Found design unit 1: muxALU-behavioral" {  } { { "muxALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/muxALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614696 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxALU " "Found entity 1: muxALU" {  } { { "muxALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/muxALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodadosalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodadosalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDadosALU-behaviour " "Found design unit 1: fluxoDadosALU-behaviour" {  } { { "fluxoDadosALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDadosALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614704 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDadosALU " "Found entity 1: fluxoDadosALU" {  } { { "fluxoDadosALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDadosALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrolealu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrolealu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControleALU-bhv " "Found design unit 1: unidadeControleALU-bhv" {  } { { "unidadeControleALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControleALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614713 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControleALU " "Found entity 1: unidadeControleALU" {  } { { "unidadeControleALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControleALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-bhv " "Found design unit 1: instruction_memory-bhv" {  } { { "instr_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/instr_memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614721 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instr_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/instr_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-rtl " "Found design unit 1: data_memory-rtl" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614728 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bankregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bankregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bankregister-arch " "Found design unit 1: bankregister-arch" {  } { { "bankregister.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/bankregister.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614737 ""} { "Info" "ISGN_ENTITY_NAME" "1 bankregister " "Found entity 1: bankregister" {  } { { "bankregister.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/bankregister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2way-behavioral " "Found design unit 1: mux2way-behavioral" {  } { { "mux2way.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mux2way.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614746 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2way " "Found entity 1: mux2way" {  } { { "mux2way.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mux2way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor-behavioral " "Found design unit 1: extensor-behavioral" {  } { { "extensor.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/extensor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614754 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/extensor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "pc.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/pc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614763 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDados-behaviour " "Found design unit 1: fluxoDados-behaviour" {  } { { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614773 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDados " "Found entity 1: fluxoDados" {  } { { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_simples.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_simples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_simples-comportamento " "Found design unit 1: somador_simples-comportamento" {  } { { "somador_simples.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/somador_simples.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614782 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_simples " "Found entity 1: somador_simples" {  } { { "somador_simples.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/somador_simples.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControle-behaviour " "Found design unit 1: unidadeControle-behaviour" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614791 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-comportamento " "Found design unit 1: mips-comportamento" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614800 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genregister-rtl " "Found design unit 1: genregister-rtl" {  } { { "genregister.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/genregister.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614809 ""} { "Info" "ISGN_ENTITY_NAME" "1 genregister " "Found entity 1: genregister" {  } { { "genregister.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/genregister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913614809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913614809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542913615145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:UC " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:UC\"" {  } { { "mips.vhd" "UC" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615189 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[0\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[0\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615191 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[1\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[1\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615191 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[2\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[2\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615191 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[3\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[3\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615191 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[4\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[4\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615191 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[5\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[5\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615191 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[6\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[6\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615191 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[7\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[7\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615191 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[8\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[8\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615191 "|mips|unidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntrlWord\[9\] unidadeControle.vhd(17) " "Inferred latch for \"cntrlWord\[9\]\" at unidadeControle.vhd(17)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControle.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615191 "|mips|unidadeControle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxoDados fluxoDados:FD " "Elaborating entity \"fluxoDados\" for hierarchy \"fluxoDados:FD\"" {  } { { "mips.vhd" "FD" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc fluxoDados:FD\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"fluxoDados:FD\|pc:PC\"" {  } { { "fluxoDados.vhd" "PC" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory fluxoDados:FD\|instruction_memory:MI " "Elaborating entity \"instruction_memory\" for hierarchy \"fluxoDados:FD\|instruction_memory:MI\"" {  } { { "fluxoDados.vhd" "MI" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2way fluxoDados:FD\|mux2way:MBR " "Elaborating entity \"mux2way\" for hierarchy \"fluxoDados:FD\|mux2way:MBR\"" {  } { { "fluxoDados.vhd" "MBR" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bankregister fluxoDados:FD\|bankregister:BR " "Elaborating entity \"bankregister\" for hierarchy \"fluxoDados:FD\|bankregister:BR\"" {  } { { "fluxoDados.vhd" "BR" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor fluxoDados:FD\|extensor:Ext " "Elaborating entity \"extensor\" for hierarchy \"fluxoDados:FD\|extensor:Ext\"" {  } { { "fluxoDados.vhd" "Ext" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2way fluxoDados:FD\|mux2way:MALU " "Elaborating entity \"mux2way\" for hierarchy \"fluxoDados:FD\|mux2way:MALU\"" {  } { { "fluxoDados.vhd" "MALU" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControleALU fluxoDados:FD\|unidadeControleALU:UCALU " "Elaborating entity \"unidadeControleALU\" for hierarchy \"fluxoDados:FD\|unidadeControleALU:UCALU\"" {  } { { "fluxoDados.vhd" "UCALU" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615330 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[0\] unidadeControleALU.vhd(19) " "Inferred latch for \"instr\[0\]\" at unidadeControleALU.vhd(19)" {  } { { "unidadeControleALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControleALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615331 "|mips|fluxoDados:FD|unidadeControleALU:UCALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[1\] unidadeControleALU.vhd(19) " "Inferred latch for \"instr\[1\]\" at unidadeControleALU.vhd(19)" {  } { { "unidadeControleALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControleALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615331 "|mips|fluxoDados:FD|unidadeControleALU:UCALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[2\] unidadeControleALU.vhd(19) " "Inferred latch for \"instr\[2\]\" at unidadeControleALU.vhd(19)" {  } { { "unidadeControleALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControleALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615332 "|mips|fluxoDados:FD|unidadeControleALU:UCALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[3\] unidadeControleALU.vhd(19) " "Inferred latch for \"instr\[3\]\" at unidadeControleALU.vhd(19)" {  } { { "unidadeControleALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/unidadeControleALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615332 "|mips|fluxoDados:FD|unidadeControleALU:UCALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxoDadosALU fluxoDados:FD\|fluxoDadosALU:ALU " "Elaborating entity \"fluxoDadosALU\" for hierarchy \"fluxoDados:FD\|fluxoDadosALU:ALU\"" {  } { { "fluxoDados.vhd" "ALU" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_last_Cout fluxoDadosALU.vhd(35) " "Verilog HDL or VHDL warning at fluxoDadosALU.vhd(35): object \"saida_last_Cout\" assigned a value but never read" {  } { { "fluxoDadosALU.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDadosALU.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542913615336 "|mips|fluxoDados:FD|fluxoDadosALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxIverteEntrada fluxoDados:FD\|fluxoDadosALU:ALU\|muxIverteEntrada:MuxGenA " "Elaborating entity \"muxIverteEntrada\" for hierarchy \"fluxoDados:FD\|fluxoDadosALU:ALU\|muxIverteEntrada:MuxGenA\"" {  } { { "fluxoDadosALU.vhd" "MuxGenA" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDadosALU.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder32 fluxoDados:FD\|fluxoDadosALU:ALU\|fullAdder32:Fulladder32 " "Elaborating entity \"fullAdder32\" for hierarchy \"fluxoDados:FD\|fluxoDadosALU:ALU\|fullAdder32:Fulladder32\"" {  } { { "fluxoDadosALU.vhd" "Fulladder32" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDadosALU.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder fluxoDados:FD\|fluxoDadosALU:ALU\|fullAdder32:Fulladder32\|fullAdder:fulladder0 " "Elaborating entity \"fullAdder\" for hierarchy \"fluxoDados:FD\|fluxoDadosALU:ALU\|fullAdder32:Fulladder32\|fullAdder:fulladder0\"" {  } { { "fullAdder32.vhd" "fulladder0" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fullAdder32.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxALU fluxoDados:FD\|fluxoDadosALU:ALU\|muxALU:MuxAlu " "Elaborating entity \"muxALU\" for hierarchy \"fluxoDados:FD\|fluxoDadosALU:ALU\|muxALU:MuxAlu\"" {  } { { "fluxoDadosALU.vhd" "MuxAlu" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDadosALU.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory fluxoDados:FD\|data_memory:DM " "Elaborating entity \"data_memory\" for hierarchy \"fluxoDados:FD\|data_memory:DM\"" {  } { { "fluxoDados.vhd" "DM" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615380 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] data_memory.vhd(55) " "Inferred latch for \"q\[0\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615382 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] data_memory.vhd(55) " "Inferred latch for \"q\[1\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615382 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] data_memory.vhd(55) " "Inferred latch for \"q\[2\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615382 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] data_memory.vhd(55) " "Inferred latch for \"q\[3\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615382 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] data_memory.vhd(55) " "Inferred latch for \"q\[4\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615382 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] data_memory.vhd(55) " "Inferred latch for \"q\[5\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615382 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] data_memory.vhd(55) " "Inferred latch for \"q\[6\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615382 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] data_memory.vhd(55) " "Inferred latch for \"q\[7\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615383 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] data_memory.vhd(55) " "Inferred latch for \"q\[8\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615383 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] data_memory.vhd(55) " "Inferred latch for \"q\[9\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615383 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] data_memory.vhd(55) " "Inferred latch for \"q\[10\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615383 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] data_memory.vhd(55) " "Inferred latch for \"q\[11\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615383 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] data_memory.vhd(55) " "Inferred latch for \"q\[12\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615383 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] data_memory.vhd(55) " "Inferred latch for \"q\[13\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615383 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] data_memory.vhd(55) " "Inferred latch for \"q\[14\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615383 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] data_memory.vhd(55) " "Inferred latch for \"q\[15\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615383 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] data_memory.vhd(55) " "Inferred latch for \"q\[16\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615383 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] data_memory.vhd(55) " "Inferred latch for \"q\[17\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615383 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] data_memory.vhd(55) " "Inferred latch for \"q\[18\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615383 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] data_memory.vhd(55) " "Inferred latch for \"q\[19\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615384 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] data_memory.vhd(55) " "Inferred latch for \"q\[20\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615384 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] data_memory.vhd(55) " "Inferred latch for \"q\[21\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615384 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] data_memory.vhd(55) " "Inferred latch for \"q\[22\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615384 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] data_memory.vhd(55) " "Inferred latch for \"q\[23\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615384 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] data_memory.vhd(55) " "Inferred latch for \"q\[24\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615384 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] data_memory.vhd(55) " "Inferred latch for \"q\[25\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615384 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] data_memory.vhd(55) " "Inferred latch for \"q\[26\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615384 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] data_memory.vhd(55) " "Inferred latch for \"q\[27\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615384 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] data_memory.vhd(55) " "Inferred latch for \"q\[28\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615384 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] data_memory.vhd(55) " "Inferred latch for \"q\[29\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615384 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] data_memory.vhd(55) " "Inferred latch for \"q\[30\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615384 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] data_memory.vhd(55) " "Inferred latch for \"q\[31\]\" at data_memory.vhd(55)" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913615384 "|mips|fluxoDados:FD|data_memory:DM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_simples fluxoDados:FD\|somador_simples:PCAdder " "Elaborating entity \"somador_simples\" for hierarchy \"fluxoDados:FD\|somador_simples:PCAdder\"" {  } { { "fluxoDados.vhd" "PCAdder" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genregister fluxoDados:FD\|genregister:Reg1 " "Elaborating entity \"genregister\" for hierarchy \"fluxoDados:FD\|genregister:Reg1\"" {  } { { "fluxoDados.vhd" "Reg1" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genregister fluxoDados:FD\|genregister:Reg2 " "Elaborating entity \"genregister\" for hierarchy \"fluxoDados:FD\|genregister:Reg2\"" {  } { { "fluxoDados.vhd" "Reg2" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genregister fluxoDados:FD\|genregister:Reg3 " "Elaborating entity \"genregister\" for hierarchy \"fluxoDados:FD\|genregister:Reg3\"" {  } { { "fluxoDados.vhd" "Reg3" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genregister fluxoDados:FD\|genregister:Reg4 " "Elaborating entity \"genregister\" for hierarchy \"fluxoDados:FD\|genregister:Reg4\"" {  } { { "fluxoDados.vhd" "Reg4" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913615415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[1\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[1\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[2\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[2\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[3\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[3\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[4\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[4\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[5\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[5\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[6\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[6\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[7\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[7\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[8\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[8\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[9\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[9\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[10\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[10\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[11\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[11\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[12\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[12\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[13\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[13\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[14\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[14\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[15\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[15\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[16\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[16\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[17\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[17\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[18\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[18\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[19\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[19\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[20\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[20\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[21\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[21\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[22\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[22\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[23\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[23\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[24\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[24\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[25\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[25\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[26\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[26\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[27\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[27\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[28\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[28\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[29\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[29\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[30\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[30\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[31\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[31\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "fluxoDados:FD\|data_memory:DM\|q\[0\] " "LATCH primitive \"fluxoDados:FD\|data_memory:DM\|q\[0\]\" is permanently disabled" {  } { { "data_memory.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/data_memory.vhd" 55 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1542913616010 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fluxoDados:FD\|bankregister:BR\|registers_rtl_0 " "Inferred RAM node \"fluxoDados:FD\|bankregister:BR\|registers_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1542913616086 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fluxoDados:FD\|bankregister:BR\|registers_rtl_1 " "Inferred RAM node \"fluxoDados:FD\|bankregister:BR\|registers_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1542913616090 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxoDados:FD\|bankregister:BR\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fluxoDados:FD\|bankregister:BR\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Mips.ram0_bankregister_b26caca.hdl.mif " "Parameter INIT_FILE set to db/Mips.ram0_bankregister_b26caca.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxoDados:FD\|bankregister:BR\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"fluxoDados:FD\|bankregister:BR\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Mips.ram0_bankregister_b26caca.hdl.mif " "Parameter INIT_FILE set to db/Mips.ram0_bankregister_b26caca.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542913616247 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542913616247 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542913616247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxoDados:FD\|bankregister:BR\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"fluxoDados:FD\|bankregister:BR\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913616411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxoDados:FD\|bankregister:BR\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"fluxoDados:FD\|bankregister:BR\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Mips.ram0_bankregister_b26caca.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Mips.ram0_bankregister_b26caca.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616411 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542913616411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n8h1 " "Found entity 1: altsyncram_n8h1" {  } { { "db/altsyncram_n8h1.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_n8h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542913616501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913616501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxoDados:FD\|bankregister:BR\|altsyncram:registers_rtl_1 " "Elaborated megafunction instantiation \"fluxoDados:FD\|bankregister:BR\|altsyncram:registers_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913616540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxoDados:FD\|bankregister:BR\|altsyncram:registers_rtl_1 " "Instantiated megafunction \"fluxoDados:FD\|bankregister:BR\|altsyncram:registers_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Mips.ram0_bankregister_b26caca.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Mips.ram0_bankregister_b26caca.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542913616540 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542913616540 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fio4\[3\] GND " "Pin \"fio4\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio6\[0\] GND " "Pin \"fio6\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio7\[2\] GND " "Pin \"fio7\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio7\[3\] GND " "Pin \"fio7\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio7\[4\] GND " "Pin \"fio7\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[4\] GND " "Pin \"fio8\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[6\] GND " "Pin \"fio8\[6\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[7\] GND " "Pin \"fio8\[7\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[8\] GND " "Pin \"fio8\[8\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[9\] GND " "Pin \"fio8\[9\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[10\] GND " "Pin \"fio8\[10\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[13\] GND " "Pin \"fio8\[13\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[14\] GND " "Pin \"fio8\[14\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[15\] GND " "Pin \"fio8\[15\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[16\] GND " "Pin \"fio8\[16\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[18\] GND " "Pin \"fio8\[18\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[19\] GND " "Pin \"fio8\[19\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[20\] GND " "Pin \"fio8\[20\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[22\] GND " "Pin \"fio8\[22\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[23\] GND " "Pin \"fio8\[23\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[24\] GND " "Pin \"fio8\[24\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[25\] GND " "Pin \"fio8\[25\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[26\] GND " "Pin \"fio8\[26\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[28\] GND " "Pin \"fio8\[28\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[29\] GND " "Pin \"fio8\[29\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[30\] GND " "Pin \"fio8\[30\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[31\] GND " "Pin \"fio8\[31\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[32\] GND " "Pin \"fio8\[32\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio8\[33\] GND " "Pin \"fio8\[33\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio8[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[2\] GND " "Pin \"fio9\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[3\] GND " "Pin \"fio9\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[4\] GND " "Pin \"fio9\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[5\] GND " "Pin \"fio9\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[7\] GND " "Pin \"fio9\[7\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[8\] GND " "Pin \"fio9\[8\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[9\] GND " "Pin \"fio9\[9\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[14\] GND " "Pin \"fio9\[14\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[16\] GND " "Pin \"fio9\[16\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[17\] GND " "Pin \"fio9\[17\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[18\] GND " "Pin \"fio9\[18\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[19\] GND " "Pin \"fio9\[19\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[20\] GND " "Pin \"fio9\[20\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[23\] GND " "Pin \"fio9\[23\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[24\] GND " "Pin \"fio9\[24\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[25\] GND " "Pin \"fio9\[25\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[26\] GND " "Pin \"fio9\[26\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[27\] GND " "Pin \"fio9\[27\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[28\] GND " "Pin \"fio9\[28\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[29\] GND " "Pin \"fio9\[29\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[30\] GND " "Pin \"fio9\[30\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[31\] GND " "Pin \"fio9\[31\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[32\] GND " "Pin \"fio9\[32\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[33\] GND " "Pin \"fio9\[33\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[34\] GND " "Pin \"fio9\[34\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[35\] GND " "Pin \"fio9\[35\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[36\] GND " "Pin \"fio9\[36\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[37\] GND " "Pin \"fio9\[37\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[38\] GND " "Pin \"fio9\[38\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[39\] GND " "Pin \"fio9\[39\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[40\] GND " "Pin \"fio9\[40\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[41\] GND " "Pin \"fio9\[41\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[106\] GND " "Pin \"fio9\[106\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[106]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[107\] GND " "Pin \"fio9\[107\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[107]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[140\] GND " "Pin \"fio9\[140\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[140]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[141\] GND " "Pin \"fio9\[141\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[141]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[142\] GND " "Pin \"fio9\[142\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[142]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[143\] GND " "Pin \"fio9\[143\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[143]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio9\[144\] GND " "Pin \"fio9\[144\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio9[144]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio10\[2\] GND " "Pin \"fio10\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio10[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio10\[3\] GND " "Pin \"fio10\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio10[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio10\[4\] GND " "Pin \"fio10\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio10[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio10\[70\] GND " "Pin \"fio10\[70\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio10[70]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio10\[71\] GND " "Pin \"fio10\[71\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio10[71]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio10\[104\] GND " "Pin \"fio10\[104\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio10[104]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio10\[105\] GND " "Pin \"fio10\[105\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio10[105]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio10\[106\] GND " "Pin \"fio10\[106\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio10[106]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[2\] GND " "Pin \"fio11\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[3\] GND " "Pin \"fio11\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[4\] GND " "Pin \"fio11\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[37\] GND " "Pin \"fio11\[37\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[38\] GND " "Pin \"fio11\[38\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[39\] GND " "Pin \"fio11\[39\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[40\] GND " "Pin \"fio11\[40\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[41\] GND " "Pin \"fio11\[41\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[42\] GND " "Pin \"fio11\[42\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[43\] GND " "Pin \"fio11\[43\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[44\] GND " "Pin \"fio11\[44\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[45\] GND " "Pin \"fio11\[45\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[46\] GND " "Pin \"fio11\[46\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[47\] GND " "Pin \"fio11\[47\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[48\] GND " "Pin \"fio11\[48\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[49\] GND " "Pin \"fio11\[49\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[50\] GND " "Pin \"fio11\[50\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[51\] GND " "Pin \"fio11\[51\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[52\] GND " "Pin \"fio11\[52\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[53\] GND " "Pin \"fio11\[53\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[54\] GND " "Pin \"fio11\[54\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[55\] GND " "Pin \"fio11\[55\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[56\] GND " "Pin \"fio11\[56\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[57\] GND " "Pin \"fio11\[57\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[58\] GND " "Pin \"fio11\[58\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[59\] GND " "Pin \"fio11\[59\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[60\] GND " "Pin \"fio11\[60\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[61\] GND " "Pin \"fio11\[61\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[62\] GND " "Pin \"fio11\[62\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[63\] GND " "Pin \"fio11\[63\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[64\] GND " "Pin \"fio11\[64\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[64]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[65\] GND " "Pin \"fio11\[65\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[65]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[66\] GND " "Pin \"fio11\[66\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[66]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[67\] GND " "Pin \"fio11\[67\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[67]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio11\[68\] GND " "Pin \"fio11\[68\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio11[68]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fio12\[4\] GND " "Pin \"fio12\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542913617472 "|mips|fio12[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542913617472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542913617652 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fluxoDados:FD\|bankregister:BR\|altsyncram:registers_rtl_0\|altsyncram_n8h1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"fluxoDados:FD\|bankregister:BR\|altsyncram:registers_rtl_0\|altsyncram_n8h1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_n8h1.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_n8h1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 62 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 44 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913619286 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fluxoDados:FD\|bankregister:BR\|altsyncram:registers_rtl_1\|altsyncram_n8h1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"fluxoDados:FD\|bankregister:BR\|altsyncram:registers_rtl_1\|altsyncram_n8h1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_n8h1.tdf" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/db/altsyncram_n8h1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "fluxoDados.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/fluxoDados.vhd" 62 0 0 } } { "mips.vhd" "" { Text "C:/Users/conta/Documents/Insper/7semestre/designComp/entregas/designComp2018/mips/mips.vhd" 44 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913619290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542913619690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542913619690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1246 " "Implemented 1246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542913619913 ""} { "Info" "ICUT_CUT_TM_OPINS" "503 " "Implemented 503 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542913619913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "678 " "Implemented 678 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542913619913 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542913619913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542913619913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542913620098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 17:07:00 2018 " "Processing ended: Thu Nov 22 17:07:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542913620098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542913620098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542913620098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542913620098 ""}
