<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>
defines: 
time_elapsed: 0.924s
ram usage: 39284 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpqygf55o5/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>: No timescale set for &#34;pad_ddr2&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>: Compile module &#34;work@pad_ddr2&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>: Implicit port type (wire) for &#34;spare_ddr2_pin&#34;,
there are 33 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>: Top level module &#34;work@pad_ddr2&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_io_ddr_impctl_pulldown&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_io_ddr_impctl_pullup&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_iodll_code_adjust&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_iodll&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_clk_cl_ddr_ddr&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_u1_buf_40x&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>: Cannot find a module definition for &#34;work@pad_ddr2::ddr_ch&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_u1_buf_40x&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>: Cannot find a module definition for &#34;work@pad_ddr2::bw_u1_scanl_2x&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 10.

[NTE:EL0511] Nb leaf instances: 9.

[WRN:EL0512] Nb undefined modules: 8.

[WRN:EL0513] Nb undefined instances: 9.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 12
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpqygf55o5/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_pad_ddr2
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpqygf55o5/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpqygf55o5/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@pad_ddr2)
 |vpiName:work@pad_ddr2
 |uhdmallPackages:
 \_package: builtin, parent:work@pad_ddr2
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@pad_ddr2, file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21, parent:work@pad_ddr2
   |vpiDefName:work@pad_ddr2
   |vpiFullName:work@pad_ddr2
   |vpiPort:
   \_port: (ddr2_dll_bypass_l), line:21
     |vpiName:ddr2_dll_bypass_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_dll_bypass_l), line:21
         |vpiName:ddr2_dll_bypass_l
         |vpiFullName:work@pad_ddr2.ddr2_dll_bypass_l
   |vpiPort:
   \_port: (ddr2_bypass_data), line:21
     |vpiName:ddr2_bypass_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_bypass_data), line:21
         |vpiName:ddr2_bypass_data
         |vpiFullName:work@pad_ddr2.ddr2_bypass_data
   |vpiPort:
   \_port: (clk_ddr2_cken), line:21
     |vpiName:clk_ddr2_cken
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_ddr2_cken), line:21
         |vpiName:clk_ddr2_cken
         |vpiFullName:work@pad_ddr2.clk_ddr2_cken
   |vpiPort:
   \_port: (spare_ddr2_pin), line:22
     |vpiName:spare_ddr2_pin
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_pin), line:22
         |vpiName:spare_ddr2_pin
         |vpiFullName:work@pad_ddr2.spare_ddr2_pin
   |vpiPort:
   \_port: (bscan_mode_ctl_in), line:22
     |vpiName:bscan_mode_ctl_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_in), line:22
         |vpiName:bscan_mode_ctl_in
         |vpiFullName:work@pad_ddr2.bscan_mode_ctl_in
   |vpiPort:
   \_port: (spare_ddr2_pad), line:22
     |vpiName:spare_ddr2_pad
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_pad), line:22
         |vpiName:spare_ddr2_pad
         |vpiFullName:work@pad_ddr2.spare_ddr2_pad
   |vpiPort:
   \_port: (bscan_hiz_l_in), line:22
     |vpiName:bscan_hiz_l_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_in), line:22
         |vpiName:bscan_hiz_l_in
         |vpiFullName:work@pad_ddr2.bscan_hiz_l_in
   |vpiPort:
   \_port: (ddr_si), line:23
     |vpiName:ddr_si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_si), line:23
         |vpiName:ddr_si
         |vpiFullName:work@pad_ddr2.ddr_si
   |vpiPort:
   \_port: (tck), line:23
     |vpiName:tck
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tck), line:23
         |vpiName:tck
         |vpiFullName:work@pad_ddr2.tck
   |vpiPort:
   \_port: (pad_ddr2_sscan_out), line:23
     |vpiName:pad_ddr2_sscan_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_sscan_out), line:23
         |vpiName:pad_ddr2_sscan_out
         |vpiFullName:work@pad_ddr2.pad_ddr2_sscan_out
   |vpiPort:
   \_port: (dram2_io_bank), line:23
     |vpiName:dram2_io_bank
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_bank), line:23
         |vpiName:dram2_io_bank
         |vpiFullName:work@pad_ddr2.dram2_io_bank
   |vpiPort:
   \_port: (dram2_dq), line:23
     |vpiName:dram2_dq
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_dq), line:23
         |vpiName:dram2_dq
         |vpiFullName:work@pad_ddr2.dram2_dq
   |vpiPort:
   \_port: (dram2_cb), line:23
     |vpiName:dram2_cb
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cb), line:23
         |vpiName:dram2_cb
         |vpiFullName:work@pad_ddr2.dram2_cb
   |vpiPort:
   \_port: (dram2_ba), line:24
     |vpiName:dram2_ba
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ba), line:24
         |vpiName:dram2_ba
         |vpiFullName:work@pad_ddr2.dram2_ba
   |vpiPort:
   \_port: (dram2_cas_l), line:24
     |vpiName:dram2_cas_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cas_l), line:24
         |vpiName:dram2_cas_l
         |vpiFullName:work@pad_ddr2.dram2_cas_l
   |vpiPort:
   \_port: (dram2_ras_l), line:24
     |vpiName:dram2_ras_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ras_l), line:24
         |vpiName:dram2_ras_l
         |vpiFullName:work@pad_ddr2.dram2_ras_l
   |vpiPort:
   \_port: (dram2_cke), line:24
     |vpiName:dram2_cke
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cke), line:24
         |vpiName:dram2_cke
         |vpiFullName:work@pad_ddr2.dram2_cke
   |vpiPort:
   \_port: (pad_ddr2_sscan_in), line:24
     |vpiName:pad_ddr2_sscan_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_sscan_in), line:24
         |vpiName:pad_ddr2_sscan_in
         |vpiFullName:work@pad_ddr2.pad_ddr2_sscan_in
   |vpiPort:
   \_port: (ddr_testmode_l), line:25
     |vpiName:ddr_testmode_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_testmode_l), line:25
         |vpiName:ddr_testmode_l
         |vpiFullName:work@pad_ddr2.ddr_testmode_l
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr), line:25
     |vpiName:ctu_ddr2_dll_delayctr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr), line:25
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiFullName:work@pad_ddr2.ctu_ddr2_dll_delayctr
   |vpiPort:
   \_port: (dram2_io_cs_l), line:25
     |vpiName:dram2_io_cs_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_cs_l), line:25
         |vpiName:dram2_io_cs_l
         |vpiFullName:work@pad_ddr2.dram2_io_cs_l
   |vpiPort:
   \_port: (afo), line:25
     |vpiName:afo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afo), line:25
         |vpiName:afo
         |vpiFullName:work@pad_ddr2.afo
   |vpiPort:
   \_port: (bypass_enable), line:26
     |vpiName:bypass_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable), line:26
         |vpiName:bypass_enable
         |vpiFullName:work@pad_ddr2.bypass_enable
   |vpiPort:
   \_port: (bypass_enable_out), line:26
     |vpiName:bypass_enable_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable_out), line:26
         |vpiName:bypass_enable_out
         |vpiFullName:work@pad_ddr2.bypass_enable_out
   |vpiPort:
   \_port: (bscan_shift_dr_out), line:26
     |vpiName:bscan_shift_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_out), line:26
         |vpiName:bscan_shift_dr_out
         |vpiFullName:work@pad_ddr2.bscan_shift_dr_out
   |vpiPort:
   \_port: (bscan_clock_dr_out), line:27
     |vpiName:bscan_clock_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_out), line:27
         |vpiName:bscan_clock_dr_out
         |vpiFullName:work@pad_ddr2.bscan_clock_dr_out
   |vpiPort:
   \_port: (bscan_hiz_l_out), line:27
     |vpiName:bscan_hiz_l_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_out), line:27
         |vpiName:bscan_hiz_l_out
         |vpiFullName:work@pad_ddr2.bscan_hiz_l_out
   |vpiPort:
   \_port: (ps_select_out), line:27
     |vpiName:ps_select_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select_out), line:27
         |vpiName:ps_select_out
         |vpiFullName:work@pad_ddr2.ps_select_out
   |vpiPort:
   \_port: (bscan_update_dr_out), line:28
     |vpiName:bscan_update_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_out), line:28
         |vpiName:bscan_update_dr_out
         |vpiFullName:work@pad_ddr2.bscan_update_dr_out
   |vpiPort:
   \_port: (serial_out), line:28
     |vpiName:serial_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_out), line:28
         |vpiName:serial_out
         |vpiFullName:work@pad_ddr2.serial_out
   |vpiPort:
   \_port: (afi), line:28
     |vpiName:afi
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afi), line:28
         |vpiName:afi
         |vpiFullName:work@pad_ddr2.afi
   |vpiPort:
   \_port: (vdd18), line:28
     |vpiName:vdd18
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vdd18), line:28
         |vpiName:vdd18
         |vpiFullName:work@pad_ddr2.vdd18
   |vpiPort:
   \_port: (ddr2_ctu_dll_overflow), line:28
     |vpiName:ddr2_ctu_dll_overflow
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ctu_dll_overflow), line:28
         |vpiName:ddr2_ctu_dll_overflow
         |vpiFullName:work@pad_ddr2.ddr2_ctu_dll_overflow
   |vpiPort:
   \_port: (bscan_mode_ctl_out), line:29
     |vpiName:bscan_mode_ctl_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_out), line:29
         |vpiName:bscan_mode_ctl_out
         |vpiFullName:work@pad_ddr2.bscan_mode_ctl_out
   |vpiPort:
   \_port: (pad_ddr2_bsi), line:29
     |vpiName:pad_ddr2_bsi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_bsi), line:29
         |vpiName:pad_ddr2_bsi
         |vpiFullName:work@pad_ddr2.pad_ddr2_bsi
   |vpiPort:
   \_port: (dram_arst_l), line:29
     |vpiName:dram_arst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_arst_l), line:29
         |vpiName:dram_arst_l
         |vpiFullName:work@pad_ddr2.dram_arst_l
   |vpiPort:
   \_port: (dram_grst_l), line:29
     |vpiName:dram_grst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_grst_l), line:29
         |vpiName:dram_grst_l
         |vpiFullName:work@pad_ddr2.dram_grst_l
   |vpiPort:
   \_port: (dram_gclk), line:30
     |vpiName:dram_gclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gclk), line:30
         |vpiName:dram_gclk
         |vpiFullName:work@pad_ddr2.dram_gclk
   |vpiPort:
   \_port: (dram2_ck_p), line:30
     |vpiName:dram2_ck_p
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ck_p), line:30
         |vpiName:dram2_ck_p
         |vpiFullName:work@pad_ddr2.dram2_ck_p
   |vpiPort:
   \_port: (ctu_global_snap), line:30
     |vpiName:ctu_global_snap
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_global_snap), line:30
         |vpiName:ctu_global_snap
         |vpiFullName:work@pad_ddr2.ctu_global_snap
   |vpiPort:
   \_port: (dram_gdbginit_l), line:30
     |vpiName:dram_gdbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gdbginit_l), line:30
         |vpiName:dram_gdbginit_l
         |vpiFullName:work@pad_ddr2.dram_gdbginit_l
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_l), line:31
     |vpiName:ctu_ddr2_iodll_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_l), line:31
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiFullName:work@pad_ddr2.ctu_ddr2_iodll_rst_l
   |vpiPort:
   \_port: (test_mode), line:31
     |vpiName:test_mode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (test_mode), line:31
         |vpiName:test_mode
         |vpiFullName:work@pad_ddr2.test_mode
   |vpiPort:
   \_port: (bscan_clock_dr_in), line:31
     |vpiName:bscan_clock_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_in), line:31
         |vpiName:bscan_clock_dr_in
         |vpiFullName:work@pad_ddr2.bscan_clock_dr_in
   |vpiPort:
   \_port: (serial_in), line:31
     |vpiName:serial_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_in), line:31
         |vpiName:serial_in
         |vpiFullName:work@pad_ddr2.serial_in
   |vpiPort:
   \_port: (dram2_io_ptr_clk_inv), line:32
     |vpiName:dram2_io_ptr_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_ptr_clk_inv), line:32
         |vpiName:dram2_io_ptr_clk_inv
         |vpiFullName:work@pad_ddr2.dram2_io_ptr_clk_inv
   |vpiPort:
   \_port: (ctu_io_sscan_update), line:32
     |vpiName:ctu_io_sscan_update
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_io_sscan_update), line:32
         |vpiName:ctu_io_sscan_update
         |vpiFullName:work@pad_ddr2.ctu_io_sscan_update
   |vpiPort:
   \_port: (ctu_io_sscan_se), line:32
     |vpiName:ctu_io_sscan_se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_io_sscan_se), line:32
         |vpiName:ctu_io_sscan_se
         |vpiFullName:work@pad_ddr2.ctu_io_sscan_se
   |vpiPort:
   \_port: (spare_ddr2_paddata), line:33
     |vpiName:spare_ddr2_paddata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_paddata), line:33
         |vpiName:spare_ddr2_paddata
         |vpiFullName:work@pad_ddr2.spare_ddr2_paddata
   |vpiPort:
   \_port: (dram23_p_ref_res), line:33
     |vpiName:dram23_p_ref_res
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram23_p_ref_res), line:33
         |vpiName:dram23_p_ref_res
         |vpiFullName:work@pad_ddr2.dram23_p_ref_res
   |vpiPort:
   \_port: (ddr2_ddr3_cbd), line:33
     |vpiName:ddr2_ddr3_cbd
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ddr3_cbd), line:33
         |vpiName:ddr2_ddr3_cbd
         |vpiFullName:work@pad_ddr2.ddr2_ddr3_cbd
   |vpiPort:
   \_port: (ddr_so), line:33
     |vpiName:ddr_so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_so), line:33
         |vpiName:ddr_so
         |vpiFullName:work@pad_ddr2.ddr_so
   |vpiPort:
   \_port: (ps_select), line:34
     |vpiName:ps_select
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select), line:34
         |vpiName:ps_select
         |vpiFullName:work@pad_ddr2.ps_select
   |vpiPort:
   \_port: (dram23_n_ref_res), line:34
     |vpiName:dram23_n_ref_res
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram23_n_ref_res), line:34
         |vpiName:dram23_n_ref_res
         |vpiFullName:work@pad_ddr2.dram23_n_ref_res
   |vpiPort:
   \_port: (dram2_dqs), line:34
     |vpiName:dram2_dqs
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_dqs), line:34
         |vpiName:dram2_dqs
         |vpiFullName:work@pad_ddr2.dram2_dqs
   |vpiPort:
   \_port: (pad_ddr2_bso), line:34
     |vpiName:pad_ddr2_bso
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_bso), line:34
         |vpiName:pad_ddr2_bso
         |vpiFullName:work@pad_ddr2.pad_ddr2_bso
   |vpiPort:
   \_port: (ddr_se), line:34
     |vpiName:ddr_se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_se), line:34
         |vpiName:ddr_se
         |vpiFullName:work@pad_ddr2.ddr_se
   |vpiPort:
   \_port: (dram2_addr), line:35
     |vpiName:dram2_addr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_addr), line:35
         |vpiName:dram2_addr
         |vpiFullName:work@pad_ddr2.dram2_addr
   |vpiPort:
   \_port: (dram2_we_l), line:35
     |vpiName:dram2_we_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_we_l), line:35
         |vpiName:dram2_we_l
         |vpiFullName:work@pad_ddr2.dram2_we_l
   |vpiPort:
   \_port: (dram2_ck_n), line:35
     |vpiName:dram2_ck_n
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ck_n), line:35
         |vpiName:dram2_ck_n
         |vpiFullName:work@pad_ddr2.dram2_ck_n
   |vpiPort:
   \_port: (dram_adbginit_l), line:35
     |vpiName:dram_adbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_adbginit_l), line:35
         |vpiName:dram_adbginit_l
         |vpiFullName:work@pad_ddr2.dram_adbginit_l
   |vpiPort:
   \_port: (ddr2_ddr3_cbu), line:36
     |vpiName:ddr2_ddr3_cbu
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ddr3_cbu), line:36
         |vpiName:ddr2_ddr3_cbu
         |vpiFullName:work@pad_ddr2.ddr2_ddr3_cbu
   |vpiPort:
   \_port: (bscan_shift_dr_in), line:36
     |vpiName:bscan_shift_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_in), line:36
         |vpiName:bscan_shift_dr_in
         |vpiFullName:work@pad_ddr2.bscan_shift_dr_in
   |vpiPort:
   \_port: (ddr2_ctu_dll_lock), line:36
     |vpiName:ddr2_ctu_dll_lock
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ctu_dll_lock), line:36
         |vpiName:ddr2_ctu_dll_lock
         |vpiFullName:work@pad_ddr2.ddr2_ctu_dll_lock
   |vpiPort:
   \_port: (dram2_io_pad_enable), line:37
     |vpiName:dram2_io_pad_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_pad_enable), line:37
         |vpiName:dram2_io_pad_enable
         |vpiFullName:work@pad_ddr2.dram2_io_pad_enable
   |vpiPort:
   \_port: (bscan_update_dr_in), line:37
     |vpiName:bscan_update_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_in), line:37
         |vpiName:bscan_update_dr_in
         |vpiFullName:work@pad_ddr2.bscan_update_dr_in
   |vpiPort:
   \_port: (dram2_io_drive_enable), line:37
     |vpiName:dram2_io_drive_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_drive_enable), line:37
         |vpiName:dram2_io_drive_enable
         |vpiFullName:work@pad_ddr2.dram2_io_drive_enable
   |vpiPort:
   \_port: (dram2_io_write_en_l), line:38
     |vpiName:dram2_io_write_en_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_write_en_l), line:38
         |vpiName:dram2_io_write_en_l
         |vpiFullName:work@pad_ddr2.dram2_io_write_en_l
   |vpiPort:
   \_port: (dram2_io_cas_l), line:38
     |vpiName:dram2_io_cas_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_cas_l), line:38
         |vpiName:dram2_io_cas_l
         |vpiFullName:work@pad_ddr2.dram2_io_cas_l
   |vpiPort:
   \_port: (dram2_io_ras_l), line:38
     |vpiName:dram2_io_ras_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_ras_l), line:38
         |vpiName:dram2_io_ras_l
         |vpiFullName:work@pad_ddr2.dram2_io_ras_l
   |vpiPort:
   \_port: (dram2_io_clk_enable), line:39
     |vpiName:dram2_io_clk_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_clk_enable), line:39
         |vpiName:dram2_io_clk_enable
         |vpiFullName:work@pad_ddr2.dram2_io_clk_enable
   |vpiPort:
   \_port: (io_dram2_data_valid), line:39
     |vpiName:io_dram2_data_valid
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram2_data_valid), line:39
         |vpiName:io_dram2_data_valid
         |vpiFullName:work@pad_ddr2.io_dram2_data_valid
   |vpiPort:
   \_port: (dram2_io_addr), line:39
     |vpiName:dram2_io_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_addr), line:39
         |vpiName:dram2_io_addr
         |vpiFullName:work@pad_ddr2.dram2_io_addr
   |vpiPort:
   \_port: (io_dram2_data_in), line:40
     |vpiName:io_dram2_data_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram2_data_in), line:40
         |vpiName:io_dram2_data_in
         |vpiFullName:work@pad_ddr2.io_dram2_data_in
   |vpiPort:
   \_port: (dram2_io_channel_disabled), line:40
     |vpiName:dram2_io_channel_disabled
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_channel_disabled), line:40
         |vpiName:dram2_io_channel_disabled
         |vpiFullName:work@pad_ddr2.dram2_io_channel_disabled
   |vpiPort:
   \_port: (io_dram2_ecc_in), line:40
     |vpiName:io_dram2_ecc_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram2_ecc_in), line:40
         |vpiName:io_dram2_ecc_in
         |vpiFullName:work@pad_ddr2.io_dram2_ecc_in
   |vpiPort:
   \_port: (dram2_io_drive_data), line:41
     |vpiName:dram2_io_drive_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_drive_data), line:41
         |vpiName:dram2_io_drive_data
         |vpiFullName:work@pad_ddr2.dram2_io_drive_data
   |vpiPort:
   \_port: (dram2_io_data_out), line:41
     |vpiName:dram2_io_data_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_data_out), line:41
         |vpiName:dram2_io_data_out
         |vpiFullName:work@pad_ddr2.dram2_io_data_out
   |vpiPort:
   \_port: (dram2_io_cke), line:41
     |vpiName:dram2_io_cke
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_cke), line:41
         |vpiName:dram2_io_cke
         |vpiFullName:work@pad_ddr2.dram2_io_cke
   |vpiPort:
   \_port: (dram2_io_pad_clk_inv), line:42
     |vpiName:dram2_io_pad_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_pad_clk_inv), line:42
         |vpiName:dram2_io_pad_clk_inv
         |vpiFullName:work@pad_ddr2.dram2_io_pad_clk_inv
   |vpiPort:
   \_port: (dram2_cs_l), line:42
     |vpiName:dram2_cs_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cs_l), line:42
         |vpiName:dram2_cs_l
         |vpiFullName:work@pad_ddr2.dram2_cs_l
   |vpiPort:
   \_port: (spare_ddr2_pindata), line:42
     |vpiName:spare_ddr2_pindata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_pindata), line:42
         |vpiName:spare_ddr2_pindata
         |vpiFullName:work@pad_ddr2.spare_ddr2_pindata
   |vpiPort:
   \_port: (ddr2_lpf_code), line:42
     |vpiName:ddr2_lpf_code
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_lpf_code), line:42
         |vpiName:ddr2_lpf_code
         |vpiFullName:work@pad_ddr2.ddr2_lpf_code
   |vpiNet:
   \_logic_net: (vdd), line:126
     |vpiName:vdd
     |vpiFullName:work@pad_ddr2.vdd
     |vpiNetType:10
   |vpiNet:
   \_logic_net: (vss), line:127
     |vpiName:vss
     |vpiFullName:work@pad_ddr2.vss
     |vpiNetType:11
   |vpiNet:
   \_logic_net: (net227), line:129
     |vpiName:net227
     |vpiFullName:work@pad_ddr2.net227
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net246), line:130
     |vpiName:net246
     |vpiFullName:work@pad_ddr2.net246
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net0204), line:131
     |vpiName:net0204
     |vpiFullName:work@pad_ddr2.net0204
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net196), line:132
     |vpiName:net196
     |vpiFullName:work@pad_ddr2.net196
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rst_l), line:133
     |vpiName:rst_l
     |vpiFullName:work@pad_ddr2.rst_l
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (sscan0), line:134
     |vpiName:sscan0
     |vpiFullName:work@pad_ddr2.sscan0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net228), line:135
     |vpiName:net228
     |vpiFullName:work@pad_ddr2.net228
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan0), line:136
     |vpiName:scan0
     |vpiFullName:work@pad_ddr2.scan0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan1), line:137
     |vpiName:scan1
     |vpiFullName:work@pad_ddr2.scan1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan2), line:138
     |vpiName:scan2
     |vpiFullName:work@pad_ddr2.scan2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan3), line:139
     |vpiName:scan3
     |vpiFullName:work@pad_ddr2.scan3
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (clk_ddr2_cken_buf), line:140
     |vpiName:clk_ddr2_cken_buf
     |vpiFullName:work@pad_ddr2.clk_ddr2_cken_buf
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net247), line:141
     |vpiName:net247
     |vpiFullName:work@pad_ddr2.net247
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ddr_se_buf), line:142
     |vpiName:ddr_se_buf
     |vpiFullName:work@pad_ddr2.ddr_se_buf
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rclk), line:143
     |vpiName:rclk
     |vpiFullName:work@pad_ddr2.rclk
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (arst2_l), line:144
     |vpiName:arst2_l
     |vpiFullName:work@pad_ddr2.arst2_l
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ddr2_lpf_code_pre), line:192
     |vpiName:ddr2_lpf_code_pre
     |vpiFullName:work@pad_ddr2.ddr2_lpf_code_pre
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan3_pre), line:193
     |vpiName:scan3_pre
     |vpiFullName:work@pad_ddr2.scan3_pre
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ddr2_dll_bypass_l), line:21
   |vpiNet:
   \_logic_net: (ddr2_bypass_data), line:21
   |vpiNet:
   \_logic_net: (clk_ddr2_cken), line:21
   |vpiNet:
   \_logic_net: (spare_ddr2_pin), line:22
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_in), line:22
   |vpiNet:
   \_logic_net: (spare_ddr2_pad), line:22
   |vpiNet:
   \_logic_net: (bscan_hiz_l_in), line:22
   |vpiNet:
   \_logic_net: (ddr_si), line:23
   |vpiNet:
   \_logic_net: (tck), line:23
   |vpiNet:
   \_logic_net: (pad_ddr2_sscan_out), line:23
   |vpiNet:
   \_logic_net: (dram2_io_bank), line:23
   |vpiNet:
   \_logic_net: (dram2_dq), line:23
   |vpiNet:
   \_logic_net: (dram2_cb), line:23
   |vpiNet:
   \_logic_net: (dram2_ba), line:24
   |vpiNet:
   \_logic_net: (dram2_cas_l), line:24
   |vpiNet:
   \_logic_net: (dram2_ras_l), line:24
   |vpiNet:
   \_logic_net: (dram2_cke), line:24
   |vpiNet:
   \_logic_net: (pad_ddr2_sscan_in), line:24
   |vpiNet:
   \_logic_net: (ddr_testmode_l), line:25
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr), line:25
   |vpiNet:
   \_logic_net: (dram2_io_cs_l), line:25
   |vpiNet:
   \_logic_net: (afo), line:25
   |vpiNet:
   \_logic_net: (bypass_enable), line:26
   |vpiNet:
   \_logic_net: (bypass_enable_out), line:26
   |vpiNet:
   \_logic_net: (bscan_shift_dr_out), line:26
   |vpiNet:
   \_logic_net: (bscan_clock_dr_out), line:27
   |vpiNet:
   \_logic_net: (bscan_hiz_l_out), line:27
   |vpiNet:
   \_logic_net: (ps_select_out), line:27
   |vpiNet:
   \_logic_net: (bscan_update_dr_out), line:28
   |vpiNet:
   \_logic_net: (serial_out), line:28
   |vpiNet:
   \_logic_net: (afi), line:28
   |vpiNet:
   \_logic_net: (vdd18), line:28
   |vpiNet:
   \_logic_net: (ddr2_ctu_dll_overflow), line:28
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_out), line:29
   |vpiNet:
   \_logic_net: (pad_ddr2_bsi), line:29
   |vpiNet:
   \_logic_net: (dram_arst_l), line:29
   |vpiNet:
   \_logic_net: (dram_grst_l), line:29
   |vpiNet:
   \_logic_net: (dram_gclk), line:30
   |vpiNet:
   \_logic_net: (dram2_ck_p), line:30
   |vpiNet:
   \_logic_net: (ctu_global_snap), line:30
   |vpiNet:
   \_logic_net: (dram_gdbginit_l), line:30
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_l), line:31
   |vpiNet:
   \_logic_net: (test_mode), line:31
   |vpiNet:
   \_logic_net: (bscan_clock_dr_in), line:31
   |vpiNet:
   \_logic_net: (serial_in), line:31
   |vpiNet:
   \_logic_net: (dram2_io_ptr_clk_inv), line:32
   |vpiNet:
   \_logic_net: (ctu_io_sscan_update), line:32
   |vpiNet:
   \_logic_net: (ctu_io_sscan_se), line:32
   |vpiNet:
   \_logic_net: (spare_ddr2_paddata), line:33
   |vpiNet:
   \_logic_net: (dram23_p_ref_res), line:33
   |vpiNet:
   \_logic_net: (ddr2_ddr3_cbd), line:33
   |vpiNet:
   \_logic_net: (ddr_so), line:33
   |vpiNet:
   \_logic_net: (ps_select), line:34
   |vpiNet:
   \_logic_net: (dram23_n_ref_res), line:34
   |vpiNet:
   \_logic_net: (dram2_dqs), line:34
   |vpiNet:
   \_logic_net: (pad_ddr2_bso), line:34
   |vpiNet:
   \_logic_net: (ddr_se), line:34
   |vpiNet:
   \_logic_net: (dram2_addr), line:35
   |vpiNet:
   \_logic_net: (dram2_we_l), line:35
   |vpiNet:
   \_logic_net: (dram2_ck_n), line:35
   |vpiNet:
   \_logic_net: (dram_adbginit_l), line:35
   |vpiNet:
   \_logic_net: (ddr2_ddr3_cbu), line:36
   |vpiNet:
   \_logic_net: (bscan_shift_dr_in), line:36
   |vpiNet:
   \_logic_net: (ddr2_ctu_dll_lock), line:36
   |vpiNet:
   \_logic_net: (dram2_io_pad_enable), line:37
   |vpiNet:
   \_logic_net: (bscan_update_dr_in), line:37
   |vpiNet:
   \_logic_net: (dram2_io_drive_enable), line:37
   |vpiNet:
   \_logic_net: (dram2_io_write_en_l), line:38
   |vpiNet:
   \_logic_net: (dram2_io_cas_l), line:38
   |vpiNet:
   \_logic_net: (dram2_io_ras_l), line:38
   |vpiNet:
   \_logic_net: (dram2_io_clk_enable), line:39
   |vpiNet:
   \_logic_net: (io_dram2_data_valid), line:39
   |vpiNet:
   \_logic_net: (dram2_io_addr), line:39
   |vpiNet:
   \_logic_net: (io_dram2_data_in), line:40
   |vpiNet:
   \_logic_net: (dram2_io_channel_disabled), line:40
   |vpiNet:
   \_logic_net: (io_dram2_ecc_in), line:40
   |vpiNet:
   \_logic_net: (dram2_io_drive_data), line:41
   |vpiNet:
   \_logic_net: (dram2_io_data_out), line:41
   |vpiNet:
   \_logic_net: (dram2_io_cke), line:41
   |vpiNet:
   \_logic_net: (dram2_io_pad_clk_inv), line:42
   |vpiNet:
   \_logic_net: (dram2_cs_l), line:42
   |vpiNet:
   \_logic_net: (spare_ddr2_pindata), line:42
   |vpiNet:
   \_logic_net: (ddr2_lpf_code), line:42
 |uhdmtopModules:
 \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiDefName:work@pad_ddr2
   |vpiName:work@pad_ddr2
   |vpiPort:
   \_port: (ddr2_dll_bypass_l), line:21, parent:work@pad_ddr2
     |vpiName:ddr2_dll_bypass_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_dll_bypass_l), line:21, parent:work@pad_ddr2
         |vpiName:ddr2_dll_bypass_l
         |vpiFullName:work@pad_ddr2.ddr2_dll_bypass_l
   |vpiPort:
   \_port: (ddr2_bypass_data), line:21, parent:work@pad_ddr2
     |vpiName:ddr2_bypass_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_bypass_data), line:21, parent:work@pad_ddr2
         |vpiName:ddr2_bypass_data
         |vpiFullName:work@pad_ddr2.ddr2_bypass_data
   |vpiPort:
   \_port: (clk_ddr2_cken), line:21, parent:work@pad_ddr2
     |vpiName:clk_ddr2_cken
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_ddr2_cken), line:21, parent:work@pad_ddr2
         |vpiName:clk_ddr2_cken
         |vpiFullName:work@pad_ddr2.clk_ddr2_cken
   |vpiPort:
   \_port: (spare_ddr2_pin), line:22, parent:work@pad_ddr2
     |vpiName:spare_ddr2_pin
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_pin), line:22, parent:work@pad_ddr2
         |vpiName:spare_ddr2_pin
         |vpiFullName:work@pad_ddr2.spare_ddr2_pin
   |vpiPort:
   \_port: (bscan_mode_ctl_in), line:22, parent:work@pad_ddr2
     |vpiName:bscan_mode_ctl_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_in), line:22, parent:work@pad_ddr2
         |vpiName:bscan_mode_ctl_in
         |vpiFullName:work@pad_ddr2.bscan_mode_ctl_in
   |vpiPort:
   \_port: (spare_ddr2_pad), line:22, parent:work@pad_ddr2
     |vpiName:spare_ddr2_pad
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_pad), line:22, parent:work@pad_ddr2
         |vpiName:spare_ddr2_pad
         |vpiFullName:work@pad_ddr2.spare_ddr2_pad
   |vpiPort:
   \_port: (bscan_hiz_l_in), line:22, parent:work@pad_ddr2
     |vpiName:bscan_hiz_l_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_in), line:22, parent:work@pad_ddr2
         |vpiName:bscan_hiz_l_in
         |vpiFullName:work@pad_ddr2.bscan_hiz_l_in
   |vpiPort:
   \_port: (ddr_si), line:23, parent:work@pad_ddr2
     |vpiName:ddr_si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_si), line:23, parent:work@pad_ddr2
         |vpiName:ddr_si
         |vpiFullName:work@pad_ddr2.ddr_si
   |vpiPort:
   \_port: (tck), line:23, parent:work@pad_ddr2
     |vpiName:tck
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tck), line:23, parent:work@pad_ddr2
         |vpiName:tck
         |vpiFullName:work@pad_ddr2.tck
   |vpiPort:
   \_port: (pad_ddr2_sscan_out), line:23, parent:work@pad_ddr2
     |vpiName:pad_ddr2_sscan_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_sscan_out), line:23, parent:work@pad_ddr2
         |vpiName:pad_ddr2_sscan_out
         |vpiFullName:work@pad_ddr2.pad_ddr2_sscan_out
   |vpiPort:
   \_port: (dram2_io_bank), line:23, parent:work@pad_ddr2
     |vpiName:dram2_io_bank
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_bank), line:23, parent:work@pad_ddr2
         |vpiName:dram2_io_bank
         |vpiFullName:work@pad_ddr2.dram2_io_bank
   |vpiPort:
   \_port: (dram2_dq), line:23, parent:work@pad_ddr2
     |vpiName:dram2_dq
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_dq), line:23, parent:work@pad_ddr2
         |vpiName:dram2_dq
         |vpiFullName:work@pad_ddr2.dram2_dq
   |vpiPort:
   \_port: (dram2_cb), line:23, parent:work@pad_ddr2
     |vpiName:dram2_cb
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cb), line:23, parent:work@pad_ddr2
         |vpiName:dram2_cb
         |vpiFullName:work@pad_ddr2.dram2_cb
   |vpiPort:
   \_port: (dram2_ba), line:24, parent:work@pad_ddr2
     |vpiName:dram2_ba
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ba), line:24, parent:work@pad_ddr2
         |vpiName:dram2_ba
         |vpiFullName:work@pad_ddr2.dram2_ba
   |vpiPort:
   \_port: (dram2_cas_l), line:24, parent:work@pad_ddr2
     |vpiName:dram2_cas_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cas_l), line:24, parent:work@pad_ddr2
         |vpiName:dram2_cas_l
         |vpiFullName:work@pad_ddr2.dram2_cas_l
   |vpiPort:
   \_port: (dram2_ras_l), line:24, parent:work@pad_ddr2
     |vpiName:dram2_ras_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ras_l), line:24, parent:work@pad_ddr2
         |vpiName:dram2_ras_l
         |vpiFullName:work@pad_ddr2.dram2_ras_l
   |vpiPort:
   \_port: (dram2_cke), line:24, parent:work@pad_ddr2
     |vpiName:dram2_cke
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cke), line:24, parent:work@pad_ddr2
         |vpiName:dram2_cke
         |vpiFullName:work@pad_ddr2.dram2_cke
   |vpiPort:
   \_port: (pad_ddr2_sscan_in), line:24, parent:work@pad_ddr2
     |vpiName:pad_ddr2_sscan_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_sscan_in), line:24, parent:work@pad_ddr2
         |vpiName:pad_ddr2_sscan_in
         |vpiFullName:work@pad_ddr2.pad_ddr2_sscan_in
   |vpiPort:
   \_port: (ddr_testmode_l), line:25, parent:work@pad_ddr2
     |vpiName:ddr_testmode_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_testmode_l), line:25, parent:work@pad_ddr2
         |vpiName:ddr_testmode_l
         |vpiFullName:work@pad_ddr2.ddr_testmode_l
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr), line:25, parent:work@pad_ddr2
     |vpiName:ctu_ddr2_dll_delayctr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr), line:25, parent:work@pad_ddr2
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiFullName:work@pad_ddr2.ctu_ddr2_dll_delayctr
   |vpiPort:
   \_port: (dram2_io_cs_l), line:25, parent:work@pad_ddr2
     |vpiName:dram2_io_cs_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_cs_l), line:25, parent:work@pad_ddr2
         |vpiName:dram2_io_cs_l
         |vpiFullName:work@pad_ddr2.dram2_io_cs_l
   |vpiPort:
   \_port: (afo), line:25, parent:work@pad_ddr2
     |vpiName:afo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afo), line:25, parent:work@pad_ddr2
         |vpiName:afo
         |vpiFullName:work@pad_ddr2.afo
   |vpiPort:
   \_port: (bypass_enable), line:26, parent:work@pad_ddr2
     |vpiName:bypass_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable), line:26, parent:work@pad_ddr2
         |vpiName:bypass_enable
         |vpiFullName:work@pad_ddr2.bypass_enable
   |vpiPort:
   \_port: (bypass_enable_out), line:26, parent:work@pad_ddr2
     |vpiName:bypass_enable_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable_out), line:26, parent:work@pad_ddr2
         |vpiName:bypass_enable_out
         |vpiFullName:work@pad_ddr2.bypass_enable_out
   |vpiPort:
   \_port: (bscan_shift_dr_out), line:26, parent:work@pad_ddr2
     |vpiName:bscan_shift_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_out), line:26, parent:work@pad_ddr2
         |vpiName:bscan_shift_dr_out
         |vpiFullName:work@pad_ddr2.bscan_shift_dr_out
   |vpiPort:
   \_port: (bscan_clock_dr_out), line:27, parent:work@pad_ddr2
     |vpiName:bscan_clock_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_out), line:27, parent:work@pad_ddr2
         |vpiName:bscan_clock_dr_out
         |vpiFullName:work@pad_ddr2.bscan_clock_dr_out
   |vpiPort:
   \_port: (bscan_hiz_l_out), line:27, parent:work@pad_ddr2
     |vpiName:bscan_hiz_l_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_out), line:27, parent:work@pad_ddr2
         |vpiName:bscan_hiz_l_out
         |vpiFullName:work@pad_ddr2.bscan_hiz_l_out
   |vpiPort:
   \_port: (ps_select_out), line:27, parent:work@pad_ddr2
     |vpiName:ps_select_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select_out), line:27, parent:work@pad_ddr2
         |vpiName:ps_select_out
         |vpiFullName:work@pad_ddr2.ps_select_out
   |vpiPort:
   \_port: (bscan_update_dr_out), line:28, parent:work@pad_ddr2
     |vpiName:bscan_update_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_out), line:28, parent:work@pad_ddr2
         |vpiName:bscan_update_dr_out
         |vpiFullName:work@pad_ddr2.bscan_update_dr_out
   |vpiPort:
   \_port: (serial_out), line:28, parent:work@pad_ddr2
     |vpiName:serial_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_out), line:28, parent:work@pad_ddr2
         |vpiName:serial_out
         |vpiFullName:work@pad_ddr2.serial_out
   |vpiPort:
   \_port: (afi), line:28, parent:work@pad_ddr2
     |vpiName:afi
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afi), line:28, parent:work@pad_ddr2
         |vpiName:afi
         |vpiFullName:work@pad_ddr2.afi
   |vpiPort:
   \_port: (vdd18), line:28, parent:work@pad_ddr2
     |vpiName:vdd18
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vdd18), line:28, parent:work@pad_ddr2
         |vpiName:vdd18
         |vpiFullName:work@pad_ddr2.vdd18
   |vpiPort:
   \_port: (ddr2_ctu_dll_overflow), line:28, parent:work@pad_ddr2
     |vpiName:ddr2_ctu_dll_overflow
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ctu_dll_overflow), line:28, parent:work@pad_ddr2
         |vpiName:ddr2_ctu_dll_overflow
         |vpiFullName:work@pad_ddr2.ddr2_ctu_dll_overflow
   |vpiPort:
   \_port: (bscan_mode_ctl_out), line:29, parent:work@pad_ddr2
     |vpiName:bscan_mode_ctl_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_out), line:29, parent:work@pad_ddr2
         |vpiName:bscan_mode_ctl_out
         |vpiFullName:work@pad_ddr2.bscan_mode_ctl_out
   |vpiPort:
   \_port: (pad_ddr2_bsi), line:29, parent:work@pad_ddr2
     |vpiName:pad_ddr2_bsi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_bsi), line:29, parent:work@pad_ddr2
         |vpiName:pad_ddr2_bsi
         |vpiFullName:work@pad_ddr2.pad_ddr2_bsi
   |vpiPort:
   \_port: (dram_arst_l), line:29, parent:work@pad_ddr2
     |vpiName:dram_arst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_arst_l), line:29, parent:work@pad_ddr2
         |vpiName:dram_arst_l
         |vpiFullName:work@pad_ddr2.dram_arst_l
   |vpiPort:
   \_port: (dram_grst_l), line:29, parent:work@pad_ddr2
     |vpiName:dram_grst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_grst_l), line:29, parent:work@pad_ddr2
         |vpiName:dram_grst_l
         |vpiFullName:work@pad_ddr2.dram_grst_l
   |vpiPort:
   \_port: (dram_gclk), line:30, parent:work@pad_ddr2
     |vpiName:dram_gclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gclk), line:30, parent:work@pad_ddr2
         |vpiName:dram_gclk
         |vpiFullName:work@pad_ddr2.dram_gclk
   |vpiPort:
   \_port: (dram2_ck_p), line:30, parent:work@pad_ddr2
     |vpiName:dram2_ck_p
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ck_p), line:30, parent:work@pad_ddr2
         |vpiName:dram2_ck_p
         |vpiFullName:work@pad_ddr2.dram2_ck_p
   |vpiPort:
   \_port: (ctu_global_snap), line:30, parent:work@pad_ddr2
     |vpiName:ctu_global_snap
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_global_snap), line:30, parent:work@pad_ddr2
         |vpiName:ctu_global_snap
         |vpiFullName:work@pad_ddr2.ctu_global_snap
   |vpiPort:
   \_port: (dram_gdbginit_l), line:30, parent:work@pad_ddr2
     |vpiName:dram_gdbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gdbginit_l), line:30, parent:work@pad_ddr2
         |vpiName:dram_gdbginit_l
         |vpiFullName:work@pad_ddr2.dram_gdbginit_l
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_l), line:31, parent:work@pad_ddr2
     |vpiName:ctu_ddr2_iodll_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_l), line:31, parent:work@pad_ddr2
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiFullName:work@pad_ddr2.ctu_ddr2_iodll_rst_l
   |vpiPort:
   \_port: (test_mode), line:31, parent:work@pad_ddr2
     |vpiName:test_mode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (test_mode), line:31, parent:work@pad_ddr2
         |vpiName:test_mode
         |vpiFullName:work@pad_ddr2.test_mode
   |vpiPort:
   \_port: (bscan_clock_dr_in), line:31, parent:work@pad_ddr2
     |vpiName:bscan_clock_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_in), line:31, parent:work@pad_ddr2
         |vpiName:bscan_clock_dr_in
         |vpiFullName:work@pad_ddr2.bscan_clock_dr_in
   |vpiPort:
   \_port: (serial_in), line:31, parent:work@pad_ddr2
     |vpiName:serial_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_in), line:31, parent:work@pad_ddr2
         |vpiName:serial_in
         |vpiFullName:work@pad_ddr2.serial_in
   |vpiPort:
   \_port: (dram2_io_ptr_clk_inv), line:32, parent:work@pad_ddr2
     |vpiName:dram2_io_ptr_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_ptr_clk_inv), line:32, parent:work@pad_ddr2
         |vpiName:dram2_io_ptr_clk_inv
         |vpiFullName:work@pad_ddr2.dram2_io_ptr_clk_inv
   |vpiPort:
   \_port: (ctu_io_sscan_update), line:32, parent:work@pad_ddr2
     |vpiName:ctu_io_sscan_update
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_io_sscan_update), line:32, parent:work@pad_ddr2
         |vpiName:ctu_io_sscan_update
         |vpiFullName:work@pad_ddr2.ctu_io_sscan_update
   |vpiPort:
   \_port: (ctu_io_sscan_se), line:32, parent:work@pad_ddr2
     |vpiName:ctu_io_sscan_se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_io_sscan_se), line:32, parent:work@pad_ddr2
         |vpiName:ctu_io_sscan_se
         |vpiFullName:work@pad_ddr2.ctu_io_sscan_se
   |vpiPort:
   \_port: (spare_ddr2_paddata), line:33, parent:work@pad_ddr2
     |vpiName:spare_ddr2_paddata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_paddata), line:33, parent:work@pad_ddr2
         |vpiName:spare_ddr2_paddata
         |vpiFullName:work@pad_ddr2.spare_ddr2_paddata
   |vpiPort:
   \_port: (dram23_p_ref_res), line:33, parent:work@pad_ddr2
     |vpiName:dram23_p_ref_res
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram23_p_ref_res), line:33, parent:work@pad_ddr2
         |vpiName:dram23_p_ref_res
         |vpiFullName:work@pad_ddr2.dram23_p_ref_res
   |vpiPort:
   \_port: (ddr2_ddr3_cbd), line:33, parent:work@pad_ddr2
     |vpiName:ddr2_ddr3_cbd
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ddr3_cbd), line:33, parent:work@pad_ddr2
         |vpiName:ddr2_ddr3_cbd
         |vpiFullName:work@pad_ddr2.ddr2_ddr3_cbd
   |vpiPort:
   \_port: (ddr_so), line:33, parent:work@pad_ddr2
     |vpiName:ddr_so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_so), line:33, parent:work@pad_ddr2
         |vpiName:ddr_so
         |vpiFullName:work@pad_ddr2.ddr_so
   |vpiPort:
   \_port: (ps_select), line:34, parent:work@pad_ddr2
     |vpiName:ps_select
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select), line:34, parent:work@pad_ddr2
         |vpiName:ps_select
         |vpiFullName:work@pad_ddr2.ps_select
   |vpiPort:
   \_port: (dram23_n_ref_res), line:34, parent:work@pad_ddr2
     |vpiName:dram23_n_ref_res
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram23_n_ref_res), line:34, parent:work@pad_ddr2
         |vpiName:dram23_n_ref_res
         |vpiFullName:work@pad_ddr2.dram23_n_ref_res
   |vpiPort:
   \_port: (dram2_dqs), line:34, parent:work@pad_ddr2
     |vpiName:dram2_dqs
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_dqs), line:34, parent:work@pad_ddr2
         |vpiName:dram2_dqs
         |vpiFullName:work@pad_ddr2.dram2_dqs
   |vpiPort:
   \_port: (pad_ddr2_bso), line:34, parent:work@pad_ddr2
     |vpiName:pad_ddr2_bso
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr2_bso), line:34, parent:work@pad_ddr2
         |vpiName:pad_ddr2_bso
         |vpiFullName:work@pad_ddr2.pad_ddr2_bso
   |vpiPort:
   \_port: (ddr_se), line:34, parent:work@pad_ddr2
     |vpiName:ddr_se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_se), line:34, parent:work@pad_ddr2
         |vpiName:ddr_se
         |vpiFullName:work@pad_ddr2.ddr_se
   |vpiPort:
   \_port: (dram2_addr), line:35, parent:work@pad_ddr2
     |vpiName:dram2_addr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_addr), line:35, parent:work@pad_ddr2
         |vpiName:dram2_addr
         |vpiFullName:work@pad_ddr2.dram2_addr
   |vpiPort:
   \_port: (dram2_we_l), line:35, parent:work@pad_ddr2
     |vpiName:dram2_we_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_we_l), line:35, parent:work@pad_ddr2
         |vpiName:dram2_we_l
         |vpiFullName:work@pad_ddr2.dram2_we_l
   |vpiPort:
   \_port: (dram2_ck_n), line:35, parent:work@pad_ddr2
     |vpiName:dram2_ck_n
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_ck_n), line:35, parent:work@pad_ddr2
         |vpiName:dram2_ck_n
         |vpiFullName:work@pad_ddr2.dram2_ck_n
   |vpiPort:
   \_port: (dram_adbginit_l), line:35, parent:work@pad_ddr2
     |vpiName:dram_adbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_adbginit_l), line:35, parent:work@pad_ddr2
         |vpiName:dram_adbginit_l
         |vpiFullName:work@pad_ddr2.dram_adbginit_l
   |vpiPort:
   \_port: (ddr2_ddr3_cbu), line:36, parent:work@pad_ddr2
     |vpiName:ddr2_ddr3_cbu
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ddr3_cbu), line:36, parent:work@pad_ddr2
         |vpiName:ddr2_ddr3_cbu
         |vpiFullName:work@pad_ddr2.ddr2_ddr3_cbu
   |vpiPort:
   \_port: (bscan_shift_dr_in), line:36, parent:work@pad_ddr2
     |vpiName:bscan_shift_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_in), line:36, parent:work@pad_ddr2
         |vpiName:bscan_shift_dr_in
         |vpiFullName:work@pad_ddr2.bscan_shift_dr_in
   |vpiPort:
   \_port: (ddr2_ctu_dll_lock), line:36, parent:work@pad_ddr2
     |vpiName:ddr2_ctu_dll_lock
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ctu_dll_lock), line:36, parent:work@pad_ddr2
         |vpiName:ddr2_ctu_dll_lock
         |vpiFullName:work@pad_ddr2.ddr2_ctu_dll_lock
   |vpiPort:
   \_port: (dram2_io_pad_enable), line:37, parent:work@pad_ddr2
     |vpiName:dram2_io_pad_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_pad_enable), line:37, parent:work@pad_ddr2
         |vpiName:dram2_io_pad_enable
         |vpiFullName:work@pad_ddr2.dram2_io_pad_enable
   |vpiPort:
   \_port: (bscan_update_dr_in), line:37, parent:work@pad_ddr2
     |vpiName:bscan_update_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_in), line:37, parent:work@pad_ddr2
         |vpiName:bscan_update_dr_in
         |vpiFullName:work@pad_ddr2.bscan_update_dr_in
   |vpiPort:
   \_port: (dram2_io_drive_enable), line:37, parent:work@pad_ddr2
     |vpiName:dram2_io_drive_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_drive_enable), line:37, parent:work@pad_ddr2
         |vpiName:dram2_io_drive_enable
         |vpiFullName:work@pad_ddr2.dram2_io_drive_enable
   |vpiPort:
   \_port: (dram2_io_write_en_l), line:38, parent:work@pad_ddr2
     |vpiName:dram2_io_write_en_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_write_en_l), line:38, parent:work@pad_ddr2
         |vpiName:dram2_io_write_en_l
         |vpiFullName:work@pad_ddr2.dram2_io_write_en_l
   |vpiPort:
   \_port: (dram2_io_cas_l), line:38, parent:work@pad_ddr2
     |vpiName:dram2_io_cas_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_cas_l), line:38, parent:work@pad_ddr2
         |vpiName:dram2_io_cas_l
         |vpiFullName:work@pad_ddr2.dram2_io_cas_l
   |vpiPort:
   \_port: (dram2_io_ras_l), line:38, parent:work@pad_ddr2
     |vpiName:dram2_io_ras_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_ras_l), line:38, parent:work@pad_ddr2
         |vpiName:dram2_io_ras_l
         |vpiFullName:work@pad_ddr2.dram2_io_ras_l
   |vpiPort:
   \_port: (dram2_io_clk_enable), line:39, parent:work@pad_ddr2
     |vpiName:dram2_io_clk_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_clk_enable), line:39, parent:work@pad_ddr2
         |vpiName:dram2_io_clk_enable
         |vpiFullName:work@pad_ddr2.dram2_io_clk_enable
   |vpiPort:
   \_port: (io_dram2_data_valid), line:39, parent:work@pad_ddr2
     |vpiName:io_dram2_data_valid
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram2_data_valid), line:39, parent:work@pad_ddr2
         |vpiName:io_dram2_data_valid
         |vpiFullName:work@pad_ddr2.io_dram2_data_valid
   |vpiPort:
   \_port: (dram2_io_addr), line:39, parent:work@pad_ddr2
     |vpiName:dram2_io_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_addr), line:39, parent:work@pad_ddr2
         |vpiName:dram2_io_addr
         |vpiFullName:work@pad_ddr2.dram2_io_addr
   |vpiPort:
   \_port: (io_dram2_data_in), line:40, parent:work@pad_ddr2
     |vpiName:io_dram2_data_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram2_data_in), line:40, parent:work@pad_ddr2
         |vpiName:io_dram2_data_in
         |vpiFullName:work@pad_ddr2.io_dram2_data_in
   |vpiPort:
   \_port: (dram2_io_channel_disabled), line:40, parent:work@pad_ddr2
     |vpiName:dram2_io_channel_disabled
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_channel_disabled), line:40, parent:work@pad_ddr2
         |vpiName:dram2_io_channel_disabled
         |vpiFullName:work@pad_ddr2.dram2_io_channel_disabled
   |vpiPort:
   \_port: (io_dram2_ecc_in), line:40, parent:work@pad_ddr2
     |vpiName:io_dram2_ecc_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram2_ecc_in), line:40, parent:work@pad_ddr2
         |vpiName:io_dram2_ecc_in
         |vpiFullName:work@pad_ddr2.io_dram2_ecc_in
   |vpiPort:
   \_port: (dram2_io_drive_data), line:41, parent:work@pad_ddr2
     |vpiName:dram2_io_drive_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_drive_data), line:41, parent:work@pad_ddr2
         |vpiName:dram2_io_drive_data
         |vpiFullName:work@pad_ddr2.dram2_io_drive_data
   |vpiPort:
   \_port: (dram2_io_data_out), line:41, parent:work@pad_ddr2
     |vpiName:dram2_io_data_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_data_out), line:41, parent:work@pad_ddr2
         |vpiName:dram2_io_data_out
         |vpiFullName:work@pad_ddr2.dram2_io_data_out
   |vpiPort:
   \_port: (dram2_io_cke), line:41, parent:work@pad_ddr2
     |vpiName:dram2_io_cke
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_cke), line:41, parent:work@pad_ddr2
         |vpiName:dram2_io_cke
         |vpiFullName:work@pad_ddr2.dram2_io_cke
   |vpiPort:
   \_port: (dram2_io_pad_clk_inv), line:42, parent:work@pad_ddr2
     |vpiName:dram2_io_pad_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_io_pad_clk_inv), line:42, parent:work@pad_ddr2
         |vpiName:dram2_io_pad_clk_inv
         |vpiFullName:work@pad_ddr2.dram2_io_pad_clk_inv
   |vpiPort:
   \_port: (dram2_cs_l), line:42, parent:work@pad_ddr2
     |vpiName:dram2_cs_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram2_cs_l), line:42, parent:work@pad_ddr2
         |vpiName:dram2_cs_l
         |vpiFullName:work@pad_ddr2.dram2_cs_l
   |vpiPort:
   \_port: (spare_ddr2_pindata), line:42, parent:work@pad_ddr2
     |vpiName:spare_ddr2_pindata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr2_pindata), line:42, parent:work@pad_ddr2
         |vpiName:spare_ddr2_pindata
         |vpiFullName:work@pad_ddr2.spare_ddr2_pindata
   |vpiPort:
   \_port: (ddr2_lpf_code), line:42, parent:work@pad_ddr2
     |vpiName:ddr2_lpf_code
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_lpf_code), line:42, parent:work@pad_ddr2
         |vpiName:ddr2_lpf_code
         |vpiFullName:work@pad_ddr2.ddr2_lpf_code
   |vpiModule:
   \_module: work@pad_ddr2::bw_io_ddr_impctl_pulldown (ddr2_impctl_pulldown), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:147, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_io_ddr_impctl_pulldown
     |vpiName:ddr2_impctl_pulldown
     |vpiFullName:work@pad_ddr2.ddr2_impctl_pulldown
     |vpiPort:
     \_port: (z), parent:ddr2_impctl_pulldown
       |vpiName:z
       |vpiHighConn:
       \_operation: , line:148
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr2_ddr3_cbd), line:148
           |vpiName:ddr2_ddr3_cbd
     |vpiPort:
     \_port: (from_csr), parent:ddr2_impctl_pulldown
       |vpiName:from_csr
       |vpiHighConn:
       \_operation: , line:149
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:149
           |vpiName:vss
     |vpiPort:
     \_port: (to_csr), parent:ddr2_impctl_pulldown
       |vpiName:to_csr
       |vpiHighConn:
       \_operation: , line:150
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (net246), line:150
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:150
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (net246), line:150
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:150
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_bit_select: (net246), line:150
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:150
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_bit_select: (net246), line:150
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:150
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_bit_select: (net246), line:151
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:151
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiOperand:
         \_bit_select: (net246), line:151
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:151
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
         |vpiOperand:
         \_bit_select: (net246), line:151
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:151
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
         |vpiOperand:
         \_bit_select: (net246), line:151
           |vpiName:net246
           |vpiIndex:
           \_constant: , line:151
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
     |vpiPort:
     \_port: (tclk), parent:ddr2_impctl_pulldown
       |vpiName:tclk
       |vpiHighConn:
       \_ref_obj: (tck), line:152
         |vpiName:tck
         |vpiActual:
         \_logic_net: (tck), line:23, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_global_snap), parent:ddr2_impctl_pulldown
       |vpiName:ctu_global_snap
       |vpiHighConn:
       \_ref_obj: (ctu_global_snap), line:153
         |vpiName:ctu_global_snap
         |vpiActual:
         \_logic_net: (ctu_global_snap), line:30, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_io_sscan_in), parent:ddr2_impctl_pulldown
       |vpiName:ctu_io_sscan_in
       |vpiHighConn:
       \_ref_obj: (sscan0), line:154
         |vpiName:sscan0
         |vpiActual:
         \_logic_net: (sscan0), line:134, parent:work@pad_ddr2
           |vpiName:sscan0
           |vpiFullName:work@pad_ddr2.sscan0
           |vpiNetType:1
     |vpiPort:
     \_port: (ctu_io_sscan_se), parent:ddr2_impctl_pulldown
       |vpiName:ctu_io_sscan_se
       |vpiHighConn:
       \_ref_obj: (ctu_io_sscan_se), line:155
         |vpiName:ctu_io_sscan_se
         |vpiActual:
         \_logic_net: (ctu_io_sscan_se), line:32, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_io_sscan_update), parent:ddr2_impctl_pulldown
       |vpiName:ctu_io_sscan_update
       |vpiHighConn:
       \_ref_obj: (ctu_io_sscan_update), line:156
         |vpiName:ctu_io_sscan_update
         |vpiActual:
         \_logic_net: (ctu_io_sscan_update), line:32, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_io_sscan_out), parent:ddr2_impctl_pulldown
       |vpiName:ctu_io_sscan_out
       |vpiHighConn:
       \_ref_obj: (pad_ddr2_sscan_out), line:157
         |vpiName:pad_ddr2_sscan_out
         |vpiActual:
         \_logic_net: (pad_ddr2_sscan_out), line:23, parent:work@pad_ddr2
     |vpiPort:
     \_port: (rclk), parent:ddr2_impctl_pulldown
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:158
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
           |vpiName:rclk
           |vpiFullName:work@pad_ddr2.rclk
           |vpiNetType:1
     |vpiPort:
     \_port: (deltabit), parent:ddr2_impctl_pulldown
       |vpiName:deltabit
       |vpiHighConn:
       \_ref_obj: (net247), line:159
         |vpiName:net247
         |vpiActual:
         \_logic_net: (net247), line:141, parent:work@pad_ddr2
           |vpiName:net247
           |vpiFullName:work@pad_ddr2.net247
           |vpiNetType:1
     |vpiPort:
     \_port: (hard_reset_n), parent:ddr2_impctl_pulldown
       |vpiName:hard_reset_n
       |vpiHighConn:
       \_ref_obj: (rst_l), line:160
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:133, parent:work@pad_ddr2
           |vpiName:rst_l
           |vpiFullName:work@pad_ddr2.rst_l
           |vpiNetType:1
     |vpiPort:
     \_port: (clk_dis_l), parent:ddr2_impctl_pulldown
       |vpiName:clk_dis_l
       |vpiHighConn:
       \_ref_obj: (clk_ddr2_cken_buf), line:161
         |vpiName:clk_ddr2_cken_buf
         |vpiActual:
         \_logic_net: (clk_ddr2_cken_buf), line:140, parent:work@pad_ddr2
           |vpiName:clk_ddr2_cken_buf
           |vpiFullName:work@pad_ddr2.clk_ddr2_cken_buf
           |vpiNetType:1
     |vpiPort:
     \_port: (we_csr), parent:ddr2_impctl_pulldown
       |vpiName:we_csr
       |vpiHighConn:
       \_ref_obj: (vss), line:162
         |vpiName:vss
         |vpiActual:
         \_logic_net: (vss), line:127, parent:work@pad_ddr2
           |vpiName:vss
           |vpiFullName:work@pad_ddr2.vss
           |vpiNetType:11
     |vpiPort:
     \_port: (si), parent:ddr2_impctl_pulldown
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan1), line:163
         |vpiName:scan1
         |vpiActual:
         \_logic_net: (scan1), line:137, parent:work@pad_ddr2
           |vpiName:scan1
           |vpiFullName:work@pad_ddr2.scan1
           |vpiNetType:1
     |vpiPort:
     \_port: (se), parent:ddr2_impctl_pulldown
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:164
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
           |vpiName:ddr_se_buf
           |vpiFullName:work@pad_ddr2.ddr_se_buf
           |vpiNetType:1
     |vpiPort:
     \_port: (vdd18), parent:ddr2_impctl_pulldown
       |vpiName:vdd18
       |vpiHighConn:
       \_ref_obj: (vdd18), line:165
         |vpiName:vdd18
         |vpiActual:
         \_logic_net: (vdd18), line:28, parent:work@pad_ddr2
     |vpiPort:
     \_port: (pad), parent:ddr2_impctl_pulldown
       |vpiName:pad
       |vpiHighConn:
       \_ref_obj: (dram23_n_ref_res), line:166
         |vpiName:dram23_n_ref_res
         |vpiActual:
         \_logic_net: (dram23_n_ref_res), line:34, parent:work@pad_ddr2
     |vpiPort:
     \_port: (so), parent:ddr2_impctl_pulldown
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (scan2), line:167
         |vpiName:scan2
         |vpiActual:
         \_logic_net: (scan2), line:138, parent:work@pad_ddr2
           |vpiName:scan2
           |vpiFullName:work@pad_ddr2.scan2
           |vpiNetType:1
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::bw_io_ddr_impctl_pullup (ddr2_impctl_pullup), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:168, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_io_ddr_impctl_pullup
     |vpiName:ddr2_impctl_pullup
     |vpiFullName:work@pad_ddr2.ddr2_impctl_pullup
     |vpiPort:
     \_port: (z), parent:ddr2_impctl_pullup
       |vpiName:z
       |vpiHighConn:
       \_operation: , line:169
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr2_ddr3_cbu), line:169
           |vpiName:ddr2_ddr3_cbu
     |vpiPort:
     \_port: (from_csr), parent:ddr2_impctl_pullup
       |vpiName:from_csr
       |vpiHighConn:
       \_operation: , line:170
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
         |vpiOperand:
         \_ref_obj: (vss), line:170
           |vpiName:vss
     |vpiPort:
     \_port: (to_csr), parent:ddr2_impctl_pullup
       |vpiName:to_csr
       |vpiHighConn:
       \_operation: , line:171
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (net227), line:171
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:171
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (net227), line:171
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:171
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_bit_select: (net227), line:171
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:171
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_bit_select: (net227), line:171
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:171
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_bit_select: (net227), line:172
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:172
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiOperand:
         \_bit_select: (net227), line:172
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:172
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
         |vpiOperand:
         \_bit_select: (net227), line:172
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:172
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
         |vpiOperand:
         \_bit_select: (net227), line:172
           |vpiName:net227
           |vpiIndex:
           \_constant: , line:172
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
     |vpiPort:
     \_port: (rclk), parent:ddr2_impctl_pullup
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:173
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
     |vpiPort:
     \_port: (so), parent:ddr2_impctl_pullup
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (scan1), line:174
         |vpiName:scan1
         |vpiActual:
         \_logic_net: (scan1), line:137, parent:work@pad_ddr2
     |vpiPort:
     \_port: (deltabit), parent:ddr2_impctl_pullup
       |vpiName:deltabit
       |vpiHighConn:
       \_ref_obj: (net228), line:175
         |vpiName:net228
         |vpiActual:
         \_logic_net: (net228), line:135, parent:work@pad_ddr2
           |vpiName:net228
           |vpiFullName:work@pad_ddr2.net228
           |vpiNetType:1
     |vpiPort:
     \_port: (hard_reset_n), parent:ddr2_impctl_pullup
       |vpiName:hard_reset_n
       |vpiHighConn:
       \_ref_obj: (rst_l), line:176
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:133, parent:work@pad_ddr2
     |vpiPort:
     \_port: (clk_dis_l), parent:ddr2_impctl_pullup
       |vpiName:clk_dis_l
       |vpiHighConn:
       \_ref_obj: (clk_ddr2_cken_buf), line:177
         |vpiName:clk_ddr2_cken_buf
         |vpiActual:
         \_logic_net: (clk_ddr2_cken_buf), line:140, parent:work@pad_ddr2
     |vpiPort:
     \_port: (we_csr), parent:ddr2_impctl_pullup
       |vpiName:we_csr
       |vpiHighConn:
       \_ref_obj: (vss), line:178
         |vpiName:vss
         |vpiActual:
         \_logic_net: (vss), line:127, parent:work@pad_ddr2
     |vpiPort:
     \_port: (si), parent:ddr2_impctl_pullup
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan0), line:179
         |vpiName:scan0
         |vpiActual:
         \_logic_net: (scan0), line:136, parent:work@pad_ddr2
           |vpiName:scan0
           |vpiFullName:work@pad_ddr2.scan0
           |vpiNetType:1
     |vpiPort:
     \_port: (se), parent:ddr2_impctl_pullup
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:180
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_io_sscan_se), parent:ddr2_impctl_pullup
       |vpiName:ctu_io_sscan_se
       |vpiHighConn:
       \_ref_obj: (ctu_io_sscan_se), line:181
         |vpiName:ctu_io_sscan_se
         |vpiActual:
         \_logic_net: (ctu_io_sscan_se), line:32, parent:work@pad_ddr2
     |vpiPort:
     \_port: (vdd18), parent:ddr2_impctl_pullup
       |vpiName:vdd18
       |vpiHighConn:
       \_ref_obj: (vdd18), line:182
         |vpiName:vdd18
         |vpiActual:
         \_logic_net: (vdd18), line:28, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_io_sscan_in), parent:ddr2_impctl_pullup
       |vpiName:ctu_io_sscan_in
       |vpiHighConn:
       \_ref_obj: (pad_ddr2_sscan_in), line:183
         |vpiName:pad_ddr2_sscan_in
         |vpiActual:
         \_logic_net: (pad_ddr2_sscan_in), line:24, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_io_sscan_out), parent:ddr2_impctl_pullup
       |vpiName:ctu_io_sscan_out
       |vpiHighConn:
       \_ref_obj: (sscan0), line:184
         |vpiName:sscan0
         |vpiActual:
         \_logic_net: (sscan0), line:134, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_io_sscan_update), parent:ddr2_impctl_pullup
       |vpiName:ctu_io_sscan_update
       |vpiHighConn:
       \_ref_obj: (ctu_io_sscan_update), line:185
         |vpiName:ctu_io_sscan_update
         |vpiActual:
         \_logic_net: (ctu_io_sscan_update), line:32, parent:work@pad_ddr2
     |vpiPort:
     \_port: (pad), parent:ddr2_impctl_pullup
       |vpiName:pad
       |vpiHighConn:
       \_ref_obj: (dram23_p_ref_res), line:186
         |vpiName:dram23_p_ref_res
         |vpiActual:
         \_logic_net: (dram23_p_ref_res), line:33, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ctu_global_snap), parent:ddr2_impctl_pullup
       |vpiName:ctu_global_snap
       |vpiHighConn:
       \_ref_obj: (ctu_global_snap), line:187
         |vpiName:ctu_global_snap
         |vpiActual:
         \_logic_net: (ctu_global_snap), line:30, parent:work@pad_ddr2
     |vpiPort:
     \_port: (tclk), parent:ddr2_impctl_pullup
       |vpiName:tclk
       |vpiHighConn:
       \_ref_obj: (tck), line:188
         |vpiName:tck
         |vpiActual:
         \_logic_net: (tck), line:23, parent:work@pad_ddr2
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::bw_iodll_code_adjust (ddr2_iodll_code_adjust), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:195, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_iodll_code_adjust
     |vpiName:ddr2_iodll_code_adjust
     |vpiFullName:work@pad_ddr2.ddr2_iodll_code_adjust
     |vpiPort:
     \_port: (bypass_data), parent:ddr2_iodll_code_adjust
       |vpiName:bypass_data
       |vpiHighConn:
       \_ref_obj: (ddr2_bypass_data), line:196
         |vpiName:ddr2_bypass_data
         |vpiActual:
         \_logic_net: (ddr2_bypass_data), line:21, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ddr_clk_in), parent:ddr2_iodll_code_adjust
       |vpiName:ddr_clk_in
       |vpiHighConn:
       \_ref_obj: (rclk), line:197
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
     |vpiPort:
     \_port: (delay_ctrl), parent:ddr2_iodll_code_adjust
       |vpiName:delay_ctrl
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_dll_delayctr), line:198
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr2_dll_delayctr), line:25, parent:work@pad_ddr2
     |vpiPort:
     \_port: (io_dll_bypass_l), parent:ddr2_iodll_code_adjust
       |vpiName:io_dll_bypass_l
       |vpiHighConn:
       \_ref_obj: (ddr2_dll_bypass_l), line:199
         |vpiName:ddr2_dll_bypass_l
         |vpiActual:
         \_logic_net: (ddr2_dll_bypass_l), line:21, parent:work@pad_ddr2
     |vpiPort:
     \_port: (iodll_reset_l), parent:ddr2_iodll_code_adjust
       |vpiName:iodll_reset_l
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_iodll_rst_l), line:200
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr2_iodll_rst_l), line:31, parent:work@pad_ddr2
     |vpiPort:
     \_port: (s_controller_out), parent:ddr2_iodll_code_adjust
       |vpiName:s_controller_out
       |vpiHighConn:
       \_ref_obj: (ddr2_lpf_code_pre), line:201
         |vpiName:ddr2_lpf_code_pre
         |vpiActual:
         \_logic_net: (ddr2_lpf_code_pre), line:192, parent:work@pad_ddr2
           |vpiName:ddr2_lpf_code_pre
           |vpiFullName:work@pad_ddr2.ddr2_lpf_code_pre
           |vpiNetType:1
           |vpiRange:
           \_range: , line:192
             |vpiLeftRange:
             \_constant: , line:192
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiRightRange:
             \_constant: , line:192
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (s_percent_ctrl_out), parent:ddr2_iodll_code_adjust
       |vpiName:s_percent_ctrl_out
       |vpiHighConn:
       \_ref_obj: (ddr2_lpf_code), line:202
         |vpiName:ddr2_lpf_code
         |vpiActual:
         \_logic_net: (ddr2_lpf_code), line:42, parent:work@pad_ddr2
     |vpiPort:
     \_port: (se), parent:ddr2_iodll_code_adjust
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:203
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
     |vpiPort:
     \_port: (si), parent:ddr2_iodll_code_adjust
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan3_pre), line:204
         |vpiName:scan3_pre
         |vpiActual:
         \_logic_net: (scan3_pre), line:193, parent:work@pad_ddr2
           |vpiName:scan3_pre
           |vpiFullName:work@pad_ddr2.scan3_pre
           |vpiNetType:1
     |vpiPort:
     \_port: (so), parent:ddr2_iodll_code_adjust
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (scan3), line:205
         |vpiName:scan3
         |vpiActual:
         \_logic_net: (scan3), line:139, parent:work@pad_ddr2
           |vpiName:scan3
           |vpiFullName:work@pad_ddr2.scan3
           |vpiNetType:1
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::bw_iodll (ddr2_master_dll), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:207, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_iodll
     |vpiName:ddr2_master_dll
     |vpiFullName:work@pad_ddr2.ddr2_master_dll
     |vpiPort:
     \_port: (ddr_testmode_l), parent:ddr2_master_dll
       |vpiName:ddr_testmode_l
       |vpiHighConn:
       \_ref_obj: (ddr_testmode_l), line:208
         |vpiName:ddr_testmode_l
         |vpiActual:
         \_logic_net: (ddr_testmode_l), line:25, parent:work@pad_ddr2
     |vpiPort:
     \_port: (bypass_data), parent:ddr2_master_dll
       |vpiName:bypass_data
       |vpiHighConn:
       \_operation: , line:209
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr2_bypass_data), line:209
           |vpiName:ddr2_bypass_data
     |vpiPort:
     \_port: (lpf_out), parent:ddr2_master_dll
       |vpiName:lpf_out
       |vpiHighConn:
       \_ref_obj: (ddr2_lpf_code_pre), line:210
         |vpiName:ddr2_lpf_code_pre
         |vpiActual:
         \_logic_net: (ddr2_lpf_code_pre), line:192, parent:work@pad_ddr2
     |vpiPort:
     \_port: (delay_ctrl), parent:ddr2_master_dll
       |vpiName:delay_ctrl
       |vpiHighConn:
       \_operation: , line:211
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ctu_ddr2_dll_delayctr), line:211
           |vpiName:ctu_ddr2_dll_delayctr
     |vpiPort:
     \_port: (so), parent:ddr2_master_dll
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (scan3_pre), line:212
         |vpiName:scan3_pre
         |vpiActual:
         \_logic_net: (scan3_pre), line:193, parent:work@pad_ddr2
     |vpiPort:
     \_port: (io_dll_bypass_l), parent:ddr2_master_dll
       |vpiName:io_dll_bypass_l
       |vpiHighConn:
       \_ref_obj: (ddr2_dll_bypass_l), line:213
         |vpiName:ddr2_dll_bypass_l
         |vpiActual:
         \_logic_net: (ddr2_dll_bypass_l), line:21, parent:work@pad_ddr2
     |vpiPort:
     \_port: (io_dll_reset_l), parent:ddr2_master_dll
       |vpiName:io_dll_reset_l
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_iodll_rst_l), line:214
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr2_iodll_rst_l), line:31, parent:work@pad_ddr2
     |vpiPort:
     \_port: (se), parent:ddr2_master_dll
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:215
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
     |vpiPort:
     \_port: (si), parent:ddr2_master_dll
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan2), line:216
         |vpiName:scan2
         |vpiActual:
         \_logic_net: (scan2), line:138, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ddr_clk_in), parent:ddr2_master_dll
       |vpiName:ddr_clk_in
       |vpiHighConn:
       \_ref_obj: (rclk), line:217
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
     |vpiPort:
     \_port: (iodll_lock), parent:ddr2_master_dll
       |vpiName:iodll_lock
       |vpiHighConn:
       \_ref_obj: (ddr2_ctu_dll_lock), line:218
         |vpiName:ddr2_ctu_dll_lock
         |vpiActual:
         \_logic_net: (ddr2_ctu_dll_lock), line:36, parent:work@pad_ddr2
     |vpiPort:
     \_port: (overflow), parent:ddr2_master_dll
       |vpiName:overflow
       |vpiHighConn:
       \_ref_obj: (ddr2_ctu_dll_overflow), line:219
         |vpiName:ddr2_ctu_dll_overflow
         |vpiActual:
         \_logic_net: (ddr2_ctu_dll_overflow), line:28, parent:work@pad_ddr2
     |vpiPort:
     \_port: (strobe), parent:ddr2_master_dll
       |vpiName:strobe
       |vpiHighConn:
       \_ref_obj: (net0204), line:220
         |vpiName:net0204
         |vpiActual:
         \_logic_net: (net0204), line:131, parent:work@pad_ddr2
           |vpiName:net0204
           |vpiFullName:work@pad_ddr2.net0204
           |vpiNetType:1
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::bw_clk_cl_ddr_ddr (pad_ddr2_header), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:223, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_clk_cl_ddr_ddr
     |vpiName:pad_ddr2_header
     |vpiFullName:work@pad_ddr2.pad_ddr2_header
     |vpiPort:
     \_port: (gclk), parent:pad_ddr2_header
       |vpiName:gclk
       |vpiHighConn:
       \_operation: , line:224
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram_gclk), line:224
           |vpiName:dram_gclk
     |vpiPort:
     \_port: (ddr_rclk), parent:pad_ddr2_header
       |vpiName:ddr_rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:225
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
     |vpiPort:
     \_port: (so), parent:pad_ddr2_header
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (ddr_so_pre_latch), line:226
         |vpiName:ddr_so_pre_latch
     |vpiPort:
     \_port: (si), parent:pad_ddr2_header
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan3), line:227
         |vpiName:scan3
         |vpiActual:
         \_logic_net: (scan3), line:139, parent:work@pad_ddr2
     |vpiPort:
     \_port: (gdbginit_l), parent:pad_ddr2_header
       |vpiName:gdbginit_l
       |vpiHighConn:
       \_ref_obj: (dram_gdbginit_l), line:228
         |vpiName:dram_gdbginit_l
         |vpiActual:
         \_logic_net: (dram_gdbginit_l), line:30, parent:work@pad_ddr2
     |vpiPort:
     \_port: (grst_l), parent:pad_ddr2_header
       |vpiName:grst_l
       |vpiHighConn:
       \_ref_obj: (dram_grst_l), line:229
         |vpiName:dram_grst_l
         |vpiActual:
         \_logic_net: (dram_grst_l), line:29, parent:work@pad_ddr2
     |vpiPort:
     \_port: (cluster_grst_l), parent:pad_ddr2_header
       |vpiName:cluster_grst_l
       |vpiHighConn:
       \_ref_obj: (rst_l), line:230
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:133, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dbginit_l), parent:pad_ddr2_header
       |vpiName:dbginit_l
       |vpiHighConn:
       \_ref_obj: (net196), line:231
         |vpiName:net196
         |vpiActual:
         \_logic_net: (net196), line:132, parent:work@pad_ddr2
           |vpiName:net196
           |vpiFullName:work@pad_ddr2.net196
           |vpiNetType:1
     |vpiPort:
     \_port: (rclk), parent:pad_ddr2_header
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:232
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
     |vpiPort:
     \_port: (se), parent:pad_ddr2_header
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:233
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
     |vpiPort:
     \_port: (adbginit_l), parent:pad_ddr2_header
       |vpiName:adbginit_l
       |vpiHighConn:
       \_ref_obj: (dram_adbginit_l), line:234
         |vpiName:dram_adbginit_l
         |vpiActual:
         \_logic_net: (dram_adbginit_l), line:35, parent:work@pad_ddr2
     |vpiPort:
     \_port: (arst2_l), parent:pad_ddr2_header
       |vpiName:arst2_l
       |vpiHighConn:
       \_ref_obj: (arst2_l), line:235
         |vpiName:arst2_l
         |vpiActual:
         \_logic_net: (arst2_l), line:144, parent:work@pad_ddr2
           |vpiName:arst2_l
           |vpiFullName:work@pad_ddr2.arst2_l
           |vpiNetType:1
     |vpiPort:
     \_port: (arst_l), parent:pad_ddr2_header
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (dram_arst_l), line:236
         |vpiName:dram_arst_l
         |vpiActual:
         \_logic_net: (dram_arst_l), line:29, parent:work@pad_ddr2
     |vpiPort:
     \_port: (cluster_cken), parent:pad_ddr2_header
       |vpiName:cluster_cken
       |vpiHighConn:
       \_ref_obj: (clk_ddr2_cken_buf), line:237
         |vpiName:clk_ddr2_cken_buf
         |vpiActual:
         \_logic_net: (clk_ddr2_cken_buf), line:140, parent:work@pad_ddr2
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::bw_u1_buf_40x (I223), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:238, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_u1_buf_40x
     |vpiName:I223
     |vpiFullName:work@pad_ddr2.I223
     |vpiPort:
     \_port: (z), parent:I223
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:239
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
     |vpiPort:
     \_port: (a), parent:I223
       |vpiName:a
       |vpiHighConn:
       \_ref_obj: (ddr_se), line:240
         |vpiName:ddr_se
         |vpiActual:
         \_logic_net: (ddr_se), line:34, parent:work@pad_ddr2
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::ddr_ch (ddr2_ddr_ch), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:241, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::ddr_ch
     |vpiName:ddr2_ddr_ch
     |vpiFullName:work@pad_ddr2.ddr2_ddr_ch
     |vpiPort:
     \_port: (arst_l_out), parent:ddr2_ddr_ch
       |vpiName:arst_l_out
       |vpiHighConn:
       \_ref_obj: (arst2_l), line:242
         |vpiName:arst2_l
         |vpiActual:
         \_logic_net: (arst2_l), line:144, parent:work@pad_ddr2
     |vpiPort:
     \_port: (afo), parent:ddr2_ddr_ch
       |vpiName:afo
       |vpiHighConn:
       \_operation: , line:243
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (afo), line:243
           |vpiName:afo
     |vpiPort:
     \_port: (serial_in), parent:ddr2_ddr_ch
       |vpiName:serial_in
       |vpiHighConn:
       \_operation: , line:244
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (serial_in), line:244
           |vpiName:serial_in
     |vpiPort:
     \_port: (afi), parent:ddr2_ddr_ch
       |vpiName:afi
       |vpiHighConn:
       \_operation: , line:245
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (afi), line:245
           |vpiName:afi
     |vpiPort:
     \_port: (serial_out), parent:ddr2_ddr_ch
       |vpiName:serial_out
       |vpiHighConn:
       \_operation: , line:246
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (serial_out), line:246
           |vpiName:serial_out
     |vpiPort:
     \_port: (dram_io_data_out), parent:ddr2_ddr_ch
       |vpiName:dram_io_data_out
       |vpiHighConn:
       \_operation: , line:247
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_io_data_out), line:247
           |vpiName:dram2_io_data_out
     |vpiPort:
     \_port: (spare_ddr_pin), parent:ddr2_ddr_ch
       |vpiName:spare_ddr_pin
       |vpiHighConn:
       \_operation: , line:248
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (spare_ddr2_pin), line:248
           |vpiName:spare_ddr2_pin
           |vpiIndex:
           \_constant: , line:248
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_part_select: , line:248, parent:spare_ddr2_pad
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spare_ddr2_pad)
           |vpiLeftRange:
           \_constant: , line:248
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:248
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:249, parent:spare_ddr2_pin
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spare_ddr2_pin)
           |vpiLeftRange:
           \_constant: , line:249
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:249
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (spare_ddr_data), parent:ddr2_ddr_ch
       |vpiName:spare_ddr_data
       |vpiHighConn:
       \_operation: , line:250
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (spare_ddr2_pindata), line:250
           |vpiName:spare_ddr2_pindata
           |vpiIndex:
           \_constant: , line:250
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_part_select: , line:250, parent:spare_ddr2_paddata
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spare_ddr2_paddata)
           |vpiLeftRange:
           \_constant: , line:250
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:250
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:251, parent:spare_ddr2_pindata
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spare_ddr2_pindata)
           |vpiLeftRange:
           \_constant: , line:251
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:251
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (dram_io_ptr_clk_inv), parent:ddr2_ddr_ch
       |vpiName:dram_io_ptr_clk_inv
       |vpiHighConn:
       \_operation: , line:252
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_io_ptr_clk_inv), line:252
           |vpiName:dram2_io_ptr_clk_inv
     |vpiPort:
     \_port: (io_dram_data_in), parent:ddr2_ddr_ch
       |vpiName:io_dram_data_in
       |vpiHighConn:
       \_operation: , line:253
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (io_dram2_data_in), line:253
           |vpiName:io_dram2_data_in
     |vpiPort:
     \_port: (io_dram_ecc_in), parent:ddr2_ddr_ch
       |vpiName:io_dram_ecc_in
       |vpiHighConn:
       \_operation: , line:254
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (io_dram2_ecc_in), line:254
           |vpiName:io_dram2_ecc_in
     |vpiPort:
     \_port: (dram_io_addr), parent:ddr2_ddr_ch
       |vpiName:dram_io_addr
       |vpiHighConn:
       \_operation: , line:255
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_io_addr), line:255
           |vpiName:dram2_io_addr
     |vpiPort:
     \_port: (dram_io_bank), parent:ddr2_ddr_ch
       |vpiName:dram_io_bank
       |vpiHighConn:
       \_operation: , line:256
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_io_bank), line:256
           |vpiName:dram2_io_bank
     |vpiPort:
     \_port: (dram_io_cs_l), parent:ddr2_ddr_ch
       |vpiName:dram_io_cs_l
       |vpiHighConn:
       \_operation: , line:257
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_io_cs_l), line:257
           |vpiName:dram2_io_cs_l
     |vpiPort:
     \_port: (dram_dq), parent:ddr2_ddr_ch
       |vpiName:dram_dq
       |vpiHighConn:
       \_operation: , line:258
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_dq), line:258
           |vpiName:dram2_dq
     |vpiPort:
     \_port: (dram_addr), parent:ddr2_ddr_ch
       |vpiName:dram_addr
       |vpiHighConn:
       \_operation: , line:259
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_addr), line:259
           |vpiName:dram2_addr
     |vpiPort:
     \_port: (dram_cb), parent:ddr2_ddr_ch
       |vpiName:dram_cb
       |vpiHighConn:
       \_operation: , line:260
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_cb), line:260
           |vpiName:dram2_cb
     |vpiPort:
     \_port: (dram_dqs), parent:ddr2_ddr_ch
       |vpiName:dram_dqs
       |vpiHighConn:
       \_operation: , line:261
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_dqs), line:261
           |vpiName:dram2_dqs
     |vpiPort:
     \_port: (dram_ba), parent:ddr2_ddr_ch
       |vpiName:dram_ba
       |vpiHighConn:
       \_operation: , line:262
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_ba), line:262
           |vpiName:dram2_ba
     |vpiPort:
     \_port: (dram_ck_n), parent:ddr2_ddr_ch
       |vpiName:dram_ck_n
       |vpiHighConn:
       \_operation: , line:263
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_ck_n), line:263
           |vpiName:dram2_ck_n
     |vpiPort:
     \_port: (dram_ck_p), parent:ddr2_ddr_ch
       |vpiName:dram_ck_p
       |vpiHighConn:
       \_operation: , line:264
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_ck_p), line:264
           |vpiName:dram2_ck_p
     |vpiPort:
     \_port: (dram_cs_l), parent:ddr2_ddr_ch
       |vpiName:dram_cs_l
       |vpiHighConn:
       \_operation: , line:265
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram2_cs_l), line:265
           |vpiName:dram2_cs_l
     |vpiPort:
     \_port: (lpf_code), parent:ddr2_ddr_ch
       |vpiName:lpf_code
       |vpiHighConn:
       \_ref_obj: (ddr2_lpf_code), line:266
         |vpiName:ddr2_lpf_code
         |vpiActual:
         \_logic_net: (ddr2_lpf_code), line:42, parent:work@pad_ddr2
     |vpiPort:
     \_port: (cbu), parent:ddr2_ddr_ch
       |vpiName:cbu
       |vpiHighConn:
       \_operation: , line:267
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr2_ddr3_cbu), line:267
           |vpiName:ddr2_ddr3_cbu
     |vpiPort:
     \_port: (cbd), parent:ddr2_ddr_ch
       |vpiName:cbd
       |vpiHighConn:
       \_operation: , line:268
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr2_ddr3_cbd), line:268
           |vpiName:ddr2_ddr3_cbd
     |vpiPort:
     \_port: (update_dr_in), parent:ddr2_ddr_ch
       |vpiName:update_dr_in
       |vpiHighConn:
       \_ref_obj: (bscan_update_dr_in), line:269
         |vpiName:bscan_update_dr_in
         |vpiActual:
         \_logic_net: (bscan_update_dr_in), line:37, parent:work@pad_ddr2
     |vpiPort:
     \_port: (mode_ctrl_in), parent:ddr2_ddr_ch
       |vpiName:mode_ctrl_in
       |vpiHighConn:
       \_ref_obj: (bscan_mode_ctl_in), line:270
         |vpiName:bscan_mode_ctl_in
         |vpiActual:
         \_logic_net: (bscan_mode_ctl_in), line:22, parent:work@pad_ddr2
     |vpiPort:
     \_port: (shift_dr_in), parent:ddr2_ddr_ch
       |vpiName:shift_dr_in
       |vpiHighConn:
       \_ref_obj: (bscan_shift_dr_in), line:271
         |vpiName:bscan_shift_dr_in
         |vpiActual:
         \_logic_net: (bscan_shift_dr_in), line:36, parent:work@pad_ddr2
     |vpiPort:
     \_port: (clock_dr_in), parent:ddr2_ddr_ch
       |vpiName:clock_dr_in
       |vpiHighConn:
       \_ref_obj: (bscan_clock_dr_in), line:272
         |vpiName:bscan_clock_dr_in
         |vpiActual:
         \_logic_net: (bscan_clock_dr_in), line:31, parent:work@pad_ddr2
     |vpiPort:
     \_port: (hiz_n_in), parent:ddr2_ddr_ch
       |vpiName:hiz_n_in
       |vpiHighConn:
       \_ref_obj: (bscan_hiz_l_in), line:273
         |vpiName:bscan_hiz_l_in
         |vpiActual:
         \_logic_net: (bscan_hiz_l_in), line:22, parent:work@pad_ddr2
     |vpiPort:
     \_port: (testmode_l), parent:ddr2_ddr_ch
       |vpiName:testmode_l
       |vpiHighConn:
       \_ref_obj: (ddr_testmode_l), line:274
         |vpiName:ddr_testmode_l
         |vpiActual:
         \_logic_net: (ddr_testmode_l), line:25, parent:work@pad_ddr2
     |vpiPort:
     \_port: (test_mode), parent:ddr2_ddr_ch
       |vpiName:test_mode
       |vpiHighConn:
       \_ref_obj: (test_mode), line:275
         |vpiName:test_mode
         |vpiActual:
         \_logic_net: (test_mode), line:31, parent:work@pad_ddr2
     |vpiPort:
     \_port: (bypass_enable_out), parent:ddr2_ddr_ch
       |vpiName:bypass_enable_out
       |vpiHighConn:
       \_ref_obj: (bypass_enable_out), line:276
         |vpiName:bypass_enable_out
         |vpiActual:
         \_logic_net: (bypass_enable_out), line:26, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ps_select_out), parent:ddr2_ddr_ch
       |vpiName:ps_select_out
       |vpiHighConn:
       \_ref_obj: (ps_select_out), line:277
         |vpiName:ps_select_out
         |vpiActual:
         \_logic_net: (ps_select_out), line:27, parent:work@pad_ddr2
     |vpiPort:
     \_port: (rclk), parent:ddr2_ddr_ch
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:278
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
     |vpiPort:
     \_port: (se), parent:ddr2_ddr_ch
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se_buf), line:279
         |vpiName:ddr_se_buf
         |vpiActual:
         \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
     |vpiPort:
     \_port: (pad_clk_so), parent:ddr2_ddr_ch
       |vpiName:pad_clk_so
       |vpiHighConn:
       \_ref_obj: (scan0), line:280
         |vpiName:scan0
         |vpiActual:
         \_logic_net: (scan0), line:136, parent:work@pad_ddr2
     |vpiPort:
     \_port: (pad_clk_si), parent:ddr2_ddr_ch
       |vpiName:pad_clk_si
       |vpiHighConn:
       \_ref_obj: (ddr_si), line:281
         |vpiName:ddr_si
         |vpiActual:
         \_logic_net: (ddr_si), line:23, parent:work@pad_ddr2
     |vpiPort:
     \_port: (bso), parent:ddr2_ddr_ch
       |vpiName:bso
       |vpiHighConn:
       \_ref_obj: (pad_ddr2_bso), line:282
         |vpiName:pad_ddr2_bso
         |vpiActual:
         \_logic_net: (pad_ddr2_bso), line:34, parent:work@pad_ddr2
     |vpiPort:
     \_port: (bsi), parent:ddr2_ddr_ch
       |vpiName:bsi
       |vpiHighConn:
       \_ref_obj: (pad_ddr2_bsi), line:283
         |vpiName:pad_ddr2_bsi
         |vpiActual:
         \_logic_net: (pad_ddr2_bsi), line:29, parent:work@pad_ddr2
     |vpiPort:
     \_port: (mode_ctrl_out), parent:ddr2_ddr_ch
       |vpiName:mode_ctrl_out
       |vpiHighConn:
       \_ref_obj: (bscan_mode_ctl_out), line:284
         |vpiName:bscan_mode_ctl_out
         |vpiActual:
         \_logic_net: (bscan_mode_ctl_out), line:29, parent:work@pad_ddr2
     |vpiPort:
     \_port: (update_dr_out), parent:ddr2_ddr_ch
       |vpiName:update_dr_out
       |vpiHighConn:
       \_ref_obj: (bscan_update_dr_out), line:285
         |vpiName:bscan_update_dr_out
         |vpiActual:
         \_logic_net: (bscan_update_dr_out), line:28, parent:work@pad_ddr2
     |vpiPort:
     \_port: (shift_dr_out), parent:ddr2_ddr_ch
       |vpiName:shift_dr_out
       |vpiHighConn:
       \_ref_obj: (bscan_shift_dr_out), line:286
         |vpiName:bscan_shift_dr_out
         |vpiActual:
         \_logic_net: (bscan_shift_dr_out), line:26, parent:work@pad_ddr2
     |vpiPort:
     \_port: (clock_dr_out), parent:ddr2_ddr_ch
       |vpiName:clock_dr_out
       |vpiHighConn:
       \_ref_obj: (bscan_clock_dr_out), line:287
         |vpiName:bscan_clock_dr_out
         |vpiActual:
         \_logic_net: (bscan_clock_dr_out), line:27, parent:work@pad_ddr2
     |vpiPort:
     \_port: (hiz_n_out), parent:ddr2_ddr_ch
       |vpiName:hiz_n_out
       |vpiHighConn:
       \_ref_obj: (bscan_hiz_l_out), line:288
         |vpiName:bscan_hiz_l_out
         |vpiActual:
         \_logic_net: (bscan_hiz_l_out), line:27, parent:work@pad_ddr2
     |vpiPort:
     \_port: (bypass_enable_in), parent:ddr2_ddr_ch
       |vpiName:bypass_enable_in
       |vpiHighConn:
       \_ref_obj: (bypass_enable), line:289
         |vpiName:bypass_enable
         |vpiActual:
         \_logic_net: (bypass_enable), line:26, parent:work@pad_ddr2
     |vpiPort:
     \_port: (ps_select_in), parent:ddr2_ddr_ch
       |vpiName:ps_select_in
       |vpiHighConn:
       \_ref_obj: (ps_select), line:290
         |vpiName:ps_select
         |vpiActual:
         \_logic_net: (ps_select), line:34, parent:work@pad_ddr2
     |vpiPort:
     \_port: (strobe), parent:ddr2_ddr_ch
       |vpiName:strobe
       |vpiHighConn:
       \_ref_obj: (net0204), line:291
         |vpiName:net0204
         |vpiActual:
         \_logic_net: (net0204), line:131, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_clk_enable), parent:ddr2_ddr_ch
       |vpiName:dram_io_clk_enable
       |vpiHighConn:
       \_ref_obj: (dram2_io_clk_enable), line:292
         |vpiName:dram2_io_clk_enable
         |vpiActual:
         \_logic_net: (dram2_io_clk_enable), line:39, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_cke), parent:ddr2_ddr_ch
       |vpiName:dram_io_cke
       |vpiHighConn:
       \_ref_obj: (dram2_io_cke), line:293
         |vpiName:dram2_io_cke
         |vpiActual:
         \_logic_net: (dram2_io_cke), line:41, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_ras_l), parent:ddr2_ddr_ch
       |vpiName:dram_io_ras_l
       |vpiHighConn:
       \_ref_obj: (dram2_io_ras_l), line:294
         |vpiName:dram2_io_ras_l
         |vpiActual:
         \_logic_net: (dram2_io_ras_l), line:38, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_write_en_l), parent:ddr2_ddr_ch
       |vpiName:dram_io_write_en_l
       |vpiHighConn:
       \_ref_obj: (dram2_io_write_en_l), line:295
         |vpiName:dram2_io_write_en_l
         |vpiActual:
         \_logic_net: (dram2_io_write_en_l), line:38, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_cas_l), parent:ddr2_ddr_ch
       |vpiName:dram_io_cas_l
       |vpiHighConn:
       \_ref_obj: (dram2_io_cas_l), line:296
         |vpiName:dram2_io_cas_l
         |vpiActual:
         \_logic_net: (dram2_io_cas_l), line:38, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_cke), parent:ddr2_ddr_ch
       |vpiName:dram_cke
       |vpiHighConn:
       \_ref_obj: (dram2_cke), line:297
         |vpiName:dram2_cke
         |vpiActual:
         \_logic_net: (dram2_cke), line:24, parent:work@pad_ddr2
     |vpiPort:
     \_port: (io_dram_data_valid), parent:ddr2_ddr_ch
       |vpiName:io_dram_data_valid
       |vpiHighConn:
       \_ref_obj: (io_dram2_data_valid), line:298
         |vpiName:io_dram2_data_valid
         |vpiActual:
         \_logic_net: (io_dram2_data_valid), line:39, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_ras_l), parent:ddr2_ddr_ch
       |vpiName:dram_ras_l
       |vpiHighConn:
       \_ref_obj: (dram2_ras_l), line:299
         |vpiName:dram2_ras_l
         |vpiActual:
         \_logic_net: (dram2_ras_l), line:24, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_we_l), parent:ddr2_ddr_ch
       |vpiName:dram_we_l
       |vpiHighConn:
       \_ref_obj: (dram2_we_l), line:300
         |vpiName:dram2_we_l
         |vpiActual:
         \_logic_net: (dram2_we_l), line:35, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_cas_l), parent:ddr2_ddr_ch
       |vpiName:dram_cas_l
       |vpiHighConn:
       \_ref_obj: (dram2_cas_l), line:301
         |vpiName:dram2_cas_l
         |vpiActual:
         \_logic_net: (dram2_cas_l), line:24, parent:work@pad_ddr2
     |vpiPort:
     \_port: (burst_length_four), parent:ddr2_ddr_ch
       |vpiName:burst_length_four
       |vpiHighConn:
       \_ref_obj: (vdd), line:302
         |vpiName:vdd
         |vpiActual:
         \_logic_net: (vdd), line:126, parent:work@pad_ddr2
           |vpiName:vdd
           |vpiFullName:work@pad_ddr2.vdd
           |vpiNetType:10
     |vpiPort:
     \_port: (dram_io_pad_clk_inv), parent:ddr2_ddr_ch
       |vpiName:dram_io_pad_clk_inv
       |vpiHighConn:
       \_ref_obj: (dram2_io_pad_clk_inv), line:303
         |vpiName:dram2_io_pad_clk_inv
         |vpiActual:
         \_logic_net: (dram2_io_pad_clk_inv), line:42, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_pad_enable), parent:ddr2_ddr_ch
       |vpiName:dram_io_pad_enable
       |vpiHighConn:
       \_ref_obj: (dram2_io_pad_enable), line:304
         |vpiName:dram2_io_pad_enable
         |vpiActual:
         \_logic_net: (dram2_io_pad_enable), line:37, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_drive_enable), parent:ddr2_ddr_ch
       |vpiName:dram_io_drive_enable
       |vpiHighConn:
       \_ref_obj: (dram2_io_drive_enable), line:305
         |vpiName:dram2_io_drive_enable
         |vpiActual:
         \_logic_net: (dram2_io_drive_enable), line:37, parent:work@pad_ddr2
     |vpiPort:
     \_port: (rst_l), parent:ddr2_ddr_ch
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (rst_l), line:306
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:133, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_arst_l), parent:ddr2_ddr_ch
       |vpiName:dram_arst_l
       |vpiHighConn:
       \_ref_obj: (dram_arst_l), line:307
         |vpiName:dram_arst_l
         |vpiActual:
         \_logic_net: (dram_arst_l), line:29, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_channel_disabled), parent:ddr2_ddr_ch
       |vpiName:dram_io_channel_disabled
       |vpiHighConn:
       \_ref_obj: (dram2_io_channel_disabled), line:308
         |vpiName:dram2_io_channel_disabled
         |vpiActual:
         \_logic_net: (dram2_io_channel_disabled), line:40, parent:work@pad_ddr2
     |vpiPort:
     \_port: (dram_io_drive_data), parent:ddr2_ddr_ch
       |vpiName:dram_io_drive_data
       |vpiHighConn:
       \_ref_obj: (dram2_io_drive_data), line:309
         |vpiName:dram2_io_drive_data
         |vpiActual:
         \_logic_net: (dram2_io_drive_data), line:41, parent:work@pad_ddr2
     |vpiPort:
     \_port: (vdd_h), parent:ddr2_ddr_ch
       |vpiName:vdd_h
       |vpiHighConn:
       \_ref_obj: (vdd18), line:310
         |vpiName:vdd18
         |vpiActual:
         \_logic_net: (vdd18), line:28, parent:work@pad_ddr2
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::bw_u1_buf_40x (I225), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:311, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_u1_buf_40x
     |vpiName:I225
     |vpiFullName:work@pad_ddr2.I225
     |vpiPort:
     \_port: (z), parent:I225
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (clk_ddr2_cken_buf), line:312
         |vpiName:clk_ddr2_cken_buf
         |vpiActual:
         \_logic_net: (clk_ddr2_cken_buf), line:140, parent:work@pad_ddr2
     |vpiPort:
     \_port: (a), parent:I225
       |vpiName:a
       |vpiHighConn:
       \_ref_obj: (clk_ddr2_cken), line:313
         |vpiName:clk_ddr2_cken
         |vpiActual:
         \_logic_net: (clk_ddr2_cken), line:21, parent:work@pad_ddr2
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr2::bw_u1_scanl_2x (lockup_latch), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:314, parent:work@pad_ddr2
     |vpiDefName:work@pad_ddr2::bw_u1_scanl_2x
     |vpiName:lockup_latch
     |vpiFullName:work@pad_ddr2.lockup_latch
     |vpiPort:
     \_port: (so), parent:lockup_latch
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (ddr_so), line:315
         |vpiName:ddr_so
         |vpiActual:
         \_logic_net: (ddr_so), line:33, parent:work@pad_ddr2
     |vpiPort:
     \_port: (sd), parent:lockup_latch
       |vpiName:sd
       |vpiHighConn:
       \_ref_obj: (ddr_so_pre_latch), line:316
         |vpiName:ddr_so_pre_latch
     |vpiPort:
     \_port: (ck), parent:lockup_latch
       |vpiName:ck
       |vpiHighConn:
       \_ref_obj: (rclk), line:317
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:143, parent:work@pad_ddr2
     |vpiInstance:
     \_module: work@pad_ddr2 (work@pad_ddr2), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v</a>, line:21
   |vpiNet:
   \_logic_net: (vdd), line:126, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (vss), line:127, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (net227), line:129, parent:work@pad_ddr2
     |vpiName:net227
     |vpiFullName:work@pad_ddr2.net227
     |vpiNetType:1
     |vpiRange:
     \_range: , line:129
       |vpiLeftRange:
       \_constant: , line:129
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:129
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (net246), line:130, parent:work@pad_ddr2
     |vpiName:net246
     |vpiFullName:work@pad_ddr2.net246
     |vpiNetType:1
     |vpiRange:
     \_range: , line:130
       |vpiLeftRange:
       \_constant: , line:130
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:130
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (net0204), line:131, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (net196), line:132, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (rst_l), line:133, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (sscan0), line:134, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (net228), line:135, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (scan0), line:136, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (scan1), line:137, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (scan2), line:138, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (scan3), line:139, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (clk_ddr2_cken_buf), line:140, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (net247), line:141, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr_se_buf), line:142, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (rclk), line:143, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (arst2_l), line:144, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_lpf_code_pre), line:192, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (scan3_pre), line:193, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_dll_bypass_l), line:21, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_bypass_data), line:21, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (clk_ddr2_cken), line:21, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (spare_ddr2_pin), line:22, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_in), line:22, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (spare_ddr2_pad), line:22, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_hiz_l_in), line:22, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr_si), line:23, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (tck), line:23, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (pad_ddr2_sscan_out), line:23, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_bank), line:23, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_dq), line:23, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_cb), line:23, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_ba), line:24, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_cas_l), line:24, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_ras_l), line:24, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_cke), line:24, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (pad_ddr2_sscan_in), line:24, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr_testmode_l), line:25, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr), line:25, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_cs_l), line:25, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (afo), line:25, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bypass_enable), line:26, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bypass_enable_out), line:26, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_shift_dr_out), line:26, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_clock_dr_out), line:27, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_hiz_l_out), line:27, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ps_select_out), line:27, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_update_dr_out), line:28, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (serial_out), line:28, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (afi), line:28, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (vdd18), line:28, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_ctu_dll_overflow), line:28, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_out), line:29, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (pad_ddr2_bsi), line:29, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram_arst_l), line:29, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram_grst_l), line:29, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram_gclk), line:30, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_ck_p), line:30, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ctu_global_snap), line:30, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram_gdbginit_l), line:30, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_l), line:31, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (test_mode), line:31, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_clock_dr_in), line:31, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (serial_in), line:31, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_ptr_clk_inv), line:32, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ctu_io_sscan_update), line:32, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ctu_io_sscan_se), line:32, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (spare_ddr2_paddata), line:33, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram23_p_ref_res), line:33, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_ddr3_cbd), line:33, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr_so), line:33, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ps_select), line:34, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram23_n_ref_res), line:34, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_dqs), line:34, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (pad_ddr2_bso), line:34, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr_se), line:34, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_addr), line:35, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_we_l), line:35, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_ck_n), line:35, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram_adbginit_l), line:35, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_ddr3_cbu), line:36, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_shift_dr_in), line:36, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_ctu_dll_lock), line:36, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_pad_enable), line:37, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (bscan_update_dr_in), line:37, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_drive_enable), line:37, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_write_en_l), line:38, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_cas_l), line:38, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_ras_l), line:38, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_clk_enable), line:39, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (io_dram2_data_valid), line:39, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_addr), line:39, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (io_dram2_data_in), line:40, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_channel_disabled), line:40, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (io_dram2_ecc_in), line:40, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_drive_data), line:41, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_data_out), line:41, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_cke), line:41, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_io_pad_clk_inv), line:42, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (dram2_cs_l), line:42, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (spare_ddr2_pindata), line:42, parent:work@pad_ddr2
   |vpiNet:
   \_logic_net: (ddr2_lpf_code), line:42, parent:work@pad_ddr2
Object: \work_pad_ddr2 of type 3000
Object: \work_pad_ddr2 of type 32
Object: \ddr2_dll_bypass_l of type 44
Object: \ddr2_bypass_data of type 44
Object: \clk_ddr2_cken of type 44
Object: \spare_ddr2_pin of type 44
Object: \bscan_mode_ctl_in of type 44
Object: \spare_ddr2_pad of type 44
Object: \bscan_hiz_l_in of type 44
Object: \ddr_si of type 44
Object: \tck of type 44
Object: \pad_ddr2_sscan_out of type 44
Object: \dram2_io_bank of type 44
Object: \dram2_dq of type 44
Object: \dram2_cb of type 44
Object: \dram2_ba of type 44
Object: \dram2_cas_l of type 44
Object: \dram2_ras_l of type 44
Object: \dram2_cke of type 44
Object: \pad_ddr2_sscan_in of type 44
Object: \ddr_testmode_l of type 44
Object: \ctu_ddr2_dll_delayctr of type 44
Object: \dram2_io_cs_l of type 44
Object: \afo of type 44
Object: \bypass_enable of type 44
Object: \bypass_enable_out of type 44
Object: \bscan_shift_dr_out of type 44
Object: \bscan_clock_dr_out of type 44
Object: \bscan_hiz_l_out of type 44
Object: \ps_select_out of type 44
Object: \bscan_update_dr_out of type 44
Object: \serial_out of type 44
Object: \afi of type 44
Object: \vdd18 of type 44
Object: \ddr2_ctu_dll_overflow of type 44
Object: \bscan_mode_ctl_out of type 44
Object: \pad_ddr2_bsi of type 44
Object: \dram_arst_l of type 44
Object: \dram_grst_l of type 44
Object: \dram_gclk of type 44
Object: \dram2_ck_p of type 44
Object: \ctu_global_snap of type 44
Object: \dram_gdbginit_l of type 44
Object: \ctu_ddr2_iodll_rst_l of type 44
Object: \test_mode of type 44
Object: \bscan_clock_dr_in of type 44
Object: \serial_in of type 44
Object: \dram2_io_ptr_clk_inv of type 44
Object: \ctu_io_sscan_update of type 44
Object: \ctu_io_sscan_se of type 44
Object: \spare_ddr2_paddata of type 44
Object: \dram23_p_ref_res of type 44
Object: \ddr2_ddr3_cbd of type 44
Object: \ddr_so of type 44
Object: \ps_select of type 44
Object: \dram23_n_ref_res of type 44
Object: \dram2_dqs of type 44
Object: \pad_ddr2_bso of type 44
Object: \ddr_se of type 44
Object: \dram2_addr of type 44
Object: \dram2_we_l of type 44
Object: \dram2_ck_n of type 44
Object: \dram_adbginit_l of type 44
Object: \ddr2_ddr3_cbu of type 44
Object: \bscan_shift_dr_in of type 44
Object: \ddr2_ctu_dll_lock of type 44
Object: \dram2_io_pad_enable of type 44
Object: \bscan_update_dr_in of type 44
Object: \dram2_io_drive_enable of type 44
Object: \dram2_io_write_en_l of type 44
Object: \dram2_io_cas_l of type 44
Object: \dram2_io_ras_l of type 44
Object: \dram2_io_clk_enable of type 44
Object: \io_dram2_data_valid of type 44
Object: \dram2_io_addr of type 44
Object: \io_dram2_data_in of type 44
Object: \dram2_io_channel_disabled of type 44
Object: \io_dram2_ecc_in of type 44
Object: \dram2_io_drive_data of type 44
Object: \dram2_io_data_out of type 44
Object: \dram2_io_cke of type 44
Object: \dram2_io_pad_clk_inv of type 44
Object: \dram2_cs_l of type 44
Object: \spare_ddr2_pindata of type 44
Object: \ddr2_lpf_code of type 44
Object: \ddr2_impctl_pulldown of type 32
Object: \z of type 44
Object: \from_csr of type 44
Object: \to_csr of type 44
Object: \tclk of type 44
Object: \ctu_global_snap of type 44
Object: \ctu_io_sscan_in of type 44
Object: \ctu_io_sscan_se of type 44
Object: \ctu_io_sscan_update of type 44
Object: \ctu_io_sscan_out of type 44
Object: \rclk of type 44
Object: \deltabit of type 44
Object: \hard_reset_n of type 44
Object: \clk_dis_l of type 44
Object: \we_csr of type 44
Object: \si of type 44
Object: \se of type 44
Object: \vdd18 of type 44
Object: \pad of type 44
Object: \so of type 44
Object: \ddr2_impctl_pullup of type 32
Object: \z of type 44
Object: \from_csr of type 44
Object: \to_csr of type 44
Object: \rclk of type 44
Object: \so of type 44
Object: \deltabit of type 44
Object: \hard_reset_n of type 44
Object: \clk_dis_l of type 44
Object: \we_csr of type 44
Object: \si of type 44
Object: \se of type 44
Object: \ctu_io_sscan_se of type 44
Object: \vdd18 of type 44
Object: \ctu_io_sscan_in of type 44
Object: \ctu_io_sscan_out of type 44
Object: \ctu_io_sscan_update of type 44
Object: \pad of type 44
Object: \ctu_global_snap of type 44
Object: \tclk of type 44
Object: \ddr2_iodll_code_adjust of type 32
Object: \bypass_data of type 44
Object: \ddr_clk_in of type 44
Object: \delay_ctrl of type 44
Object: \io_dll_bypass_l of type 44
Object: \iodll_reset_l of type 44
Object: \s_controller_out of type 44
Object: \s_percent_ctrl_out of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ddr2_master_dll of type 32
Object: \ddr_testmode_l of type 44
Object: \bypass_data of type 44
Object: \lpf_out of type 44
Object: \delay_ctrl of type 44
Object: \so of type 44
Object: \io_dll_bypass_l of type 44
Object: \io_dll_reset_l of type 44
Object: \se of type 44
Object: \si of type 44
Object: \ddr_clk_in of type 44
Object: \iodll_lock of type 44
Object: \overflow of type 44
Object: \strobe of type 44
Object: \pad_ddr2_header of type 32
Object: \gclk of type 44
Object: \ddr_rclk of type 44
Object: \so of type 44
Object: \si of type 44
Object: \gdbginit_l of type 44
Object: \grst_l of type 44
Object: \cluster_grst_l of type 44
Object: \dbginit_l of type 44
Object: \rclk of type 44
Object: \se of type 44
Object: \adbginit_l of type 44
Object: \arst2_l of type 44
Object: \arst_l of type 44
Object: \cluster_cken of type 44
Object: \I223 of type 32
Object: \z of type 44
Object: \a of type 44
Object: \ddr2_ddr_ch of type 32
Object: \arst_l_out of type 44
Object: \afo of type 44
Object: \serial_in of type 44
Object: \afi of type 44
Object: \serial_out of type 44
Object: \dram_io_data_out of type 44
Object: \spare_ddr_pin of type 44
Object: \spare_ddr_data of type 44
Object: \dram_io_ptr_clk_inv of type 44
Object: \io_dram_data_in of type 44
Object: \io_dram_ecc_in of type 44
Object: \dram_io_addr of type 44
Object: \dram_io_bank of type 44
Object: \dram_io_cs_l of type 44
Object: \dram_dq of type 44
Object: \dram_addr of type 44
Object: \dram_cb of type 44
Object: \dram_dqs of type 44
Object: \dram_ba of type 44
Object: \dram_ck_n of type 44
Object: \dram_ck_p of type 44
Object: \dram_cs_l of type 44
Object: \lpf_code of type 44
Object: \cbu of type 44
Object: \cbd of type 44
Object: \update_dr_in of type 44
Object: \mode_ctrl_in of type 44
Object: \shift_dr_in of type 44
Object: \clock_dr_in of type 44
Object: \hiz_n_in of type 44
Object: \testmode_l of type 44
Object: \test_mode of type 44
Object: \bypass_enable_out of type 44
Object: \ps_select_out of type 44
Object: \rclk of type 44
Object: \se of type 44
Object: \pad_clk_so of type 44
Object: \pad_clk_si of type 44
Object: \bso of type 44
Object: \bsi of type 44
Object: \mode_ctrl_out of type 44
Object: \update_dr_out of type 44
Object: \shift_dr_out of type 44
Object: \clock_dr_out of type 44
Object: \hiz_n_out of type 44
Object: \bypass_enable_in of type 44
Object: \ps_select_in of type 44
Object: \strobe of type 44
Object: \dram_io_clk_enable of type 44
Object: \dram_io_cke of type 44
Object: \dram_io_ras_l of type 44
Object: \dram_io_write_en_l of type 44
Object: \dram_io_cas_l of type 44
Object: \dram_cke of type 44
Object: \io_dram_data_valid of type 44
Object: \dram_ras_l of type 44
Object: \dram_we_l of type 44
Object: \dram_cas_l of type 44
Object: \burst_length_four of type 44
Object: \dram_io_pad_clk_inv of type 44
Object: \dram_io_pad_enable of type 44
Object: \dram_io_drive_enable of type 44
Object: \rst_l of type 44
Object: \dram_arst_l of type 44
Object: \dram_io_channel_disabled of type 44
Object: \dram_io_drive_data of type 44
Object: \vdd_h of type 44
Object: \I225 of type 32
Object: \lockup_latch of type 32
Object: \so of type 44
Object: \sd of type 44
Object: \ck of type 44
Object: \vdd of type 36
Object: \vss of type 36
Object: \net227 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \net246 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \net0204 of type 36
Object: \net196 of type 36
Object: \rst_l of type 36
Object: \sscan0 of type 36
Object: \net228 of type 36
Object: \scan0 of type 36
Object: \scan1 of type 36
Object: \scan2 of type 36
Object: \scan3 of type 36
Object: \clk_ddr2_cken_buf of type 36
Object: \net247 of type 36
Object: \ddr_se_buf of type 36
Object: \rclk of type 36
Object: \arst2_l of type 36
Object: \ddr2_lpf_code_pre of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scan3_pre of type 36
Object: \ddr2_dll_bypass_l of type 36
Object: \ddr2_bypass_data of type 36
Object: \clk_ddr2_cken of type 36
Object: \spare_ddr2_pin of type 36
Object: \bscan_mode_ctl_in of type 36
Object: \spare_ddr2_pad of type 36
Object: \bscan_hiz_l_in of type 36
Object: \ddr_si of type 36
Object: \tck of type 36
Object: \pad_ddr2_sscan_out of type 36
Object: \dram2_io_bank of type 36
Object: \dram2_dq of type 36
Object: \dram2_cb of type 36
Object: \dram2_ba of type 36
Object: \dram2_cas_l of type 36
Object: \dram2_ras_l of type 36
Object: \dram2_cke of type 36
Object: \pad_ddr2_sscan_in of type 36
Object: \ddr_testmode_l of type 36
Object: \ctu_ddr2_dll_delayctr of type 36
Object: \dram2_io_cs_l of type 36
Object: \afo of type 36
Object: \bypass_enable of type 36
Object: \bypass_enable_out of type 36
Object: \bscan_shift_dr_out of type 36
Object: \bscan_clock_dr_out of type 36
Object: \bscan_hiz_l_out of type 36
Object: \ps_select_out of type 36
Object: \bscan_update_dr_out of type 36
Object: \serial_out of type 36
Object: \afi of type 36
Object: \vdd18 of type 36
Object: \ddr2_ctu_dll_overflow of type 36
Object: \bscan_mode_ctl_out of type 36
Object: \pad_ddr2_bsi of type 36
Object: \dram_arst_l of type 36
Object: \dram_grst_l of type 36
Object: \dram_gclk of type 36
Object: \dram2_ck_p of type 36
Object: \ctu_global_snap of type 36
Object: \dram_gdbginit_l of type 36
Object: \ctu_ddr2_iodll_rst_l of type 36
Object: \test_mode of type 36
Object: \bscan_clock_dr_in of type 36
Object: \serial_in of type 36
Object: \dram2_io_ptr_clk_inv of type 36
Object: \ctu_io_sscan_update of type 36
Object: \ctu_io_sscan_se of type 36
Object: \spare_ddr2_paddata of type 36
Object: \dram23_p_ref_res of type 36
Object: \ddr2_ddr3_cbd of type 36
Object: \ddr_so of type 36
Object: \ps_select of type 36
Object: \dram23_n_ref_res of type 36
Object: \dram2_dqs of type 36
Object: \pad_ddr2_bso of type 36
Object: \ddr_se of type 36
Object: \dram2_addr of type 36
Object: \dram2_we_l of type 36
Object: \dram2_ck_n of type 36
Object: \dram_adbginit_l of type 36
Object: \ddr2_ddr3_cbu of type 36
Object: \bscan_shift_dr_in of type 36
Object: \ddr2_ctu_dll_lock of type 36
Object: \dram2_io_pad_enable of type 36
Object: \bscan_update_dr_in of type 36
Object: \dram2_io_drive_enable of type 36
Object: \dram2_io_write_en_l of type 36
Object: \dram2_io_cas_l of type 36
Object: \dram2_io_ras_l of type 36
Object: \dram2_io_clk_enable of type 36
Object: \io_dram2_data_valid of type 36
Object: \dram2_io_addr of type 36
Object: \io_dram2_data_in of type 36
Object: \dram2_io_channel_disabled of type 36
Object: \io_dram2_ecc_in of type 36
Object: \dram2_io_drive_data of type 36
Object: \dram2_io_data_out of type 36
Object: \dram2_io_cke of type 36
Object: \dram2_io_pad_clk_inv of type 36
Object: \dram2_cs_l of type 36
Object: \spare_ddr2_pindata of type 36
Object: \ddr2_lpf_code of type 36
Object: \work_pad_ddr2 of type 32
Object: \vdd of type 36
Object: \vss of type 36
Object: \net227 of type 36
Object: \net246 of type 36
Object: \net0204 of type 36
Object: \net196 of type 36
Object: \rst_l of type 36
Object: \sscan0 of type 36
Object: \net228 of type 36
Object: \scan0 of type 36
Object: \scan1 of type 36
Object: \scan2 of type 36
Object: \scan3 of type 36
Object: \clk_ddr2_cken_buf of type 36
Object: \net247 of type 36
Object: \ddr_se_buf of type 36
Object: \rclk of type 36
Object: \arst2_l of type 36
Object: \ddr2_lpf_code_pre of type 36
Object: \scan3_pre of type 36
Object: \ddr2_dll_bypass_l of type 36
Object: \ddr2_bypass_data of type 36
Object: \clk_ddr2_cken of type 36
Object: \spare_ddr2_pin of type 36
Object: \bscan_mode_ctl_in of type 36
Object: \spare_ddr2_pad of type 36
Object: \bscan_hiz_l_in of type 36
Object: \ddr_si of type 36
Object: \tck of type 36
Object: \pad_ddr2_sscan_out of type 36
Object: \dram2_io_bank of type 36
Object: \dram2_dq of type 36
Object: \dram2_cb of type 36
Object: \dram2_ba of type 36
Object: \dram2_cas_l of type 36
Object: \dram2_ras_l of type 36
Object: \dram2_cke of type 36
Object: \pad_ddr2_sscan_in of type 36
Object: \ddr_testmode_l of type 36
Object: \ctu_ddr2_dll_delayctr of type 36
Object: \dram2_io_cs_l of type 36
Object: \afo of type 36
Object: \bypass_enable of type 36
Object: \bypass_enable_out of type 36
Object: \bscan_shift_dr_out of type 36
Object: \bscan_clock_dr_out of type 36
Object: \bscan_hiz_l_out of type 36
Object: \ps_select_out of type 36
Object: \bscan_update_dr_out of type 36
Object: \serial_out of type 36
Object: \afi of type 36
Object: \vdd18 of type 36
Object: \ddr2_ctu_dll_overflow of type 36
Object: \bscan_mode_ctl_out of type 36
Object: \pad_ddr2_bsi of type 36
Object: \dram_arst_l of type 36
Object: \dram_grst_l of type 36
Object: \dram_gclk of type 36
Object: \dram2_ck_p of type 36
Object: \ctu_global_snap of type 36
Object: \dram_gdbginit_l of type 36
Object: \ctu_ddr2_iodll_rst_l of type 36
Object: \test_mode of type 36
Object: \bscan_clock_dr_in of type 36
Object: \serial_in of type 36
Object: \dram2_io_ptr_clk_inv of type 36
Object: \ctu_io_sscan_update of type 36
Object: \ctu_io_sscan_se of type 36
Object: \spare_ddr2_paddata of type 36
Object: \dram23_p_ref_res of type 36
Object: \ddr2_ddr3_cbd of type 36
Object: \ddr_so of type 36
Object: \ps_select of type 36
Object: \dram23_n_ref_res of type 36
Object: \dram2_dqs of type 36
Object: \pad_ddr2_bso of type 36
Object: \ddr_se of type 36
Object: \dram2_addr of type 36
Object: \dram2_we_l of type 36
Object: \dram2_ck_n of type 36
Object: \dram_adbginit_l of type 36
Object: \ddr2_ddr3_cbu of type 36
Object: \bscan_shift_dr_in of type 36
Object: \ddr2_ctu_dll_lock of type 36
Object: \dram2_io_pad_enable of type 36
Object: \bscan_update_dr_in of type 36
Object: \dram2_io_drive_enable of type 36
Object: \dram2_io_write_en_l of type 36
Object: \dram2_io_cas_l of type 36
Object: \dram2_io_ras_l of type 36
Object: \dram2_io_clk_enable of type 36
Object: \io_dram2_data_valid of type 36
Object: \dram2_io_addr of type 36
Object: \io_dram2_data_in of type 36
Object: \dram2_io_channel_disabled of type 36
Object: \io_dram2_ecc_in of type 36
Object: \dram2_io_drive_data of type 36
Object: \dram2_io_data_out of type 36
Object: \dram2_io_cke of type 36
Object: \dram2_io_pad_clk_inv of type 36
Object: \dram2_cs_l of type 36
Object: \spare_ddr2_pindata of type 36
Object: \ddr2_lpf_code of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_pad_ddr2&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x299a550] str=&#39;\work_pad_ddr2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>.0-21.0&gt; [0x299a7d0] str=&#39;\ddr2_dll_bypass_l&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>.0-21.0&gt; [0x299ac10] str=&#39;\ddr2_bypass_data&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>.0-21.0&gt; [0x299ade0] str=&#39;\clk_ddr2_cken&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x299af90] str=&#39;\spare_ddr2_pin&#39; input output port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x299b120] str=&#39;\bscan_mode_ctl_in&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x299b2d0] str=&#39;\spare_ddr2_pad&#39; input output port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x299b4d0] str=&#39;\bscan_hiz_l_in&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x299b680] str=&#39;\ddr_si&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x299b830] str=&#39;\tck&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x299ba70] str=&#39;\pad_ddr2_sscan_out&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x299bbd0] str=&#39;\dram2_io_bank&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x299bd80] str=&#39;\dram2_dq&#39; input output port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x299bf30] str=&#39;\dram2_cb&#39; input output port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x299c0e0] str=&#39;\dram2_ba&#39; output reg port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x299c290] str=&#39;\dram2_cas_l&#39; output reg port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x299c440] str=&#39;\dram2_ras_l&#39; output reg port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x299c5f0] str=&#39;\dram2_cke&#39; output reg port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x299c8b0] str=&#39;\pad_ddr2_sscan_in&#39; input port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x299c9d0] str=&#39;\ddr_testmode_l&#39; input port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x299cb80] str=&#39;\ctu_ddr2_dll_delayctr&#39; input port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x299cd30] str=&#39;\dram2_io_cs_l&#39; input port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x299cee0] str=&#39;\afo&#39; input port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:26</a>.0-26.0&gt; [0x299d090] str=&#39;\bypass_enable&#39; input port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:26</a>.0-26.0&gt; [0x299d240] str=&#39;\bypass_enable_out&#39; output reg port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:26</a>.0-26.0&gt; [0x299d3f0] str=&#39;\bscan_shift_dr_out&#39; output reg port=25
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:27</a>.0-27.0&gt; [0x299d5a0] str=&#39;\bscan_clock_dr_out&#39; output reg port=26
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:27</a>.0-27.0&gt; [0x299d750] str=&#39;\bscan_hiz_l_out&#39; output reg port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:27</a>.0-27.0&gt; [0x299d900] str=&#39;\ps_select_out&#39; output reg port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x299dab0] str=&#39;\bscan_update_dr_out&#39; output reg port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x299dc60] str=&#39;\serial_out&#39; output reg port=30
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x299de10] str=&#39;\afi&#39; output reg port=31
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x299dfc0] str=&#39;\vdd18&#39; input port=32
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x299e170] str=&#39;\ddr2_ctu_dll_overflow&#39; output reg port=33
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x299e530] str=&#39;\bscan_mode_ctl_out&#39; output reg port=34
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x299e650] str=&#39;\pad_ddr2_bsi&#39; input port=35
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x299e7c0] str=&#39;\dram_arst_l&#39; input port=36
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x299e930] str=&#39;\dram_grst_l&#39; input port=37
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x299eae0] str=&#39;\dram_gclk&#39; input port=38
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x299ec90] str=&#39;\dram2_ck_p&#39; output reg port=39
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x299ee40] str=&#39;\ctu_global_snap&#39; input port=40
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x299eff0] str=&#39;\dram_gdbginit_l&#39; input port=41
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x299f1a0] str=&#39;\ctu_ddr2_iodll_rst_l&#39; input port=42
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x299f350] str=&#39;\test_mode&#39; input port=43
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x299f500] str=&#39;\bscan_clock_dr_in&#39; input port=44
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x299f6b0] str=&#39;\serial_in&#39; input port=45
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:32</a>.0-32.0&gt; [0x299f860] str=&#39;\dram2_io_ptr_clk_inv&#39; input port=46
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:32</a>.0-32.0&gt; [0x299fa10] str=&#39;\ctu_io_sscan_update&#39; input port=47
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:32</a>.0-32.0&gt; [0x299fbc0] str=&#39;\ctu_io_sscan_se&#39; input port=48
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x299fd70] str=&#39;\spare_ddr2_paddata&#39; input port=49
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x299ff20] str=&#39;\dram23_p_ref_res&#39; input port=50
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x29a00d0] str=&#39;\ddr2_ddr3_cbd&#39; output reg port=51
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x29a0280] str=&#39;\ddr_so&#39; output reg port=52
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x29a0430] str=&#39;\ps_select&#39; input port=53
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x29a05e0] str=&#39;\dram23_n_ref_res&#39; input port=54
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x29a0790] str=&#39;\dram2_dqs&#39; input output port=55
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x29a0940] str=&#39;\pad_ddr2_bso&#39; output reg port=56
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x29a0af0] str=&#39;\ddr_se&#39; input port=57
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x29a0ca0] str=&#39;\dram2_addr&#39; output reg port=58
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x29a0e50] str=&#39;\dram2_we_l&#39; output reg port=59
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x29a1000] str=&#39;\dram2_ck_n&#39; output reg port=60
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x29a11b0] str=&#39;\dram_adbginit_l&#39; input port=61
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:36</a>.0-36.0&gt; [0x29a1360] str=&#39;\ddr2_ddr3_cbu&#39; output reg port=62
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:36</a>.0-36.0&gt; [0x29a1510] str=&#39;\bscan_shift_dr_in&#39; input port=63
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:36</a>.0-36.0&gt; [0x29a16c0] str=&#39;\ddr2_ctu_dll_lock&#39; output reg port=64
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:37</a>.0-37.0&gt; [0x29a1870] str=&#39;\dram2_io_pad_enable&#39; input port=65
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:37</a>.0-37.0&gt; [0x299e320] str=&#39;\bscan_update_dr_in&#39; input port=66
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:37</a>.0-37.0&gt; [0x29a1dc0] str=&#39;\dram2_io_drive_enable&#39; input port=67
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:38</a>.0-38.0&gt; [0x29a1f30] str=&#39;\dram2_io_write_en_l&#39; input port=68
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:38</a>.0-38.0&gt; [0x29a20a0] str=&#39;\dram2_io_cas_l&#39; input port=69
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:38</a>.0-38.0&gt; [0x29a2210] str=&#39;\dram2_io_ras_l&#39; input port=70
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:39</a>.0-39.0&gt; [0x29a2380] str=&#39;\dram2_io_clk_enable&#39; input port=71
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:39</a>.0-39.0&gt; [0x29a24f0] str=&#39;\io_dram2_data_valid&#39; output reg port=72
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:39</a>.0-39.0&gt; [0x29a2660] str=&#39;\dram2_io_addr&#39; input port=73
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:40</a>.0-40.0&gt; [0x29a27d0] str=&#39;\io_dram2_data_in&#39; output reg port=74
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:40</a>.0-40.0&gt; [0x29a2940] str=&#39;\dram2_io_channel_disabled&#39; input port=75
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:40</a>.0-40.0&gt; [0x29a2ab0] str=&#39;\io_dram2_ecc_in&#39; output reg port=76
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:41</a>.0-41.0&gt; [0x29a2c20] str=&#39;\dram2_io_drive_data&#39; input port=77
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:41</a>.0-41.0&gt; [0x29a2d90] str=&#39;\dram2_io_data_out&#39; input port=78
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:41</a>.0-41.0&gt; [0x29a2f00] str=&#39;\dram2_io_cke&#39; input port=79
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x29a3070] str=&#39;\dram2_io_pad_clk_inv&#39; input port=80
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x29a31e0] str=&#39;\dram2_cs_l&#39; output reg port=81
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x29a3350] str=&#39;\spare_ddr2_pindata&#39; input port=82
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x29a34c0] str=&#39;\ddr2_lpf_code&#39; output reg port=83
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a3630] str=&#39;\ddr2_impctl_pulldown&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4fc0] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pulldown&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a50e0] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a5200]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a53c0] str=&#39;\from_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a54e0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a56a0] str=&#39;\to_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a57c0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a5980] str=&#39;\tclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a5aa0] str=&#39;\tck&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a5cb0] str=&#39;\ctu_global_snap&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a5dd0] str=&#39;\ctu_global_snap&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a5f90] str=&#39;\ctu_io_sscan_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a60b0] str=&#39;\sscan0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6270] str=&#39;\ctu_io_sscan_se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6390] str=&#39;\ctu_io_sscan_se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6550] str=&#39;\ctu_io_sscan_update&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6670] str=&#39;\ctu_io_sscan_update&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6870] str=&#39;\ctu_io_sscan_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6990] str=&#39;\pad_ddr2_sscan_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6b50] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6c70] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6e30] str=&#39;\deltabit&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6f50] str=&#39;\net247&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a7110] str=&#39;\hard_reset_n&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a7230] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a73f0] str=&#39;\clk_dis_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a7510] str=&#39;\clk_ddr2_cken_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a76d0] str=&#39;\we_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a77f0] str=&#39;\vss&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a79b0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a7ad0] str=&#39;\scan1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a7c90] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a7db0] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a8030] str=&#39;\vdd18&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a8150] str=&#39;\vdd18&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a8310] str=&#39;\pad&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a8430] str=&#39;\dram23_n_ref_res&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a85f0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a8710] str=&#39;\scan2&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29a88d0] str=&#39;\ddr2_impctl_pullup&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29aa260] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pullup&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aa380] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aa4a0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aa660] str=&#39;\from_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aa780]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aa960] str=&#39;\to_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aaa80]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aac80] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aada0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aaff0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ab110] str=&#39;\scan1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ab310] str=&#39;\deltabit&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ab430] str=&#39;\net228&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ab630] str=&#39;\hard_reset_n&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ab750] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ab950] str=&#39;\clk_dis_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aba70] str=&#39;\clk_ddr2_cken_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29abcb0] str=&#39;\we_csr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29abdd0] str=&#39;\vss&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29abfd0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ac0f0] str=&#39;\scan0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ac2f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ac410] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ac610] str=&#39;\ctu_io_sscan_se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ac730] str=&#39;\ctu_io_sscan_se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ac930] str=&#39;\vdd18&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aca50] str=&#39;\vdd18&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29acc50] str=&#39;\ctu_io_sscan_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29acd70] str=&#39;\pad_ddr2_sscan_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29acf70] str=&#39;\ctu_io_sscan_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ad090] str=&#39;\sscan0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ad1b0] str=&#39;\ctu_io_sscan_update&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ad2d0] str=&#39;\ctu_io_sscan_update&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ad500] str=&#39;\pad&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ad620] str=&#39;\dram23_p_ref_res&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ad7e0] str=&#39;\ctu_global_snap&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ad900] str=&#39;\ctu_global_snap&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29adac0] str=&#39;\tclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29adbe0] str=&#39;\tck&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29adda0] str=&#39;\ddr2_iodll_code_adjust&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29aeca0] str=&#39;\work_pad_ddr2::bw_iodll_code_adjust&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29aedc0] str=&#39;\bypass_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29aeee0] str=&#39;\ddr2_bypass_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29af0a0] str=&#39;\ddr_clk_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29af1c0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29af380] str=&#39;\delay_ctrl&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29af4a0] str=&#39;\ctu_ddr2_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29af660] str=&#39;\io_dll_bypass_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29af780] str=&#39;\ddr2_dll_bypass_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29af990] str=&#39;\iodll_reset_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29afab0] str=&#39;\ctu_ddr2_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29afc70] str=&#39;\s_controller_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29afd90] str=&#39;\ddr2_lpf_code_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29aff50] str=&#39;\s_percent_ctrl_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29b0070] str=&#39;\ddr2_lpf_code&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29b0230] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29b0350] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29b0550] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29b0670] str=&#39;\scan3_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29b0830] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29b0950] str=&#39;\scan3&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b0b10] str=&#39;\ddr2_master_dll&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1cd0] str=&#39;\work_pad_ddr2::bw_iodll&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b1df0] str=&#39;\ddr_testmode_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b1f10] str=&#39;\ddr_testmode_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b20d0] str=&#39;\bypass_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b21f0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b23b0] str=&#39;\lpf_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b24d0] str=&#39;\ddr2_lpf_code_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b2690] str=&#39;\delay_ctrl&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b27b0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b29c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b2ae0] str=&#39;\scan3_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b2ca0] str=&#39;\io_dll_bypass_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b2dc0] str=&#39;\ddr2_dll_bypass_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b2f80] str=&#39;\io_dll_reset_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b30a0] str=&#39;\ctu_ddr2_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3260] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3380] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3580] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b36a0] str=&#39;\scan2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3860] str=&#39;\ddr_clk_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3980] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3b40] str=&#39;\iodll_lock&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3c60] str=&#39;\ddr2_ctu_dll_lock&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3e20] str=&#39;\overflow&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3f40] str=&#39;\ddr2_ctu_dll_overflow&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b4100] str=&#39;\strobe&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b4220] str=&#39;\net0204&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b43e0] str=&#39;\pad_ddr2_header&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b5760] str=&#39;\work_pad_ddr2::bw_clk_cl_ddr_ddr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b5880] str=&#39;\gclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b59a0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b5b60] str=&#39;\ddr_rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b5c80] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b5e40] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b5f60] str=&#39;\ddr_so_pre_latch&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b6120] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b6240] str=&#39;\scan3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b6490] str=&#39;\gdbginit_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b65b0] str=&#39;\dram_gdbginit_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b67b0] str=&#39;\grst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b68d0] str=&#39;\dram_grst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b6ad0] str=&#39;\cluster_grst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b6bf0] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b6df0] str=&#39;\dbginit_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b6f10] str=&#39;\net196&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7150] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7270] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7470] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7590] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7790] str=&#39;\adbginit_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b78b0] str=&#39;\dram_adbginit_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7ab0] str=&#39;\arst2_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7bd0] str=&#39;\arst2_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7dd0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7ef0] str=&#39;\dram_arst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b80f0] str=&#39;\cluster_cken&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b8210] str=&#39;\clk_ddr2_cken_buf&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x29b83f0] str=&#39;\I223&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b8970] str=&#39;\work_pad_ddr2::bw_u1_buf_40x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x29b8ab0] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x29b8bd0] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x29b8dd0] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x29b8ef0] str=&#39;\ddr_se&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29b90d0] str=&#39;\ddr2_ddr_ch&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29be530] str=&#39;\work_pad_ddr2::ddr_ch&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29be650] str=&#39;\arst_l_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29be770] str=&#39;\arst2_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29be890] str=&#39;\afo&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29be9b0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bead0] str=&#39;\serial_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bebf0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bed10] str=&#39;\afi&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bee30]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bef50] str=&#39;\serial_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bf070]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bf230] str=&#39;\dram_io_data_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bf350]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bf510] str=&#39;\spare_ddr_pin&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bf630]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bf7f0] str=&#39;\spare_ddr_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bf910]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bfb10] str=&#39;\dram_io_ptr_clk_inv&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bfc30]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bfdf0] str=&#39;\io_dram_data_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bff10]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c00d0] str=&#39;\io_dram_ecc_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c01f0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c03b0] str=&#39;\dram_io_addr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c04d0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c0690] str=&#39;\dram_io_bank&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c07b0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c0970] str=&#39;\dram_io_cs_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c0a90]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c0c50] str=&#39;\dram_dq&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c0d70]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c0f30] str=&#39;\dram_addr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c1050]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c12d0] str=&#39;\dram_cb&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c13f0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c15b0] str=&#39;\dram_dqs&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c16d0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c1890] str=&#39;\dram_ba&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c19b0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c1bb0] str=&#39;\dram_ck_n&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c1cd0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c1ed0] str=&#39;\dram_ck_p&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c1ff0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c21f0] str=&#39;\dram_cs_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2310]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2510] str=&#39;\lpf_code&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2630] str=&#39;\ddr2_lpf_code&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2830] str=&#39;\cbu&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2950]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2b50] str=&#39;\cbd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2c70]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2e70] str=&#39;\update_dr_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2f90] str=&#39;\bscan_update_dr_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c3190] str=&#39;\mode_ctrl_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c32b0] str=&#39;\bscan_mode_ctl_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c34b0] str=&#39;\shift_dr_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c35d0] str=&#39;\bscan_shift_dr_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c37d0] str=&#39;\clock_dr_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c38f0] str=&#39;\bscan_clock_dr_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c3af0] str=&#39;\hiz_n_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c3c10] str=&#39;\bscan_hiz_l_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c3e10] str=&#39;\testmode_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c3f30] str=&#39;\ddr_testmode_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4130] str=&#39;\test_mode&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4250] str=&#39;\test_mode&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c45f0] str=&#39;\bypass_enable_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4710] str=&#39;\bypass_enable_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4880] str=&#39;\ps_select_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c49a0] str=&#39;\ps_select_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4ba0] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4cc0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4ec0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4fe0] str=&#39;\ddr_se_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c51e0] str=&#39;\pad_clk_so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5300] str=&#39;\scan0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5500] str=&#39;\pad_clk_si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5620] str=&#39;\ddr_si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5820] str=&#39;\bso&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5940] str=&#39;\pad_ddr2_bso&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5b40] str=&#39;\bsi&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5c60] str=&#39;\pad_ddr2_bsi&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5e60] str=&#39;\mode_ctrl_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5f80] str=&#39;\bscan_mode_ctl_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c6180] str=&#39;\update_dr_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c62a0] str=&#39;\bscan_update_dr_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c64a0] str=&#39;\shift_dr_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c65c0] str=&#39;\bscan_shift_dr_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c67c0] str=&#39;\clock_dr_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c68e0] str=&#39;\bscan_clock_dr_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c6ae0] str=&#39;\hiz_n_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c6c00] str=&#39;\bscan_hiz_l_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c6e00] str=&#39;\bypass_enable_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c6f20] str=&#39;\bypass_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7120] str=&#39;\ps_select_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7240] str=&#39;\ps_select&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7440] str=&#39;\strobe&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7560] str=&#39;\net0204&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7760] str=&#39;\dram_io_clk_enable&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7880] str=&#39;\dram2_io_clk_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7a80] str=&#39;\dram_io_cke&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7ba0] str=&#39;\dram2_io_cke&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7da0] str=&#39;\dram_io_ras_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7ec0] str=&#39;\dram2_io_ras_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c80c0] str=&#39;\dram_io_write_en_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c81e0] str=&#39;\dram2_io_write_en_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c83e0] str=&#39;\dram_io_cas_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c8500] str=&#39;\dram2_io_cas_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c8700] str=&#39;\dram_cke&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c8820] str=&#39;\dram2_cke&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c8a20] str=&#39;\io_dram_data_valid&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c8b40] str=&#39;\io_dram2_data_valid&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c8d40] str=&#39;\dram_ras_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c8e60] str=&#39;\dram2_ras_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c9060] str=&#39;\dram_we_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c9180] str=&#39;\dram2_we_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c9380] str=&#39;\dram_cas_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c94a0] str=&#39;\dram2_cas_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c96a0] str=&#39;\burst_length_four&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c97c0] str=&#39;\vdd&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c99c0] str=&#39;\dram_io_pad_clk_inv&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c9ae0] str=&#39;\dram2_io_pad_clk_inv&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c9ce0] str=&#39;\dram_io_pad_enable&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c9e00] str=&#39;\dram2_io_pad_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29ca000] str=&#39;\dram_io_drive_enable&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29ca120] str=&#39;\dram2_io_drive_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29ca320] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29ca440] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29ca640] str=&#39;\dram_arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29ca760] str=&#39;\dram_arst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c43e0] str=&#39;\dram_io_channel_disabled&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29cad00] str=&#39;\dram2_io_channel_disabled&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29cae20] str=&#39;\dram_io_drive_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29caf40] str=&#39;\dram2_io_drive_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29cb100] str=&#39;\vdd_h&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29cb220] str=&#39;\vdd18&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x29cb3e0] str=&#39;\I225&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cb5a0] str=&#39;\work_pad_ddr2::bw_u1_buf_40x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x29cb6c0] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x29cb7e0] str=&#39;\clk_ddr2_cken_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x29cb9a0] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x29cbac0] str=&#39;\clk_ddr2_cken&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x29cbc80] str=&#39;\lockup_latch&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cc2c0] str=&#39;\work_pad_ddr2::bw_u1_scanl_2x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x29cc3e0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x29cc500] str=&#39;\ddr_so&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x29cc6c0] str=&#39;\sd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x29cc7e0] str=&#39;\ddr_so_pre_latch&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x29cc9a0] str=&#39;\ck&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x29ccac0] str=&#39;\rclk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-126" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:126</a>.0-126.0&gt; [0x29ccc80] str=&#39;\vdd&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:127</a>.0-127.0&gt; [0x29ccdf0] str=&#39;\vss&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x29ccf60] str=&#39;\net227&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x29cd080]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x29cd360] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x29cd4d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x29cd1f0] str=&#39;\net246&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x29cd6c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x29cda00] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x29cdbb0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-131" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:131</a>.0-131.0&gt; [0x29cd870] str=&#39;\net0204&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-132" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:132</a>.0-132.0&gt; [0x29cddb0] str=&#39;\net196&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-133" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:133</a>.0-133.0&gt; [0x29cded0] str=&#39;\rst_l&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-134" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:134</a>.0-134.0&gt; [0x29cdff0] str=&#39;\sscan0&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-135" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:135</a>.0-135.0&gt; [0x29ce110] str=&#39;\net228&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-136" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:136</a>.0-136.0&gt; [0x29ce2d0] str=&#39;\scan0&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-137" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:137</a>.0-137.0&gt; [0x29ce440] str=&#39;\scan1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-138" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:138</a>.0-138.0&gt; [0x29ce5b0] str=&#39;\scan2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-139" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:139</a>.0-139.0&gt; [0x29ce720] str=&#39;\scan3&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-140" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:140</a>.0-140.0&gt; [0x29ce890] str=&#39;\clk_ddr2_cken_buf&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-141" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:141</a>.0-141.0&gt; [0x29cea00] str=&#39;\net247&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-142" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:142</a>.0-142.0&gt; [0x29ceb70] str=&#39;\ddr_se_buf&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-143" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:143</a>.0-143.0&gt; [0x29cece0] str=&#39;\rclk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-144" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:144</a>.0-144.0&gt; [0x29cee50] str=&#39;\arst2_l&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x29cefc0] str=&#39;\ddr2_lpf_code_pre&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x29cf0e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x29cf3c0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x29cf530] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-193" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:193</a>.0-193.0&gt; [0x29cf250] str=&#39;\scan3_pre&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x299a550] str=&#39;\work_pad_ddr2&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>.0-21.0&gt; [0x299a7d0] str=&#39;\ddr2_dll_bypass_l&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>.0-21.0&gt; [0x299ac10] str=&#39;\ddr2_bypass_data&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:21</a>.0-21.0&gt; [0x299ade0] str=&#39;\clk_ddr2_cken&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x299af90] str=&#39;\spare_ddr2_pin&#39; input output basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x299b120] str=&#39;\bscan_mode_ctl_in&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x299b2d0] str=&#39;\spare_ddr2_pad&#39; input output basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:22</a>.0-22.0&gt; [0x299b4d0] str=&#39;\bscan_hiz_l_in&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x299b680] str=&#39;\ddr_si&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x299b830] str=&#39;\tck&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x299ba70] str=&#39;\pad_ddr2_sscan_out&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x299bbd0] str=&#39;\dram2_io_bank&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x299bd80] str=&#39;\dram2_dq&#39; input output basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:23</a>.0-23.0&gt; [0x299bf30] str=&#39;\dram2_cb&#39; input output basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x299c0e0] str=&#39;\dram2_ba&#39; output reg basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x299c290] str=&#39;\dram2_cas_l&#39; output reg basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x299c440] str=&#39;\dram2_ras_l&#39; output reg basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x299c5f0] str=&#39;\dram2_cke&#39; output reg basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:24</a>.0-24.0&gt; [0x299c8b0] str=&#39;\pad_ddr2_sscan_in&#39; input basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x299c9d0] str=&#39;\ddr_testmode_l&#39; input basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x299cb80] str=&#39;\ctu_ddr2_dll_delayctr&#39; input basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x299cd30] str=&#39;\dram2_io_cs_l&#39; input basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:25</a>.0-25.0&gt; [0x299cee0] str=&#39;\afo&#39; input basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:26</a>.0-26.0&gt; [0x299d090] str=&#39;\bypass_enable&#39; input basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:26</a>.0-26.0&gt; [0x299d240] str=&#39;\bypass_enable_out&#39; output reg basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:26</a>.0-26.0&gt; [0x299d3f0] str=&#39;\bscan_shift_dr_out&#39; output reg basic_prep port=25 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:27</a>.0-27.0&gt; [0x299d5a0] str=&#39;\bscan_clock_dr_out&#39; output reg basic_prep port=26 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:27</a>.0-27.0&gt; [0x299d750] str=&#39;\bscan_hiz_l_out&#39; output reg basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:27</a>.0-27.0&gt; [0x299d900] str=&#39;\ps_select_out&#39; output reg basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x299dab0] str=&#39;\bscan_update_dr_out&#39; output reg basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x299dc60] str=&#39;\serial_out&#39; output reg basic_prep port=30 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x299de10] str=&#39;\afi&#39; output reg basic_prep port=31 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x299dfc0] str=&#39;\vdd18&#39; input basic_prep port=32 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:28</a>.0-28.0&gt; [0x299e170] str=&#39;\ddr2_ctu_dll_overflow&#39; output reg basic_prep port=33 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x299e530] str=&#39;\bscan_mode_ctl_out&#39; output reg basic_prep port=34 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x299e650] str=&#39;\pad_ddr2_bsi&#39; input basic_prep port=35 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x299e7c0] str=&#39;\dram_arst_l&#39; input basic_prep port=36 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:29</a>.0-29.0&gt; [0x299e930] str=&#39;\dram_grst_l&#39; input basic_prep port=37 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x299eae0] str=&#39;\dram_gclk&#39; input basic_prep port=38 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x299ec90] str=&#39;\dram2_ck_p&#39; output reg basic_prep port=39 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x299ee40] str=&#39;\ctu_global_snap&#39; input basic_prep port=40 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:30</a>.0-30.0&gt; [0x299eff0] str=&#39;\dram_gdbginit_l&#39; input basic_prep port=41 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x299f1a0] str=&#39;\ctu_ddr2_iodll_rst_l&#39; input basic_prep port=42 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x299f350] str=&#39;\test_mode&#39; input basic_prep port=43 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x299f500] str=&#39;\bscan_clock_dr_in&#39; input basic_prep port=44 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:31</a>.0-31.0&gt; [0x299f6b0] str=&#39;\serial_in&#39; input basic_prep port=45 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:32</a>.0-32.0&gt; [0x299f860] str=&#39;\dram2_io_ptr_clk_inv&#39; input basic_prep port=46 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:32</a>.0-32.0&gt; [0x299fa10] str=&#39;\ctu_io_sscan_update&#39; input basic_prep port=47 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:32</a>.0-32.0&gt; [0x299fbc0] str=&#39;\ctu_io_sscan_se&#39; input basic_prep port=48 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x299fd70] str=&#39;\spare_ddr2_paddata&#39; input basic_prep port=49 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x299ff20] str=&#39;\dram23_p_ref_res&#39; input basic_prep port=50 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x29a00d0] str=&#39;\ddr2_ddr3_cbd&#39; output reg basic_prep port=51 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:33</a>.0-33.0&gt; [0x29a0280] str=&#39;\ddr_so&#39; output reg basic_prep port=52 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x29a0430] str=&#39;\ps_select&#39; input basic_prep port=53 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x29a05e0] str=&#39;\dram23_n_ref_res&#39; input basic_prep port=54 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x29a0790] str=&#39;\dram2_dqs&#39; input output basic_prep port=55 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x29a0940] str=&#39;\pad_ddr2_bso&#39; output reg basic_prep port=56 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:34</a>.0-34.0&gt; [0x29a0af0] str=&#39;\ddr_se&#39; input basic_prep port=57 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x29a0ca0] str=&#39;\dram2_addr&#39; output reg basic_prep port=58 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x29a0e50] str=&#39;\dram2_we_l&#39; output reg basic_prep port=59 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x29a1000] str=&#39;\dram2_ck_n&#39; output reg basic_prep port=60 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:35</a>.0-35.0&gt; [0x29a11b0] str=&#39;\dram_adbginit_l&#39; input basic_prep port=61 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:36</a>.0-36.0&gt; [0x29a1360] str=&#39;\ddr2_ddr3_cbu&#39; output reg basic_prep port=62 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:36</a>.0-36.0&gt; [0x29a1510] str=&#39;\bscan_shift_dr_in&#39; input basic_prep port=63 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:36</a>.0-36.0&gt; [0x29a16c0] str=&#39;\ddr2_ctu_dll_lock&#39; output reg basic_prep port=64 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:37</a>.0-37.0&gt; [0x29a1870] str=&#39;\dram2_io_pad_enable&#39; input basic_prep port=65 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:37</a>.0-37.0&gt; [0x299e320] str=&#39;\bscan_update_dr_in&#39; input basic_prep port=66 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:37</a>.0-37.0&gt; [0x29a1dc0] str=&#39;\dram2_io_drive_enable&#39; input basic_prep port=67 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:38</a>.0-38.0&gt; [0x29a1f30] str=&#39;\dram2_io_write_en_l&#39; input basic_prep port=68 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:38</a>.0-38.0&gt; [0x29a20a0] str=&#39;\dram2_io_cas_l&#39; input basic_prep port=69 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:38</a>.0-38.0&gt; [0x29a2210] str=&#39;\dram2_io_ras_l&#39; input basic_prep port=70 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:39</a>.0-39.0&gt; [0x29a2380] str=&#39;\dram2_io_clk_enable&#39; input basic_prep port=71 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:39</a>.0-39.0&gt; [0x29a24f0] str=&#39;\io_dram2_data_valid&#39; output reg basic_prep port=72 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:39</a>.0-39.0&gt; [0x29a2660] str=&#39;\dram2_io_addr&#39; input basic_prep port=73 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:40</a>.0-40.0&gt; [0x29a27d0] str=&#39;\io_dram2_data_in&#39; output reg basic_prep port=74 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:40</a>.0-40.0&gt; [0x29a2940] str=&#39;\dram2_io_channel_disabled&#39; input basic_prep port=75 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:40</a>.0-40.0&gt; [0x29a2ab0] str=&#39;\io_dram2_ecc_in&#39; output reg basic_prep port=76 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:41</a>.0-41.0&gt; [0x29a2c20] str=&#39;\dram2_io_drive_data&#39; input basic_prep port=77 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:41</a>.0-41.0&gt; [0x29a2d90] str=&#39;\dram2_io_data_out&#39; input basic_prep port=78 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:41</a>.0-41.0&gt; [0x29a2f00] str=&#39;\dram2_io_cke&#39; input basic_prep port=79 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x29a3070] str=&#39;\dram2_io_pad_clk_inv&#39; input basic_prep port=80 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x29a31e0] str=&#39;\dram2_cs_l&#39; output reg basic_prep port=81 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x29a3350] str=&#39;\spare_ddr2_pindata&#39; input basic_prep port=82 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:42</a>.0-42.0&gt; [0x29a34c0] str=&#39;\ddr2_lpf_code&#39; output reg basic_prep port=83 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a3630] str=&#39;\ddr2_impctl_pulldown&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4fc0] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pulldown&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a50e0] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a5200 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a53c0] str=&#39;\from_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a54e0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a56a0] str=&#39;\to_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a57c0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a5980] str=&#39;\tclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a5aa0 -&gt; 0x299b830] str=&#39;\tck&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a5cb0] str=&#39;\ctu_global_snap&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a5dd0 -&gt; 0x299ee40] str=&#39;\ctu_global_snap&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a5f90] str=&#39;\ctu_io_sscan_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a60b0 -&gt; 0x29cdff0] str=&#39;\sscan0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6270] str=&#39;\ctu_io_sscan_se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6390 -&gt; 0x299fbc0] str=&#39;\ctu_io_sscan_se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6550] str=&#39;\ctu_io_sscan_update&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6670 -&gt; 0x299fa10] str=&#39;\ctu_io_sscan_update&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6870] str=&#39;\ctu_io_sscan_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6990 -&gt; 0x299ba70] str=&#39;\pad_ddr2_sscan_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6b50] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6c70 -&gt; 0x29cece0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6e30] str=&#39;\deltabit&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a6f50 -&gt; 0x29cea00] str=&#39;\net247&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a7110] str=&#39;\hard_reset_n&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a7230 -&gt; 0x29cded0] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a73f0] str=&#39;\clk_dis_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a7510 -&gt; 0x29ce890] str=&#39;\clk_ddr2_cken_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a76d0] str=&#39;\we_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a77f0 -&gt; 0x29ccdf0] str=&#39;\vss&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a79b0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a7ad0 -&gt; 0x29ce440] str=&#39;\scan1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a7c90] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a7db0 -&gt; 0x29ceb70] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a8030] str=&#39;\vdd18&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a8150 -&gt; 0x299dfc0] str=&#39;\vdd18&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a8310] str=&#39;\pad&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a8430 -&gt; 0x29a05e0] str=&#39;\dram23_n_ref_res&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a85f0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>.0-147.0&gt; [0x29a8710 -&gt; 0x29ce5b0] str=&#39;\scan2&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29a88d0] str=&#39;\ddr2_impctl_pullup&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29aa260] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pullup&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aa380] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aa4a0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aa660] str=&#39;\from_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aa780 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aa960] str=&#39;\to_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aaa80 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aac80] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aada0 -&gt; 0x29cece0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aaff0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ab110 -&gt; 0x29ce440] str=&#39;\scan1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ab310] str=&#39;\deltabit&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ab430 -&gt; 0x29ce110] str=&#39;\net228&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ab630] str=&#39;\hard_reset_n&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ab750 -&gt; 0x29cded0] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ab950] str=&#39;\clk_dis_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aba70 -&gt; 0x29ce890] str=&#39;\clk_ddr2_cken_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29abcb0] str=&#39;\we_csr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29abdd0 -&gt; 0x29ccdf0] str=&#39;\vss&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29abfd0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ac0f0 -&gt; 0x29ce2d0] str=&#39;\scan0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ac2f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ac410 -&gt; 0x29ceb70] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ac610] str=&#39;\ctu_io_sscan_se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ac730 -&gt; 0x299fbc0] str=&#39;\ctu_io_sscan_se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ac930] str=&#39;\vdd18&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29aca50 -&gt; 0x299dfc0] str=&#39;\vdd18&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29acc50] str=&#39;\ctu_io_sscan_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29acd70 -&gt; 0x299c8b0] str=&#39;\pad_ddr2_sscan_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29acf70] str=&#39;\ctu_io_sscan_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ad090 -&gt; 0x29cdff0] str=&#39;\sscan0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ad1b0] str=&#39;\ctu_io_sscan_update&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ad2d0 -&gt; 0x299fa10] str=&#39;\ctu_io_sscan_update&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ad500] str=&#39;\pad&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ad620 -&gt; 0x299ff20] str=&#39;\dram23_p_ref_res&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ad7e0] str=&#39;\ctu_global_snap&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29ad900 -&gt; 0x299ee40] str=&#39;\ctu_global_snap&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29adac0] str=&#39;\tclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-168" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:168</a>.0-168.0&gt; [0x29adbe0 -&gt; 0x299b830] str=&#39;\tck&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29adda0] str=&#39;\ddr2_iodll_code_adjust&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29aeca0] str=&#39;\work_pad_ddr2::bw_iodll_code_adjust&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29aedc0] str=&#39;\bypass_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29aeee0 -&gt; 0x299ac10] str=&#39;\ddr2_bypass_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29af0a0] str=&#39;\ddr_clk_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29af1c0 -&gt; 0x29cece0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29af380] str=&#39;\delay_ctrl&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29af4a0 -&gt; 0x299cb80] str=&#39;\ctu_ddr2_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29af660] str=&#39;\io_dll_bypass_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29af780 -&gt; 0x299a7d0] str=&#39;\ddr2_dll_bypass_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29af990] str=&#39;\iodll_reset_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29afab0 -&gt; 0x299f1a0] str=&#39;\ctu_ddr2_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29afc70] str=&#39;\s_controller_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29afd90 -&gt; 0x29cefc0] str=&#39;\ddr2_lpf_code_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29aff50] str=&#39;\s_percent_ctrl_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29b0070 -&gt; 0x29a34c0] str=&#39;\ddr2_lpf_code&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29b0230] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29b0350 -&gt; 0x29ceb70] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29b0550] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29b0670 -&gt; 0x29cf250] str=&#39;\scan3_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29b0830] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-195" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:195</a>.0-195.0&gt; [0x29b0950 -&gt; 0x29ce720] str=&#39;\scan3&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b0b10] str=&#39;\ddr2_master_dll&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1cd0] str=&#39;\work_pad_ddr2::bw_iodll&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b1df0] str=&#39;\ddr_testmode_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b1f10 -&gt; 0x299c9d0] str=&#39;\ddr_testmode_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b20d0] str=&#39;\bypass_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b21f0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b23b0] str=&#39;\lpf_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b24d0 -&gt; 0x29cefc0] str=&#39;\ddr2_lpf_code_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b2690] str=&#39;\delay_ctrl&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b27b0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b29c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b2ae0 -&gt; 0x29cf250] str=&#39;\scan3_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b2ca0] str=&#39;\io_dll_bypass_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b2dc0 -&gt; 0x299a7d0] str=&#39;\ddr2_dll_bypass_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b2f80] str=&#39;\io_dll_reset_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b30a0 -&gt; 0x299f1a0] str=&#39;\ctu_ddr2_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3260] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3380 -&gt; 0x29ceb70] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3580] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b36a0 -&gt; 0x29ce5b0] str=&#39;\scan2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3860] str=&#39;\ddr_clk_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3980 -&gt; 0x29cece0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3b40] str=&#39;\iodll_lock&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3c60 -&gt; 0x29a16c0] str=&#39;\ddr2_ctu_dll_lock&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3e20] str=&#39;\overflow&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b3f40 -&gt; 0x299e170] str=&#39;\ddr2_ctu_dll_overflow&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b4100] str=&#39;\strobe&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-207" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:207</a>.0-207.0&gt; [0x29b4220 -&gt; 0x29cd870] str=&#39;\net0204&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b43e0] str=&#39;\pad_ddr2_header&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b5760] str=&#39;\work_pad_ddr2::bw_clk_cl_ddr_ddr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b5880] str=&#39;\gclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b59a0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b5b60] str=&#39;\ddr_rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b5c80 -&gt; 0x29cece0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b5e40] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b5f60 -&gt; 0x2a30cf0] str=&#39;\ddr_so_pre_latch&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b6120] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b6240 -&gt; 0x29ce720] str=&#39;\scan3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b6490] str=&#39;\gdbginit_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b65b0 -&gt; 0x299eff0] str=&#39;\dram_gdbginit_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b67b0] str=&#39;\grst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b68d0 -&gt; 0x299e930] str=&#39;\dram_grst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b6ad0] str=&#39;\cluster_grst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b6bf0 -&gt; 0x29cded0] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b6df0] str=&#39;\dbginit_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b6f10 -&gt; 0x29cddb0] str=&#39;\net196&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7150] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7270 -&gt; 0x29cece0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7470] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7590 -&gt; 0x29ceb70] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7790] str=&#39;\adbginit_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b78b0 -&gt; 0x29a11b0] str=&#39;\dram_adbginit_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7ab0] str=&#39;\arst2_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7bd0 -&gt; 0x29cee50] str=&#39;\arst2_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7dd0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b7ef0 -&gt; 0x299e7c0] str=&#39;\dram_arst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b80f0] str=&#39;\cluster_cken&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>.0-223.0&gt; [0x29b8210 -&gt; 0x29ce890] str=&#39;\clk_ddr2_cken_buf&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x29b83f0] str=&#39;\I223&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b8970] str=&#39;\work_pad_ddr2::bw_u1_buf_40x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x29b8ab0] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x29b8bd0 -&gt; 0x29ceb70] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x29b8dd0] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-238" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:238</a>.0-238.0&gt; [0x29b8ef0 -&gt; 0x29a0af0] str=&#39;\ddr_se&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29b90d0] str=&#39;\ddr2_ddr_ch&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29be530] str=&#39;\work_pad_ddr2::ddr_ch&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29be650] str=&#39;\arst_l_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29be770 -&gt; 0x29cee50] str=&#39;\arst2_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29be890] str=&#39;\afo&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29be9b0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bead0] str=&#39;\serial_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bebf0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bed10] str=&#39;\afi&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bee30 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bef50] str=&#39;\serial_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bf070 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bf230] str=&#39;\dram_io_data_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bf350 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bf510] str=&#39;\spare_ddr_pin&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bf630 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bf7f0] str=&#39;\spare_ddr_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bf910 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bfb10] str=&#39;\dram_io_ptr_clk_inv&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bfc30 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bfdf0] str=&#39;\io_dram_data_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29bff10 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c00d0] str=&#39;\io_dram_ecc_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c01f0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c03b0] str=&#39;\dram_io_addr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c04d0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c0690] str=&#39;\dram_io_bank&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c07b0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c0970] str=&#39;\dram_io_cs_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c0a90 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c0c50] str=&#39;\dram_dq&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c0d70 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c0f30] str=&#39;\dram_addr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c1050 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c12d0] str=&#39;\dram_cb&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c13f0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c15b0] str=&#39;\dram_dqs&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c16d0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c1890] str=&#39;\dram_ba&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c19b0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c1bb0] str=&#39;\dram_ck_n&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c1cd0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c1ed0] str=&#39;\dram_ck_p&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c1ff0 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c21f0] str=&#39;\dram_cs_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2310 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2510] str=&#39;\lpf_code&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2630 -&gt; 0x29a34c0] str=&#39;\ddr2_lpf_code&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2830] str=&#39;\cbu&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2950 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2b50] str=&#39;\cbd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2c70 -&gt; 0x2a30bd0] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2e70] str=&#39;\update_dr_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c2f90 -&gt; 0x299e320] str=&#39;\bscan_update_dr_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c3190] str=&#39;\mode_ctrl_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c32b0 -&gt; 0x299b120] str=&#39;\bscan_mode_ctl_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c34b0] str=&#39;\shift_dr_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c35d0 -&gt; 0x29a1510] str=&#39;\bscan_shift_dr_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c37d0] str=&#39;\clock_dr_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c38f0 -&gt; 0x299f500] str=&#39;\bscan_clock_dr_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c3af0] str=&#39;\hiz_n_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c3c10 -&gt; 0x299b4d0] str=&#39;\bscan_hiz_l_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c3e10] str=&#39;\testmode_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c3f30 -&gt; 0x299c9d0] str=&#39;\ddr_testmode_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4130] str=&#39;\test_mode&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4250 -&gt; 0x299f350] str=&#39;\test_mode&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c45f0] str=&#39;\bypass_enable_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4710 -&gt; 0x299d240] str=&#39;\bypass_enable_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4880] str=&#39;\ps_select_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c49a0 -&gt; 0x299d900] str=&#39;\ps_select_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4ba0] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4cc0 -&gt; 0x29cece0] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4ec0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c4fe0 -&gt; 0x29ceb70] str=&#39;\ddr_se_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c51e0] str=&#39;\pad_clk_so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5300 -&gt; 0x29ce2d0] str=&#39;\scan0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5500] str=&#39;\pad_clk_si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5620 -&gt; 0x299b680] str=&#39;\ddr_si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5820] str=&#39;\bso&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5940 -&gt; 0x29a0940] str=&#39;\pad_ddr2_bso&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5b40] str=&#39;\bsi&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5c60 -&gt; 0x299e650] str=&#39;\pad_ddr2_bsi&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5e60] str=&#39;\mode_ctrl_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c5f80 -&gt; 0x299e530] str=&#39;\bscan_mode_ctl_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c6180] str=&#39;\update_dr_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c62a0 -&gt; 0x299dab0] str=&#39;\bscan_update_dr_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c64a0] str=&#39;\shift_dr_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c65c0 -&gt; 0x299d3f0] str=&#39;\bscan_shift_dr_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c67c0] str=&#39;\clock_dr_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c68e0 -&gt; 0x299d5a0] str=&#39;\bscan_clock_dr_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c6ae0] str=&#39;\hiz_n_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c6c00 -&gt; 0x299d750] str=&#39;\bscan_hiz_l_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c6e00] str=&#39;\bypass_enable_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c6f20 -&gt; 0x299d090] str=&#39;\bypass_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7120] str=&#39;\ps_select_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7240 -&gt; 0x29a0430] str=&#39;\ps_select&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7440] str=&#39;\strobe&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7560 -&gt; 0x29cd870] str=&#39;\net0204&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7760] str=&#39;\dram_io_clk_enable&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7880 -&gt; 0x29a2380] str=&#39;\dram2_io_clk_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7a80] str=&#39;\dram_io_cke&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7ba0 -&gt; 0x29a2f00] str=&#39;\dram2_io_cke&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7da0] str=&#39;\dram_io_ras_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c7ec0 -&gt; 0x29a2210] str=&#39;\dram2_io_ras_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c80c0] str=&#39;\dram_io_write_en_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c81e0 -&gt; 0x29a1f30] str=&#39;\dram2_io_write_en_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c83e0] str=&#39;\dram_io_cas_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c8500 -&gt; 0x29a20a0] str=&#39;\dram2_io_cas_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c8700] str=&#39;\dram_cke&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c8820 -&gt; 0x299c5f0] str=&#39;\dram2_cke&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c8a20] str=&#39;\io_dram_data_valid&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c8b40 -&gt; 0x29a24f0] str=&#39;\io_dram2_data_valid&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c8d40] str=&#39;\dram_ras_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c8e60 -&gt; 0x299c440] str=&#39;\dram2_ras_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c9060] str=&#39;\dram_we_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c9180 -&gt; 0x29a0e50] str=&#39;\dram2_we_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c9380] str=&#39;\dram_cas_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c94a0 -&gt; 0x299c290] str=&#39;\dram2_cas_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c96a0] str=&#39;\burst_length_four&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c97c0 -&gt; 0x29ccc80] str=&#39;\vdd&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c99c0] str=&#39;\dram_io_pad_clk_inv&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c9ae0 -&gt; 0x29a3070] str=&#39;\dram2_io_pad_clk_inv&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c9ce0] str=&#39;\dram_io_pad_enable&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c9e00 -&gt; 0x29a1870] str=&#39;\dram2_io_pad_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29ca000] str=&#39;\dram_io_drive_enable&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29ca120 -&gt; 0x29a1dc0] str=&#39;\dram2_io_drive_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29ca320] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29ca440 -&gt; 0x29cded0] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29ca640] str=&#39;\dram_arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29ca760 -&gt; 0x299e7c0] str=&#39;\dram_arst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29c43e0] str=&#39;\dram_io_channel_disabled&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29cad00 -&gt; 0x29a2940] str=&#39;\dram2_io_channel_disabled&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29cae20] str=&#39;\dram_io_drive_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29caf40 -&gt; 0x29a2c20] str=&#39;\dram2_io_drive_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29cb100] str=&#39;\vdd_h&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-241" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:241</a>.0-241.0&gt; [0x29cb220 -&gt; 0x299dfc0] str=&#39;\vdd18&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x29cb3e0] str=&#39;\I225&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cb5a0] str=&#39;\work_pad_ddr2::bw_u1_buf_40x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x29cb6c0] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x29cb7e0 -&gt; 0x29ce890] str=&#39;\clk_ddr2_cken_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x29cb9a0] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-311" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:311</a>.0-311.0&gt; [0x29cbac0 -&gt; 0x299ade0] str=&#39;\clk_ddr2_cken&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x29cbc80] str=&#39;\lockup_latch&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cc2c0] str=&#39;\work_pad_ddr2::bw_u1_scanl_2x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x29cc3e0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x29cc500 -&gt; 0x29a0280] str=&#39;\ddr_so&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x29cc6c0] str=&#39;\sd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x29cc7e0 -&gt; 0x2a30cf0] str=&#39;\ddr_so_pre_latch&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x29cc9a0] str=&#39;\ck&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-314" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:314</a>.0-314.0&gt; [0x29ccac0 -&gt; 0x29cece0] str=&#39;\rclk&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-126" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:126</a>.0-126.0&gt; [0x29ccc80] str=&#39;\vdd&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:127</a>.0-127.0&gt; [0x29ccdf0] str=&#39;\vss&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x29ccf60] str=&#39;\net227&#39; basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x29cd080] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x29cd360] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-129" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:129</a>.0-129.0&gt; [0x29cd4d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x29cd1f0] str=&#39;\net246&#39; basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x29cd6c0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x29cda00] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-130" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:130</a>.0-130.0&gt; [0x29cdbb0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-131" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:131</a>.0-131.0&gt; [0x29cd870] str=&#39;\net0204&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-132" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:132</a>.0-132.0&gt; [0x29cddb0] str=&#39;\net196&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-133" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:133</a>.0-133.0&gt; [0x29cded0] str=&#39;\rst_l&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-134" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:134</a>.0-134.0&gt; [0x29cdff0] str=&#39;\sscan0&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-135" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:135</a>.0-135.0&gt; [0x29ce110] str=&#39;\net228&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-136" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:136</a>.0-136.0&gt; [0x29ce2d0] str=&#39;\scan0&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-137" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:137</a>.0-137.0&gt; [0x29ce440] str=&#39;\scan1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-138" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:138</a>.0-138.0&gt; [0x29ce5b0] str=&#39;\scan2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-139" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:139</a>.0-139.0&gt; [0x29ce720] str=&#39;\scan3&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-140" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:140</a>.0-140.0&gt; [0x29ce890] str=&#39;\clk_ddr2_cken_buf&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-141" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:141</a>.0-141.0&gt; [0x29cea00] str=&#39;\net247&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-142" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:142</a>.0-142.0&gt; [0x29ceb70] str=&#39;\ddr_se_buf&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-143" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:143</a>.0-143.0&gt; [0x29cece0] str=&#39;\rclk&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-144" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:144</a>.0-144.0&gt; [0x29cee50] str=&#39;\arst2_l&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x29cefc0] str=&#39;\ddr2_lpf_code_pre&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x29cf0e0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x29cf3c0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-192" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:192</a>.0-192.0&gt; [0x29cf530] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-193" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:193</a>.0-193.0&gt; [0x29cf250] str=&#39;\scan3_pre&#39; basic_prep range=[0:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-0" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:0</a>.0-0.0&gt; [0x2a30bd0] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-0" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:0</a>.0-0.0&gt; [0x2a30cf0] str=&#39;\ddr_so_pre_latch&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-147" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:147</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/pad_ddr2.v.html#l-223" target="file-frame">third_party/tests/utd-sv/pad_ddr2.v:223</a>: Warning: Identifier `\ddr_so_pre_latch&#39; is implicitly declared.
Generating RTLIL representation for module `\work_pad_ddr2::bw_clk_cl_ddr_ddr&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4550] str=&#39;\work_pad_ddr2::bw_clk_cl_ddr_ddr&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4670] str=&#39;\gclk&#39; port=145
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4790] str=&#39;\ddr_rclk&#39; port=146
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b48b0] str=&#39;\so&#39; port=147
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b49d0] str=&#39;\si&#39; port=148
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4af0] str=&#39;\gdbginit_l&#39; port=149
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4c60] str=&#39;\grst_l&#39; port=150
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4d80] str=&#39;\cluster_grst_l&#39; port=151
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4ea0] str=&#39;\dbginit_l&#39; port=152
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4fc0] str=&#39;\rclk&#39; port=153
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b5170] str=&#39;\se&#39; port=154
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b5290] str=&#39;\adbginit_l&#39; port=155
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b53b0] str=&#39;\arst2_l&#39; port=156
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b54d0] str=&#39;\arst_l&#39; port=157
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b55f0] str=&#39;\cluster_cken&#39; port=158
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4550] str=&#39;\work_pad_ddr2::bw_clk_cl_ddr_ddr&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4670] str=&#39;\gclk&#39; basic_prep port=145 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4790] str=&#39;\ddr_rclk&#39; basic_prep port=146 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b48b0] str=&#39;\so&#39; basic_prep port=147 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b49d0] str=&#39;\si&#39; basic_prep port=148 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4af0] str=&#39;\gdbginit_l&#39; basic_prep port=149 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4c60] str=&#39;\grst_l&#39; basic_prep port=150 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4d80] str=&#39;\cluster_grst_l&#39; basic_prep port=151 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4ea0] str=&#39;\dbginit_l&#39; basic_prep port=152 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b4fc0] str=&#39;\rclk&#39; basic_prep port=153 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b5170] str=&#39;\se&#39; basic_prep port=154 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b5290] str=&#39;\adbginit_l&#39; basic_prep port=155 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b53b0] str=&#39;\arst2_l&#39; basic_prep port=156 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b54d0] str=&#39;\arst_l&#39; basic_prep port=157 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b55f0] str=&#39;\cluster_cken&#39; basic_prep port=158 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr2::bw_io_ddr_impctl_pulldown&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3750] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pulldown&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3870] str=&#39;\z&#39; port=84
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3990] str=&#39;\from_csr&#39; port=85
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3ab0] str=&#39;\to_csr&#39; port=86
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3bd0] str=&#39;\tclk&#39; port=87
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3cf0] str=&#39;\ctu_global_snap&#39; port=88
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3e60] str=&#39;\ctu_io_sscan_in&#39; port=89
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3f80] str=&#39;\ctu_io_sscan_se&#39; port=90
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a40a0] str=&#39;\ctu_io_sscan_update&#39; port=91
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a41c0] str=&#39;\ctu_io_sscan_out&#39; port=92
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4370] str=&#39;\rclk&#39; port=93
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4490] str=&#39;\deltabit&#39; port=94
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a45b0] str=&#39;\hard_reset_n&#39; port=95
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a46d0] str=&#39;\clk_dis_l&#39; port=96
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a47f0] str=&#39;\we_csr&#39; port=97
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4910] str=&#39;\si&#39; port=98
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4a30] str=&#39;\se&#39; port=99
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4b50] str=&#39;\vdd18&#39; port=100
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4d80] str=&#39;\pad&#39; port=101
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4ea0] str=&#39;\so&#39; port=102
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3750] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pulldown&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3870] str=&#39;\z&#39; basic_prep port=84 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3990] str=&#39;\from_csr&#39; basic_prep port=85 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3ab0] str=&#39;\to_csr&#39; basic_prep port=86 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3bd0] str=&#39;\tclk&#39; basic_prep port=87 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3cf0] str=&#39;\ctu_global_snap&#39; basic_prep port=88 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3e60] str=&#39;\ctu_io_sscan_in&#39; basic_prep port=89 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a3f80] str=&#39;\ctu_io_sscan_se&#39; basic_prep port=90 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a40a0] str=&#39;\ctu_io_sscan_update&#39; basic_prep port=91 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a41c0] str=&#39;\ctu_io_sscan_out&#39; basic_prep port=92 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4370] str=&#39;\rclk&#39; basic_prep port=93 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4490] str=&#39;\deltabit&#39; basic_prep port=94 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a45b0] str=&#39;\hard_reset_n&#39; basic_prep port=95 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a46d0] str=&#39;\clk_dis_l&#39; basic_prep port=96 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a47f0] str=&#39;\we_csr&#39; basic_prep port=97 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4910] str=&#39;\si&#39; basic_prep port=98 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4a30] str=&#39;\se&#39; basic_prep port=99 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4b50] str=&#39;\vdd18&#39; basic_prep port=100 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4d80] str=&#39;\pad&#39; basic_prep port=101 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a4ea0] str=&#39;\so&#39; basic_prep port=102 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr2::bw_io_ddr_impctl_pullup&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a89f0] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pullup&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a8b10] str=&#39;\z&#39; port=103
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a8c30] str=&#39;\from_csr&#39; port=104
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a8d50] str=&#39;\to_csr&#39; port=105
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a8e70] str=&#39;\rclk&#39; port=106
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a8f90] str=&#39;\so&#39; port=107
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9100] str=&#39;\deltabit&#39; port=108
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9220] str=&#39;\hard_reset_n&#39; port=109
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9340] str=&#39;\clk_dis_l&#39; port=110
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9460] str=&#39;\we_csr&#39; port=111
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9610] str=&#39;\si&#39; port=112
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9730] str=&#39;\se&#39; port=113
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9850] str=&#39;\ctu_io_sscan_se&#39; port=114
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9970] str=&#39;\vdd18&#39; port=115
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9a90] str=&#39;\ctu_io_sscan_in&#39; port=116
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9bb0] str=&#39;\ctu_io_sscan_out&#39; port=117
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9cd0] str=&#39;\ctu_io_sscan_update&#39; port=118
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9df0] str=&#39;\pad&#39; port=119
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29aa020] str=&#39;\ctu_global_snap&#39; port=120
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29aa140] str=&#39;\tclk&#39; port=121
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a89f0] str=&#39;\work_pad_ddr2::bw_io_ddr_impctl_pullup&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a8b10] str=&#39;\z&#39; basic_prep port=103 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a8c30] str=&#39;\from_csr&#39; basic_prep port=104 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a8d50] str=&#39;\to_csr&#39; basic_prep port=105 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a8e70] str=&#39;\rclk&#39; basic_prep port=106 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a8f90] str=&#39;\so&#39; basic_prep port=107 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9100] str=&#39;\deltabit&#39; basic_prep port=108 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9220] str=&#39;\hard_reset_n&#39; basic_prep port=109 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9340] str=&#39;\clk_dis_l&#39; basic_prep port=110 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9460] str=&#39;\we_csr&#39; basic_prep port=111 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9610] str=&#39;\si&#39; basic_prep port=112 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9730] str=&#39;\se&#39; basic_prep port=113 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9850] str=&#39;\ctu_io_sscan_se&#39; basic_prep port=114 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9970] str=&#39;\vdd18&#39; basic_prep port=115 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9a90] str=&#39;\ctu_io_sscan_in&#39; basic_prep port=116 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9bb0] str=&#39;\ctu_io_sscan_out&#39; basic_prep port=117 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9cd0] str=&#39;\ctu_io_sscan_update&#39; basic_prep port=118 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a9df0] str=&#39;\pad&#39; basic_prep port=119 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29aa020] str=&#39;\ctu_global_snap&#39; basic_prep port=120 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29aa140] str=&#39;\tclk&#39; basic_prep port=121 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr2::bw_iodll&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b0c30] str=&#39;\work_pad_ddr2::bw_iodll&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b0d50] str=&#39;\ddr_testmode_l&#39; port=132
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b0e70] str=&#39;\bypass_data&#39; port=133
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b0f90] str=&#39;\lpf_out&#39; port=134
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b10b0] str=&#39;\delay_ctrl&#39; port=135
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b11d0] str=&#39;\so&#39; port=136
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b12f0] str=&#39;\io_dll_bypass_l&#39; port=137
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1410] str=&#39;\io_dll_reset_l&#39; port=138
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1530] str=&#39;\se&#39; port=139
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1650] str=&#39;\si&#39; port=140
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1800] str=&#39;\ddr_clk_in&#39; port=141
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1920] str=&#39;\iodll_lock&#39; port=142
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1a40] str=&#39;\overflow&#39; port=143
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1b60] str=&#39;\strobe&#39; port=144
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b0c30] str=&#39;\work_pad_ddr2::bw_iodll&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b0d50] str=&#39;\ddr_testmode_l&#39; basic_prep port=132 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b0e70] str=&#39;\bypass_data&#39; basic_prep port=133 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b0f90] str=&#39;\lpf_out&#39; basic_prep port=134 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b10b0] str=&#39;\delay_ctrl&#39; basic_prep port=135 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b11d0] str=&#39;\so&#39; basic_prep port=136 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b12f0] str=&#39;\io_dll_bypass_l&#39; basic_prep port=137 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1410] str=&#39;\io_dll_reset_l&#39; basic_prep port=138 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1530] str=&#39;\se&#39; basic_prep port=139 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1650] str=&#39;\si&#39; basic_prep port=140 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1800] str=&#39;\ddr_clk_in&#39; basic_prep port=141 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1920] str=&#39;\iodll_lock&#39; basic_prep port=142 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1a40] str=&#39;\overflow&#39; basic_prep port=143 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b1b60] str=&#39;\strobe&#39; basic_prep port=144 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr2::bw_iodll_code_adjust&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29adf10] str=&#39;\work_pad_ddr2::bw_iodll_code_adjust&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae030] str=&#39;\bypass_data&#39; port=122
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae150] str=&#39;\ddr_clk_in&#39; port=123
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae270] str=&#39;\delay_ctrl&#39; port=124
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae390] str=&#39;\io_dll_bypass_l&#39; port=125
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae4b0] str=&#39;\iodll_reset_l&#39; port=126
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae620] str=&#39;\s_controller_out&#39; port=127
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae740] str=&#39;\s_percent_ctrl_out&#39; port=128
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae860] str=&#39;\se&#39; port=129
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae980] str=&#39;\si&#39; port=130
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29aeb30] str=&#39;\so&#39; port=131
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29adf10] str=&#39;\work_pad_ddr2::bw_iodll_code_adjust&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae030] str=&#39;\bypass_data&#39; basic_prep port=122 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae150] str=&#39;\ddr_clk_in&#39; basic_prep port=123 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae270] str=&#39;\delay_ctrl&#39; basic_prep port=124 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae390] str=&#39;\io_dll_bypass_l&#39; basic_prep port=125 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae4b0] str=&#39;\iodll_reset_l&#39; basic_prep port=126 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae620] str=&#39;\s_controller_out&#39; basic_prep port=127 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae740] str=&#39;\s_percent_ctrl_out&#39; basic_prep port=128 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae860] str=&#39;\se&#39; basic_prep port=129 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ae980] str=&#39;\si&#39; basic_prep port=130 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29aeb30] str=&#39;\so&#39; basic_prep port=131 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr2::bw_u1_buf_40x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b8510] str=&#39;\work_pad_ddr2::bw_u1_buf_40x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b8650] str=&#39;\z&#39; port=159
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b8790] str=&#39;\a&#39; port=160
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b8510] str=&#39;\work_pad_ddr2::bw_u1_buf_40x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b8650] str=&#39;\z&#39; basic_prep port=159 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b8790] str=&#39;\a&#39; basic_prep port=160 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr2::bw_u1_scanl_2x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cbda0] str=&#39;\work_pad_ddr2::bw_u1_scanl_2x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cbec0] str=&#39;\so&#39; port=228
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cbfe0] str=&#39;\sd&#39; port=229
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cc100] str=&#39;\ck&#39; port=230
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cbda0] str=&#39;\work_pad_ddr2::bw_u1_scanl_2x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cbec0] str=&#39;\so&#39; basic_prep port=228 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cbfe0] str=&#39;\sd&#39; basic_prep port=229 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cc100] str=&#39;\ck&#39; basic_prep port=230 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr2::ddr_ch&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b91f0] str=&#39;\work_pad_ddr2::ddr_ch&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9310] str=&#39;\arst_l_out&#39; port=161
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9430] str=&#39;\afo&#39; port=162
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9570] str=&#39;\serial_in&#39; port=163
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9690] str=&#39;\afi&#39; port=164
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b97b0] str=&#39;\serial_out&#39; port=165
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b98d0] str=&#39;\dram_io_data_out&#39; port=166
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b99f0] str=&#39;\spare_ddr_pin&#39; port=167
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9b10] str=&#39;\spare_ddr_data&#39; port=168
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9c30] str=&#39;\dram_io_ptr_clk_inv&#39; port=169
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9de0] str=&#39;\io_dram_data_in&#39; port=170
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9f00] str=&#39;\io_dram_ecc_in&#39; port=171
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba020] str=&#39;\dram_io_addr&#39; port=172
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba140] str=&#39;\dram_io_bank&#39; port=173
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba260] str=&#39;\dram_io_cs_l&#39; port=174
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba380] str=&#39;\dram_dq&#39; port=175
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba4a0] str=&#39;\dram_addr&#39; port=176
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba5c0] str=&#39;\dram_cb&#39; port=177
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba7f0] str=&#39;\dram_dqs&#39; port=178
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba910] str=&#39;\dram_ba&#39; port=179
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29baa30] str=&#39;\dram_ck_n&#39; port=180
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bab50] str=&#39;\dram_ck_p&#39; port=181
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bac70] str=&#39;\dram_cs_l&#39; port=182
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bad90] str=&#39;\lpf_code&#39; port=183
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29baeb0] str=&#39;\cbu&#39; port=184
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bafd0] str=&#39;\cbd&#39; port=185
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb0f0] str=&#39;\update_dr_in&#39; port=186
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb210] str=&#39;\mode_ctrl_in&#39; port=187
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb330] str=&#39;\shift_dr_in&#39; port=188
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb450] str=&#39;\clock_dr_in&#39; port=189
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb570] str=&#39;\hiz_n_in&#39; port=190
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb690] str=&#39;\testmode_l&#39; port=191
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb7b0] str=&#39;\test_mode&#39; port=192
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb8d0] str=&#39;\bypass_enable_out&#39; port=193
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bbc00] str=&#39;\ps_select_out&#39; port=194
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bbd20] str=&#39;\rclk&#39; port=195
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bbe40] str=&#39;\se&#39; port=196
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bbf60] str=&#39;\pad_clk_so&#39; port=197
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc080] str=&#39;\pad_clk_si&#39; port=198
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc1a0] str=&#39;\bso&#39; port=199
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc2c0] str=&#39;\bsi&#39; port=200
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc3e0] str=&#39;\mode_ctrl_out&#39; port=201
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc500] str=&#39;\update_dr_out&#39; port=202
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc620] str=&#39;\shift_dr_out&#39; port=203
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc740] str=&#39;\clock_dr_out&#39; port=204
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc860] str=&#39;\hiz_n_out&#39; port=205
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc980] str=&#39;\bypass_enable_in&#39; port=206
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bcaa0] str=&#39;\ps_select_in&#39; port=207
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bcbc0] str=&#39;\strobe&#39; port=208
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bcce0] str=&#39;\dram_io_clk_enable&#39; port=209
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bce00] str=&#39;\dram_io_cke&#39; port=210
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bcf20] str=&#39;\dram_io_ras_l&#39; port=211
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd040] str=&#39;\dram_io_write_en_l&#39; port=212
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd160] str=&#39;\dram_io_cas_l&#39; port=213
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd280] str=&#39;\dram_cke&#39; port=214
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd3a0] str=&#39;\io_dram_data_valid&#39; port=215
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd4c0] str=&#39;\dram_ras_l&#39; port=216
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd5e0] str=&#39;\dram_we_l&#39; port=217
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd700] str=&#39;\dram_cas_l&#39; port=218
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd820] str=&#39;\burst_length_four&#39; port=219
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd940] str=&#39;\dram_io_pad_clk_inv&#39; port=220
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bda60] str=&#39;\dram_io_pad_enable&#39; port=221
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bdb80] str=&#39;\dram_io_drive_enable&#39; port=222
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bdca0] str=&#39;\rst_l&#39; port=223
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bddc0] str=&#39;\dram_arst_l&#39; port=224
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bdee0] str=&#39;\dram_io_channel_disabled&#39; port=225
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb9f0] str=&#39;\dram_io_drive_data&#39; port=226
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29be410] str=&#39;\vdd_h&#39; port=227
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b91f0] str=&#39;\work_pad_ddr2::ddr_ch&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9310] str=&#39;\arst_l_out&#39; basic_prep port=161 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9430] str=&#39;\afo&#39; basic_prep port=162 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9570] str=&#39;\serial_in&#39; basic_prep port=163 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9690] str=&#39;\afi&#39; basic_prep port=164 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b97b0] str=&#39;\serial_out&#39; basic_prep port=165 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b98d0] str=&#39;\dram_io_data_out&#39; basic_prep port=166 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b99f0] str=&#39;\spare_ddr_pin&#39; basic_prep port=167 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9b10] str=&#39;\spare_ddr_data&#39; basic_prep port=168 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9c30] str=&#39;\dram_io_ptr_clk_inv&#39; basic_prep port=169 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9de0] str=&#39;\io_dram_data_in&#39; basic_prep port=170 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29b9f00] str=&#39;\io_dram_ecc_in&#39; basic_prep port=171 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba020] str=&#39;\dram_io_addr&#39; basic_prep port=172 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba140] str=&#39;\dram_io_bank&#39; basic_prep port=173 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba260] str=&#39;\dram_io_cs_l&#39; basic_prep port=174 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba380] str=&#39;\dram_dq&#39; basic_prep port=175 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba4a0] str=&#39;\dram_addr&#39; basic_prep port=176 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba5c0] str=&#39;\dram_cb&#39; basic_prep port=177 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba7f0] str=&#39;\dram_dqs&#39; basic_prep port=178 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ba910] str=&#39;\dram_ba&#39; basic_prep port=179 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29baa30] str=&#39;\dram_ck_n&#39; basic_prep port=180 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bab50] str=&#39;\dram_ck_p&#39; basic_prep port=181 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bac70] str=&#39;\dram_cs_l&#39; basic_prep port=182 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bad90] str=&#39;\lpf_code&#39; basic_prep port=183 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29baeb0] str=&#39;\cbu&#39; basic_prep port=184 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bafd0] str=&#39;\cbd&#39; basic_prep port=185 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb0f0] str=&#39;\update_dr_in&#39; basic_prep port=186 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb210] str=&#39;\mode_ctrl_in&#39; basic_prep port=187 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb330] str=&#39;\shift_dr_in&#39; basic_prep port=188 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb450] str=&#39;\clock_dr_in&#39; basic_prep port=189 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb570] str=&#39;\hiz_n_in&#39; basic_prep port=190 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb690] str=&#39;\testmode_l&#39; basic_prep port=191 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb7b0] str=&#39;\test_mode&#39; basic_prep port=192 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb8d0] str=&#39;\bypass_enable_out&#39; basic_prep port=193 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bbc00] str=&#39;\ps_select_out&#39; basic_prep port=194 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bbd20] str=&#39;\rclk&#39; basic_prep port=195 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bbe40] str=&#39;\se&#39; basic_prep port=196 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bbf60] str=&#39;\pad_clk_so&#39; basic_prep port=197 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc080] str=&#39;\pad_clk_si&#39; basic_prep port=198 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc1a0] str=&#39;\bso&#39; basic_prep port=199 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc2c0] str=&#39;\bsi&#39; basic_prep port=200 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc3e0] str=&#39;\mode_ctrl_out&#39; basic_prep port=201 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc500] str=&#39;\update_dr_out&#39; basic_prep port=202 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc620] str=&#39;\shift_dr_out&#39; basic_prep port=203 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc740] str=&#39;\clock_dr_out&#39; basic_prep port=204 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc860] str=&#39;\hiz_n_out&#39; basic_prep port=205 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bc980] str=&#39;\bypass_enable_in&#39; basic_prep port=206 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bcaa0] str=&#39;\ps_select_in&#39; basic_prep port=207 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bcbc0] str=&#39;\strobe&#39; basic_prep port=208 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bcce0] str=&#39;\dram_io_clk_enable&#39; basic_prep port=209 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bce00] str=&#39;\dram_io_cke&#39; basic_prep port=210 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bcf20] str=&#39;\dram_io_ras_l&#39; basic_prep port=211 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd040] str=&#39;\dram_io_write_en_l&#39; basic_prep port=212 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd160] str=&#39;\dram_io_cas_l&#39; basic_prep port=213 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd280] str=&#39;\dram_cke&#39; basic_prep port=214 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd3a0] str=&#39;\io_dram_data_valid&#39; basic_prep port=215 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd4c0] str=&#39;\dram_ras_l&#39; basic_prep port=216 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd5e0] str=&#39;\dram_we_l&#39; basic_prep port=217 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd700] str=&#39;\dram_cas_l&#39; basic_prep port=218 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd820] str=&#39;\burst_length_four&#39; basic_prep port=219 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bd940] str=&#39;\dram_io_pad_clk_inv&#39; basic_prep port=220 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bda60] str=&#39;\dram_io_pad_enable&#39; basic_prep port=221 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bdb80] str=&#39;\dram_io_drive_enable&#39; basic_prep port=222 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bdca0] str=&#39;\rst_l&#39; basic_prep port=223 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bddc0] str=&#39;\dram_arst_l&#39; basic_prep port=224 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bdee0] str=&#39;\dram_io_channel_disabled&#39; basic_prep port=225 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29bb9f0] str=&#39;\dram_io_drive_data&#39; basic_prep port=226 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29be410] str=&#39;\vdd_h&#39; basic_prep port=227 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_pad_ddr2::bw_u1_scanl_2x&#39; referenced in module `work_pad_ddr2&#39; in cell `lockup_latch&#39; does not have a port named &#39;ck&#39;.

</pre>
</body>