{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 13:56:59 2018 " "Info: Processing started: Mon May 21 13:56:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off piano -c piano --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off piano -c piano --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_27 " "Info: Assuming node \"CLOCK_27\" is an undefined clock" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[3\] " "Info: Assuming node \"KEY\[3\]\" is an undefined clock" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "AUD_BCLK~reg0 " "Info: Detected ripple clock \"AUD_BCLK~reg0\" as buffer" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 89 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "AUD_XCK~reg0 " "Info: Detected ripple clock \"AUD_XCK~reg0\" as buffer" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 69 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "i2c_codec_control:u1\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"i2c_codec_control:u1\|mI2C_CTRL_CLK\" as buffer" {  } { { "i2c_codec_control.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/i2c_codec_control.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "i2c_codec_control:u1\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_27 register Octave\[10\] register count12\[9\] 14.08 MHz 71.026 ns Internal " "Info: Clock \"CLOCK_27\" has Internal fmax of 14.08 MHz between source register \"Octave\[10\]\" and destination register \"count12\[9\]\" (period= 71.026 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "35.326 ns + Longest register register " "Info: + Longest register to register delay is 35.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Octave\[10\] 1 REG LCFF_X37_Y30_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y30_N15; Fanout = 4; REG Node = 'Octave\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Octave[10] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.398 ns) 0.888 ns Equal83~0 2 COMB LCCOMB_X37_Y30_N12 5 " "Info: 2: + IC(0.490 ns) + CELL(0.398 ns) = 0.888 ns; Loc. = LCCOMB_X37_Y30_N12; Fanout = 5; COMB Node = 'Equal83~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { Octave[10] Equal83~0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 753 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 1.306 ns Equal71~0 3 COMB LCCOMB_X37_Y30_N16 4 " "Info: 3: + IC(0.268 ns) + CELL(0.150 ns) = 1.306 ns; Loc. = LCCOMB_X37_Y30_N16; Fanout = 4; COMB Node = 'Equal71~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { Equal83~0 Equal71~0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 716 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.275 ns) 2.258 ns count12~0 4 COMB LCCOMB_X37_Y30_N6 2 " "Info: 4: + IC(0.677 ns) + CELL(0.275 ns) = 2.258 ns; Loc. = LCCOMB_X37_Y30_N6; Fanout = 2; COMB Node = 'count12~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { Equal71~0 count12~0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 2.669 ns count12~6 5 COMB LCCOMB_X37_Y30_N18 4 " "Info: 5: + IC(0.261 ns) + CELL(0.150 ns) = 2.669 ns; Loc. = LCCOMB_X37_Y30_N18; Fanout = 4; COMB Node = 'count12~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { count12~0 count12~6 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.504 ns) 3.925 ns Add9~7 6 COMB LCCOMB_X38_Y32_N14 2 " "Info: 6: + IC(0.752 ns) + CELL(0.504 ns) = 3.925 ns; Loc. = LCCOMB_X38_Y32_N14; Fanout = 2; COMB Node = 'Add9~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { count12~6 Add9~7 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.996 ns Add9~9 7 COMB LCCOMB_X38_Y32_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.996 ns; Loc. = LCCOMB_X38_Y32_N16; Fanout = 2; COMB Node = 'Add9~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~7 Add9~9 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.067 ns Add9~11 8 COMB LCCOMB_X38_Y32_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.067 ns; Loc. = LCCOMB_X38_Y32_N18; Fanout = 2; COMB Node = 'Add9~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~9 Add9~11 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.138 ns Add9~13 9 COMB LCCOMB_X38_Y32_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.138 ns; Loc. = LCCOMB_X38_Y32_N20; Fanout = 2; COMB Node = 'Add9~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~11 Add9~13 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.209 ns Add9~15 10 COMB LCCOMB_X38_Y32_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.209 ns; Loc. = LCCOMB_X38_Y32_N22; Fanout = 2; COMB Node = 'Add9~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~13 Add9~15 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.280 ns Add9~17 11 COMB LCCOMB_X38_Y32_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.280 ns; Loc. = LCCOMB_X38_Y32_N24; Fanout = 2; COMB Node = 'Add9~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add9~15 Add9~17 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.690 ns Add9~18 12 COMB LCCOMB_X38_Y32_N26 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 4.690 ns; Loc. = LCCOMB_X38_Y32_N26; Fanout = 1; COMB Node = 'Add9~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add9~17 Add9~18 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 727 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.271 ns) 5.623 ns count12~23 13 COMB LCCOMB_X37_Y32_N8 5 " "Info: 13: + IC(0.662 ns) + CELL(0.271 ns) = 5.623 ns; Loc. = LCCOMB_X37_Y32_N8; Fanout = 5; COMB Node = 'count12~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { Add9~18 count12~23 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.393 ns) 6.701 ns Add10~19 14 COMB LCCOMB_X35_Y32_N22 2 " "Info: 14: + IC(0.685 ns) + CELL(0.393 ns) = 6.701 ns; Loc. = LCCOMB_X35_Y32_N22; Fanout = 2; COMB Node = 'Add10~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { count12~23 Add10~19 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 733 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.111 ns Add10~20 15 COMB LCCOMB_X35_Y32_N24 1 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 7.111 ns; Loc. = LCCOMB_X35_Y32_N24; Fanout = 1; COMB Node = 'Add10~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add10~19 Add10~20 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 733 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 7.634 ns count12~35 16 COMB LCCOMB_X35_Y32_N30 4 " "Info: 16: + IC(0.248 ns) + CELL(0.275 ns) = 7.634 ns; Loc. = LCCOMB_X35_Y32_N30; Fanout = 4; COMB Node = 'count12~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Add10~20 count12~35 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.275 ns) 8.938 ns Equal78~2 17 COMB LCCOMB_X36_Y33_N24 1 " "Info: 17: + IC(1.029 ns) + CELL(0.275 ns) = 8.938 ns; Loc. = LCCOMB_X36_Y33_N24; Fanout = 1; COMB Node = 'Equal78~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { count12~35 Equal78~2 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 736 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 9.460 ns count12~36 18 COMB LCCOMB_X36_Y33_N28 5 " "Info: 18: + IC(0.247 ns) + CELL(0.275 ns) = 9.460 ns; Loc. = LCCOMB_X36_Y33_N28; Fanout = 5; COMB Node = 'count12~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Equal78~2 count12~36 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.150 ns) 10.303 ns count12~42 19 COMB LCCOMB_X33_Y33_N8 4 " "Info: 19: + IC(0.693 ns) + CELL(0.150 ns) = 10.303 ns; Loc. = LCCOMB_X33_Y33_N8; Fanout = 4; COMB Node = 'count12~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { count12~36 count12~42 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.416 ns) 10.991 ns Equal80~1 20 COMB LCCOMB_X33_Y33_N28 1 " "Info: 20: + IC(0.272 ns) + CELL(0.416 ns) = 10.991 ns; Loc. = LCCOMB_X33_Y33_N28; Fanout = 1; COMB Node = 'Equal80~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { count12~42 Equal80~1 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 742 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.275 ns) 11.987 ns Equal80~3 21 COMB LCCOMB_X34_Y33_N26 7 " "Info: 21: + IC(0.721 ns) + CELL(0.275 ns) = 11.987 ns; Loc. = LCCOMB_X34_Y33_N26; Fanout = 7; COMB Node = 'Equal80~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { Equal80~1 Equal80~3 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 742 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.275 ns) 12.750 ns count12~57 22 COMB LCCOMB_X33_Y33_N4 4 " "Info: 22: + IC(0.488 ns) + CELL(0.275 ns) = 12.750 ns; Loc. = LCCOMB_X33_Y33_N4; Fanout = 4; COMB Node = 'count12~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { Equal80~3 count12~57 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.393 ns) 13.611 ns Add13~3 23 COMB LCCOMB_X34_Y33_N4 2 " "Info: 23: + IC(0.468 ns) + CELL(0.393 ns) = 13.611 ns; Loc. = LCCOMB_X34_Y33_N4; Fanout = 2; COMB Node = 'Add13~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { count12~57 Add13~3 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.682 ns Add13~5 24 COMB LCCOMB_X34_Y33_N6 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 13.682 ns; Loc. = LCCOMB_X34_Y33_N6; Fanout = 2; COMB Node = 'Add13~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add13~3 Add13~5 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.753 ns Add13~7 25 COMB LCCOMB_X34_Y33_N8 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 13.753 ns; Loc. = LCCOMB_X34_Y33_N8; Fanout = 2; COMB Node = 'Add13~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add13~5 Add13~7 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.824 ns Add13~9 26 COMB LCCOMB_X34_Y33_N10 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 13.824 ns; Loc. = LCCOMB_X34_Y33_N10; Fanout = 2; COMB Node = 'Add13~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add13~7 Add13~9 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.895 ns Add13~11 27 COMB LCCOMB_X34_Y33_N12 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 13.895 ns; Loc. = LCCOMB_X34_Y33_N12; Fanout = 2; COMB Node = 'Add13~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add13~9 Add13~11 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 14.054 ns Add13~13 28 COMB LCCOMB_X34_Y33_N14 2 " "Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 14.054 ns; Loc. = LCCOMB_X34_Y33_N14; Fanout = 2; COMB Node = 'Add13~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add13~11 Add13~13 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.125 ns Add13~15 29 COMB LCCOMB_X34_Y33_N16 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 14.125 ns; Loc. = LCCOMB_X34_Y33_N16; Fanout = 2; COMB Node = 'Add13~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add13~13 Add13~15 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.196 ns Add13~17 30 COMB LCCOMB_X34_Y33_N18 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 14.196 ns; Loc. = LCCOMB_X34_Y33_N18; Fanout = 2; COMB Node = 'Add13~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add13~15 Add13~17 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.267 ns Add13~19 31 COMB LCCOMB_X34_Y33_N20 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 14.267 ns; Loc. = LCCOMB_X34_Y33_N20; Fanout = 2; COMB Node = 'Add13~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add13~17 Add13~19 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.338 ns Add13~21 32 COMB LCCOMB_X34_Y33_N22 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 14.338 ns; Loc. = LCCOMB_X34_Y33_N22; Fanout = 1; COMB Node = 'Add13~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add13~19 Add13~21 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.748 ns Add13~22 33 COMB LCCOMB_X34_Y33_N24 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 14.748 ns; Loc. = LCCOMB_X34_Y33_N24; Fanout = 1; COMB Node = 'Add13~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add13~21 Add13~22 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 751 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.150 ns) 15.851 ns count12~73 34 COMB LCCOMB_X36_Y30_N18 3 " "Info: 34: + IC(0.953 ns) + CELL(0.150 ns) = 15.851 ns; Loc. = LCCOMB_X36_Y30_N18; Fanout = 3; COMB Node = 'count12~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { Add13~22 count12~73 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.275 ns) 16.812 ns Equal84~2 35 COMB LCCOMB_X33_Y30_N0 1 " "Info: 35: + IC(0.686 ns) + CELL(0.275 ns) = 16.812 ns; Loc. = LCCOMB_X33_Y30_N0; Fanout = 1; COMB Node = 'Equal84~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { count12~73 Equal84~2 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 754 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 17.483 ns count12~77 36 COMB LCCOMB_X33_Y30_N2 6 " "Info: 36: + IC(0.251 ns) + CELL(0.420 ns) = 17.483 ns; Loc. = LCCOMB_X33_Y30_N2; Fanout = 6; COMB Node = 'count12~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { Equal84~2 count12~77 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.150 ns) 18.503 ns count12~82 37 COMB LCCOMB_X32_Y31_N18 6 " "Info: 37: + IC(0.870 ns) + CELL(0.150 ns) = 18.503 ns; Loc. = LCCOMB_X32_Y31_N18; Fanout = 6; COMB Node = 'count12~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { count12~77 count12~82 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.485 ns) 19.858 ns Add15~9 38 COMB LCCOMB_X33_Y30_N14 2 " "Info: 38: + IC(0.870 ns) + CELL(0.485 ns) = 19.858 ns; Loc. = LCCOMB_X33_Y30_N14; Fanout = 2; COMB Node = 'Add15~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { count12~82 Add15~9 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.929 ns Add15~11 39 COMB LCCOMB_X33_Y30_N16 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 19.929 ns; Loc. = LCCOMB_X33_Y30_N16; Fanout = 2; COMB Node = 'Add15~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add15~9 Add15~11 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.000 ns Add15~13 40 COMB LCCOMB_X33_Y30_N18 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 20.000 ns; Loc. = LCCOMB_X33_Y30_N18; Fanout = 2; COMB Node = 'Add15~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add15~11 Add15~13 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.071 ns Add15~15 41 COMB LCCOMB_X33_Y30_N20 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 20.071 ns; Loc. = LCCOMB_X33_Y30_N20; Fanout = 2; COMB Node = 'Add15~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add15~13 Add15~15 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.142 ns Add15~17 42 COMB LCCOMB_X33_Y30_N22 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 20.142 ns; Loc. = LCCOMB_X33_Y30_N22; Fanout = 2; COMB Node = 'Add15~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add15~15 Add15~17 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.213 ns Add15~19 43 COMB LCCOMB_X33_Y30_N24 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 20.213 ns; Loc. = LCCOMB_X33_Y30_N24; Fanout = 2; COMB Node = 'Add15~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add15~17 Add15~19 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.284 ns Add15~21 44 COMB LCCOMB_X33_Y30_N26 1 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 20.284 ns; Loc. = LCCOMB_X33_Y30_N26; Fanout = 1; COMB Node = 'Add15~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add15~19 Add15~21 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.694 ns Add15~22 45 COMB LCCOMB_X33_Y30_N28 1 " "Info: 45: + IC(0.000 ns) + CELL(0.410 ns) = 20.694 ns; Loc. = LCCOMB_X33_Y30_N28; Fanout = 1; COMB Node = 'Add15~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add15~21 Add15~22 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 763 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.150 ns) 21.301 ns count12~99 46 COMB LCCOMB_X32_Y30_N18 4 " "Info: 46: + IC(0.457 ns) + CELL(0.150 ns) = 21.301 ns; Loc. = LCCOMB_X32_Y30_N18; Fanout = 4; COMB Node = 'count12~99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { Add15~22 count12~99 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.275 ns) 22.312 ns Equal88~2 47 COMB LCCOMB_X34_Y30_N28 1 " "Info: 47: + IC(0.736 ns) + CELL(0.275 ns) = 22.312 ns; Loc. = LCCOMB_X34_Y30_N28; Fanout = 1; COMB Node = 'Equal88~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { count12~99 Equal88~2 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 22.707 ns Equal88~3 48 COMB LCCOMB_X34_Y30_N6 1 " "Info: 48: + IC(0.245 ns) + CELL(0.150 ns) = 22.707 ns; Loc. = LCCOMB_X34_Y30_N6; Fanout = 1; COMB Node = 'Equal88~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Equal88~2 Equal88~3 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.150 ns) 23.525 ns count12~113 49 COMB LCCOMB_X32_Y30_N6 1 " "Info: 49: + IC(0.668 ns) + CELL(0.150 ns) = 23.525 ns; Loc. = LCCOMB_X32_Y30_N6; Fanout = 1; COMB Node = 'count12~113'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { Equal88~3 count12~113 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.150 ns) 24.417 ns count12~114 50 COMB LCCOMB_X31_Y31_N0 4 " "Info: 50: + IC(0.742 ns) + CELL(0.150 ns) = 24.417 ns; Loc. = LCCOMB_X31_Y31_N0; Fanout = 4; COMB Node = 'count12~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { count12~113 count12~114 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.393 ns) 25.065 ns Add17~5 51 COMB LCCOMB_X31_Y31_N6 2 " "Info: 51: + IC(0.255 ns) + CELL(0.393 ns) = 25.065 ns; Loc. = LCCOMB_X31_Y31_N6; Fanout = 2; COMB Node = 'Add17~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { count12~114 Add17~5 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 775 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.136 ns Add17~7 52 COMB LCCOMB_X31_Y31_N8 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 25.136 ns; Loc. = LCCOMB_X31_Y31_N8; Fanout = 2; COMB Node = 'Add17~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add17~5 Add17~7 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 775 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.207 ns Add17~9 53 COMB LCCOMB_X31_Y31_N10 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 25.207 ns; Loc. = LCCOMB_X31_Y31_N10; Fanout = 2; COMB Node = 'Add17~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add17~7 Add17~9 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 775 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.278 ns Add17~11 54 COMB LCCOMB_X31_Y31_N12 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 25.278 ns; Loc. = LCCOMB_X31_Y31_N12; Fanout = 2; COMB Node = 'Add17~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add17~9 Add17~11 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 775 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 25.437 ns Add17~13 55 COMB LCCOMB_X31_Y31_N14 2 " "Info: 55: + IC(0.000 ns) + CELL(0.159 ns) = 25.437 ns; Loc. = LCCOMB_X31_Y31_N14; Fanout = 2; COMB Node = 'Add17~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add17~11 Add17~13 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 775 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.508 ns Add17~15 56 COMB LCCOMB_X31_Y31_N16 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 25.508 ns; Loc. = LCCOMB_X31_Y31_N16; Fanout = 2; COMB Node = 'Add17~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add17~13 Add17~15 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 775 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.579 ns Add17~17 57 COMB LCCOMB_X31_Y31_N18 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 25.579 ns; Loc. = LCCOMB_X31_Y31_N18; Fanout = 2; COMB Node = 'Add17~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add17~15 Add17~17 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 775 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 25.989 ns Add17~18 58 COMB LCCOMB_X31_Y31_N20 1 " "Info: 58: + IC(0.000 ns) + CELL(0.410 ns) = 25.989 ns; Loc. = LCCOMB_X31_Y31_N20; Fanout = 1; COMB Node = 'Add17~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add17~17 Add17~18 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 775 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.271 ns) 26.704 ns count12~131 59 COMB LCCOMB_X32_Y31_N10 4 " "Info: 59: + IC(0.444 ns) + CELL(0.271 ns) = 26.704 ns; Loc. = LCCOMB_X32_Y31_N10; Fanout = 4; COMB Node = 'count12~131'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { Add17~18 count12~131 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.275 ns) 27.680 ns Equal92~1 60 COMB LCCOMB_X30_Y31_N8 1 " "Info: 60: + IC(0.701 ns) + CELL(0.275 ns) = 27.680 ns; Loc. = LCCOMB_X30_Y31_N8; Fanout = 1; COMB Node = 'Equal92~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { count12~131 Equal92~1 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 778 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 28.209 ns Equal92~2 61 COMB LCCOMB_X30_Y31_N10 3 " "Info: 61: + IC(0.254 ns) + CELL(0.275 ns) = 28.209 ns; Loc. = LCCOMB_X30_Y31_N10; Fanout = 3; COMB Node = 'Equal92~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Equal92~1 Equal92~2 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 778 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 28.613 ns count12~132 62 COMB LCCOMB_X30_Y31_N12 5 " "Info: 62: + IC(0.254 ns) + CELL(0.150 ns) = 28.613 ns; Loc. = LCCOMB_X30_Y31_N12; Fanout = 5; COMB Node = 'count12~132'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Equal92~2 count12~132 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 29.018 ns count12~139 63 COMB LCCOMB_X30_Y31_N22 4 " "Info: 63: + IC(0.255 ns) + CELL(0.150 ns) = 29.018 ns; Loc. = LCCOMB_X30_Y31_N22; Fanout = 4; COMB Node = 'count12~139'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { count12~132 count12~139 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.414 ns) 30.189 ns Add19~5 64 COMB LCCOMB_X29_Y30_N10 2 " "Info: 64: + IC(0.757 ns) + CELL(0.414 ns) = 30.189 ns; Loc. = LCCOMB_X29_Y30_N10; Fanout = 2; COMB Node = 'Add19~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { count12~139 Add19~5 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 787 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.260 ns Add19~7 65 COMB LCCOMB_X29_Y30_N12 2 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 30.260 ns; Loc. = LCCOMB_X29_Y30_N12; Fanout = 2; COMB Node = 'Add19~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add19~5 Add19~7 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 787 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 30.419 ns Add19~9 66 COMB LCCOMB_X29_Y30_N14 2 " "Info: 66: + IC(0.000 ns) + CELL(0.159 ns) = 30.419 ns; Loc. = LCCOMB_X29_Y30_N14; Fanout = 2; COMB Node = 'Add19~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add19~7 Add19~9 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 787 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.490 ns Add19~11 67 COMB LCCOMB_X29_Y30_N16 2 " "Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 30.490 ns; Loc. = LCCOMB_X29_Y30_N16; Fanout = 2; COMB Node = 'Add19~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add19~9 Add19~11 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 787 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.561 ns Add19~13 68 COMB LCCOMB_X29_Y30_N18 2 " "Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 30.561 ns; Loc. = LCCOMB_X29_Y30_N18; Fanout = 2; COMB Node = 'Add19~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add19~11 Add19~13 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 787 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.632 ns Add19~15 69 COMB LCCOMB_X29_Y30_N20 2 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 30.632 ns; Loc. = LCCOMB_X29_Y30_N20; Fanout = 2; COMB Node = 'Add19~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add19~13 Add19~15 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 787 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.703 ns Add19~17 70 COMB LCCOMB_X29_Y30_N22 2 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 30.703 ns; Loc. = LCCOMB_X29_Y30_N22; Fanout = 2; COMB Node = 'Add19~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add19~15 Add19~17 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 787 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 31.113 ns Add19~18 71 COMB LCCOMB_X29_Y30_N24 1 " "Info: 71: + IC(0.000 ns) + CELL(0.410 ns) = 31.113 ns; Loc. = LCCOMB_X29_Y30_N24; Fanout = 1; COMB Node = 'Add19~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add19~17 Add19~18 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 787 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.150 ns) 32.203 ns count12~156 72 COMB LCCOMB_X32_Y31_N22 4 " "Info: 72: + IC(0.940 ns) + CELL(0.150 ns) = 32.203 ns; Loc. = LCCOMB_X32_Y31_N22; Fanout = 4; COMB Node = 'count12~156'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { Add19~18 count12~156 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.275 ns) 33.472 ns count12\[2\]~164 73 COMB LCCOMB_X29_Y29_N4 1 " "Info: 73: + IC(0.994 ns) + CELL(0.275 ns) = 33.472 ns; Loc. = LCCOMB_X29_Y29_N4; Fanout = 1; COMB Node = 'count12\[2\]~164'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { count12~156 count12[2]~164 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 716 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.275 ns) 33.991 ns count12~165 74 COMB LCCOMB_X29_Y29_N6 12 " "Info: 74: + IC(0.244 ns) + CELL(0.275 ns) = 33.991 ns; Loc. = LCCOMB_X29_Y29_N6; Fanout = 12; COMB Node = 'count12~165'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { count12[2]~164 count12~165 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.271 ns) 35.242 ns count12~168 75 COMB LCCOMB_X32_Y31_N8 1 " "Info: 75: + IC(0.980 ns) + CELL(0.271 ns) = 35.242 ns; Loc. = LCCOMB_X32_Y31_N8; Fanout = 1; COMB Node = 'count12~168'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { count12~165 count12~168 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 35.326 ns count12\[9\] 76 REG LCFF_X32_Y31_N9 4 " "Info: 76: + IC(0.000 ns) + CELL(0.084 ns) = 35.326 ns; Loc. = LCFF_X32_Y31_N9; Fanout = 4; REG Node = 'count12\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count12~168 count12[9] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 716 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.809 ns ( 41.92 % ) " "Info: Total cell delay = 14.809 ns ( 41.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.517 ns ( 58.08 % ) " "Info: Total interconnect delay = 20.517 ns ( 58.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.326 ns" { Octave[10] Equal83~0 Equal71~0 count12~0 count12~6 Add9~7 Add9~9 Add9~11 Add9~13 Add9~15 Add9~17 Add9~18 count12~23 Add10~19 Add10~20 count12~35 Equal78~2 count12~36 count12~42 Equal80~1 Equal80~3 count12~57 Add13~3 Add13~5 Add13~7 Add13~9 Add13~11 Add13~13 Add13~15 Add13~17 Add13~19 Add13~21 Add13~22 count12~73 Equal84~2 count12~77 count12~82 Add15~9 Add15~11 Add15~13 Add15~15 Add15~17 Add15~19 Add15~21 Add15~22 count12~99 Equal88~2 Equal88~3 count12~113 count12~114 Add17~5 Add17~7 Add17~9 Add17~11 Add17~13 Add17~15 Add17~17 Add17~18 count12~131 Equal92~1 Equal92~2 count12~132 count12~139 Add19~5 Add19~7 Add19~9 Add19~11 Add19~13 Add19~15 Add19~17 Add19~18 count12~156 count12[2]~164 count12~165 count12~168 count12[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "35.326 ns" { Octave[10] {} Equal83~0 {} Equal71~0 {} count12~0 {} count12~6 {} Add9~7 {} Add9~9 {} Add9~11 {} Add9~13 {} Add9~15 {} Add9~17 {} Add9~18 {} count12~23 {} Add10~19 {} Add10~20 {} count12~35 {} Equal78~2 {} count12~36 {} count12~42 {} Equal80~1 {} Equal80~3 {} count12~57 {} Add13~3 {} Add13~5 {} Add13~7 {} Add13~9 {} Add13~11 {} Add13~13 {} Add13~15 {} Add13~17 {} Add13~19 {} Add13~21 {} Add13~22 {} count12~73 {} Equal84~2 {} count12~77 {} count12~82 {} Add15~9 {} Add15~11 {} Add15~13 {} Add15~15 {} Add15~17 {} Add15~19 {} Add15~21 {} Add15~22 {} count12~99 {} Equal88~2 {} Equal88~3 {} count12~113 {} count12~114 {} Add17~5 {} Add17~7 {} Add17~9 {} Add17~11 {} Add17~13 {} Add17~15 {} Add17~17 {} Add17~18 {} count12~131 {} Equal92~1 {} Equal92~2 {} count12~132 {} count12~139 {} Add19~5 {} Add19~7 {} Add19~9 {} Add19~11 {} Add19~13 {} Add19~15 {} Add19~17 {} Add19~18 {} count12~156 {} count12[2]~164 {} count12~165 {} count12~168 {} count12[9] {} } { 0.000ns 0.490ns 0.268ns 0.677ns 0.261ns 0.752ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.662ns 0.685ns 0.000ns 0.248ns 1.029ns 0.247ns 0.693ns 0.272ns 0.721ns 0.488ns 0.468ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.953ns 0.686ns 0.251ns 0.870ns 0.870ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.457ns 0.736ns 0.245ns 0.668ns 0.742ns 0.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.444ns 0.701ns 0.254ns 0.254ns 0.255ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.940ns 0.994ns 0.244ns 0.980ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.275ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.410ns 0.275ns 0.275ns 0.275ns 0.150ns 0.416ns 0.275ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.275ns 0.420ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.271ns 0.275ns 0.275ns 0.150ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.275ns 0.275ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.027 ns - Smallest " "Info: - Smallest clock skew is 0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 6.621 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 6.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.787 ns) 2.379 ns AUD_XCK~reg0 2 REG LCFF_X30_Y35_N7 4 " "Info: 2: + IC(0.613 ns) + CELL(0.787 ns) = 2.379 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 4; REG Node = 'AUD_XCK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CLOCK_27 AUD_XCK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 69 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.787 ns) 3.865 ns AUD_BCLK~reg0 3 REG LCFF_X28_Y35_N27 3 " "Info: 3: + IC(0.699 ns) + CELL(0.787 ns) = 3.865 ns; Loc. = LCFF_X28_Y35_N27; Fanout = 3; REG Node = 'AUD_BCLK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { AUD_XCK~reg0 AUD_BCLK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 89 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.000 ns) 5.059 ns AUD_BCLK~reg0clkctrl 4 COMB CLKCTRL_G10 32 " "Info: 4: + IC(1.194 ns) + CELL(0.000 ns) = 5.059 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'AUD_BCLK~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 6.621 ns count12\[9\] 5 REG LCFF_X32_Y31_N9 4 " "Info: 5: + IC(1.025 ns) + CELL(0.537 ns) = 6.621 ns; Loc. = LCFF_X32_Y31_N9; Fanout = 4; REG Node = 'count12\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { AUD_BCLK~reg0clkctrl count12[9] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 716 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 46.67 % ) " "Info: Total cell delay = 3.090 ns ( 46.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.531 ns ( 53.33 % ) " "Info: Total interconnect delay = 3.531 ns ( 53.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.621 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl count12[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.621 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} count12[9] {} } { 0.000ns 0.000ns 0.613ns 0.699ns 1.194ns 1.025ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 6.594 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 6.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.787 ns) 2.379 ns AUD_XCK~reg0 2 REG LCFF_X30_Y35_N7 4 " "Info: 2: + IC(0.613 ns) + CELL(0.787 ns) = 2.379 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 4; REG Node = 'AUD_XCK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CLOCK_27 AUD_XCK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 69 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.787 ns) 3.865 ns AUD_BCLK~reg0 3 REG LCFF_X28_Y35_N27 3 " "Info: 3: + IC(0.699 ns) + CELL(0.787 ns) = 3.865 ns; Loc. = LCFF_X28_Y35_N27; Fanout = 3; REG Node = 'AUD_BCLK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { AUD_XCK~reg0 AUD_BCLK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 89 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.000 ns) 5.059 ns AUD_BCLK~reg0clkctrl 4 COMB CLKCTRL_G10 32 " "Info: 4: + IC(1.194 ns) + CELL(0.000 ns) = 5.059 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'AUD_BCLK~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 6.594 ns Octave\[10\] 5 REG LCFF_X37_Y30_N15 4 " "Info: 5: + IC(0.998 ns) + CELL(0.537 ns) = 6.594 ns; Loc. = LCFF_X37_Y30_N15; Fanout = 4; REG Node = 'Octave\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { AUD_BCLK~reg0clkctrl Octave[10] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 46.86 % ) " "Info: Total cell delay = 3.090 ns ( 46.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.504 ns ( 53.14 % ) " "Info: Total interconnect delay = 3.504 ns ( 53.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.594 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.594 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[10] {} } { 0.000ns 0.000ns 0.613ns 0.699ns 1.194ns 0.998ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.621 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl count12[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.621 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} count12[9] {} } { 0.000ns 0.000ns 0.613ns 0.699ns 1.194ns 1.025ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.594 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.594 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[10] {} } { 0.000ns 0.000ns 0.613ns 0.699ns 1.194ns 0.998ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 121 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 716 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 121 -1 0 } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 716 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.326 ns" { Octave[10] Equal83~0 Equal71~0 count12~0 count12~6 Add9~7 Add9~9 Add9~11 Add9~13 Add9~15 Add9~17 Add9~18 count12~23 Add10~19 Add10~20 count12~35 Equal78~2 count12~36 count12~42 Equal80~1 Equal80~3 count12~57 Add13~3 Add13~5 Add13~7 Add13~9 Add13~11 Add13~13 Add13~15 Add13~17 Add13~19 Add13~21 Add13~22 count12~73 Equal84~2 count12~77 count12~82 Add15~9 Add15~11 Add15~13 Add15~15 Add15~17 Add15~19 Add15~21 Add15~22 count12~99 Equal88~2 Equal88~3 count12~113 count12~114 Add17~5 Add17~7 Add17~9 Add17~11 Add17~13 Add17~15 Add17~17 Add17~18 count12~131 Equal92~1 Equal92~2 count12~132 count12~139 Add19~5 Add19~7 Add19~9 Add19~11 Add19~13 Add19~15 Add19~17 Add19~18 count12~156 count12[2]~164 count12~165 count12~168 count12[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "35.326 ns" { Octave[10] {} Equal83~0 {} Equal71~0 {} count12~0 {} count12~6 {} Add9~7 {} Add9~9 {} Add9~11 {} Add9~13 {} Add9~15 {} Add9~17 {} Add9~18 {} count12~23 {} Add10~19 {} Add10~20 {} count12~35 {} Equal78~2 {} count12~36 {} count12~42 {} Equal80~1 {} Equal80~3 {} count12~57 {} Add13~3 {} Add13~5 {} Add13~7 {} Add13~9 {} Add13~11 {} Add13~13 {} Add13~15 {} Add13~17 {} Add13~19 {} Add13~21 {} Add13~22 {} count12~73 {} Equal84~2 {} count12~77 {} count12~82 {} Add15~9 {} Add15~11 {} Add15~13 {} Add15~15 {} Add15~17 {} Add15~19 {} Add15~21 {} Add15~22 {} count12~99 {} Equal88~2 {} Equal88~3 {} count12~113 {} count12~114 {} Add17~5 {} Add17~7 {} Add17~9 {} Add17~11 {} Add17~13 {} Add17~15 {} Add17~17 {} Add17~18 {} count12~131 {} Equal92~1 {} Equal92~2 {} count12~132 {} count12~139 {} Add19~5 {} Add19~7 {} Add19~9 {} Add19~11 {} Add19~13 {} Add19~15 {} Add19~17 {} Add19~18 {} count12~156 {} count12[2]~164 {} count12~165 {} count12~168 {} count12[9] {} } { 0.000ns 0.490ns 0.268ns 0.677ns 0.261ns 0.752ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.662ns 0.685ns 0.000ns 0.248ns 1.029ns 0.247ns 0.693ns 0.272ns 0.721ns 0.488ns 0.468ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.953ns 0.686ns 0.251ns 0.870ns 0.870ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.457ns 0.736ns 0.245ns 0.668ns 0.742ns 0.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.444ns 0.701ns 0.254ns 0.254ns 0.255ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.940ns 0.994ns 0.244ns 0.980ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.275ns 0.150ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.410ns 0.275ns 0.275ns 0.275ns 0.150ns 0.416ns 0.275ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.275ns 0.420ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.271ns 0.275ns 0.275ns 0.150ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.275ns 0.275ns 0.271ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.621 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl count12[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.621 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} count12[9] {} } { 0.000ns 0.000ns 0.613ns 0.699ns 1.194ns 1.025ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.594 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.594 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[10] {} } { 0.000ns 0.000ns 0.613ns 0.699ns 1.194ns 0.998ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[3\] register register count2\[0\] count2\[1\] 450.05 MHz Internal " "Info: Clock \"KEY\[3\]\" Internal fmax is restricted to 450.05 MHz between source register \"count2\[0\]\" and destination register \"count2\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.536 ns + Longest register register " "Info: + Longest register to register delay is 0.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count2\[0\] 1 REG LCFF_X45_Y1_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y1_N1; Fanout = 7; REG Node = 'count2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count2[0] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.150 ns) 0.452 ns count2\[1\]~0 2 COMB LCCOMB_X45_Y1_N2 1 " "Info: 2: + IC(0.302 ns) + CELL(0.150 ns) = 0.452 ns; Loc. = LCCOMB_X45_Y1_N2; Fanout = 1; COMB Node = 'count2\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { count2[0] count2[1]~0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.536 ns count2\[1\] 3 REG LCFF_X45_Y1_N3 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.536 ns; Loc. = LCFF_X45_Y1_N3; Fanout = 7; REG Node = 'count2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count2[1]~0 count2[1] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.66 % ) " "Info: Total cell delay = 0.234 ns ( 43.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.302 ns ( 56.34 % ) " "Info: Total interconnect delay = 0.302 ns ( 56.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { count2[0] count2[1]~0 count2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.536 ns" { count2[0] {} count2[1]~0 {} count2[1] {} } { 0.000ns 0.302ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] destination 2.671 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[3\]\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns KEY\[3\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'KEY\[3\]~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { KEY[3] KEY[3]~clk_delay_ctrl } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns KEY\[3\]~clkctrl 3 COMB CLKCTRL_G7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'KEY\[3\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[3]~clk_delay_ctrl KEY[3]~clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.671 ns count2\[1\] 4 REG LCFF_X45_Y1_N3 7 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X45_Y1_N3; Fanout = 7; REG Node = 'count2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { KEY[3]~clkctrl count2[1] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 58.18 % ) " "Info: Total cell delay = 1.554 ns ( 58.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 41.82 % ) " "Info: Total interconnect delay = 1.117 ns ( 41.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl count2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} count2[1] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.026ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] source 2.671 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[3\]\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns KEY\[3\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'KEY\[3\]~clk_delay_ctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { KEY[3] KEY[3]~clk_delay_ctrl } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns KEY\[3\]~clkctrl 3 COMB CLKCTRL_G7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'KEY\[3\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[3]~clk_delay_ctrl KEY[3]~clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.671 ns count2\[0\] 4 REG LCFF_X45_Y1_N1 7 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X45_Y1_N1; Fanout = 7; REG Node = 'count2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { KEY[3]~clkctrl count2[0] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 58.18 % ) " "Info: Total cell delay = 1.554 ns ( 58.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 41.82 % ) " "Info: Total interconnect delay = 1.117 ns ( 41.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl count2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} count2[0] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.026ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl count2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} count2[1] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.026ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl count2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} count2[0] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.026ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 822 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 822 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { count2[0] count2[1]~0 count2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.536 ns" { count2[0] {} count2[1]~0 {} count2[1] {} } { 0.000ns 0.302ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl count2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} count2[1] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.026ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl count2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} count2[0] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.026ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { count2[1] {} } {  } {  } "" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 822 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_27 13 " "Warning: Circuit may not operate. Detected 13 non-operational path(s) clocked by clock \"CLOCK_27\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Notas\[5\] Octave\[5\] CLOCK_27 2.012 ns " "Info: Found hold time violation between source  pin or register \"Notas\[5\]\" and destination pin or register \"Octave\[5\]\" for clock \"CLOCK_27\" (Hold time is 2.012 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.953 ns + Largest " "Info: + Largest clock skew is 3.953 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 6.590 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 6.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.787 ns) 2.379 ns AUD_XCK~reg0 2 REG LCFF_X30_Y35_N7 4 " "Info: 2: + IC(0.613 ns) + CELL(0.787 ns) = 2.379 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 4; REG Node = 'AUD_XCK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CLOCK_27 AUD_XCK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 69 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.787 ns) 3.865 ns AUD_BCLK~reg0 3 REG LCFF_X28_Y35_N27 3 " "Info: 3: + IC(0.699 ns) + CELL(0.787 ns) = 3.865 ns; Loc. = LCFF_X28_Y35_N27; Fanout = 3; REG Node = 'AUD_BCLK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { AUD_XCK~reg0 AUD_BCLK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 89 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.000 ns) 5.059 ns AUD_BCLK~reg0clkctrl 4 COMB CLKCTRL_G10 32 " "Info: 4: + IC(1.194 ns) + CELL(0.000 ns) = 5.059 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'AUD_BCLK~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 6.590 ns Octave\[5\] 5 REG LCFF_X36_Y30_N17 8 " "Info: 5: + IC(0.994 ns) + CELL(0.537 ns) = 6.590 ns; Loc. = LCFF_X36_Y30_N17; Fanout = 8; REG Node = 'Octave\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { AUD_BCLK~reg0clkctrl Octave[5] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 46.89 % ) " "Info: Total cell delay = 3.090 ns ( 46.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 53.11 % ) " "Info: Total interconnect delay = 3.500 ns ( 53.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.590 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.590 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[5] {} } { 0.000ns 0.000ns 0.613ns 0.699ns 1.194ns 0.994ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.637 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 176 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 176; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.637 ns Notas\[5\] 3 REG LCFF_X35_Y18_N11 3 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X35_Y18_N11; Fanout = 3; REG Node = 'Notas\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { CLOCK_27~clkctrl Notas[5] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.49 % ) " "Info: Total cell delay = 1.516 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.121 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { CLOCK_27 CLOCK_27~clkctrl Notas[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} Notas[5] {} } { 0.000ns 0.000ns 0.113ns 1.008ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.590 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.590 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[5] {} } { 0.000ns 0.000ns 0.613ns 0.699ns 1.194ns 0.994ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { CLOCK_27 CLOCK_27~clkctrl Notas[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} Notas[5] {} } { 0.000ns 0.000ns 0.113ns 1.008ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 132 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.957 ns - Shortest register register " "Info: - Shortest register to register delay is 1.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Notas\[5\] 1 REG LCFF_X35_Y18_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y18_N11; Fanout = 3; REG Node = 'Notas\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Notas[5] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.437 ns) 1.873 ns Octave~5 2 COMB LCCOMB_X36_Y30_N16 1 " "Info: 2: + IC(1.436 ns) + CELL(0.437 ns) = 1.873 ns; Loc. = LCCOMB_X36_Y30_N16; Fanout = 1; COMB Node = 'Octave~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { Notas[5] Octave~5 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.957 ns Octave\[5\] 3 REG LCFF_X36_Y30_N17 8 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.957 ns; Loc. = LCFF_X36_Y30_N17; Fanout = 8; REG Node = 'Octave\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Octave~5 Octave[5] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.521 ns ( 26.62 % ) " "Info: Total cell delay = 0.521 ns ( 26.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.436 ns ( 73.38 % ) " "Info: Total interconnect delay = 1.436 ns ( 73.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.957 ns" { Notas[5] Octave~5 Octave[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.957 ns" { Notas[5] {} Octave~5 {} Octave[5] {} } { 0.000ns 1.436ns 0.000ns } { 0.000ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 121 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 132 -1 0 } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 121 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.590 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.590 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[5] {} } { 0.000ns 0.000ns 0.613ns 0.699ns 1.194ns 0.994ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { CLOCK_27 CLOCK_27~clkctrl Notas[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} Notas[5] {} } { 0.000ns 0.000ns 0.113ns 1.008ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.957 ns" { Notas[5] Octave~5 Octave[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.957 ns" { Notas[5] {} Octave~5 {} Octave[5] {} } { 0.000ns 1.436ns 0.000ns } { 0.000ns 0.437ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "contador\[2\] SW\[16\] CLOCK_27 10.028 ns register " "Info: tsu for register \"contador\[2\]\" (data pin = \"SW\[16\]\", clock pin = \"CLOCK_27\") is 10.028 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.698 ns + Longest pin register " "Info: + Longest pin to register delay is 12.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 15 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 15; PIN Node = 'SW\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.554 ns) + CELL(0.150 ns) 7.556 ns contador\[1\]~0 2 COMB LCCOMB_X33_Y19_N24 7 " "Info: 2: + IC(6.554 ns) + CELL(0.150 ns) = 7.556 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 7; COMB Node = 'contador\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.704 ns" { SW[16] contador[1]~0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.275 ns) 8.740 ns Equal62~2 3 COMB LCCOMB_X32_Y20_N12 5 " "Info: 3: + IC(0.909 ns) + CELL(0.275 ns) = 8.740 ns; Loc. = LCCOMB_X32_Y20_N12; Fanout = 5; COMB Node = 'Equal62~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { contador[1]~0 Equal62~2 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.275 ns) 9.792 ns newcont\[29\]~38 4 COMB LCCOMB_X32_Y19_N16 3 " "Info: 4: + IC(0.777 ns) + CELL(0.275 ns) = 9.792 ns; Loc. = LCCOMB_X32_Y19_N16; Fanout = 3; COMB Node = 'newcont\[29\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Equal62~2 newcont[29]~38 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.398 ns) 10.457 ns Selector81~0 5 COMB LCCOMB_X32_Y19_N26 3 " "Info: 5: + IC(0.267 ns) + CELL(0.398 ns) = 10.457 ns; Loc. = LCCOMB_X32_Y19_N26; Fanout = 3; COMB Node = 'Selector81~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { newcont[29]~38 Selector81~0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 624 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.420 ns) 11.360 ns Selector79~1 6 COMB LCCOMB_X33_Y19_N28 1 " "Info: 6: + IC(0.483 ns) + CELL(0.420 ns) = 11.360 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'Selector79~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { Selector81~0 Selector79~1 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 624 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.366 ns) 12.698 ns contador\[2\] 7 REG LCFF_X35_Y20_N1 53 " "Info: 7: + IC(0.972 ns) + CELL(0.366 ns) = 12.698 ns; Loc. = LCFF_X35_Y20_N1; Fanout = 53; REG Node = 'contador\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { Selector79~1 contador[2] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 21.55 % ) " "Info: Total cell delay = 2.736 ns ( 21.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.962 ns ( 78.45 % ) " "Info: Total interconnect delay = 9.962 ns ( 78.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.698 ns" { SW[16] contador[1]~0 Equal62~2 newcont[29]~38 Selector81~0 Selector79~1 contador[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.698 ns" { SW[16] {} SW[16]~combout {} contador[1]~0 {} Equal62~2 {} newcont[29]~38 {} Selector81~0 {} Selector79~1 {} contador[2] {} } { 0.000ns 0.000ns 6.554ns 0.909ns 0.777ns 0.267ns 0.483ns 0.972ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.275ns 0.398ns 0.420ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 132 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.634 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to destination register is 2.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 176 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 176; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.634 ns contador\[2\] 3 REG LCFF_X35_Y20_N1 53 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X35_Y20_N1; Fanout = 53; REG Node = 'contador\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { CLOCK_27~clkctrl contador[2] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.56 % ) " "Info: Total cell delay = 1.516 ns ( 57.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 42.44 % ) " "Info: Total interconnect delay = 1.118 ns ( 42.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { CLOCK_27 CLOCK_27~clkctrl contador[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} contador[2] {} } { 0.000ns 0.000ns 0.113ns 1.005ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.698 ns" { SW[16] contador[1]~0 Equal62~2 newcont[29]~38 Selector81~0 Selector79~1 contador[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.698 ns" { SW[16] {} SW[16]~combout {} contador[1]~0 {} Equal62~2 {} newcont[29]~38 {} Selector81~0 {} Selector79~1 {} contador[2] {} } { 0.000ns 0.000ns 6.554ns 0.909ns 0.777ns 0.267ns 0.483ns 0.972ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.275ns 0.398ns 0.420ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { CLOCK_27 CLOCK_27~clkctrl contador[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} contador[2] {} } { 0.000ns 0.000ns 0.113ns 1.005ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 AUD_DACDAT SEL_Count\[2\] 16.041 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"AUD_DACDAT\" through register \"SEL_Count\[2\]\" is 16.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 6.609 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to source register is 6.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.787 ns) 2.379 ns AUD_XCK~reg0 2 REG LCFF_X30_Y35_N7 4 " "Info: 2: + IC(0.613 ns) + CELL(0.787 ns) = 2.379 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 4; REG Node = 'AUD_XCK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CLOCK_27 AUD_XCK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 69 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.787 ns) 3.865 ns AUD_BCLK~reg0 3 REG LCFF_X28_Y35_N27 3 " "Info: 3: + IC(0.699 ns) + CELL(0.787 ns) = 3.865 ns; Loc. = LCFF_X28_Y35_N27; Fanout = 3; REG Node = 'AUD_BCLK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { AUD_XCK~reg0 AUD_BCLK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 89 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.000 ns) 5.059 ns AUD_BCLK~reg0clkctrl 4 COMB CLKCTRL_G10 32 " "Info: 4: + IC(1.194 ns) + CELL(0.000 ns) = 5.059 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'AUD_BCLK~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 6.609 ns SEL_Count\[2\] 5 REG LCFF_X32_Y29_N31 5 " "Info: 5: + IC(1.013 ns) + CELL(0.537 ns) = 6.609 ns; Loc. = LCFF_X32_Y29_N31; Fanout = 5; REG Node = 'SEL_Count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { AUD_BCLK~reg0clkctrl SEL_Count[2] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 829 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 46.75 % ) " "Info: Total cell delay = 3.090 ns ( 46.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.519 ns ( 53.25 % ) " "Info: Total interconnect delay = 3.519 ns ( 53.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.609 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl SEL_Count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.609 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} SEL_Count[2] {} } { 0.000ns 0.000ns 0.613ns 0.699ns 1.194ns 1.013ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 829 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.182 ns + Longest register pin " "Info: + Longest register to pin delay is 9.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SEL_Count\[2\] 1 REG LCFF_X32_Y29_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y29_N31; Fanout = 5; REG Node = 'SEL_Count\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL_Count[2] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 829 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.419 ns) 1.205 ns AUD_DACDAT~2 2 COMB LCCOMB_X32_Y29_N12 2 " "Info: 2: + IC(0.786 ns) + CELL(0.419 ns) = 1.205 ns; Loc. = LCCOMB_X32_Y29_N12; Fanout = 2; COMB Node = 'AUD_DACDAT~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { SEL_Count[2] AUD_DACDAT~2 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.438 ns) 1.936 ns AUD_DACDAT~5 3 COMB LCCOMB_X32_Y29_N24 2 " "Info: 3: + IC(0.293 ns) + CELL(0.438 ns) = 1.936 ns; Loc. = LCCOMB_X32_Y29_N24; Fanout = 2; COMB Node = 'AUD_DACDAT~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { AUD_DACDAT~2 AUD_DACDAT~5 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.438 ns) 2.650 ns AUD_DACDAT~7 4 COMB LCCOMB_X32_Y29_N14 1 " "Info: 4: + IC(0.276 ns) + CELL(0.438 ns) = 2.650 ns; Loc. = LCCOMB_X32_Y29_N14; Fanout = 1; COMB Node = 'AUD_DACDAT~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { AUD_DACDAT~5 AUD_DACDAT~7 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.437 ns) 3.522 ns AUD_DACDAT~8 5 COMB LCCOMB_X32_Y29_N20 1 " "Info: 5: + IC(0.435 ns) + CELL(0.437 ns) = 3.522 ns; Loc. = LCCOMB_X32_Y29_N20; Fanout = 1; COMB Node = 'AUD_DACDAT~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { AUD_DACDAT~7 AUD_DACDAT~8 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.842 ns) + CELL(2.818 ns) 9.182 ns AUD_DACDAT 6 PIN PIN_A4 0 " "Info: 6: + IC(2.842 ns) + CELL(2.818 ns) = 9.182 ns; Loc. = PIN_A4; Fanout = 0; PIN Node = 'AUD_DACDAT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.660 ns" { AUD_DACDAT~8 AUD_DACDAT } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.550 ns ( 49.55 % ) " "Info: Total cell delay = 4.550 ns ( 49.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.632 ns ( 50.45 % ) " "Info: Total interconnect delay = 4.632 ns ( 50.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.182 ns" { SEL_Count[2] AUD_DACDAT~2 AUD_DACDAT~5 AUD_DACDAT~7 AUD_DACDAT~8 AUD_DACDAT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.182 ns" { SEL_Count[2] {} AUD_DACDAT~2 {} AUD_DACDAT~5 {} AUD_DACDAT~7 {} AUD_DACDAT~8 {} AUD_DACDAT {} } { 0.000ns 0.786ns 0.293ns 0.276ns 0.435ns 2.842ns } { 0.000ns 0.419ns 0.438ns 0.438ns 0.437ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.609 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl SEL_Count[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.609 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} SEL_Count[2] {} } { 0.000ns 0.000ns 0.613ns 0.699ns 1.194ns 1.013ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.182 ns" { SEL_Count[2] AUD_DACDAT~2 AUD_DACDAT~5 AUD_DACDAT~7 AUD_DACDAT~8 AUD_DACDAT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.182 ns" { SEL_Count[2] {} AUD_DACDAT~2 {} AUD_DACDAT~5 {} AUD_DACDAT~7 {} AUD_DACDAT~8 {} AUD_DACDAT {} } { 0.000ns 0.786ns 0.293ns 0.276ns 0.435ns 2.842ns } { 0.000ns 0.419ns 0.438ns 0.438ns 0.437ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Octave\[8\] SW\[8\] CLOCK_27 4.093 ns register " "Info: th for register \"Octave\[8\]\" (data pin = \"SW\[8\]\", clock pin = \"CLOCK_27\") is 4.093 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 6.594 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 6.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.787 ns) 2.379 ns AUD_XCK~reg0 2 REG LCFF_X30_Y35_N7 4 " "Info: 2: + IC(0.613 ns) + CELL(0.787 ns) = 2.379 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 4; REG Node = 'AUD_XCK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { CLOCK_27 AUD_XCK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 69 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.787 ns) 3.865 ns AUD_BCLK~reg0 3 REG LCFF_X28_Y35_N27 3 " "Info: 3: + IC(0.699 ns) + CELL(0.787 ns) = 3.865 ns; Loc. = LCFF_X28_Y35_N27; Fanout = 3; REG Node = 'AUD_BCLK~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { AUD_XCK~reg0 AUD_BCLK~reg0 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 89 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.000 ns) 5.059 ns AUD_BCLK~reg0clkctrl 4 COMB CLKCTRL_G10 32 " "Info: 4: + IC(1.194 ns) + CELL(0.000 ns) = 5.059 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'AUD_BCLK~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 6.594 ns Octave\[8\] 5 REG LCFF_X37_Y30_N3 6 " "Info: 5: + IC(0.998 ns) + CELL(0.537 ns) = 6.594 ns; Loc. = LCFF_X37_Y30_N3; Fanout = 6; REG Node = 'Octave\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { AUD_BCLK~reg0clkctrl Octave[8] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 46.86 % ) " "Info: Total cell delay = 3.090 ns ( 46.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.504 ns ( 53.14 % ) " "Info: Total interconnect delay = 3.504 ns ( 53.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.594 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.594 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[8] {} } { 0.000ns 0.000ns 0.613ns 0.699ns 1.194ns 0.998ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 121 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.767 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[8\] 1 PIN PIN_B13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 1; PIN Node = 'SW\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.438 ns) 2.683 ns Octave~8 2 COMB LCCOMB_X37_Y30_N2 1 " "Info: 2: + IC(1.246 ns) + CELL(0.438 ns) = 2.683 ns; Loc. = LCCOMB_X37_Y30_N2; Fanout = 1; COMB Node = 'Octave~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { SW[8] Octave~8 } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.767 ns Octave\[8\] 3 REG LCFF_X37_Y30_N3 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.767 ns; Loc. = LCFF_X37_Y30_N3; Fanout = 6; REG Node = 'Octave\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Octave~8 Octave[8] } "NODE_NAME" } } { "piano.v" "" { Text "C:/Users/aluno/Desktop/mateusaothiagaojonao/TesteGIT/piano.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 54.97 % ) " "Info: Total cell delay = 1.521 ns ( 54.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.246 ns ( 45.03 % ) " "Info: Total interconnect delay = 1.246 ns ( 45.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { SW[8] Octave~8 Octave[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { SW[8] {} SW[8]~combout {} Octave~8 {} Octave[8] {} } { 0.000ns 0.000ns 1.246ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.594 ns" { CLOCK_27 AUD_XCK~reg0 AUD_BCLK~reg0 AUD_BCLK~reg0clkctrl Octave[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.594 ns" { CLOCK_27 {} CLOCK_27~combout {} AUD_XCK~reg0 {} AUD_BCLK~reg0 {} AUD_BCLK~reg0clkctrl {} Octave[8] {} } { 0.000ns 0.000ns 0.613ns 0.699ns 1.194ns 0.998ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { SW[8] Octave~8 Octave[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { SW[8] {} SW[8]~combout {} Octave~8 {} Octave[8] {} } { 0.000ns 0.000ns 1.246ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 13:57:00 2018 " "Info: Processing ended: Mon May 21 13:57:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
