#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec  4 00:41:30 2024
# Process ID: 20996
# Current directory: C:/6.205_labs/FPGA_2
# Command line: vivado.exe -mode batch -source build.tcl
# Log file: C:/6.205_labs/FPGA_2/vivado.log
# Journal file: C:/6.205_labs/FPGA_2\vivado.jou
# Running On        :JacksLaptop
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16834 MB
# Swap memory       :19327 MB
# Total Virtual     :36162 MB
# Available Virtual :11743 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
read_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 666.789 ; gain = 235.492
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
.DS_Store
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47008
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1512.824 ; gain = 447.926
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer' with formal parameter declaration list [C:/6.205_labs/FPGA_2/hdl/debouncer.sv:13]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer' with formal parameter declaration list [C:/6.205_labs/FPGA_2/hdl/debouncer.sv:14]
WARNING: [Synth 8-6901] identifier 'number_ones' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:26]
WARNING: [Synth 8-6901] identifier 'number_zeros' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:26]
WARNING: [Synth 8-6901] identifier 'number_ones' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:27]
WARNING: [Synth 8-6901] identifier 'number_zeros' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:27]
WARNING: [Synth 8-6901] identifier 'number_zeros' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:27]
WARNING: [Synth 8-6901] identifier 'number_ones' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:27]
WARNING: [Synth 8-6901] identifier 'number_ones' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:28]
WARNING: [Synth 8-6901] identifier 'number_zeros' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:28]
WARNING: [Synth 8-6901] identifier 'number_zeros' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:28]
WARNING: [Synth 8-6901] identifier 'number_ones' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:28]
WARNING: [Synth 8-6901] identifier 'number_zeros' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:29]
WARNING: [Synth 8-6901] identifier 'number_ones' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:29]
WARNING: [Synth 8-6901] identifier 'number_ones' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:31]
WARNING: [Synth 8-6901] identifier 'number_zeros' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:31]
WARNING: [Synth 8-6901] identifier 'q_out' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:33]
WARNING: [Synth 8-6901] identifier 'projection_done' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/top_level.sv:296]
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [C:/6.205_labs/FPGA_2/hdl/video_sig_gen.sv:16]
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/6.205_labs/FPGA_2/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [C:/6.205_labs/FPGA_2/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [C:/6.205_labs/FPGA_2/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [C:/6.205_labs/FPGA_2/hdl/top_level.sv:48]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [C:/6.205_labs/FPGA_2/hdl/top_level.sv:48]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [C:/6.205_labs/FPGA_2/hdl/top_level.sv:48]
INFO: [Synth 8-6157] synthesizing module 'cw_hdmi_clk_wiz' [C:/6.205_labs/FPGA_2/hdl/cw_hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6155] done synthesizing module 'cw_hdmi_clk_wiz' (0#1) [C:/6.205_labs/FPGA_2/hdl/cw_hdmi_clk_wiz.v:69]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_hdmi_clk_wiz' is unconnected for instance 'wizard_hdmi' [C:/6.205_labs/FPGA_2/hdl/top_level.sv:55]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'cw_hdmi_clk_wiz' has 5 connections declared, but only 4 given [C:/6.205_labs/FPGA_2/hdl/top_level.sv:55]
INFO: [Synth 8-6157] synthesizing module 'pixel_reconstruct' [C:/6.205_labs/FPGA_2/hdl/pixel_reconstruct.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'pixel_reconstruct' (0#1) [C:/6.205_labs/FPGA_2/hdl/pixel_reconstruct.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycrcb' [C:/6.205_labs/FPGA_2/hdl/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycrcb' (0#1) [C:/6.205_labs/FPGA_2/hdl/rgb_to_ycrcb.sv:59]
WARNING: [Synth 8-689] width (8) of port connection 'r_in' does not match port width (10) of module 'rgb_to_ycrcb' [C:/6.205_labs/FPGA_2/hdl/top_level.sv:108]
WARNING: [Synth 8-689] width (8) of port connection 'g_in' does not match port width (10) of module 'rgb_to_ycrcb' [C:/6.205_labs/FPGA_2/hdl/top_level.sv:109]
WARNING: [Synth 8-689] width (8) of port connection 'b_in' does not match port width (10) of module 'rgb_to_ycrcb' [C:/6.205_labs/FPGA_2/hdl/top_level.sv:110]
INFO: [Synth 8-6157] synthesizing module 'threshold' [C:/6.205_labs/FPGA_2/hdl/threshold.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (0#1) [C:/6.205_labs/FPGA_2/hdl/threshold.sv:7]
INFO: [Synth 8-6157] synthesizing module 'lab05_ssc' [C:/6.205_labs/FPGA_2/hdl/lab05_ssc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [C:/6.205_labs/FPGA_2/hdl/lab05_ssc.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [C:/6.205_labs/FPGA_2/hdl/lab05_ssc.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'lab05_ssc' (0#1) [C:/6.205_labs/FPGA_2/hdl/lab05_ssc.sv:4]
INFO: [Synth 8-6157] synthesizing module 'center_of_mass' [C:/6.205_labs/FPGA_2/hdl/center_of_mass.sv:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/6.205_labs/FPGA_2/hdl/divider.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [C:/6.205_labs/FPGA_2/hdl/divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'center_of_mass' (0#1) [C:/6.205_labs/FPGA_2/hdl/center_of_mass.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'x_in' does not match port width (11) of module 'center_of_mass' [C:/6.205_labs/FPGA_2/hdl/top_level.sv:161]
WARNING: [Synth 8-689] width (8) of port connection 'y_in' does not match port width (10) of module 'center_of_mass' [C:/6.205_labs/FPGA_2/hdl/top_level.sv:162]
WARNING: [Synth 8-689] width (9) of port connection 'x_out' does not match port width (11) of module 'center_of_mass' [C:/6.205_labs/FPGA_2/hdl/top_level.sv:165]
WARNING: [Synth 8-689] width (8) of port connection 'y_out' does not match port width (10) of module 'center_of_mass' [C:/6.205_labs/FPGA_2/hdl/top_level.sv:166]
INFO: [Synth 8-6157] synthesizing module 'uart_transmit' [C:/6.205_labs/FPGA_2/hdl/uart_transmit.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 200000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/6.205_labs/FPGA_2/hdl/uart_transmit.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmit' (0#1) [C:/6.205_labs/FPGA_2/hdl/uart_transmit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_wrapper' [C:/6.205_labs/FPGA_2/hdl/uart_rx_wrapper.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 200000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [C:/6.205_labs/FPGA_2/hdl/uart_receive.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 200000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (0#1) [C:/6.205_labs/FPGA_2/hdl/uart_receive.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_wrapper' (0#1) [C:/6.205_labs/FPGA_2/hdl/uart_rx_wrapper.sv:4]
INFO: [Synth 8-6157] synthesizing module 'combine_centroids' [C:/6.205_labs/FPGA_2/hdl/combine_centroids.sv:4]
WARNING: [Synth 8-689] width (9) of port connection 'dividend_in' does not match port width (32) of module 'divider' [C:/6.205_labs/FPGA_2/hdl/combine_centroids.sv:45]
WARNING: [Synth 8-689] width (8) of port connection 'quotient_out' does not match port width (32) of module 'divider' [C:/6.205_labs/FPGA_2/hdl/combine_centroids.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'combine_centroids' (0#1) [C:/6.205_labs/FPGA_2/hdl/combine_centroids.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [C:/6.205_labs/FPGA_2/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 26 - type: integer 
	Parameter RAM_DEPTH bound to: 2250 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [C:/6.205_labs/FPGA_2/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'angle_inc' [C:/6.205_labs/FPGA_2/hdl/angle_inc.sv:2]
INFO: [Synth 8-6157] synthesizing module 'evt_counter' [C:/6.205_labs/FPGA_2/hdl/evt_counter.sv:2]
	Parameter MAX_COUNT bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evt_counter' (0#1) [C:/6.205_labs/FPGA_2/hdl/evt_counter.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'angle_inc' (0#1) [C:/6.205_labs/FPGA_2/hdl/angle_inc.sv:2]
INFO: [Synth 8-6157] synthesizing module 'cordic' [C:/6.205_labs/FPGA_2/hdl/cordic.sv:1]
INFO: [Synth 8-226] default block is never used [C:/6.205_labs/FPGA_2/hdl/cordic.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (0#1) [C:/6.205_labs/FPGA_2/hdl/cordic.sv:1]
INFO: [Synth 8-6157] synthesizing module 'perspective_projection' [C:/6.205_labs/FPGA_2/hdl/perspective_projection.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'perspective_projection' (0#1) [C:/6.205_labs/FPGA_2/hdl/perspective_projection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_wrapper' [C:/6.205_labs/FPGA_2/hdl/uart_wrapper.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 200000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_wrapper' (0#1) [C:/6.205_labs/FPGA_2/hdl/uart_wrapper.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [C:/6.205_labs/FPGA_2/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 57600 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' (0#1) [C:/6.205_labs/FPGA_2/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [C:/6.205_labs/FPGA_2/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [C:/6.205_labs/FPGA_2/hdl/video_sig_gen.sv:1]
WARNING: [Synth 8-689] width (1) of port connection 'fc_out' does not match port width (6) of module 'video_sig_gen' [C:/6.205_labs/FPGA_2/hdl/top_level.sv:511]
WARNING: [Synth 8-6090] variable 'display_valid' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/6.205_labs/FPGA_2/hdl/top_level.sv:522]
WARNING: [Synth 8-6090] variable 'display_valid' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/6.205_labs/FPGA_2/hdl/top_level.sv:524]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [C:/6.205_labs/FPGA_2/hdl/tm_choice.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [C:/6.205_labs/FPGA_2/hdl/tm_choice.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [C:/6.205_labs/FPGA_2/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [C:/6.205_labs/FPGA_2/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [C:/6.205_labs/FPGA_2/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [C:/6.205_labs/FPGA_2/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: rom.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'rom.mem' is read successfully [C:/6.205_labs/FPGA_2/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [C:/6.205_labs/FPGA_2/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6157] synthesizing module 'camera_registers' [C:/6.205_labs/FPGA_2/hdl/camera_registers.sv:4]
INFO: [Synth 8-6157] synthesizing module 'addr_increment' [C:/6.205_labs/FPGA_2/hdl/camera_registers.sv:233]
	Parameter ROLLOVER bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addr_increment' (0#1) [C:/6.205_labs/FPGA_2/hdl/camera_registers.sv:233]
WARNING: [Synth 8-7071] port 'rollover_out' of module 'addr_increment' is unconnected for instance 'aia' [C:/6.205_labs/FPGA_2/hdl/camera_registers.sv:63]
WARNING: [Synth 8-7023] instance 'aia' of module 'addr_increment' has 6 connections declared, but only 5 given [C:/6.205_labs/FPGA_2/hdl/camera_registers.sv:63]
INFO: [Synth 8-155] case statement is not full and has no default [C:/6.205_labs/FPGA_2/hdl/camera_registers.sv:78]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [C:/6.205_labs/FPGA_2/hdl/i2c_master.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [C:/6.205_labs/FPGA_2/hdl/i2c_master.v:329]
INFO: [Synth 8-155] case statement is not full and has no default [C:/6.205_labs/FPGA_2/hdl/i2c_master.v:634]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (0#1) [C:/6.205_labs/FPGA_2/hdl/i2c_master.v:32]
WARNING: [Synth 8-7071] port 'm_axis_data_tdata' of module 'i2c_master' is unconnected for instance 'sccb_c' [C:/6.205_labs/FPGA_2/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'm_axis_data_tvalid' of module 'i2c_master' is unconnected for instance 'sccb_c' [C:/6.205_labs/FPGA_2/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'm_axis_data_tlast' of module 'i2c_master' is unconnected for instance 'sccb_c' [C:/6.205_labs/FPGA_2/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7071] port 'stop_on_idle' of module 'i2c_master' is unconnected for instance 'sccb_c' [C:/6.205_labs/FPGA_2/hdl/camera_registers.sv:197]
WARNING: [Synth 8-7023] instance 'sccb_c' of module 'i2c_master' has 30 connections declared, but only 26 given [C:/6.205_labs/FPGA_2/hdl/camera_registers.sv:197]
INFO: [Synth 8-6155] done synthesizing module 'camera_registers' (0#1) [C:/6.205_labs/FPGA_2/hdl/camera_registers.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [C:/6.205_labs/FPGA_2/hdl/top_level.sv:4]
WARNING: [Synth 8-3936] Found unconnected internal register 'cb1_reg' and it is trimmed from '22' to '20' bits. [C:/6.205_labs/FPGA_2/hdl/rgb_to_ycrcb.sv:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'cr1_reg' and it is trimmed from '22' to '20' bits. [C:/6.205_labs/FPGA_2/hdl/rgb_to_ycrcb.sv:101]
WARNING: [Synth 8-3936] Found unconnected internal register 'y1_reg' and it is trimmed from '22' to '20' bits. [C:/6.205_labs/FPGA_2/hdl/rgb_to_ycrcb.sv:92]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].ang_vals_reg[15] was removed.  [C:/6.205_labs/FPGA_2/hdl/cordic.sv:92]
WARNING: [Synth 8-6014] Unused sequential element rot_z_reg_reg was removed.  [C:/6.205_labs/FPGA_2/hdl/perspective_projection.sv:27]
WARNING: [Synth 8-6014] Unused sequential element last_scl_i_reg_reg was removed.  [C:/6.205_labs/FPGA_2/hdl/i2c_master.v:285]
WARNING: [Synth 8-6014] Unused sequential element green_reg was removed.  [C:/6.205_labs/FPGA_2/hdl/top_level.sv:531]
WARNING: [Synth 8-6014] Unused sequential element blue_reg was removed.  [C:/6.205_labs/FPGA_2/hdl/top_level.sv:532]
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port rst_in in module cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.836 ; gain = 681.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.836 ; gain = 681.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.836 ; gain = 681.938
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1746.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/6.205_labs/FPGA_2/xdc/top_level.xdc]
Finished Parsing XDC File [C:/6.205_labs/FPGA_2/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/6.205_labs/FPGA_2/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1836.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1836.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'center_of_mass'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_receive'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'combine_centroids'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'phy_state_reg_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'camera_registers'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                DIVIDING |                               01 |                              001
                    DONE |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'divider'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SUMMING |                               00 |                               00
                DIVIDING |                               01 |                               01
                    DONE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'center_of_mass'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
                    DATA |                              010 |                              010
                    STOP |                              011 |                              011
                TRANSMIT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              WAIT_BYTE1 |                               00 |                               00
              WAIT_BYTE2 |                               01 |                               01
              WAIT_BYTE3 |                               10 |                               10
             OUTPUT_DATA |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         WAIT_FOR_INPUTS |                                0 |                               00
               AVERAGING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'combine_centroids'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              SEND_BYTE1 |                               01 |                               01
              SEND_BYTE2 |                               10 |                               10
              SEND_BYTE3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_wrapper'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                     000000000001 |                            00000
        STATE_START_WAIT |                     000000000010 |                            00011
         STATE_ADDRESS_1 |                     000000000100 |                            00101
         STATE_ADDRESS_2 |                     000000001000 |                            00110
              STATE_READ |                     000000010000 |                            01010
       STATE_ACTIVE_READ |                     000000100000 |                            00010
             STATE_START |                     000001000000 |                            00100
              STATE_STOP |                     000010000000 |                            01011
           STATE_WRITE_1 |                     000100000000 |                            00111
           STATE_WRITE_2 |                     001000000000 |                            01000
           STATE_WRITE_3 |                     010000000000 |                            01001
      STATE_ACTIVE_WRITE |                     100000000000 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          PHY_STATE_IDLE |                             0000 |                            00000
       PHY_STATE_START_1 |                             0001 |                            00100
       PHY_STATE_START_2 |                             0010 |                            00101
        PHY_STATE_ACTIVE |                             0011 |                            00001
PHY_STATE_REPEATED_START_1 |                             0100 |                            00010
PHY_STATE_REPEATED_START_2 |                             0101 |                            00011
   PHY_STATE_WRITE_BIT_1 |                             0110 |                            00110
   PHY_STATE_WRITE_BIT_2 |                             0111 |                            00111
   PHY_STATE_WRITE_BIT_3 |                             1000 |                            01000
    PHY_STATE_READ_BIT_1 |                             1001 |                            01001
    PHY_STATE_READ_BIT_2 |                             1010 |                            01010
    PHY_STATE_READ_BIT_3 |                             1011 |                            01011
    PHY_STATE_READ_BIT_4 |                             1100 |                            01100
        PHY_STATE_STOP_1 |                             1101 |                            01101
        PHY_STATE_STOP_2 |                             1110 |                            01110
        PHY_STATE_STOP_3 |                             1111 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phy_state_reg_reg' using encoding 'sequential' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     RST |                        000000001 | 00000000000000000000000000000000
               WAIT_INIT |                        000000010 | 00000000000000000000000000000001
             GET_REGPAIR |                        000000100 | 00000000000000000000000000000010
            WAIT_REGPAIR |                        000001000 | 00000000000000000000000000000011
           WRITE_REGPAIR |                        000010000 | 00000000000000000000000000000100
               ISSUE_CMD |                        000100000 | 00000000000000000000000000000101
        WRITE_REGADDR_HI |                        001000000 | 00000000000000000000000000000110
        WRITE_REGADDR_LO |                        010000000 | 00000000000000000000000000000111
           WRITE_REGDATA |                        100000000 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'camera_registers'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'tmds_red' (tmds_encoder) to 'tmds_green'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 20    
	   3 Input   32 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   4 Input   20 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 3     
	   3 Input   18 Bit       Adders := 30    
	   2 Input   17 Bit       Adders := 1     
	   6 Input   16 Bit       Adders := 2     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	  12 Input    5 Bit       Adders := 2     
	   5 Input    5 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 7     
	   8 Input    4 Bit       Adders := 2     
	   9 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 27    
	               26 Bit    Registers := 4     
	               24 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 32    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 74    
+---Multipliers : 
	              16x32  Multipliers := 2     
+---RAMs : 
	              57K Bit	(2250 X 26 bit)          RAMs := 1     
	              56K Bit	(57600 X 1 bit)          RAMs := 1     
	               6K Bit	(256 X 24 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 3     
	   3 Input   33 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   9 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   4 Input   18 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 31    
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	  16 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 23    
	   5 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 15    
	   4 Input    9 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 2     
	  12 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 6     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	  12 Input    4 Bit        Muxes := 1     
	  22 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 14    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 91    
	   3 Input    1 Bit        Muxes := 27    
	   4 Input    1 Bit        Muxes := 17    
	   5 Input    1 Bit        Muxes := 12    
	  12 Input    1 Bit        Muxes := 16    
	  16 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP yb_reg, operation Mode is: (A*(B:0x74))'.
DSP Report: register yb_reg is absorbed into DSP yb_reg.
DSP Report: operator yb0 is absorbed into DSP yb_reg.
DSP Report: Generating DSP y10, operation Mode is: PCIN+(A*(B:0x132))'.
DSP Report: register yr_reg is absorbed into DSP y10.
DSP Report: operator yr0 is absorbed into DSP y10.
DSP Report: operator y10 is absorbed into DSP y10.
DSP Report: Generating DSP y1_reg, operation Mode is: (PCIN+((A:0x259)*B)')'.
DSP Report: register y1_reg is absorbed into DSP y1_reg.
DSP Report: register yg_reg is absorbed into DSP y1_reg.
DSP Report: operator y10 is absorbed into DSP y1_reg.
DSP Report: operator yg0 is absorbed into DSP y1_reg.
DSP Report: Generating DSP crg_reg, operation Mode is: (A*(B:0x1ad))'.
DSP Report: register crg_reg is absorbed into DSP crg_reg.
DSP Report: operator crg0 is absorbed into DSP crg_reg.
DSP Report: Generating DSP crb_reg, operation Mode is: (A*(B:0x53))'.
DSP Report: register crb_reg is absorbed into DSP crb_reg.
DSP Report: operator crb0 is absorbed into DSP crb_reg.
DSP Report: Generating DSP cbr_reg, operation Mode is: (A*(B:0xad))'.
DSP Report: register cbr_reg is absorbed into DSP cbr_reg.
DSP Report: operator cbr0 is absorbed into DSP cbr_reg.
DSP Report: Generating DSP cbg_reg, operation Mode is: (A*(B:0x153))'.
DSP Report: register cbg_reg is absorbed into DSP cbg_reg.
DSP Report: operator cbg0 is absorbed into DSP cbg_reg.
DSP Report: Generating DSP rot_x_reg2, operation Mode is: A*B.
DSP Report: operator rot_x_reg2 is absorbed into DSP rot_x_reg2.
DSP Report: operator rot_x_reg2 is absorbed into DSP rot_x_reg2.
DSP Report: Generating DSP rot_x_reg2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rot_x_reg2 is absorbed into DSP rot_x_reg2.
DSP Report: operator rot_x_reg2 is absorbed into DSP rot_x_reg2.
DSP Report: Generating DSP rot_x_reg2, operation Mode is: A*B.
DSP Report: operator rot_x_reg2 is absorbed into DSP rot_x_reg2.
DSP Report: operator rot_x_reg2 is absorbed into DSP rot_x_reg2.
DSP Report: Generating DSP rot_x_reg2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator rot_x_reg2 is absorbed into DSP rot_x_reg2.
DSP Report: operator rot_x_reg2 is absorbed into DSP rot_x_reg2.
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port rst_in in module cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element point_memory/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element frame_buffer/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (uart_rx/FSM_sequential_state_reg[2]) is unused and will be removed from module uart_rx_wrapper.
WARNING: [Synth 8-3332] Sequential element (uart_rx/FSM_sequential_state_reg[1]) is unused and will be removed from module uart_rx_wrapper.
WARNING: [Synth 8-3332] Sequential element (uart_rx/FSM_sequential_state_reg[0]) is unused and will be removed from module uart_rx_wrapper.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module uart_rx_wrapper.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module uart_rx_wrapper.
WARNING: [Synth 8-3332] Sequential element (sccb_c/FSM_onehot_state_reg_reg[6]) is unused and will be removed from module camera_registers.
WARNING: [Synth 8-3332] Sequential element (sccb_c/FSM_onehot_state_reg_reg[5]) is unused and will be removed from module camera_registers.
WARNING: [Synth 8-3332] Sequential element (sccb_c/FSM_onehot_state_reg_reg[4]) is unused and will be removed from module camera_registers.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
 Sort Area is  rot_x_reg2_a : 0 0 : 2759 5302 : Used 1 time 0
 Sort Area is  rot_x_reg2_a : 0 1 : 2543 5302 : Used 1 time 0
 Sort Area is  rot_x_reg2_d : 0 0 : 2759 5302 : Used 1 time 0
 Sort Area is  rot_x_reg2_d : 0 1 : 2543 5302 : Used 1 time 0
 Sort Area is  yb_reg_0 : 0 0 : 162 685 : Used 1 time 0
 Sort Area is  yb_reg_0 : 0 1 : 226 685 : Used 1 time 0
 Sort Area is  yb_reg_0 : 0 2 : 297 685 : Used 1 time 0
 Sort Area is  cbg_reg_7 : 0 0 : 345 345 : Used 1 time 0
 Sort Area is  crg_reg_5 : 0 0 : 345 345 : Used 1 time 0
 Sort Area is  cbr_reg_8 : 0 0 : 225 225 : Used 1 time 0
 Sort Area is  crb_reg_4 : 0 0 : 162 162 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level                          | point_memory/BRAM_reg | 2 K x 26(READ_FIRST)   | W |   | 2 K x 26(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|top_level                          | frame_buffer/BRAM_reg | 56 K x 1(NO_CHANGE)    | W |   | 56 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|xilinx_single_port_ram_read_first: | BRAM_reg              | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-----------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_ycrcb           | (A*(B:0x74))'          | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb           | PCIN+(A*(B:0x132))'    | 10     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb           | (PCIN+((A:0x259)*B)')' | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb_to_ycrcb           | (A*(B:0x1ad))'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb           | (A*(B:0x53))'          | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb           | (A*(B:0xad))'          | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb           | (A*(B:0x153))'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|perspective_projection | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|perspective_projection | (PCIN>>17)+A*B         | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|perspective_projection | A*B                    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|perspective_projection | (PCIN>>17)+A*B         | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level                          | point_memory/BRAM_reg | 2 K x 26(READ_FIRST)   | W |   | 2 K x 26(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|top_level                          | frame_buffer/BRAM_reg | 56 K x 1(NO_CHANGE)    | W |   | 56 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|xilinx_single_port_ram_read_first: | BRAM_reg              | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-----------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | display_valid_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|perspective_projection | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|perspective_projection | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|perspective_projection | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|perspective_projection | PCIN>>17+A*B | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_to_ycrcb           | (A'*B)'      | 8      | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb           | (A'*B)'      | 8      | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     8|
|2     |CARRY4     |   383|
|3     |DSP48E1    |     6|
|5     |LUT1       |   197|
|6     |LUT2       |   893|
|7     |LUT3       |   567|
|8     |LUT4       |   382|
|9     |LUT5       |   144|
|10    |LUT6       |   194|
|11    |MMCME2_ADV |     1|
|12    |OSERDESE2  |     6|
|14    |PLLE2_ADV  |     1|
|15    |RAMB18E1   |     1|
|16    |RAMB36E1   |     5|
|19    |SRL16E     |     1|
|20    |FDRE       |  1840|
|21    |FDSE       |     9|
|22    |IBUF       |    27|
|23    |IOBUF      |     2|
|24    |OBUF       |    47|
|25    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1836.594 ; gain = 771.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1836.594 ; gain = 681.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1836.594 ; gain = 771.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1836.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 403 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. wizard_hdmi/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [C:/6.205_labs/FPGA_2/xdc/top_level.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Illegal DRIVE value '24' for standard 'LVCMOS33'.  4, 8, 12, 16 [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:32]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:45]
INFO: [Timing 38-2] Deriving generated clocks [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:45]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2056.906 ; gain = 220.312
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:45]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:45]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_clocks clk_pll_i]'. [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:45]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:46]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:46]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_clocks clk_pll_i]'. [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:46]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:47]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:47]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_clocks clk_pll_i]'. [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:47]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:48]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:48]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_clocks clk_pll_i]'. [C:/6.205_labs/FPGA_2/xdc/top_level.xdc:48]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/6.205_labs/FPGA_2/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: c1366730
INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 120 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2056.906 ; gain = 1384.355
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.836 . Memory (MB): peak = 2056.906 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2e35fe9cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2056.906 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2e35fe9cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2146.539 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2e35fe9cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2146.539 ; gain = 0.000
Phase 1 Initialization | Checksum: 2e35fe9cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2146.539 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2e35fe9cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2146.539 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2e35fe9cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2146.539 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2e35fe9cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2146.539 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 29314ec8b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 2146.539 ; gain = 0.000
Retarget | Checksum: 29314ec8b
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 252d796c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 2146.539 ; gain = 0.000
Constant propagation | Checksum: 252d796c1
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2af792364

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 2146.539 ; gain = 0.000
Sweep | Checksum: 2af792364
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2af792364

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.317 . Memory (MB): peak = 2146.539 ; gain = 0.000
BUFG optimization | Checksum: 2af792364
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2af792364

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.324 . Memory (MB): peak = 2146.539 ; gain = 0.000
Shift Register Optimization | Checksum: 2af792364
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2af792364

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.334 . Memory (MB): peak = 2146.539 ; gain = 0.000
Post Processing Netlist | Checksum: 2af792364
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 361647321

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.474 . Memory (MB): peak = 2146.539 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2146.539 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 361647321

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.480 . Memory (MB): peak = 2146.539 ; gain = 0.000
Phase 9 Finalization | Checksum: 361647321

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.483 . Memory (MB): peak = 2146.539 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              54  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 361647321

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.487 . Memory (MB): peak = 2146.539 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 7 Total Ports: 12
Number of Flops added for Enable Generation: 5

Ending PowerOpt Patch Enables Task | Checksum: 2f31fcf4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2146.539 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2f31fcf4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2146.539 ; gain = 0.000

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2b653ac15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.256 . Memory (MB): peak = 2156.871 ; gain = 10.332
Ending Final Cleanup Task | Checksum: 2b653ac15

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2156.871 ; gain = 10.332

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2156.871 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2b653ac15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2156.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2156.871 ; gain = 99.965
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2156.871 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 21c2949b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2156.871 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 150ba49b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1909e39bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.767 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1909e39bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 2156.871 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1909e39bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.784 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 244ec99e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.995 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15ec90b0a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15ec90b0a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 11ad7072c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 37 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 0, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 22 nets or LUTs. Breaked 5 LUTs, combined 17 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 2 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell point_memory/BRAM_reg_2. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell point_memory/BRAM_reg_0. 9 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 17 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2156.871 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2156.871 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |             17  |                    22  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           17  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           22  |             17  |                    24  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 284ca5312

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.871 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 247308868

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.871 ; gain = 0.000
Phase 2 Global Placement | Checksum: 247308868

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2f8badf15

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2329451ee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2fae371c0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2fa85f248

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 25bc673d6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2611a6d03

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 27e49d7c0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 283dee9f5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2cbf2c928

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2156.871 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2cbf2c928

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24badbb0d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.261 | TNS=-158.252 |
Phase 1 Physical Synthesis Initialization | Checksum: e8d3dac6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2156.871 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 235087fc9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2156.871 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 24badbb0d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.809. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2b7558ec8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.871 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.871 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2b7558ec8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2b7558ec8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2b7558ec8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.871 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2b7558ec8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2156.871 ; gain = 0.000

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.871 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2412ff4a7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.871 ; gain = 0.000
Ending Placer Task | Checksum: 1e1b98d8d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.871 ; gain = 0.000
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2156.871 ; gain = 0.000
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.03s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2156.871 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.809 | TNS=-150.568 |
Phase 1 Physical Synthesis Initialization | Checksum: 1111fc1cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.309 . Memory (MB): peak = 2156.871 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.809 | TNS=-150.568 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1111fc1cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.340 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.809 | TNS=-150.568 |
INFO: [Physopt 32-702] Processed net proj/rot_x_reg_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_camera_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg_reg[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg_reg[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg_reg[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg_reg[16]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg2__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/sin[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_50_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net angle_cordic/rot_x_reg2_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.773 | TNS=-149.956 |
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg2_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net angle_cordic/sin40_in[8]. Net driver angle_cordic/genblk1[14].y_vals_reg[15][9] was replaced.
INFO: [Physopt 32-735] Processed net angle_cordic/sin40_in[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.763 | TNS=-149.786 |
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net angle_cordic/sin40_in[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net angle_cordic/sin40_in[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.704 | TNS=-148.783 |
INFO: [Physopt 32-702] Processed net angle_cordic/sin40_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_camera_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg_reg[16]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg2__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/sin[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_50_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/sin40_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.704 | TNS=-148.783 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2156.871 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1111fc1cd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.704 | TNS=-148.783 |
INFO: [Physopt 32-702] Processed net proj/rot_x_reg_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_camera_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg_reg[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg_reg[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg_reg[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg_reg[16]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg2__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/sin[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_50_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg2_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/sin40_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_migcam/clk_camera_cw_fast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg_reg[16]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net proj/rot_x_reg2__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/sin[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_50_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/rot_x_reg2_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net angle_cordic/sin40_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.704 | TNS=-148.783 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2156.871 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1111fc1cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.871 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2156.871 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-8.704 | TNS=-148.783 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.105  |          1.785  |            1  |              0  |                     3  |           0  |           2  |  00:00:01  |
|  Total          |          0.105  |          1.785  |            1  |              0  |                     3  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.871 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 129b44b55

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2924bd7b ConstDB: 0 ShapeSum: 306a135a RouteDB: aa913336
Post Restoration Checksum: NetGraph: f9952b9f | NumContArr: 609b078b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2df822864

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2df822864

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2156.871 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2df822864

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2156.871 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 196867f6b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2170.254 ; gain = 13.383
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.692 | TNS=-147.918| WHS=-0.215 | THS=-32.665|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3250
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3250
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b39e1f49

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2170.254 ; gain = 13.383

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1b39e1f49

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2170.254 ; gain = 13.383

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1e5e377e0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2170.254 ; gain = 13.383
Phase 4 Initial Routing | Checksum: 1e5e377e0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2170.254 ; gain = 13.383
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+==============================+
| Launch Setup Clock | Launch Hold Clock  | Pin                          |
+====================+====================+==============================+
| clk_camera_cw_fast | clk_camera_cw_fast | proj/x_out_reg[7]/D          |
| clk_camera_cw_fast | clk_camera_cw_fast | proj/x_out_reg[6]/D          |
| clk_camera_cw_fast | clk_camera_cw_fast | frame_buffer_addra_reg[13]/D |
+--------------------+--------------------+------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 305
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.267 | TNS=-286.366| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 211981b14

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2199.684 ; gain = 42.812

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.054 | TNS=-283.078| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 24ae7e88c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.030 | TNS=-283.631| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 193d32e7c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.037 | TNS=-284.119| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 1dffe6f3e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2199.723 ; gain = 42.852
Phase 5 Rip-up And Reroute | Checksum: 1dffe6f3e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ae6a6a97

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2199.723 ; gain = 42.852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.951 | TNS=-274.227| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 207ee2791

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 207ee2791

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2199.723 ; gain = 42.852
Phase 6 Delay and Skew Optimization | Checksum: 207ee2791

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.906 | TNS=-177.481| WHS=0.032  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 27a424133

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2199.723 ; gain = 42.852
Phase 7 Post Hold Fix | Checksum: 27a424133

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 25cbddc7e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2199.723 ; gain = 42.852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.906 | TNS=-177.481| WHS=0.032  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 25cbddc7e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.821893 %
  Global Horizontal Routing Utilization  = 0.893675 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 25cbddc7e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 25cbddc7e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 2ba9d86ed

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2199.723 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.853. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 109c62446

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.723 ; gain = 0.000
Phase 12 Incr Placement Change | Checksum: 109c62446

Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 13 Build RT Design
Checksum: PlaceDB: 4cf847c7 ConstDB: 0 ShapeSum: 7047916a RouteDB: 4c864b15
Post Restoration Checksum: NetGraph: df56fccb | NumContArr: c14319e0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 325ec0be5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 325ec0be5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 2a2ba0b5c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2199.723 ; gain = 42.852
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 27d46dfcd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2199.723 ; gain = 42.852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.942 | TNS=-185.922| WHS=-0.215 | THS=-32.323|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.820777 %
  Global Horizontal Routing Utilization  = 0.891723 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 31
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9
  Number of Partially Routed Nets     = 22
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 2a31d1aed

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 2a31d1aed

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2199.723 ; gain = 42.852

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 1ca7a58c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2199.723 ; gain = 42.852
Phase 16 Initial Routing | Checksum: 1ca7a58c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2199.723 ; gain = 42.852
INFO: [Route 35-580] Design has 62 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                            |
+====================+====================+================================+
| clk_camera_cw_fast | clk_camera_cw_fast | proj/x_out_reg[7]/D            |
| clk_camera_cw_fast | clk_camera_cw_fast | proj/x_out_reg[6]/D            |
| clk_camera_cw_fast | clk_camera_cw_fast | com_m/div_y/quotient_reg[23]/D |
| clk_camera_cw_fast | clk_camera_cw_fast | com_m/div_y/quotient_reg[24]/D |
| clk_camera_cw_fast | clk_camera_cw_fast | com_m/div_x/quotient_reg[22]/D |
+--------------------+--------------------+--------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.099 | TNS=-186.647| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 1af29e158

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2202.680 ; gain = 45.809

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.024 | TNS=-186.470| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 20cf4c10b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2202.680 ; gain = 45.809

Phase 17.3 Global Iteration 2
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.140 | TNS=-190.640| WHS=N/A    | THS=N/A    |

Phase 17.3 Global Iteration 2 | Checksum: 394381c5c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2202.680 ; gain = 45.809
Phase 17 Rip-up And Reroute | Checksum: 394381c5c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2202.680 ; gain = 45.809

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 2dabfec05

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2202.680 ; gain = 45.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.945 | TNS=-177.400| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 1a59df60f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2202.680 ; gain = 45.809

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 1a59df60f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2202.680 ; gain = 45.809
Phase 18 Delay and Skew Optimization | Checksum: 1a59df60f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2202.680 ; gain = 45.809

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.936 | TNS=-161.417| WHS=0.032  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 229ddcfd1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2202.680 ; gain = 45.809
Phase 19 Post Hold Fix | Checksum: 229ddcfd1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2202.680 ; gain = 45.809

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 229ddcfd1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2202.680 ; gain = 45.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.936 | TNS=-161.417| WHS=0.032  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 229ddcfd1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2202.680 ; gain = 45.809

Phase 21 Reset Design
INFO: [Route 35-307] 3267 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 9bed89d4 | NumContArr: d59a92b7 | Constraints: c2a8fa9d | Timing: 7e1f30d0

Phase 21.1 Create Timer
Phase 21.1 Create Timer | Checksum: 2b25047f8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2202.680 ; gain = 45.809
Phase 21 Reset Design | Checksum: 2b25047f8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2202.680 ; gain = 45.809

Phase 22 Post Process Routing
Phase 22 Post Process Routing | Checksum: 2b25047f8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2202.680 ; gain = 45.809

Phase 23 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-8.902 | TNS=-176.852| WHS=0.034  | THS=0.000  |

Phase 23 Post Router Timing | Checksum: 29083b3ab

Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2202.680 ; gain = 45.809
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 31.744 secs

Phase 24 Post-Route Event Processing
Phase 24 Post-Route Event Processing | Checksum: 16ba27b60

Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2202.680 ; gain = 45.809
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16ba27b60

Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2202.680 ; gain = 45.809

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2202.680 ; gain = 45.809
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/6.205_labs/FPGA_2/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP proj/rot_x_reg2 input proj/rot_x_reg2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP proj/rot_x_reg2 input proj/rot_x_reg2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP proj/rot_x_reg2__0 input proj/rot_x_reg2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP proj/rot_x_reg2__0 input proj/rot_x_reg2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP proj/rot_x_reg2__1 input proj/rot_x_reg2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP proj/rot_x_reg2__1 input proj/rot_x_reg2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP proj/rot_x_reg2__2 input proj/rot_x_reg2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP proj/rot_x_reg2__2 input proj/rot_x_reg2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11672192 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2346.914 ; gain = 144.234
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 00:43:49 2024...
