// Seed: 3800797192
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  wire id_5;
  assign id_2 = 1;
  wire id_6, id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri id_2,
    output wand id_3,
    input wand id_4,
    input wire id_5,
    input wor id_6,
    input tri0 id_7,
    output wor id_8,
    output supply1 id_9,
    input tri id_10,
    output supply1 id_11,
    input supply0 id_12,
    output wor id_13,
    input wire id_14,
    input supply0 id_15,
    input tri0 id_16,
    input wor id_17,
    input supply1 id_18,
    input tri1 id_19,
    input uwire id_20,
    input tri id_21
    , id_36,
    input tri0 id_22,
    input tri id_23,
    input wire id_24
    , id_37,
    input tri0 id_25,
    input tri1 id_26,
    input wire id_27,
    output wand id_28,
    output tri id_29,
    input tri id_30,
    output wire id_31,
    input uwire id_32,
    output wor id_33,
    input wor id_34
);
  assign id_3 = id_20;
  module_0 modCall_1 (
      id_36,
      id_36
  );
  assign modCall_1.id_2 = 0;
endmodule
