$date
  Sun Sep 22 14:53:07 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux4to1_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 2 % sel[1:0] $end
$var reg 1 & y $end
$scope module uut $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) c $end
$var reg 1 * d $end
$var reg 2 + sel[1:0] $end
$var reg 1 , y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
1$
b00 %
0&
0'
1(
0)
1*
b00 +
0,
#10000000
b01 %
1&
b01 +
1,
#20000000
b10 %
0&
b10 +
0,
#30000000
b11 %
1&
b11 +
1,
#40000000
