-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bnn_dense_layer_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (8 downto 0) );
end;


architecture behav of bnn_dense_layer_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv31_55555555 : STD_LOGIC_VECTOR (30 downto 0) := "1010101010101010101010101010101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_1C0 : STD_LOGIC_VECTOR (8 downto 0) := "111000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln34_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p_ZL9golden_w3_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL9golden_w3_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL9golden_w3_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL9golden_w3_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL9golden_w3_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL9golden_w3_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL9golden_w3_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL9golden_w3_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_read1121_reg_4382 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_read120_reg_4387 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln18_fu_252_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln18_reg_4452 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln18_1_fu_256_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln18_1_reg_4457 : STD_LOGIC_VECTOR (30 downto 0);
    signal n21_load_reg_4462 : STD_LOGIC_VECTOR (3 downto 0);
    signal n21_load_reg_4462_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal n21_load_reg_4462_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal n21_load_reg_4462_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_4490 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_reg_4495 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_reg_4501 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_reg_4507 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_reg_4513 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_reg_4519 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_reg_4525 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln9_fu_953_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln9_reg_4531 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_reg_4537 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_reg_4542 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_reg_4548 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_reg_4554 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_reg_4560 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_reg_4566 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_reg_4572 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_reg_4578 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_81_reg_4584 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_82_reg_4589 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_83_reg_4595 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_84_reg_4601 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_85_reg_4607 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_86_reg_4613 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_87_reg_4619 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln9_1_fu_1675_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln9_1_reg_4625 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_88_reg_4631 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_89_reg_4636 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_90_reg_4642 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_91_reg_4648 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_92_reg_4654 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_93_reg_4660 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_94_reg_4666 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_95_reg_4672 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_133_reg_4678 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_134_reg_4683 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_135_reg_4689 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_136_reg_4695 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_137_reg_4701 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_138_reg_4707 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_139_reg_4713 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln9_2_fu_2387_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln9_2_reg_4719 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_140_reg_4725 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_141_reg_4730 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_142_reg_4736 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_143_reg_4742 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_144_reg_4748 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_145_reg_4754 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_146_reg_4760 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_147_reg_4766 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_184_reg_4772 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_185_reg_4777 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_186_reg_4783 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_187_reg_4789 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_188_reg_4795 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_189_reg_4801 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_190_reg_4807 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln9_3_fu_3099_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln9_3_reg_4813 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_191_reg_4819 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_192_reg_4824 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_193_reg_4830 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_194_reg_4836 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_195_reg_4842 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_196_reg_4848 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_197_reg_4854 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_198_reg_4860 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_reg_4866 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_47_reg_4872 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln10_fu_3349_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln10_reg_4879 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_48_reg_4885 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_97_reg_4890 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_98_reg_4896 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln10_1_fu_3529_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln10_1_reg_4903 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_99_reg_4909 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_149_reg_4914 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_150_reg_4920 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln11_fu_3709_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln11_reg_4927 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_151_reg_4933 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_200_reg_4938 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_201_reg_4944 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln11_1_fu_3889_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln11_1_reg_4951 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_202_reg_4957 : STD_LOGIC_VECTOR (3 downto 0);
    signal s4_fu_3965_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal s4_reg_4962 : STD_LOGIC_VECTOR (5 downto 0);
    signal s4_1_fu_4033_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal s4_1_reg_4967 : STD_LOGIC_VECTOR (5 downto 0);
    signal s4_2_fu_4101_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal s4_2_reg_4972 : STD_LOGIC_VECTOR (5 downto 0);
    signal s4_3_fu_4169_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal s4_3_reg_4977 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln34_fu_268_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln45_fu_292_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n21_fu_146 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal n_fu_298_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_n21_load : STD_LOGIC_VECTOR (3 downto 0);
    signal output_13_fu_150 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln60_3_fu_4229_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_output_13_load : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal output_12_fu_154 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln60_1_fu_4199_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_output_12_load : STD_LOGIC_VECTOR (8 downto 0);
    signal output_11_fu_158 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_sig_allocacmp_output_11_load : STD_LOGIC_VECTOR (8 downto 0);
    signal output_10_fu_162 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_sig_allocacmp_output_10_load : STD_LOGIC_VECTOR (8 downto 0);
    signal output_9_fu_166 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_sig_allocacmp_output_9_load : STD_LOGIC_VECTOR (8 downto 0);
    signal output_8_fu_170 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_sig_allocacmp_output_8_load : STD_LOGIC_VECTOR (8 downto 0);
    signal output_7_fu_174 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_sig_allocacmp_output_7_load : STD_LOGIC_VECTOR (8 downto 0);
    signal output_6_fu_178 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_sig_allocacmp_output_6_load : STD_LOGIC_VECTOR (8 downto 0);
    signal output_5_fu_182 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_sig_allocacmp_output_5_load : STD_LOGIC_VECTOR (8 downto 0);
    signal output_fu_186 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_sig_allocacmp_output_load : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL9golden_w3_0_ce1_local : STD_LOGIC;
    signal p_ZL9golden_w3_0_ce0_local : STD_LOGIC;
    signal p_ZL9golden_w3_1_ce1_local : STD_LOGIC;
    signal p_ZL9golden_w3_1_ce0_local : STD_LOGIC;
    signal tmp_101_fu_274_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln_fu_284_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln18_fu_315_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln18_2_fu_325_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln18_1_fu_320_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln46_fu_335_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_fu_341_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_349_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_357_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_365_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_373_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_381_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_389_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_397_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_405_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_413_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_421_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_429_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_437_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_445_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_453_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_fu_461_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln8_cast1_fu_531_p30 : STD_LOGIC_VECTOR (28 downto 0);
    signal and_ln8_fu_465_p32 : STD_LOGIC_VECTOR (30 downto 0);
    signal xnr_fu_329_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_601_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_609_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_617_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_625_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_633_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_641_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_649_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_657_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_665_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_673_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_681_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_689_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_697_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_705_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_713_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_721_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln8_1_cast1_fu_795_p30 : STD_LOGIC_VECTOR (28 downto 0);
    signal and_ln8_1_fu_729_p32 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln8_9_fu_857_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln8_8_fu_593_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln8_1_fu_861_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln8_fu_597_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln8_fu_871_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln8_1_fu_865_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal s0_fu_877_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln18_2_fu_1037_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln18_3_fu_1047_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln18_4_fu_1042_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln46_1_fu_1057_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_50_fu_1063_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_1071_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_1079_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_1087_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_1095_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_1103_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_1111_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_1119_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_1127_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_1135_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1143_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_1151_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_1159_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_1167_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1175_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_1_fu_1183_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln8_2_cast1_fu_1253_p30 : STD_LOGIC_VECTOR (28 downto 0);
    signal and_ln8_2_fu_1187_p32 : STD_LOGIC_VECTOR (30 downto 0);
    signal xnr_1_fu_1051_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_fu_1323_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_1331_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_1339_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_1347_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_1355_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_1363_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_1371_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_1379_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_1387_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_1395_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_1403_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_1411_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_1419_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_1427_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_1435_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_1443_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln8_3_cast1_fu_1517_p30 : STD_LOGIC_VECTOR (28 downto 0);
    signal and_ln8_3_fu_1451_p32 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln8_11_fu_1579_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln8_10_fu_1315_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln8_3_fu_1583_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln8_2_fu_1319_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln8_4_fu_1593_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln8_3_fu_1587_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal s0_1_fu_1599_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln18_4_fu_1759_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln8_fu_1769_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_102_fu_1775_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_fu_1783_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_1791_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_1799_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_fu_1807_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_fu_1815_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_fu_1823_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_fu_1831_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_fu_1839_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_111_fu_1847_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_112_fu_1855_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_fu_1863_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_114_fu_1871_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_fu_1879_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_116_fu_1887_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_2_fu_1895_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln8_4_cast1_fu_1965_p30 : STD_LOGIC_VECTOR (28 downto 0);
    signal and_ln8_4_fu_1899_p32 : STD_LOGIC_VECTOR (30 downto 0);
    signal xnr_2_fu_1763_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_117_fu_2035_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_fu_2043_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_119_fu_2051_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_fu_2059_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_121_fu_2067_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_122_fu_2075_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_fu_2083_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_fu_2091_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_fu_2099_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_126_fu_2107_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_fu_2115_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_fu_2123_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_fu_2131_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_130_fu_2139_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_131_fu_2147_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_fu_2155_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln8_5_cast1_fu_2229_p30 : STD_LOGIC_VECTOR (28 downto 0);
    signal and_ln8_5_fu_2163_p32 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln8_13_fu_2291_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln8_12_fu_2027_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln8_5_fu_2295_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln8_4_fu_2031_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln8_7_fu_2305_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln8_6_fu_2299_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal s0_2_fu_2311_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln18_5_fu_2471_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln8_1_fu_2481_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_153_fu_2487_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_154_fu_2495_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_155_fu_2503_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_fu_2511_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_157_fu_2519_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_158_fu_2527_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_159_fu_2535_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_160_fu_2543_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_161_fu_2551_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_162_fu_2559_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_163_fu_2567_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_164_fu_2575_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_165_fu_2583_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_fu_2591_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_167_fu_2599_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_3_fu_2607_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln8_6_cast1_fu_2677_p30 : STD_LOGIC_VECTOR (28 downto 0);
    signal and_ln8_6_fu_2611_p32 : STD_LOGIC_VECTOR (30 downto 0);
    signal xnr_3_fu_2475_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_168_fu_2747_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_fu_2755_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_170_fu_2763_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_171_fu_2771_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_172_fu_2779_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_173_fu_2787_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_174_fu_2795_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_175_fu_2803_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_176_fu_2811_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_177_fu_2819_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_178_fu_2827_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_179_fu_2835_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_180_fu_2843_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_181_fu_2851_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_182_fu_2859_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_183_fu_2867_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln8_7_cast1_fu_2941_p30 : STD_LOGIC_VECTOR (28 downto 0);
    signal and_ln8_7_fu_2875_p32 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln8_15_fu_3003_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln8_14_fu_2739_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln8_7_fu_3007_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln8_6_fu_2743_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln8_10_fu_3017_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln8_9_fu_3011_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal s0_3_fu_3023_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln9_cast1_fu_3209_p14 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln9_fu_3183_p16 : STD_LOGIC_VECTOR (29 downto 0);
    signal and_ln9_1_cast1_fu_3266_p14 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln9_1_fu_3240_p16 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln9_9_fu_3289_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln9_8_fu_3232_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln9_1_fu_3293_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln9_fu_3236_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal s1_fu_3303_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_45_fu_3309_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln10_fu_3319_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln9_fu_3297_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln10_fu_3323_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal and_ln9_2_cast1_fu_3389_p14 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln9_2_fu_3363_p16 : STD_LOGIC_VECTOR (29 downto 0);
    signal and_ln9_3_cast1_fu_3446_p14 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln9_3_fu_3420_p16 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln9_11_fu_3469_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln9_10_fu_3412_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln9_3_fu_3473_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln9_2_fu_3416_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal s1_1_fu_3483_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_96_fu_3489_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln10_1_fu_3499_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln9_2_fu_3477_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln10_1_fu_3503_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal and_ln9_4_cast1_fu_3569_p14 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln9_4_fu_3543_p16 : STD_LOGIC_VECTOR (29 downto 0);
    signal and_ln9_5_cast1_fu_3626_p14 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln9_5_fu_3600_p16 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln9_13_fu_3649_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln9_12_fu_3592_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln9_5_fu_3653_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln9_4_fu_3596_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal s1_2_fu_3663_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_148_fu_3669_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln10_2_fu_3679_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln10_4_fu_3657_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln10_2_fu_3683_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal and_ln9_6_cast1_fu_3749_p14 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln9_6_fu_3723_p16 : STD_LOGIC_VECTOR (29 downto 0);
    signal and_ln9_7_cast1_fu_3806_p14 : STD_LOGIC_VECTOR (25 downto 0);
    signal and_ln9_7_fu_3780_p16 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln9_15_fu_3829_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln9_14_fu_3772_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln9_7_fu_3833_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln9_6_fu_3776_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal s1_3_fu_3843_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_199_fu_3849_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln10_3_fu_3859_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln10_5_fu_3837_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln10_3_fu_3863_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal and_ln_fu_3903_p6 : STD_LOGIC_VECTOR (19 downto 0);
    signal and_ln1_fu_3921_p6 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln11_9_fu_3932_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln11_8_fu_3914_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln11_1_fu_3935_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln11_fu_3917_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal s3_fu_3945_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_49_fu_3951_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln12_fu_3961_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln11_fu_3939_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal and_ln10_1_fu_3971_p6 : STD_LOGIC_VECTOR (19 downto 0);
    signal and_ln11_1_fu_3989_p6 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln11_11_fu_4000_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln11_10_fu_3982_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln11_3_fu_4003_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln11_2_fu_3985_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal s3_1_fu_4013_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_100_fu_4019_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln12_1_fu_4029_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln11_2_fu_4007_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal and_ln11_2_fu_4039_p6 : STD_LOGIC_VECTOR (19 downto 0);
    signal and_ln11_3_fu_4057_p6 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln11_13_fu_4068_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln11_12_fu_4050_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln11_5_fu_4071_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln11_4_fu_4053_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal s3_2_fu_4081_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_152_fu_4087_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln12_2_fu_4097_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln12_fu_4075_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal and_ln11_4_fu_4107_p6 : STD_LOGIC_VECTOR (19 downto 0);
    signal and_ln11_5_fu_4125_p6 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln11_15_fu_4136_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln11_14_fu_4118_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln11_7_fu_4139_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln11_6_fu_4121_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal s3_3_fu_4149_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_203_fu_4155_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln12_3_fu_4165_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln12_2_fu_4143_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln60_fu_4178_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln56_fu_4175_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln60_fu_4181_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln_fu_4187_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln60_1_fu_4195_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln60_2_fu_4208_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln56_1_fu_4205_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln60_2_fu_4211_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln60_1_fu_4217_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln60_3_fu_4225_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_return_8_preg : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_return_9_preg : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_357 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component bnn_dense_layer_3_p_ZL9golden_w3_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bnn_dense_layer_3_p_ZL9golden_w3_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bnn_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    p_ZL9golden_w3_0_U : component bnn_dense_layer_3_p_ZL9golden_w3_0_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL9golden_w3_0_address0,
        ce0 => p_ZL9golden_w3_0_ce0_local,
        q0 => p_ZL9golden_w3_0_q0,
        address1 => p_ZL9golden_w3_0_address1,
        ce1 => p_ZL9golden_w3_0_ce1_local,
        q1 => p_ZL9golden_w3_0_q1);

    p_ZL9golden_w3_1_U : component bnn_dense_layer_3_p_ZL9golden_w3_1_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL9golden_w3_1_address0,
        ce0 => p_ZL9golden_w3_1_ce0_local,
        q0 => p_ZL9golden_w3_1_q0,
        address1 => p_ZL9golden_w3_1_address1,
        ce1 => p_ZL9golden_w3_1_ce1_local,
        q1 => p_ZL9golden_w3_1_q1);

    flow_control_loop_pipe_U : component bnn_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg(1) <= '0';
                ap_return_0_preg(2) <= '0';
                ap_return_0_preg(3) <= '0';
                ap_return_0_preg(4) <= '0';
                ap_return_0_preg(5) <= '0';
                ap_return_0_preg(6) <= '0';
                ap_return_0_preg(7) <= '0';
                ap_return_0_preg(8) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                                        ap_return_0_preg(8 downto 1) <= ap_sig_allocacmp_output_load(8 downto 1);
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg(1) <= '0';
                ap_return_1_preg(2) <= '0';
                ap_return_1_preg(3) <= '0';
                ap_return_1_preg(4) <= '0';
                ap_return_1_preg(5) <= '0';
                ap_return_1_preg(6) <= '0';
                ap_return_1_preg(7) <= '0';
                ap_return_1_preg(8) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                                        ap_return_1_preg(8 downto 1) <= ap_sig_allocacmp_output_5_load(8 downto 1);
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg(1) <= '0';
                ap_return_2_preg(2) <= '0';
                ap_return_2_preg(3) <= '0';
                ap_return_2_preg(4) <= '0';
                ap_return_2_preg(5) <= '0';
                ap_return_2_preg(6) <= '0';
                ap_return_2_preg(7) <= '0';
                ap_return_2_preg(8) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                                        ap_return_2_preg(8 downto 1) <= ap_sig_allocacmp_output_6_load(8 downto 1);
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg(1) <= '0';
                ap_return_3_preg(2) <= '0';
                ap_return_3_preg(3) <= '0';
                ap_return_3_preg(4) <= '0';
                ap_return_3_preg(5) <= '0';
                ap_return_3_preg(6) <= '0';
                ap_return_3_preg(7) <= '0';
                ap_return_3_preg(8) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                                        ap_return_3_preg(8 downto 1) <= ap_sig_allocacmp_output_7_load(8 downto 1);
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg(1) <= '0';
                ap_return_4_preg(2) <= '0';
                ap_return_4_preg(3) <= '0';
                ap_return_4_preg(4) <= '0';
                ap_return_4_preg(5) <= '0';
                ap_return_4_preg(6) <= '0';
                ap_return_4_preg(7) <= '0';
                ap_return_4_preg(8) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                                        ap_return_4_preg(8 downto 1) <= ap_sig_allocacmp_output_8_load(8 downto 1);
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg(1) <= '0';
                ap_return_5_preg(2) <= '0';
                ap_return_5_preg(3) <= '0';
                ap_return_5_preg(4) <= '0';
                ap_return_5_preg(5) <= '0';
                ap_return_5_preg(6) <= '0';
                ap_return_5_preg(7) <= '0';
                ap_return_5_preg(8) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                                        ap_return_5_preg(8 downto 1) <= ap_sig_allocacmp_output_9_load(8 downto 1);
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg(1) <= '0';
                ap_return_6_preg(2) <= '0';
                ap_return_6_preg(3) <= '0';
                ap_return_6_preg(4) <= '0';
                ap_return_6_preg(5) <= '0';
                ap_return_6_preg(6) <= '0';
                ap_return_6_preg(7) <= '0';
                ap_return_6_preg(8) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                                        ap_return_6_preg(8 downto 1) <= ap_sig_allocacmp_output_10_load(8 downto 1);
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg(1) <= '0';
                ap_return_7_preg(2) <= '0';
                ap_return_7_preg(3) <= '0';
                ap_return_7_preg(4) <= '0';
                ap_return_7_preg(5) <= '0';
                ap_return_7_preg(6) <= '0';
                ap_return_7_preg(7) <= '0';
                ap_return_7_preg(8) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                                        ap_return_7_preg(8 downto 1) <= ap_sig_allocacmp_output_11_load(8 downto 1);
                end if; 
            end if;
        end if;
    end process;


    ap_return_8_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_8_preg(1) <= '0';
                ap_return_8_preg(2) <= '0';
                ap_return_8_preg(3) <= '0';
                ap_return_8_preg(4) <= '0';
                ap_return_8_preg(5) <= '0';
                ap_return_8_preg(6) <= '0';
                ap_return_8_preg(7) <= '0';
                ap_return_8_preg(8) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                                        ap_return_8_preg(8 downto 1) <= ap_sig_allocacmp_output_12_load(8 downto 1);
                end if; 
            end if;
        end if;
    end process;


    ap_return_9_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_9_preg(1) <= '0';
                ap_return_9_preg(2) <= '0';
                ap_return_9_preg(3) <= '0';
                ap_return_9_preg(4) <= '0';
                ap_return_9_preg(5) <= '0';
                ap_return_9_preg(6) <= '0';
                ap_return_9_preg(7) <= '0';
                ap_return_9_preg(8) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                                        ap_return_9_preg(8 downto 1) <= ap_sig_allocacmp_output_13_load(8 downto 1);
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    n21_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_357)) then
                n21_fu_146 <= n_fu_298_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                n21_load_reg_4462 <= ap_sig_allocacmp_n21_load;
                n21_load_reg_4462_pp0_iter1_reg <= n21_load_reg_4462;
                p_read1121_reg_4382 <= p_read1;
                p_read120_reg_4387 <= p_read;
                tmp_133_reg_4678 <= add_ln8_7_fu_2305_p2(29 downto 28);
                tmp_134_reg_4683 <= add_ln8_6_fu_2299_p2(25 downto 24);
                tmp_135_reg_4689 <= add_ln8_6_fu_2299_p2(21 downto 20);
                tmp_136_reg_4695 <= add_ln8_6_fu_2299_p2(17 downto 16);
                tmp_137_reg_4701 <= add_ln8_6_fu_2299_p2(13 downto 12);
                tmp_138_reg_4707 <= add_ln8_6_fu_2299_p2(9 downto 8);
                tmp_139_reg_4713 <= add_ln8_6_fu_2299_p2(5 downto 4);
                tmp_140_reg_4725 <= s0_2_fu_2311_p2(31 downto 30);
                tmp_141_reg_4730 <= add_ln8_6_fu_2299_p2(27 downto 26);
                tmp_142_reg_4736 <= add_ln8_6_fu_2299_p2(23 downto 22);
                tmp_143_reg_4742 <= add_ln8_6_fu_2299_p2(19 downto 18);
                tmp_144_reg_4748 <= add_ln8_6_fu_2299_p2(15 downto 14);
                tmp_145_reg_4754 <= add_ln8_6_fu_2299_p2(11 downto 10);
                tmp_146_reg_4760 <= add_ln8_6_fu_2299_p2(7 downto 6);
                tmp_147_reg_4766 <= add_ln8_6_fu_2299_p2(3 downto 2);
                tmp_184_reg_4772 <= add_ln8_10_fu_3017_p2(29 downto 28);
                tmp_185_reg_4777 <= add_ln8_9_fu_3011_p2(25 downto 24);
                tmp_186_reg_4783 <= add_ln8_9_fu_3011_p2(21 downto 20);
                tmp_187_reg_4789 <= add_ln8_9_fu_3011_p2(17 downto 16);
                tmp_188_reg_4795 <= add_ln8_9_fu_3011_p2(13 downto 12);
                tmp_189_reg_4801 <= add_ln8_9_fu_3011_p2(9 downto 8);
                tmp_190_reg_4807 <= add_ln8_9_fu_3011_p2(5 downto 4);
                tmp_191_reg_4819 <= s0_3_fu_3023_p2(31 downto 30);
                tmp_192_reg_4824 <= add_ln8_9_fu_3011_p2(27 downto 26);
                tmp_193_reg_4830 <= add_ln8_9_fu_3011_p2(23 downto 22);
                tmp_194_reg_4836 <= add_ln8_9_fu_3011_p2(19 downto 18);
                tmp_195_reg_4842 <= add_ln8_9_fu_3011_p2(15 downto 14);
                tmp_196_reg_4848 <= add_ln8_9_fu_3011_p2(11 downto 10);
                tmp_197_reg_4854 <= add_ln8_9_fu_3011_p2(7 downto 6);
                tmp_198_reg_4860 <= add_ln8_9_fu_3011_p2(3 downto 2);
                tmp_31_reg_4495 <= add_ln8_1_fu_865_p2(25 downto 24);
                tmp_32_reg_4501 <= add_ln8_1_fu_865_p2(21 downto 20);
                tmp_33_reg_4507 <= add_ln8_1_fu_865_p2(17 downto 16);
                tmp_34_reg_4513 <= add_ln8_1_fu_865_p2(13 downto 12);
                tmp_35_reg_4519 <= add_ln8_1_fu_865_p2(9 downto 8);
                tmp_36_reg_4525 <= add_ln8_1_fu_865_p2(5 downto 4);
                tmp_37_reg_4537 <= s0_fu_877_p2(31 downto 30);
                tmp_38_reg_4542 <= add_ln8_1_fu_865_p2(27 downto 26);
                tmp_39_reg_4548 <= add_ln8_1_fu_865_p2(23 downto 22);
                tmp_40_reg_4554 <= add_ln8_1_fu_865_p2(19 downto 18);
                tmp_41_reg_4560 <= add_ln8_1_fu_865_p2(15 downto 14);
                tmp_42_reg_4566 <= add_ln8_1_fu_865_p2(11 downto 10);
                tmp_43_reg_4572 <= add_ln8_1_fu_865_p2(7 downto 6);
                tmp_44_reg_4578 <= add_ln8_1_fu_865_p2(3 downto 2);
                tmp_81_reg_4584 <= add_ln8_4_fu_1593_p2(29 downto 28);
                tmp_82_reg_4589 <= add_ln8_3_fu_1587_p2(25 downto 24);
                tmp_83_reg_4595 <= add_ln8_3_fu_1587_p2(21 downto 20);
                tmp_84_reg_4601 <= add_ln8_3_fu_1587_p2(17 downto 16);
                tmp_85_reg_4607 <= add_ln8_3_fu_1587_p2(13 downto 12);
                tmp_86_reg_4613 <= add_ln8_3_fu_1587_p2(9 downto 8);
                tmp_87_reg_4619 <= add_ln8_3_fu_1587_p2(5 downto 4);
                tmp_88_reg_4631 <= s0_1_fu_1599_p2(31 downto 30);
                tmp_89_reg_4636 <= add_ln8_3_fu_1587_p2(27 downto 26);
                tmp_90_reg_4642 <= add_ln8_3_fu_1587_p2(23 downto 22);
                tmp_91_reg_4648 <= add_ln8_3_fu_1587_p2(19 downto 18);
                tmp_92_reg_4654 <= add_ln8_3_fu_1587_p2(15 downto 14);
                tmp_93_reg_4660 <= add_ln8_3_fu_1587_p2(11 downto 10);
                tmp_94_reg_4666 <= add_ln8_3_fu_1587_p2(7 downto 6);
                tmp_95_reg_4672 <= add_ln8_3_fu_1587_p2(3 downto 2);
                tmp_s_reg_4490 <= add_ln8_fu_871_p2(29 downto 28);
                trunc_ln18_1_reg_4457 <= trunc_ln18_1_fu_256_p1;
                trunc_ln18_reg_4452 <= trunc_ln18_fu_252_p1;
                trunc_ln9_1_reg_4625 <= trunc_ln9_1_fu_1675_p1;
                trunc_ln9_2_reg_4719 <= trunc_ln9_2_fu_2387_p1;
                trunc_ln9_3_reg_4813 <= trunc_ln9_3_fu_3099_p1;
                trunc_ln9_reg_4531 <= trunc_ln9_fu_953_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                n21_load_reg_4462_pp0_iter2_reg <= n21_load_reg_4462_pp0_iter1_reg;
                n21_load_reg_4462_pp0_iter3_reg <= n21_load_reg_4462_pp0_iter2_reg;
                s4_1_reg_4967 <= s4_1_fu_4033_p2;
                s4_2_reg_4972 <= s4_2_fu_4101_p2;
                s4_3_reg_4977 <= s4_3_fu_4169_p2;
                s4_reg_4962 <= s4_fu_3965_p2;
                tmp_149_reg_4914 <= add_ln10_2_fu_3683_p2(19 downto 16);
                tmp_150_reg_4920 <= add_ln10_2_fu_3683_p2(11 downto 8);
                tmp_151_reg_4933 <= add_ln10_2_fu_3683_p2(27 downto 24);
                tmp_200_reg_4938 <= add_ln10_3_fu_3863_p2(19 downto 16);
                tmp_201_reg_4944 <= add_ln10_3_fu_3863_p2(11 downto 8);
                tmp_202_reg_4957 <= add_ln10_3_fu_3863_p2(27 downto 24);
                tmp_46_reg_4866 <= add_ln10_fu_3323_p2(19 downto 16);
                tmp_47_reg_4872 <= add_ln10_fu_3323_p2(11 downto 8);
                tmp_48_reg_4885 <= add_ln10_fu_3323_p2(27 downto 24);
                tmp_97_reg_4890 <= add_ln10_1_fu_3503_p2(19 downto 16);
                tmp_98_reg_4896 <= add_ln10_1_fu_3503_p2(11 downto 8);
                tmp_99_reg_4909 <= add_ln10_1_fu_3503_p2(27 downto 24);
                trunc_ln10_1_reg_4903 <= trunc_ln10_1_fu_3529_p1;
                trunc_ln10_reg_4879 <= trunc_ln10_fu_3349_p1;
                trunc_ln11_1_reg_4951 <= trunc_ln11_1_fu_3889_p1;
                trunc_ln11_reg_4927 <= trunc_ln11_fu_3709_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_6))) then
                    output_10_fu_162(8 downto 1) <= add_ln60_1_fu_4199_p2(8 downto 1);
                    output_11_fu_158(8 downto 1) <= add_ln60_3_fu_4229_p2(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_6)) and not((n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_4)) and not((n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_2)) and not((n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                    output_12_fu_154(8 downto 1) <= add_ln60_1_fu_4199_p2(8 downto 1);
                    output_13_fu_150(8 downto 1) <= add_ln60_3_fu_4229_p2(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_0))) then
                    output_5_fu_182(8 downto 1) <= add_ln60_3_fu_4229_p2(8 downto 1);
                    output_fu_186(8 downto 1) <= add_ln60_1_fu_4199_p2(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_2))) then
                    output_6_fu_178(8 downto 1) <= add_ln60_1_fu_4199_p2(8 downto 1);
                    output_7_fu_174(8 downto 1) <= add_ln60_3_fu_4229_p2(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_4))) then
                    output_8_fu_170(8 downto 1) <= add_ln60_1_fu_4199_p2(8 downto 1);
                    output_9_fu_166(8 downto 1) <= add_ln60_3_fu_4229_p2(8 downto 1);
            end if;
        end if;
    end process;
    output_13_fu_150(0) <= '0';
    output_12_fu_154(0) <= '0';
    output_11_fu_158(0) <= '0';
    output_10_fu_162(0) <= '0';
    output_9_fu_166(0) <= '0';
    output_8_fu_170(0) <= '0';
    output_7_fu_174(0) <= '0';
    output_6_fu_178(0) <= '0';
    output_5_fu_182(0) <= '0';
    output_fu_186(0) <= '0';
    ap_return_0_preg(0) <= '0';
    ap_return_1_preg(0) <= '0';
    ap_return_2_preg(0) <= '0';
    ap_return_3_preg(0) <= '0';
    ap_return_4_preg(0) <= '0';
    ap_return_5_preg(0) <= '0';
    ap_return_6_preg(0) <= '0';
    ap_return_7_preg(0) <= '0';
    ap_return_8_preg(0) <= '0';
    ap_return_9_preg(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln10_1_fu_3503_p2 <= std_logic_vector(unsigned(zext_ln10_1_fu_3499_p1) + unsigned(add_ln9_2_fu_3477_p2));
    add_ln10_2_fu_3683_p2 <= std_logic_vector(unsigned(zext_ln10_2_fu_3679_p1) + unsigned(add_ln10_4_fu_3657_p2));
    add_ln10_3_fu_3863_p2 <= std_logic_vector(unsigned(zext_ln10_3_fu_3859_p1) + unsigned(add_ln10_5_fu_3837_p2));
    add_ln10_4_fu_3657_p2 <= std_logic_vector(unsigned(zext_ln9_13_fu_3649_p1) + unsigned(zext_ln9_12_fu_3592_p1));
    add_ln10_5_fu_3837_p2 <= std_logic_vector(unsigned(zext_ln9_15_fu_3829_p1) + unsigned(zext_ln9_14_fu_3772_p1));
    add_ln10_fu_3323_p2 <= std_logic_vector(unsigned(zext_ln10_fu_3319_p1) + unsigned(add_ln9_fu_3297_p2));
    add_ln11_2_fu_4007_p2 <= std_logic_vector(unsigned(zext_ln11_11_fu_4000_p1) + unsigned(zext_ln11_10_fu_3982_p1));
    add_ln11_fu_3939_p2 <= std_logic_vector(unsigned(zext_ln11_9_fu_3932_p1) + unsigned(zext_ln11_8_fu_3914_p1));
    add_ln12_2_fu_4143_p2 <= std_logic_vector(unsigned(zext_ln11_15_fu_4136_p1) + unsigned(zext_ln11_14_fu_4118_p1));
    add_ln12_fu_4075_p2 <= std_logic_vector(unsigned(zext_ln11_13_fu_4068_p1) + unsigned(zext_ln11_12_fu_4050_p1));
    add_ln60_1_fu_4199_p2 <= std_logic_vector(unsigned(zext_ln60_1_fu_4195_p1) + unsigned(ap_const_lv9_1C0));
    add_ln60_2_fu_4211_p2 <= std_logic_vector(unsigned(zext_ln60_2_fu_4208_p1) + unsigned(zext_ln56_1_fu_4205_p1));
    add_ln60_3_fu_4229_p2 <= std_logic_vector(unsigned(zext_ln60_3_fu_4225_p1) + unsigned(ap_const_lv9_1C0));
    add_ln60_fu_4181_p2 <= std_logic_vector(unsigned(zext_ln60_fu_4178_p1) + unsigned(zext_ln56_fu_4175_p1));
    add_ln8_10_fu_3017_p2 <= std_logic_vector(unsigned(zext_ln8_15_fu_3003_p1) + unsigned(zext_ln8_14_fu_2739_p1));
    add_ln8_1_fu_865_p2 <= std_logic_vector(unsigned(and_ln8_1_cast1_fu_795_p30) + unsigned(and_ln8_cast1_fu_531_p30));
    add_ln8_3_fu_1587_p2 <= std_logic_vector(unsigned(and_ln8_3_cast1_fu_1517_p30) + unsigned(and_ln8_2_cast1_fu_1253_p30));
    add_ln8_4_fu_1593_p2 <= std_logic_vector(unsigned(zext_ln8_11_fu_1579_p1) + unsigned(zext_ln8_10_fu_1315_p1));
    add_ln8_6_fu_2299_p2 <= std_logic_vector(unsigned(and_ln8_5_cast1_fu_2229_p30) + unsigned(and_ln8_4_cast1_fu_1965_p30));
    add_ln8_7_fu_2305_p2 <= std_logic_vector(unsigned(zext_ln8_13_fu_2291_p1) + unsigned(zext_ln8_12_fu_2027_p1));
    add_ln8_9_fu_3011_p2 <= std_logic_vector(unsigned(and_ln8_7_cast1_fu_2941_p30) + unsigned(and_ln8_6_cast1_fu_2677_p30));
    add_ln8_fu_871_p2 <= std_logic_vector(unsigned(zext_ln8_9_fu_857_p1) + unsigned(zext_ln8_8_fu_593_p1));
    add_ln9_2_fu_3477_p2 <= std_logic_vector(unsigned(zext_ln9_11_fu_3469_p1) + unsigned(zext_ln9_10_fu_3412_p1));
    add_ln9_fu_3297_p2 <= std_logic_vector(unsigned(zext_ln9_9_fu_3289_p1) + unsigned(zext_ln9_8_fu_3232_p1));
    and_ln10_1_fu_3971_p6 <= ((((tmp_97_reg_4890 & ap_const_lv4_0) & tmp_98_reg_4896) & ap_const_lv4_0) & trunc_ln10_1_reg_4903);
    and_ln11_1_fu_3989_p6 <= ((((tmp_99_reg_4909 & ap_const_lv4_0) & tmp_97_reg_4890) & ap_const_lv4_0) & tmp_98_reg_4896);
    and_ln11_2_fu_4039_p6 <= ((((tmp_149_reg_4914 & ap_const_lv4_0) & tmp_150_reg_4920) & ap_const_lv4_0) & trunc_ln11_reg_4927);
    and_ln11_3_fu_4057_p6 <= ((((tmp_151_reg_4933 & ap_const_lv4_0) & tmp_149_reg_4914) & ap_const_lv4_0) & tmp_150_reg_4920);
    and_ln11_4_fu_4107_p6 <= ((((tmp_200_reg_4938 & ap_const_lv4_0) & tmp_201_reg_4944) & ap_const_lv4_0) & trunc_ln11_1_reg_4951);
    and_ln11_5_fu_4125_p6 <= ((((tmp_202_reg_4957 & ap_const_lv4_0) & tmp_200_reg_4938) & ap_const_lv4_0) & tmp_201_reg_4944);
    and_ln1_fu_3921_p6 <= ((((tmp_48_reg_4885 & ap_const_lv4_0) & tmp_46_reg_4866) & ap_const_lv4_0) & tmp_47_reg_4872);
    and_ln8_1_cast1_fu_795_p30 <= ((((((((((((((((((((((((((((tmp_16_fu_609_p3 & ap_const_lv1_0) & tmp_17_fu_617_p3) & ap_const_lv1_0) & tmp_18_fu_625_p3) & ap_const_lv1_0) & tmp_19_fu_633_p3) & ap_const_lv1_0) & tmp_20_fu_641_p3) & ap_const_lv1_0) & tmp_21_fu_649_p3) & ap_const_lv1_0) & tmp_22_fu_657_p3) & ap_const_lv1_0) & tmp_23_fu_665_p3) & ap_const_lv1_0) & tmp_24_fu_673_p3) & ap_const_lv1_0) & tmp_25_fu_681_p3) & ap_const_lv1_0) & tmp_26_fu_689_p3) & ap_const_lv1_0) & tmp_27_fu_697_p3) & ap_const_lv1_0) & tmp_28_fu_705_p3) & ap_const_lv1_0) & tmp_29_fu_713_p3) & ap_const_lv1_0) & tmp_30_fu_721_p3);
    and_ln8_1_fu_729_p32 <= ((((((((((((((((((((((((((((((tmp_15_fu_601_p3 & ap_const_lv1_0) & tmp_16_fu_609_p3) & ap_const_lv1_0) & tmp_17_fu_617_p3) & ap_const_lv1_0) & tmp_18_fu_625_p3) & ap_const_lv1_0) & tmp_19_fu_633_p3) & ap_const_lv1_0) & tmp_20_fu_641_p3) & ap_const_lv1_0) & tmp_21_fu_649_p3) & ap_const_lv1_0) & tmp_22_fu_657_p3) & ap_const_lv1_0) & tmp_23_fu_665_p3) & ap_const_lv1_0) & tmp_24_fu_673_p3) & ap_const_lv1_0) & tmp_25_fu_681_p3) & ap_const_lv1_0) & tmp_26_fu_689_p3) & ap_const_lv1_0) & tmp_27_fu_697_p3) & ap_const_lv1_0) & tmp_28_fu_705_p3) & ap_const_lv1_0) & tmp_29_fu_713_p3) & ap_const_lv1_0) & tmp_30_fu_721_p3);
    and_ln8_2_cast1_fu_1253_p30 <= ((((((((((((((((((((((((((((tmp_51_fu_1071_p3 & ap_const_lv1_0) & tmp_52_fu_1079_p3) & ap_const_lv1_0) & tmp_53_fu_1087_p3) & ap_const_lv1_0) & tmp_54_fu_1095_p3) & ap_const_lv1_0) & tmp_55_fu_1103_p3) & ap_const_lv1_0) & tmp_56_fu_1111_p3) & ap_const_lv1_0) & tmp_57_fu_1119_p3) & ap_const_lv1_0) & tmp_58_fu_1127_p3) & ap_const_lv1_0) & tmp_59_fu_1135_p3) & ap_const_lv1_0) & tmp_60_fu_1143_p3) & ap_const_lv1_0) & tmp_61_fu_1151_p3) & ap_const_lv1_0) & tmp_62_fu_1159_p3) & ap_const_lv1_0) & tmp_63_fu_1167_p3) & ap_const_lv1_0) & tmp_64_fu_1175_p3) & ap_const_lv1_0) & trunc_ln8_1_fu_1183_p1);
    and_ln8_2_fu_1187_p32 <= ((((((((((((((((((((((((((((((tmp_50_fu_1063_p3 & ap_const_lv1_0) & tmp_51_fu_1071_p3) & ap_const_lv1_0) & tmp_52_fu_1079_p3) & ap_const_lv1_0) & tmp_53_fu_1087_p3) & ap_const_lv1_0) & tmp_54_fu_1095_p3) & ap_const_lv1_0) & tmp_55_fu_1103_p3) & ap_const_lv1_0) & tmp_56_fu_1111_p3) & ap_const_lv1_0) & tmp_57_fu_1119_p3) & ap_const_lv1_0) & tmp_58_fu_1127_p3) & ap_const_lv1_0) & tmp_59_fu_1135_p3) & ap_const_lv1_0) & tmp_60_fu_1143_p3) & ap_const_lv1_0) & tmp_61_fu_1151_p3) & ap_const_lv1_0) & tmp_62_fu_1159_p3) & ap_const_lv1_0) & tmp_63_fu_1167_p3) & ap_const_lv1_0) & tmp_64_fu_1175_p3) & ap_const_lv1_0) & trunc_ln8_1_fu_1183_p1);
    and_ln8_3_cast1_fu_1517_p30 <= ((((((((((((((((((((((((((((tmp_66_fu_1331_p3 & ap_const_lv1_0) & tmp_67_fu_1339_p3) & ap_const_lv1_0) & tmp_68_fu_1347_p3) & ap_const_lv1_0) & tmp_69_fu_1355_p3) & ap_const_lv1_0) & tmp_70_fu_1363_p3) & ap_const_lv1_0) & tmp_71_fu_1371_p3) & ap_const_lv1_0) & tmp_72_fu_1379_p3) & ap_const_lv1_0) & tmp_73_fu_1387_p3) & ap_const_lv1_0) & tmp_74_fu_1395_p3) & ap_const_lv1_0) & tmp_75_fu_1403_p3) & ap_const_lv1_0) & tmp_76_fu_1411_p3) & ap_const_lv1_0) & tmp_77_fu_1419_p3) & ap_const_lv1_0) & tmp_78_fu_1427_p3) & ap_const_lv1_0) & tmp_79_fu_1435_p3) & ap_const_lv1_0) & tmp_80_fu_1443_p3);
    and_ln8_3_fu_1451_p32 <= ((((((((((((((((((((((((((((((tmp_65_fu_1323_p3 & ap_const_lv1_0) & tmp_66_fu_1331_p3) & ap_const_lv1_0) & tmp_67_fu_1339_p3) & ap_const_lv1_0) & tmp_68_fu_1347_p3) & ap_const_lv1_0) & tmp_69_fu_1355_p3) & ap_const_lv1_0) & tmp_70_fu_1363_p3) & ap_const_lv1_0) & tmp_71_fu_1371_p3) & ap_const_lv1_0) & tmp_72_fu_1379_p3) & ap_const_lv1_0) & tmp_73_fu_1387_p3) & ap_const_lv1_0) & tmp_74_fu_1395_p3) & ap_const_lv1_0) & tmp_75_fu_1403_p3) & ap_const_lv1_0) & tmp_76_fu_1411_p3) & ap_const_lv1_0) & tmp_77_fu_1419_p3) & ap_const_lv1_0) & tmp_78_fu_1427_p3) & ap_const_lv1_0) & tmp_79_fu_1435_p3) & ap_const_lv1_0) & tmp_80_fu_1443_p3);
    and_ln8_4_cast1_fu_1965_p30 <= ((((((((((((((((((((((((((((tmp_103_fu_1783_p3 & ap_const_lv1_0) & tmp_104_fu_1791_p3) & ap_const_lv1_0) & tmp_105_fu_1799_p3) & ap_const_lv1_0) & tmp_106_fu_1807_p3) & ap_const_lv1_0) & tmp_107_fu_1815_p3) & ap_const_lv1_0) & tmp_108_fu_1823_p3) & ap_const_lv1_0) & tmp_109_fu_1831_p3) & ap_const_lv1_0) & tmp_110_fu_1839_p3) & ap_const_lv1_0) & tmp_111_fu_1847_p3) & ap_const_lv1_0) & tmp_112_fu_1855_p3) & ap_const_lv1_0) & tmp_113_fu_1863_p3) & ap_const_lv1_0) & tmp_114_fu_1871_p3) & ap_const_lv1_0) & tmp_115_fu_1879_p3) & ap_const_lv1_0) & tmp_116_fu_1887_p3) & ap_const_lv1_0) & trunc_ln8_2_fu_1895_p1);
    and_ln8_4_fu_1899_p32 <= ((((((((((((((((((((((((((((((tmp_102_fu_1775_p3 & ap_const_lv1_0) & tmp_103_fu_1783_p3) & ap_const_lv1_0) & tmp_104_fu_1791_p3) & ap_const_lv1_0) & tmp_105_fu_1799_p3) & ap_const_lv1_0) & tmp_106_fu_1807_p3) & ap_const_lv1_0) & tmp_107_fu_1815_p3) & ap_const_lv1_0) & tmp_108_fu_1823_p3) & ap_const_lv1_0) & tmp_109_fu_1831_p3) & ap_const_lv1_0) & tmp_110_fu_1839_p3) & ap_const_lv1_0) & tmp_111_fu_1847_p3) & ap_const_lv1_0) & tmp_112_fu_1855_p3) & ap_const_lv1_0) & tmp_113_fu_1863_p3) & ap_const_lv1_0) & tmp_114_fu_1871_p3) & ap_const_lv1_0) & tmp_115_fu_1879_p3) & ap_const_lv1_0) & tmp_116_fu_1887_p3) & ap_const_lv1_0) & trunc_ln8_2_fu_1895_p1);
    and_ln8_5_cast1_fu_2229_p30 <= ((((((((((((((((((((((((((((tmp_118_fu_2043_p3 & ap_const_lv1_0) & tmp_119_fu_2051_p3) & ap_const_lv1_0) & tmp_120_fu_2059_p3) & ap_const_lv1_0) & tmp_121_fu_2067_p3) & ap_const_lv1_0) & tmp_122_fu_2075_p3) & ap_const_lv1_0) & tmp_123_fu_2083_p3) & ap_const_lv1_0) & tmp_124_fu_2091_p3) & ap_const_lv1_0) & tmp_125_fu_2099_p3) & ap_const_lv1_0) & tmp_126_fu_2107_p3) & ap_const_lv1_0) & tmp_127_fu_2115_p3) & ap_const_lv1_0) & tmp_128_fu_2123_p3) & ap_const_lv1_0) & tmp_129_fu_2131_p3) & ap_const_lv1_0) & tmp_130_fu_2139_p3) & ap_const_lv1_0) & tmp_131_fu_2147_p3) & ap_const_lv1_0) & tmp_132_fu_2155_p3);
    and_ln8_5_fu_2163_p32 <= ((((((((((((((((((((((((((((((tmp_117_fu_2035_p3 & ap_const_lv1_0) & tmp_118_fu_2043_p3) & ap_const_lv1_0) & tmp_119_fu_2051_p3) & ap_const_lv1_0) & tmp_120_fu_2059_p3) & ap_const_lv1_0) & tmp_121_fu_2067_p3) & ap_const_lv1_0) & tmp_122_fu_2075_p3) & ap_const_lv1_0) & tmp_123_fu_2083_p3) & ap_const_lv1_0) & tmp_124_fu_2091_p3) & ap_const_lv1_0) & tmp_125_fu_2099_p3) & ap_const_lv1_0) & tmp_126_fu_2107_p3) & ap_const_lv1_0) & tmp_127_fu_2115_p3) & ap_const_lv1_0) & tmp_128_fu_2123_p3) & ap_const_lv1_0) & tmp_129_fu_2131_p3) & ap_const_lv1_0) & tmp_130_fu_2139_p3) & ap_const_lv1_0) & tmp_131_fu_2147_p3) & ap_const_lv1_0) & tmp_132_fu_2155_p3);
    and_ln8_6_cast1_fu_2677_p30 <= ((((((((((((((((((((((((((((tmp_154_fu_2495_p3 & ap_const_lv1_0) & tmp_155_fu_2503_p3) & ap_const_lv1_0) & tmp_156_fu_2511_p3) & ap_const_lv1_0) & tmp_157_fu_2519_p3) & ap_const_lv1_0) & tmp_158_fu_2527_p3) & ap_const_lv1_0) & tmp_159_fu_2535_p3) & ap_const_lv1_0) & tmp_160_fu_2543_p3) & ap_const_lv1_0) & tmp_161_fu_2551_p3) & ap_const_lv1_0) & tmp_162_fu_2559_p3) & ap_const_lv1_0) & tmp_163_fu_2567_p3) & ap_const_lv1_0) & tmp_164_fu_2575_p3) & ap_const_lv1_0) & tmp_165_fu_2583_p3) & ap_const_lv1_0) & tmp_166_fu_2591_p3) & ap_const_lv1_0) & tmp_167_fu_2599_p3) & ap_const_lv1_0) & trunc_ln8_3_fu_2607_p1);
    and_ln8_6_fu_2611_p32 <= ((((((((((((((((((((((((((((((tmp_153_fu_2487_p3 & ap_const_lv1_0) & tmp_154_fu_2495_p3) & ap_const_lv1_0) & tmp_155_fu_2503_p3) & ap_const_lv1_0) & tmp_156_fu_2511_p3) & ap_const_lv1_0) & tmp_157_fu_2519_p3) & ap_const_lv1_0) & tmp_158_fu_2527_p3) & ap_const_lv1_0) & tmp_159_fu_2535_p3) & ap_const_lv1_0) & tmp_160_fu_2543_p3) & ap_const_lv1_0) & tmp_161_fu_2551_p3) & ap_const_lv1_0) & tmp_162_fu_2559_p3) & ap_const_lv1_0) & tmp_163_fu_2567_p3) & ap_const_lv1_0) & tmp_164_fu_2575_p3) & ap_const_lv1_0) & tmp_165_fu_2583_p3) & ap_const_lv1_0) & tmp_166_fu_2591_p3) & ap_const_lv1_0) & tmp_167_fu_2599_p3) & ap_const_lv1_0) & trunc_ln8_3_fu_2607_p1);
    and_ln8_7_cast1_fu_2941_p30 <= ((((((((((((((((((((((((((((tmp_169_fu_2755_p3 & ap_const_lv1_0) & tmp_170_fu_2763_p3) & ap_const_lv1_0) & tmp_171_fu_2771_p3) & ap_const_lv1_0) & tmp_172_fu_2779_p3) & ap_const_lv1_0) & tmp_173_fu_2787_p3) & ap_const_lv1_0) & tmp_174_fu_2795_p3) & ap_const_lv1_0) & tmp_175_fu_2803_p3) & ap_const_lv1_0) & tmp_176_fu_2811_p3) & ap_const_lv1_0) & tmp_177_fu_2819_p3) & ap_const_lv1_0) & tmp_178_fu_2827_p3) & ap_const_lv1_0) & tmp_179_fu_2835_p3) & ap_const_lv1_0) & tmp_180_fu_2843_p3) & ap_const_lv1_0) & tmp_181_fu_2851_p3) & ap_const_lv1_0) & tmp_182_fu_2859_p3) & ap_const_lv1_0) & tmp_183_fu_2867_p3);
    and_ln8_7_fu_2875_p32 <= ((((((((((((((((((((((((((((((tmp_168_fu_2747_p3 & ap_const_lv1_0) & tmp_169_fu_2755_p3) & ap_const_lv1_0) & tmp_170_fu_2763_p3) & ap_const_lv1_0) & tmp_171_fu_2771_p3) & ap_const_lv1_0) & tmp_172_fu_2779_p3) & ap_const_lv1_0) & tmp_173_fu_2787_p3) & ap_const_lv1_0) & tmp_174_fu_2795_p3) & ap_const_lv1_0) & tmp_175_fu_2803_p3) & ap_const_lv1_0) & tmp_176_fu_2811_p3) & ap_const_lv1_0) & tmp_177_fu_2819_p3) & ap_const_lv1_0) & tmp_178_fu_2827_p3) & ap_const_lv1_0) & tmp_179_fu_2835_p3) & ap_const_lv1_0) & tmp_180_fu_2843_p3) & ap_const_lv1_0) & tmp_181_fu_2851_p3) & ap_const_lv1_0) & tmp_182_fu_2859_p3) & ap_const_lv1_0) & tmp_183_fu_2867_p3);
    and_ln8_cast1_fu_531_p30 <= ((((((((((((((((((((((((((((tmp_1_fu_349_p3 & ap_const_lv1_0) & tmp_2_fu_357_p3) & ap_const_lv1_0) & tmp_3_fu_365_p3) & ap_const_lv1_0) & tmp_4_fu_373_p3) & ap_const_lv1_0) & tmp_5_fu_381_p3) & ap_const_lv1_0) & tmp_6_fu_389_p3) & ap_const_lv1_0) & tmp_7_fu_397_p3) & ap_const_lv1_0) & tmp_8_fu_405_p3) & ap_const_lv1_0) & tmp_9_fu_413_p3) & ap_const_lv1_0) & tmp_10_fu_421_p3) & ap_const_lv1_0) & tmp_11_fu_429_p3) & ap_const_lv1_0) & tmp_12_fu_437_p3) & ap_const_lv1_0) & tmp_13_fu_445_p3) & ap_const_lv1_0) & tmp_14_fu_453_p3) & ap_const_lv1_0) & trunc_ln8_fu_461_p1);
    and_ln8_fu_465_p32 <= ((((((((((((((((((((((((((((((tmp_fu_341_p3 & ap_const_lv1_0) & tmp_1_fu_349_p3) & ap_const_lv1_0) & tmp_2_fu_357_p3) & ap_const_lv1_0) & tmp_3_fu_365_p3) & ap_const_lv1_0) & tmp_4_fu_373_p3) & ap_const_lv1_0) & tmp_5_fu_381_p3) & ap_const_lv1_0) & tmp_6_fu_389_p3) & ap_const_lv1_0) & tmp_7_fu_397_p3) & ap_const_lv1_0) & tmp_8_fu_405_p3) & ap_const_lv1_0) & tmp_9_fu_413_p3) & ap_const_lv1_0) & tmp_10_fu_421_p3) & ap_const_lv1_0) & tmp_11_fu_429_p3) & ap_const_lv1_0) & tmp_12_fu_437_p3) & ap_const_lv1_0) & tmp_13_fu_445_p3) & ap_const_lv1_0) & tmp_14_fu_453_p3) & ap_const_lv1_0) & trunc_ln8_fu_461_p1);
    and_ln9_1_cast1_fu_3266_p14 <= ((((((((((((tmp_38_reg_4542 & ap_const_lv2_0) & tmp_39_reg_4548) & ap_const_lv2_0) & tmp_40_reg_4554) & ap_const_lv2_0) & tmp_41_reg_4560) & ap_const_lv2_0) & tmp_42_reg_4566) & ap_const_lv2_0) & tmp_43_reg_4572) & ap_const_lv2_0) & tmp_44_reg_4578);
    and_ln9_1_fu_3240_p16 <= ((((((((((((((tmp_37_reg_4537 & ap_const_lv2_0) & tmp_38_reg_4542) & ap_const_lv2_0) & tmp_39_reg_4548) & ap_const_lv2_0) & tmp_40_reg_4554) & ap_const_lv2_0) & tmp_41_reg_4560) & ap_const_lv2_0) & tmp_42_reg_4566) & ap_const_lv2_0) & tmp_43_reg_4572) & ap_const_lv2_0) & tmp_44_reg_4578);
    and_ln9_2_cast1_fu_3389_p14 <= ((((((((((((tmp_82_reg_4589 & ap_const_lv2_0) & tmp_83_reg_4595) & ap_const_lv2_0) & tmp_84_reg_4601) & ap_const_lv2_0) & tmp_85_reg_4607) & ap_const_lv2_0) & tmp_86_reg_4613) & ap_const_lv2_0) & tmp_87_reg_4619) & ap_const_lv2_0) & trunc_ln9_1_reg_4625);
    and_ln9_2_fu_3363_p16 <= ((((((((((((((tmp_81_reg_4584 & ap_const_lv2_0) & tmp_82_reg_4589) & ap_const_lv2_0) & tmp_83_reg_4595) & ap_const_lv2_0) & tmp_84_reg_4601) & ap_const_lv2_0) & tmp_85_reg_4607) & ap_const_lv2_0) & tmp_86_reg_4613) & ap_const_lv2_0) & tmp_87_reg_4619) & ap_const_lv2_0) & trunc_ln9_1_reg_4625);
    and_ln9_3_cast1_fu_3446_p14 <= ((((((((((((tmp_89_reg_4636 & ap_const_lv2_0) & tmp_90_reg_4642) & ap_const_lv2_0) & tmp_91_reg_4648) & ap_const_lv2_0) & tmp_92_reg_4654) & ap_const_lv2_0) & tmp_93_reg_4660) & ap_const_lv2_0) & tmp_94_reg_4666) & ap_const_lv2_0) & tmp_95_reg_4672);
    and_ln9_3_fu_3420_p16 <= ((((((((((((((tmp_88_reg_4631 & ap_const_lv2_0) & tmp_89_reg_4636) & ap_const_lv2_0) & tmp_90_reg_4642) & ap_const_lv2_0) & tmp_91_reg_4648) & ap_const_lv2_0) & tmp_92_reg_4654) & ap_const_lv2_0) & tmp_93_reg_4660) & ap_const_lv2_0) & tmp_94_reg_4666) & ap_const_lv2_0) & tmp_95_reg_4672);
    and_ln9_4_cast1_fu_3569_p14 <= ((((((((((((tmp_134_reg_4683 & ap_const_lv2_0) & tmp_135_reg_4689) & ap_const_lv2_0) & tmp_136_reg_4695) & ap_const_lv2_0) & tmp_137_reg_4701) & ap_const_lv2_0) & tmp_138_reg_4707) & ap_const_lv2_0) & tmp_139_reg_4713) & ap_const_lv2_0) & trunc_ln9_2_reg_4719);
    and_ln9_4_fu_3543_p16 <= ((((((((((((((tmp_133_reg_4678 & ap_const_lv2_0) & tmp_134_reg_4683) & ap_const_lv2_0) & tmp_135_reg_4689) & ap_const_lv2_0) & tmp_136_reg_4695) & ap_const_lv2_0) & tmp_137_reg_4701) & ap_const_lv2_0) & tmp_138_reg_4707) & ap_const_lv2_0) & tmp_139_reg_4713) & ap_const_lv2_0) & trunc_ln9_2_reg_4719);
    and_ln9_5_cast1_fu_3626_p14 <= ((((((((((((tmp_141_reg_4730 & ap_const_lv2_0) & tmp_142_reg_4736) & ap_const_lv2_0) & tmp_143_reg_4742) & ap_const_lv2_0) & tmp_144_reg_4748) & ap_const_lv2_0) & tmp_145_reg_4754) & ap_const_lv2_0) & tmp_146_reg_4760) & ap_const_lv2_0) & tmp_147_reg_4766);
    and_ln9_5_fu_3600_p16 <= ((((((((((((((tmp_140_reg_4725 & ap_const_lv2_0) & tmp_141_reg_4730) & ap_const_lv2_0) & tmp_142_reg_4736) & ap_const_lv2_0) & tmp_143_reg_4742) & ap_const_lv2_0) & tmp_144_reg_4748) & ap_const_lv2_0) & tmp_145_reg_4754) & ap_const_lv2_0) & tmp_146_reg_4760) & ap_const_lv2_0) & tmp_147_reg_4766);
    and_ln9_6_cast1_fu_3749_p14 <= ((((((((((((tmp_185_reg_4777 & ap_const_lv2_0) & tmp_186_reg_4783) & ap_const_lv2_0) & tmp_187_reg_4789) & ap_const_lv2_0) & tmp_188_reg_4795) & ap_const_lv2_0) & tmp_189_reg_4801) & ap_const_lv2_0) & tmp_190_reg_4807) & ap_const_lv2_0) & trunc_ln9_3_reg_4813);
    and_ln9_6_fu_3723_p16 <= ((((((((((((((tmp_184_reg_4772 & ap_const_lv2_0) & tmp_185_reg_4777) & ap_const_lv2_0) & tmp_186_reg_4783) & ap_const_lv2_0) & tmp_187_reg_4789) & ap_const_lv2_0) & tmp_188_reg_4795) & ap_const_lv2_0) & tmp_189_reg_4801) & ap_const_lv2_0) & tmp_190_reg_4807) & ap_const_lv2_0) & trunc_ln9_3_reg_4813);
    and_ln9_7_cast1_fu_3806_p14 <= ((((((((((((tmp_192_reg_4824 & ap_const_lv2_0) & tmp_193_reg_4830) & ap_const_lv2_0) & tmp_194_reg_4836) & ap_const_lv2_0) & tmp_195_reg_4842) & ap_const_lv2_0) & tmp_196_reg_4848) & ap_const_lv2_0) & tmp_197_reg_4854) & ap_const_lv2_0) & tmp_198_reg_4860);
    and_ln9_7_fu_3780_p16 <= ((((((((((((((tmp_191_reg_4819 & ap_const_lv2_0) & tmp_192_reg_4824) & ap_const_lv2_0) & tmp_193_reg_4830) & ap_const_lv2_0) & tmp_194_reg_4836) & ap_const_lv2_0) & tmp_195_reg_4842) & ap_const_lv2_0) & tmp_196_reg_4848) & ap_const_lv2_0) & tmp_197_reg_4854) & ap_const_lv2_0) & tmp_198_reg_4860);
    and_ln9_cast1_fu_3209_p14 <= ((((((((((((tmp_31_reg_4495 & ap_const_lv2_0) & tmp_32_reg_4501) & ap_const_lv2_0) & tmp_33_reg_4507) & ap_const_lv2_0) & tmp_34_reg_4513) & ap_const_lv2_0) & tmp_35_reg_4519) & ap_const_lv2_0) & tmp_36_reg_4525) & ap_const_lv2_0) & trunc_ln9_reg_4531);
    and_ln9_fu_3183_p16 <= ((((((((((((((tmp_s_reg_4490 & ap_const_lv2_0) & tmp_31_reg_4495) & ap_const_lv2_0) & tmp_32_reg_4501) & ap_const_lv2_0) & tmp_33_reg_4507) & ap_const_lv2_0) & tmp_34_reg_4513) & ap_const_lv2_0) & tmp_35_reg_4519) & ap_const_lv2_0) & tmp_36_reg_4525) & ap_const_lv2_0) & trunc_ln9_reg_4531);
    and_ln_fu_3903_p6 <= ((((tmp_46_reg_4866 & ap_const_lv4_0) & tmp_47_reg_4872) & ap_const_lv4_0) & trunc_ln10_reg_4879);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_357_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_357 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln34_fu_304_p2, ap_start_int)
    begin
        if (((icmp_ln34_fu_304_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter4_reg, ap_sig_allocacmp_output_load, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_return_0 <= ap_sig_allocacmp_output_load;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter4_reg, ap_sig_allocacmp_output_5_load, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_return_1 <= ap_sig_allocacmp_output_5_load;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter4_reg, ap_sig_allocacmp_output_6_load, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_return_2 <= ap_sig_allocacmp_output_6_load;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter4_reg, ap_sig_allocacmp_output_7_load, ap_return_3_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_return_3 <= ap_sig_allocacmp_output_7_load;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter4_reg, ap_sig_allocacmp_output_8_load, ap_return_4_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_return_4 <= ap_sig_allocacmp_output_8_load;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter4_reg, ap_sig_allocacmp_output_9_load, ap_return_5_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_return_5 <= ap_sig_allocacmp_output_9_load;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;


    ap_return_6_assign_proc : process(ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter4_reg, ap_sig_allocacmp_output_10_load, ap_return_6_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_return_6 <= ap_sig_allocacmp_output_10_load;
        else 
            ap_return_6 <= ap_return_6_preg;
        end if; 
    end process;


    ap_return_7_assign_proc : process(ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter4_reg, ap_sig_allocacmp_output_11_load, ap_return_7_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_return_7 <= ap_sig_allocacmp_output_11_load;
        else 
            ap_return_7 <= ap_return_7_preg;
        end if; 
    end process;


    ap_return_8_assign_proc : process(ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter4_reg, ap_sig_allocacmp_output_12_load, ap_return_8_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_return_8 <= ap_sig_allocacmp_output_12_load;
        else 
            ap_return_8 <= ap_return_8_preg;
        end if; 
    end process;


    ap_return_9_assign_proc : process(ap_block_pp0_stage0_11001, ap_sig_allocacmp_output_13_load, ap_loop_exit_ready_pp0_iter4_reg, ap_return_9_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_return_9 <= ap_sig_allocacmp_output_13_load;
        else 
            ap_return_9 <= ap_return_9_preg;
        end if; 
    end process;


    ap_sig_allocacmp_n21_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, n21_fu_146, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_n21_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_n21_load <= n21_fu_146;
        end if; 
    end process;


    ap_sig_allocacmp_output_10_load_assign_proc : process(ap_enable_reg_pp0_iter4, n21_load_reg_4462_pp0_iter3_reg, ap_block_pp0_stage0, add_ln60_1_fu_4199_p2, output_10_fu_162)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_6))) then 
            ap_sig_allocacmp_output_10_load <= add_ln60_1_fu_4199_p2;
        else 
            ap_sig_allocacmp_output_10_load <= output_10_fu_162;
        end if; 
    end process;


    ap_sig_allocacmp_output_11_load_assign_proc : process(ap_enable_reg_pp0_iter4, n21_load_reg_4462_pp0_iter3_reg, ap_block_pp0_stage0, add_ln60_3_fu_4229_p2, output_11_fu_158)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_6))) then 
            ap_sig_allocacmp_output_11_load <= add_ln60_3_fu_4229_p2;
        else 
            ap_sig_allocacmp_output_11_load <= output_11_fu_158;
        end if; 
    end process;


    ap_sig_allocacmp_output_12_load_assign_proc : process(ap_enable_reg_pp0_iter4, n21_load_reg_4462_pp0_iter3_reg, ap_block_pp0_stage0, output_12_fu_154, add_ln60_1_fu_4199_p2)
    begin
        if ((not((n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_6)) and not((n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_4)) and not((n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_2)) and not((n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_sig_allocacmp_output_12_load <= add_ln60_1_fu_4199_p2;
        else 
            ap_sig_allocacmp_output_12_load <= output_12_fu_154;
        end if; 
    end process;


    ap_sig_allocacmp_output_13_load_assign_proc : process(ap_enable_reg_pp0_iter4, n21_load_reg_4462_pp0_iter3_reg, ap_block_pp0_stage0, output_13_fu_150, add_ln60_3_fu_4229_p2)
    begin
        if ((not((n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_6)) and not((n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_4)) and not((n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_2)) and not((n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_0)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_sig_allocacmp_output_13_load <= add_ln60_3_fu_4229_p2;
        else 
            ap_sig_allocacmp_output_13_load <= output_13_fu_150;
        end if; 
    end process;


    ap_sig_allocacmp_output_5_load_assign_proc : process(ap_enable_reg_pp0_iter4, n21_load_reg_4462_pp0_iter3_reg, ap_block_pp0_stage0, add_ln60_3_fu_4229_p2, output_5_fu_182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_0))) then 
            ap_sig_allocacmp_output_5_load <= add_ln60_3_fu_4229_p2;
        else 
            ap_sig_allocacmp_output_5_load <= output_5_fu_182;
        end if; 
    end process;


    ap_sig_allocacmp_output_6_load_assign_proc : process(ap_enable_reg_pp0_iter4, n21_load_reg_4462_pp0_iter3_reg, ap_block_pp0_stage0, add_ln60_1_fu_4199_p2, output_6_fu_178)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_2))) then 
            ap_sig_allocacmp_output_6_load <= add_ln60_1_fu_4199_p2;
        else 
            ap_sig_allocacmp_output_6_load <= output_6_fu_178;
        end if; 
    end process;


    ap_sig_allocacmp_output_7_load_assign_proc : process(ap_enable_reg_pp0_iter4, n21_load_reg_4462_pp0_iter3_reg, ap_block_pp0_stage0, add_ln60_3_fu_4229_p2, output_7_fu_174)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_2))) then 
            ap_sig_allocacmp_output_7_load <= add_ln60_3_fu_4229_p2;
        else 
            ap_sig_allocacmp_output_7_load <= output_7_fu_174;
        end if; 
    end process;


    ap_sig_allocacmp_output_8_load_assign_proc : process(ap_enable_reg_pp0_iter4, n21_load_reg_4462_pp0_iter3_reg, ap_block_pp0_stage0, add_ln60_1_fu_4199_p2, output_8_fu_170)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_4))) then 
            ap_sig_allocacmp_output_8_load <= add_ln60_1_fu_4199_p2;
        else 
            ap_sig_allocacmp_output_8_load <= output_8_fu_170;
        end if; 
    end process;


    ap_sig_allocacmp_output_9_load_assign_proc : process(ap_enable_reg_pp0_iter4, n21_load_reg_4462_pp0_iter3_reg, ap_block_pp0_stage0, add_ln60_3_fu_4229_p2, output_9_fu_166)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_4))) then 
            ap_sig_allocacmp_output_9_load <= add_ln60_3_fu_4229_p2;
        else 
            ap_sig_allocacmp_output_9_load <= output_9_fu_166;
        end if; 
    end process;


    ap_sig_allocacmp_output_load_assign_proc : process(ap_enable_reg_pp0_iter4, n21_load_reg_4462_pp0_iter3_reg, ap_block_pp0_stage0, add_ln60_1_fu_4199_p2, output_fu_186)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (n21_load_reg_4462_pp0_iter3_reg = ap_const_lv4_0))) then 
            ap_sig_allocacmp_output_load <= add_ln60_1_fu_4199_p2;
        else 
            ap_sig_allocacmp_output_load <= output_fu_186;
        end if; 
    end process;

    icmp_ln34_fu_304_p2 <= "1" when (unsigned(n_fu_298_p2) < unsigned(ap_const_lv4_A)) else "0";
    n_fu_298_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_n21_load) + unsigned(ap_const_lv4_2));
    or_ln_fu_284_p3 <= (tmp_101_fu_274_p4 & ap_const_lv1_1);
    p_ZL9golden_w3_0_address0 <= zext_ln45_fu_292_p1(4 - 1 downto 0);
    p_ZL9golden_w3_0_address1 <= zext_ln34_fu_268_p1(4 - 1 downto 0);

    p_ZL9golden_w3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL9golden_w3_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL9golden_w3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL9golden_w3_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL9golden_w3_0_ce1_local <= ap_const_logic_1;
        else 
            p_ZL9golden_w3_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL9golden_w3_1_address0 <= zext_ln45_fu_292_p1(4 - 1 downto 0);
    p_ZL9golden_w3_1_address1 <= zext_ln34_fu_268_p1(4 - 1 downto 0);

    p_ZL9golden_w3_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL9golden_w3_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL9golden_w3_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL9golden_w3_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL9golden_w3_1_ce1_local <= ap_const_logic_1;
        else 
            p_ZL9golden_w3_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    s0_1_fu_1599_p2 <= std_logic_vector(unsigned(zext_ln8_3_fu_1583_p1) + unsigned(zext_ln8_2_fu_1319_p1));
    s0_2_fu_2311_p2 <= std_logic_vector(unsigned(zext_ln8_5_fu_2295_p1) + unsigned(zext_ln8_4_fu_2031_p1));
    s0_3_fu_3023_p2 <= std_logic_vector(unsigned(zext_ln8_7_fu_3007_p1) + unsigned(zext_ln8_6_fu_2743_p1));
    s0_fu_877_p2 <= std_logic_vector(unsigned(zext_ln8_1_fu_861_p1) + unsigned(zext_ln8_fu_597_p1));
    s1_1_fu_3483_p2 <= std_logic_vector(unsigned(zext_ln9_3_fu_3473_p1) + unsigned(zext_ln9_2_fu_3416_p1));
    s1_2_fu_3663_p2 <= std_logic_vector(unsigned(zext_ln9_5_fu_3653_p1) + unsigned(zext_ln9_4_fu_3596_p1));
    s1_3_fu_3843_p2 <= std_logic_vector(unsigned(zext_ln9_7_fu_3833_p1) + unsigned(zext_ln9_6_fu_3776_p1));
    s1_fu_3303_p2 <= std_logic_vector(unsigned(zext_ln9_1_fu_3293_p1) + unsigned(zext_ln9_fu_3236_p1));
    s3_1_fu_4013_p2 <= std_logic_vector(unsigned(zext_ln11_3_fu_4003_p1) + unsigned(zext_ln11_2_fu_3985_p1));
    s3_2_fu_4081_p2 <= std_logic_vector(unsigned(zext_ln11_5_fu_4071_p1) + unsigned(zext_ln11_4_fu_4053_p1));
    s3_3_fu_4149_p2 <= std_logic_vector(unsigned(zext_ln11_7_fu_4139_p1) + unsigned(zext_ln11_6_fu_4121_p1));
    s3_fu_3945_p2 <= std_logic_vector(unsigned(zext_ln11_1_fu_3935_p1) + unsigned(zext_ln11_fu_3917_p1));
    s4_1_fu_4033_p2 <= std_logic_vector(unsigned(zext_ln12_1_fu_4029_p1) + unsigned(add_ln11_2_fu_4007_p2));
    s4_2_fu_4101_p2 <= std_logic_vector(unsigned(zext_ln12_2_fu_4097_p1) + unsigned(add_ln12_fu_4075_p2));
    s4_3_fu_4169_p2 <= std_logic_vector(unsigned(zext_ln12_3_fu_4165_p1) + unsigned(add_ln12_2_fu_4143_p2));
    s4_fu_3965_p2 <= std_logic_vector(unsigned(zext_ln12_fu_3961_p1) + unsigned(add_ln11_fu_3939_p2));
    shl_ln60_1_fu_4217_p3 <= (add_ln60_2_fu_4211_p2 & ap_const_lv1_0);
    shl_ln_fu_4187_p3 <= (add_ln60_fu_4181_p2 & ap_const_lv1_0);
    tmp_100_fu_4019_p4 <= s3_1_fu_4013_p2(20 downto 16);
    tmp_101_fu_274_p4 <= ap_sig_allocacmp_n21_load(3 downto 1);
    tmp_102_fu_1775_p3 <= xor_ln8_fu_1769_p2(30 downto 30);
    tmp_103_fu_1783_p3 <= xor_ln8_fu_1769_p2(28 downto 28);
    tmp_104_fu_1791_p3 <= xor_ln8_fu_1769_p2(26 downto 26);
    tmp_105_fu_1799_p3 <= xor_ln8_fu_1769_p2(24 downto 24);
    tmp_106_fu_1807_p3 <= xor_ln8_fu_1769_p2(22 downto 22);
    tmp_107_fu_1815_p3 <= xor_ln8_fu_1769_p2(20 downto 20);
    tmp_108_fu_1823_p3 <= xor_ln8_fu_1769_p2(18 downto 18);
    tmp_109_fu_1831_p3 <= xor_ln8_fu_1769_p2(16 downto 16);
    tmp_10_fu_421_p3 <= xor_ln46_fu_335_p2(10 downto 10);
    tmp_110_fu_1839_p3 <= xor_ln8_fu_1769_p2(14 downto 14);
    tmp_111_fu_1847_p3 <= xor_ln8_fu_1769_p2(12 downto 12);
    tmp_112_fu_1855_p3 <= xor_ln8_fu_1769_p2(10 downto 10);
    tmp_113_fu_1863_p3 <= xor_ln8_fu_1769_p2(8 downto 8);
    tmp_114_fu_1871_p3 <= xor_ln8_fu_1769_p2(6 downto 6);
    tmp_115_fu_1879_p3 <= xor_ln8_fu_1769_p2(4 downto 4);
    tmp_116_fu_1887_p3 <= xor_ln8_fu_1769_p2(2 downto 2);
    tmp_117_fu_2035_p3 <= xnr_2_fu_1763_p2(31 downto 31);
    tmp_118_fu_2043_p3 <= xnr_2_fu_1763_p2(29 downto 29);
    tmp_119_fu_2051_p3 <= xnr_2_fu_1763_p2(27 downto 27);
    tmp_11_fu_429_p3 <= xor_ln46_fu_335_p2(8 downto 8);
    tmp_120_fu_2059_p3 <= xnr_2_fu_1763_p2(25 downto 25);
    tmp_121_fu_2067_p3 <= xnr_2_fu_1763_p2(23 downto 23);
    tmp_122_fu_2075_p3 <= xnr_2_fu_1763_p2(21 downto 21);
    tmp_123_fu_2083_p3 <= xnr_2_fu_1763_p2(19 downto 19);
    tmp_124_fu_2091_p3 <= xnr_2_fu_1763_p2(17 downto 17);
    tmp_125_fu_2099_p3 <= xnr_2_fu_1763_p2(15 downto 15);
    tmp_126_fu_2107_p3 <= xnr_2_fu_1763_p2(13 downto 13);
    tmp_127_fu_2115_p3 <= xnr_2_fu_1763_p2(11 downto 11);
    tmp_128_fu_2123_p3 <= xnr_2_fu_1763_p2(9 downto 9);
    tmp_129_fu_2131_p3 <= xnr_2_fu_1763_p2(7 downto 7);
    tmp_12_fu_437_p3 <= xor_ln46_fu_335_p2(6 downto 6);
    tmp_130_fu_2139_p3 <= xnr_2_fu_1763_p2(5 downto 5);
    tmp_131_fu_2147_p3 <= xnr_2_fu_1763_p2(3 downto 3);
    tmp_132_fu_2155_p3 <= xnr_2_fu_1763_p2(1 downto 1);
    tmp_13_fu_445_p3 <= xor_ln46_fu_335_p2(4 downto 4);
    tmp_148_fu_3669_p4 <= s1_2_fu_3663_p2(30 downto 4);
    tmp_14_fu_453_p3 <= xor_ln46_fu_335_p2(2 downto 2);
    tmp_152_fu_4087_p4 <= s3_2_fu_4081_p2(20 downto 16);
    tmp_153_fu_2487_p3 <= xor_ln8_1_fu_2481_p2(30 downto 30);
    tmp_154_fu_2495_p3 <= xor_ln8_1_fu_2481_p2(28 downto 28);
    tmp_155_fu_2503_p3 <= xor_ln8_1_fu_2481_p2(26 downto 26);
    tmp_156_fu_2511_p3 <= xor_ln8_1_fu_2481_p2(24 downto 24);
    tmp_157_fu_2519_p3 <= xor_ln8_1_fu_2481_p2(22 downto 22);
    tmp_158_fu_2527_p3 <= xor_ln8_1_fu_2481_p2(20 downto 20);
    tmp_159_fu_2535_p3 <= xor_ln8_1_fu_2481_p2(18 downto 18);
    tmp_15_fu_601_p3 <= xnr_fu_329_p2(31 downto 31);
    tmp_160_fu_2543_p3 <= xor_ln8_1_fu_2481_p2(16 downto 16);
    tmp_161_fu_2551_p3 <= xor_ln8_1_fu_2481_p2(14 downto 14);
    tmp_162_fu_2559_p3 <= xor_ln8_1_fu_2481_p2(12 downto 12);
    tmp_163_fu_2567_p3 <= xor_ln8_1_fu_2481_p2(10 downto 10);
    tmp_164_fu_2575_p3 <= xor_ln8_1_fu_2481_p2(8 downto 8);
    tmp_165_fu_2583_p3 <= xor_ln8_1_fu_2481_p2(6 downto 6);
    tmp_166_fu_2591_p3 <= xor_ln8_1_fu_2481_p2(4 downto 4);
    tmp_167_fu_2599_p3 <= xor_ln8_1_fu_2481_p2(2 downto 2);
    tmp_168_fu_2747_p3 <= xnr_3_fu_2475_p2(31 downto 31);
    tmp_169_fu_2755_p3 <= xnr_3_fu_2475_p2(29 downto 29);
    tmp_16_fu_609_p3 <= xnr_fu_329_p2(29 downto 29);
    tmp_170_fu_2763_p3 <= xnr_3_fu_2475_p2(27 downto 27);
    tmp_171_fu_2771_p3 <= xnr_3_fu_2475_p2(25 downto 25);
    tmp_172_fu_2779_p3 <= xnr_3_fu_2475_p2(23 downto 23);
    tmp_173_fu_2787_p3 <= xnr_3_fu_2475_p2(21 downto 21);
    tmp_174_fu_2795_p3 <= xnr_3_fu_2475_p2(19 downto 19);
    tmp_175_fu_2803_p3 <= xnr_3_fu_2475_p2(17 downto 17);
    tmp_176_fu_2811_p3 <= xnr_3_fu_2475_p2(15 downto 15);
    tmp_177_fu_2819_p3 <= xnr_3_fu_2475_p2(13 downto 13);
    tmp_178_fu_2827_p3 <= xnr_3_fu_2475_p2(11 downto 11);
    tmp_179_fu_2835_p3 <= xnr_3_fu_2475_p2(9 downto 9);
    tmp_17_fu_617_p3 <= xnr_fu_329_p2(27 downto 27);
    tmp_180_fu_2843_p3 <= xnr_3_fu_2475_p2(7 downto 7);
    tmp_181_fu_2851_p3 <= xnr_3_fu_2475_p2(5 downto 5);
    tmp_182_fu_2859_p3 <= xnr_3_fu_2475_p2(3 downto 3);
    tmp_183_fu_2867_p3 <= xnr_3_fu_2475_p2(1 downto 1);
    tmp_18_fu_625_p3 <= xnr_fu_329_p2(25 downto 25);
    tmp_199_fu_3849_p4 <= s1_3_fu_3843_p2(30 downto 4);
    tmp_19_fu_633_p3 <= xnr_fu_329_p2(23 downto 23);
    tmp_1_fu_349_p3 <= xor_ln46_fu_335_p2(28 downto 28);
    tmp_203_fu_4155_p4 <= s3_3_fu_4149_p2(20 downto 16);
    tmp_20_fu_641_p3 <= xnr_fu_329_p2(21 downto 21);
    tmp_21_fu_649_p3 <= xnr_fu_329_p2(19 downto 19);
    tmp_22_fu_657_p3 <= xnr_fu_329_p2(17 downto 17);
    tmp_23_fu_665_p3 <= xnr_fu_329_p2(15 downto 15);
    tmp_24_fu_673_p3 <= xnr_fu_329_p2(13 downto 13);
    tmp_25_fu_681_p3 <= xnr_fu_329_p2(11 downto 11);
    tmp_26_fu_689_p3 <= xnr_fu_329_p2(9 downto 9);
    tmp_27_fu_697_p3 <= xnr_fu_329_p2(7 downto 7);
    tmp_28_fu_705_p3 <= xnr_fu_329_p2(5 downto 5);
    tmp_29_fu_713_p3 <= xnr_fu_329_p2(3 downto 3);
    tmp_2_fu_357_p3 <= xor_ln46_fu_335_p2(26 downto 26);
    tmp_30_fu_721_p3 <= xnr_fu_329_p2(1 downto 1);
    tmp_3_fu_365_p3 <= xor_ln46_fu_335_p2(24 downto 24);
    tmp_45_fu_3309_p4 <= s1_fu_3303_p2(30 downto 4);
    tmp_49_fu_3951_p4 <= s3_fu_3945_p2(20 downto 16);
    tmp_4_fu_373_p3 <= xor_ln46_fu_335_p2(22 downto 22);
    tmp_50_fu_1063_p3 <= xor_ln46_1_fu_1057_p2(30 downto 30);
    tmp_51_fu_1071_p3 <= xor_ln46_1_fu_1057_p2(28 downto 28);
    tmp_52_fu_1079_p3 <= xor_ln46_1_fu_1057_p2(26 downto 26);
    tmp_53_fu_1087_p3 <= xor_ln46_1_fu_1057_p2(24 downto 24);
    tmp_54_fu_1095_p3 <= xor_ln46_1_fu_1057_p2(22 downto 22);
    tmp_55_fu_1103_p3 <= xor_ln46_1_fu_1057_p2(20 downto 20);
    tmp_56_fu_1111_p3 <= xor_ln46_1_fu_1057_p2(18 downto 18);
    tmp_57_fu_1119_p3 <= xor_ln46_1_fu_1057_p2(16 downto 16);
    tmp_58_fu_1127_p3 <= xor_ln46_1_fu_1057_p2(14 downto 14);
    tmp_59_fu_1135_p3 <= xor_ln46_1_fu_1057_p2(12 downto 12);
    tmp_5_fu_381_p3 <= xor_ln46_fu_335_p2(20 downto 20);
    tmp_60_fu_1143_p3 <= xor_ln46_1_fu_1057_p2(10 downto 10);
    tmp_61_fu_1151_p3 <= xor_ln46_1_fu_1057_p2(8 downto 8);
    tmp_62_fu_1159_p3 <= xor_ln46_1_fu_1057_p2(6 downto 6);
    tmp_63_fu_1167_p3 <= xor_ln46_1_fu_1057_p2(4 downto 4);
    tmp_64_fu_1175_p3 <= xor_ln46_1_fu_1057_p2(2 downto 2);
    tmp_65_fu_1323_p3 <= xnr_1_fu_1051_p2(31 downto 31);
    tmp_66_fu_1331_p3 <= xnr_1_fu_1051_p2(29 downto 29);
    tmp_67_fu_1339_p3 <= xnr_1_fu_1051_p2(27 downto 27);
    tmp_68_fu_1347_p3 <= xnr_1_fu_1051_p2(25 downto 25);
    tmp_69_fu_1355_p3 <= xnr_1_fu_1051_p2(23 downto 23);
    tmp_6_fu_389_p3 <= xor_ln46_fu_335_p2(18 downto 18);
    tmp_70_fu_1363_p3 <= xnr_1_fu_1051_p2(21 downto 21);
    tmp_71_fu_1371_p3 <= xnr_1_fu_1051_p2(19 downto 19);
    tmp_72_fu_1379_p3 <= xnr_1_fu_1051_p2(17 downto 17);
    tmp_73_fu_1387_p3 <= xnr_1_fu_1051_p2(15 downto 15);
    tmp_74_fu_1395_p3 <= xnr_1_fu_1051_p2(13 downto 13);
    tmp_75_fu_1403_p3 <= xnr_1_fu_1051_p2(11 downto 11);
    tmp_76_fu_1411_p3 <= xnr_1_fu_1051_p2(9 downto 9);
    tmp_77_fu_1419_p3 <= xnr_1_fu_1051_p2(7 downto 7);
    tmp_78_fu_1427_p3 <= xnr_1_fu_1051_p2(5 downto 5);
    tmp_79_fu_1435_p3 <= xnr_1_fu_1051_p2(3 downto 3);
    tmp_7_fu_397_p3 <= xor_ln46_fu_335_p2(16 downto 16);
    tmp_80_fu_1443_p3 <= xnr_1_fu_1051_p2(1 downto 1);
    tmp_8_fu_405_p3 <= xor_ln46_fu_335_p2(14 downto 14);
    tmp_96_fu_3489_p4 <= s1_1_fu_3483_p2(30 downto 4);
    tmp_9_fu_413_p3 <= xor_ln46_fu_335_p2(12 downto 12);
    tmp_fu_341_p3 <= xor_ln46_fu_335_p2(30 downto 30);
    trunc_ln10_1_fu_3529_p1 <= add_ln10_1_fu_3503_p2(4 - 1 downto 0);
    trunc_ln10_fu_3349_p1 <= add_ln10_fu_3323_p2(4 - 1 downto 0);
    trunc_ln11_1_fu_3889_p1 <= add_ln10_3_fu_3863_p2(4 - 1 downto 0);
    trunc_ln11_fu_3709_p1 <= add_ln10_2_fu_3683_p2(4 - 1 downto 0);
    trunc_ln18_1_fu_256_p1 <= p_read1(31 - 1 downto 0);
    trunc_ln18_2_fu_325_p1 <= p_ZL9golden_w3_0_q1(31 - 1 downto 0);
    trunc_ln18_3_fu_1047_p1 <= p_ZL9golden_w3_1_q1(31 - 1 downto 0);
    trunc_ln18_4_fu_1759_p1 <= p_ZL9golden_w3_0_q0(31 - 1 downto 0);
    trunc_ln18_5_fu_2471_p1 <= p_ZL9golden_w3_1_q0(31 - 1 downto 0);
    trunc_ln18_fu_252_p1 <= p_read(31 - 1 downto 0);
    trunc_ln8_1_fu_1183_p1 <= xor_ln46_1_fu_1057_p2(1 - 1 downto 0);
    trunc_ln8_2_fu_1895_p1 <= xor_ln8_fu_1769_p2(1 - 1 downto 0);
    trunc_ln8_3_fu_2607_p1 <= xor_ln8_1_fu_2481_p2(1 - 1 downto 0);
    trunc_ln8_fu_461_p1 <= xor_ln46_fu_335_p2(1 - 1 downto 0);
    trunc_ln9_1_fu_1675_p1 <= add_ln8_3_fu_1587_p2(2 - 1 downto 0);
    trunc_ln9_2_fu_2387_p1 <= add_ln8_6_fu_2299_p2(2 - 1 downto 0);
    trunc_ln9_3_fu_3099_p1 <= add_ln8_9_fu_3011_p2(2 - 1 downto 0);
    trunc_ln9_fu_953_p1 <= add_ln8_1_fu_865_p2(2 - 1 downto 0);
    xnr_1_fu_1051_p2 <= (xor_ln18_2_fu_1037_p2 xor p_ZL9golden_w3_1_q1);
    xnr_2_fu_1763_p2 <= (xor_ln18_fu_315_p2 xor p_ZL9golden_w3_0_q0);
    xnr_3_fu_2475_p2 <= (xor_ln18_2_fu_1037_p2 xor p_ZL9golden_w3_1_q0);
    xnr_fu_329_p2 <= (xor_ln18_fu_315_p2 xor p_ZL9golden_w3_0_q1);
    xor_ln18_1_fu_320_p2 <= (trunc_ln18_reg_4452 xor ap_const_lv31_55555555);
    xor_ln18_2_fu_1037_p2 <= (p_read1121_reg_4382 xor ap_const_lv32_FFFFFFFF);
    xor_ln18_4_fu_1042_p2 <= (trunc_ln18_1_reg_4457 xor ap_const_lv31_55555555);
    xor_ln18_fu_315_p2 <= (p_read120_reg_4387 xor ap_const_lv32_FFFFFFFF);
    xor_ln46_1_fu_1057_p2 <= (xor_ln18_4_fu_1042_p2 xor trunc_ln18_3_fu_1047_p1);
    xor_ln46_fu_335_p2 <= (xor_ln18_1_fu_320_p2 xor trunc_ln18_2_fu_325_p1);
    xor_ln8_1_fu_2481_p2 <= (xor_ln18_4_fu_1042_p2 xor trunc_ln18_5_fu_2471_p1);
    xor_ln8_fu_1769_p2 <= (xor_ln18_1_fu_320_p2 xor trunc_ln18_4_fu_1759_p1);
    zext_ln10_1_fu_3499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_96_fu_3489_p4),28));
    zext_ln10_2_fu_3679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_148_fu_3669_p4),28));
    zext_ln10_3_fu_3859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_199_fu_3849_p4),28));
    zext_ln10_fu_3319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_fu_3309_p4),28));
    zext_ln11_10_fu_3982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln10_1_reg_4903),6));
    zext_ln11_11_fu_4000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_98_reg_4896),6));
    zext_ln11_12_fu_4050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln11_reg_4927),6));
    zext_ln11_13_fu_4068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_150_reg_4920),6));
    zext_ln11_14_fu_4118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln11_1_reg_4951),6));
    zext_ln11_15_fu_4136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_201_reg_4944),6));
    zext_ln11_1_fu_3935_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1_fu_3921_p6),21));
    zext_ln11_2_fu_3985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln10_1_fu_3971_p6),21));
    zext_ln11_3_fu_4003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln11_1_fu_3989_p6),21));
    zext_ln11_4_fu_4053_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln11_2_fu_4039_p6),21));
    zext_ln11_5_fu_4071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln11_3_fu_4057_p6),21));
    zext_ln11_6_fu_4121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln11_4_fu_4107_p6),21));
    zext_ln11_7_fu_4139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln11_5_fu_4125_p6),21));
    zext_ln11_8_fu_3914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln10_reg_4879),6));
    zext_ln11_9_fu_3932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_reg_4872),6));
    zext_ln11_fu_3917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln_fu_3903_p6),21));
    zext_ln12_1_fu_4029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_100_fu_4019_p4),6));
    zext_ln12_2_fu_4097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_152_fu_4087_p4),6));
    zext_ln12_3_fu_4165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_203_fu_4155_p4),6));
    zext_ln12_fu_3961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_fu_3951_p4),6));
    zext_ln34_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_n21_load),64));
    zext_ln45_fu_292_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_284_p3),64));
    zext_ln56_1_fu_4205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(s4_2_reg_4972),7));
    zext_ln56_fu_4175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(s4_reg_4962),7));
    zext_ln60_1_fu_4195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_4187_p3),9));
    zext_ln60_2_fu_4208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(s4_3_reg_4977),7));
    zext_ln60_3_fu_4225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_1_fu_4217_p3),9));
    zext_ln60_fu_4178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(s4_1_reg_4967),7));
    zext_ln8_10_fu_1315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_2_cast1_fu_1253_p30),30));
    zext_ln8_11_fu_1579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_3_cast1_fu_1517_p30),30));
    zext_ln8_12_fu_2027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_4_cast1_fu_1965_p30),30));
    zext_ln8_13_fu_2291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_5_cast1_fu_2229_p30),30));
    zext_ln8_14_fu_2739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_6_cast1_fu_2677_p30),30));
    zext_ln8_15_fu_3003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_7_cast1_fu_2941_p30),30));
    zext_ln8_1_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_1_fu_729_p32),32));
    zext_ln8_2_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_2_fu_1187_p32),32));
    zext_ln8_3_fu_1583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_3_fu_1451_p32),32));
    zext_ln8_4_fu_2031_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_4_fu_1899_p32),32));
    zext_ln8_5_fu_2295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_5_fu_2163_p32),32));
    zext_ln8_6_fu_2743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_6_fu_2611_p32),32));
    zext_ln8_7_fu_3007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_7_fu_2875_p32),32));
    zext_ln8_8_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_cast1_fu_531_p30),30));
    zext_ln8_9_fu_857_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_1_cast1_fu_795_p30),30));
    zext_ln8_fu_597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln8_fu_465_p32),32));
    zext_ln9_10_fu_3412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_2_cast1_fu_3389_p14),28));
    zext_ln9_11_fu_3469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_3_cast1_fu_3446_p14),28));
    zext_ln9_12_fu_3592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_4_cast1_fu_3569_p14),28));
    zext_ln9_13_fu_3649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_5_cast1_fu_3626_p14),28));
    zext_ln9_14_fu_3772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_6_cast1_fu_3749_p14),28));
    zext_ln9_15_fu_3829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_7_cast1_fu_3806_p14),28));
    zext_ln9_1_fu_3293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_1_fu_3240_p16),31));
    zext_ln9_2_fu_3416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_2_fu_3363_p16),31));
    zext_ln9_3_fu_3473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_3_fu_3420_p16),31));
    zext_ln9_4_fu_3596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_4_fu_3543_p16),31));
    zext_ln9_5_fu_3653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_5_fu_3600_p16),31));
    zext_ln9_6_fu_3776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_6_fu_3723_p16),31));
    zext_ln9_7_fu_3833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_7_fu_3780_p16),31));
    zext_ln9_8_fu_3232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_cast1_fu_3209_p14),28));
    zext_ln9_9_fu_3289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_1_cast1_fu_3266_p14),28));
    zext_ln9_fu_3236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln9_fu_3183_p16),31));
end behav;
