-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config12_s_w12_ROM_NHfu is 
    generic(
             DataWidth     : integer := 27; 
             AddressWidth     : integer := 5; 
             AddressRange    : integer := 25
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config12_s_w12_ROM_NHfu is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "111111111111101000000111111", 1 => "001111111111101000011000010", 2 => "110000001111110111100111101", 3 => "000111111111110111101000010", 
    4 => "101111110000000111111000000", 5 => "101000000111111111100111101", 6 => "001000001000010111111000001", 7 => "001000001000000000000000011", 
    8 => "111111111000000111110111110", 9 => "111111111111110111110000011", 10 => "100111110111111000010111110", 11 => "001000011111111111101000001", 
    12 => "101111111000010111111000100", 13 => "010111101111100111110000000", 14 => "011111110111111111110000000", 15 => "001000000000000000011111111", 
    16 => "000111110000010000011111111", 17 => "000000010111110111101000011", 18 => "011000011111110000000000000", 19 => "001111111000001000001111111", 
    20 => "000111110111101111111000001", 21 => "001000100000000000001111110", 22 => "000111110000010000010000011", 23 => "010000010000000000000111110", 
    24 => "111000000000010000011111110");



attribute syn_rom_style : string;

attribute syn_rom_style of mem0 : signal is "block_rom"; 
attribute ROM_STYLE : string;

attribute ROM_STYLE of mem0 : signal is "block";

begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

