# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library postsynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:58:23 on Dec 04,2023
# vlog -reportprogress 300 -vlog01compat -work postsynth C:/EDA/74hc00/cpu74hc00/synthesis/hc00.v 
# -- Compiling module hc00
# 
# Top level modules:
# 	hc00
# End time: 00:58:23 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:58:23 on Dec 04,2023
# vlog -reportprogress 300 "+incdir+C:/EDA/74hc00/cpu74hc00/stimulus" -vlog01compat -work postsynth C:/EDA/74hc00/cpu74hc00/stimulus/testhc00.v 
# -- Compiling module testhc00
# 
# Top level modules:
# 	testhc00
# End time: 00:58:23 on Dec 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postsynth -t 1ps postsynth.testhc00 
# Start time: 00:58:23 on Dec 04,2023
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postsynth.testhc00
# Loading postsynth.hc00
# Loading proasic3.OR2B
# Loading proasic3.OUTBUF
# Loading proasic3.INBUF
# Loading proasic3.VCC
# Loading proasic3.GND
# a=0,b=0,out=x
# a=0,b=0,out=1
# a=1,b=0,out=1
# a=1,b=1,out=1
# a=1,b=1,out=0
# a=0,b=1,out=0
# a=0,b=1,out=1
# a=0,b=0,out=1
# End time: 00:59:02 on Dec 04,2023, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
