#ifndef _LPASS_ADDRESS_FILE_CC_HAL_V2_H_

#define _LPASS_ADDRESS_FILE_CC_HAL_V2_H_

#define LPASS_LPASS_CC_REG_BASE     (0x09000000)

#define LPASS_LPAAUDIO_PLL_MODE                   (0x09000000)
#define   LPASS_LPAAUDIO_PLL_MODE___RWC             QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_MODE___POR          0x00000000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_LOCK_DET___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_ACTIVE_FLAG___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_ACK_LATCH___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__RESERVE_BITS28_24___POR 0x00
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_HW_UPDATE_LOGIC_BYPASS___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_UPDATE___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_VOTE_FSM_RESET___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_VOTE_FSM_ENA___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_BIAS_COUNT___POR 0x00
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_LOCK_COUNT___POR 0x00
#define   LPASS_LPAAUDIO_PLL_MODE__RESERVE_BITS7_4___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_PLLTEST___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_RESET_N___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_BYPASSNL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_OUTCTRL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_LOCK_DET___M 0x80000000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_LOCK_DET___S              31
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_ACTIVE_FLAG___M 0x40000000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_ACTIVE_FLAG___S              30
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_ACK_LATCH___M 0x20000000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_ACK_LATCH___S              29
#define   LPASS_LPAAUDIO_PLL_MODE__RESERVE_BITS28_24___M 0x1F000000
#define   LPASS_LPAAUDIO_PLL_MODE__RESERVE_BITS28_24___S              24
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_HW_UPDATE_LOGIC_BYPASS___M 0x00800000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_HW_UPDATE_LOGIC_BYPASS___S              23
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_UPDATE___M 0x00400000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_UPDATE___S              22
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_VOTE_FSM_RESET___M 0x00200000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_VOTE_FSM_RESET___S              21
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_VOTE_FSM_ENA___M 0x00100000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_VOTE_FSM_ENA___S              20
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_BIAS_COUNT___M 0x000FC000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_BIAS_COUNT___S              14
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_LOCK_COUNT___M 0x00003F00
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_LOCK_COUNT___S               8
#define   LPASS_LPAAUDIO_PLL_MODE__RESERVE_BITS7_4___M 0x000000F0
#define   LPASS_LPAAUDIO_PLL_MODE__RESERVE_BITS7_4___S               4
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_PLLTEST___M 0x00000008
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_PLLTEST___S               3
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_RESET_N___M 0x00000004
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_RESET_N___S               2
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_BYPASSNL___M 0x00000002
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_BYPASSNL___S               1
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_OUTCTRL___M 0x00000001
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_OUTCTRL___S               0
#define   LPASS_LPAAUDIO_PLL_MODE___M            0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_MODE___S                          0

#define LPASS_LPAAUDIO_PLL_L_VAL                  (0x09000004)
#define   LPASS_LPAAUDIO_PLL_L_VAL___RWC            QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_L_VAL___POR         0x00000000
#define   LPASS_LPAAUDIO_PLL_L_VAL__RESERVE_BITS_31_8___POR 0x000000
#define   LPASS_LPAAUDIO_PLL_L_VAL__PLL_L___POR  0x00
#define   LPASS_LPAAUDIO_PLL_L_VAL__RESERVE_BITS_31_8___M 0xFFFFFF00
#define   LPASS_LPAAUDIO_PLL_L_VAL__RESERVE_BITS_31_8___S               8
#define   LPASS_LPAAUDIO_PLL_L_VAL__PLL_L___M    0x000000FF
#define   LPASS_LPAAUDIO_PLL_L_VAL__PLL_L___S                  0
#define   LPASS_LPAAUDIO_PLL_L_VAL___M           0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_L_VAL___S                         0

#define LPASS_LPAAUDIO_PLL_ALPHA_VAL              (0x09000008)
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL___RWC        QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL___POR     0x00000000
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL__PLL_ALPHA_31_0___POR 0x00000000
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL__PLL_ALPHA_31_0___M 0xFFFFFFFF
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL__PLL_ALPHA_31_0___S               0
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL___M       0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL___S                     0

#define LPASS_LPAAUDIO_PLL_ALPHA_VAL_U            (0x0900000C)
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL_U___RWC      QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL_U___POR   0x00000000
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL_U__RESERVE_BITS_31_8___POR 0x000000
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL_U__PLL_ALPHA_39_32___POR 0x00
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL_U__RESERVE_BITS_31_8___M 0xFFFFFF00
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL_U__RESERVE_BITS_31_8___S               8
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL_U__PLL_ALPHA_39_32___M 0x000000FF
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL_U__PLL_ALPHA_39_32___S               0
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL_U___M     0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL_U___S                   0

#define LPASS_LPAAUDIO_PLL_USER_CTL               (0x09000010)
#define   LPASS_LPAAUDIO_PLL_USER_CTL___RWC         QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_USER_CTL___POR      0x00000001
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS31_25___POR 0x00
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ALPHA_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS23_14___POR 0x000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__INCLK_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS11_10___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__POSTDIV_CTL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__OUTPUT_INV___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS6_5___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_TEST___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_EARLY___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_AUX2___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_AUX___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_MAIN___POR 0x1
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS31_25___M 0xFE000000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS31_25___S              25
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ALPHA_EN___M 0x01000000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ALPHA_EN___S              24
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS23_14___M 0x00FFC000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS23_14___S              14
#define   LPASS_LPAAUDIO_PLL_USER_CTL__INCLK_SEL___M 0x00003000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__INCLK_SEL___S              12
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS11_10___M 0x00000C00
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS11_10___S              10
#define   LPASS_LPAAUDIO_PLL_USER_CTL__POSTDIV_CTL___M 0x00000300
#define   LPASS_LPAAUDIO_PLL_USER_CTL__POSTDIV_CTL___S               8
#define   LPASS_LPAAUDIO_PLL_USER_CTL__OUTPUT_INV___M 0x00000080
#define   LPASS_LPAAUDIO_PLL_USER_CTL__OUTPUT_INV___S               7
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS6_5___M 0x00000060
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS6_5___S               5
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_TEST___M 0x00000010
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_TEST___S               4
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_EARLY___M 0x00000008
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_EARLY___S               3
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_AUX2___M 0x00000004
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_AUX2___S               2
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_AUX___M 0x00000002
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_AUX___S               1
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_MAIN___M 0x00000001
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_MAIN___S               0
#define   LPASS_LPAAUDIO_PLL_USER_CTL___M        0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_USER_CTL___S                      0

#define LPASS_LPAAUDIO_PLL_USER_CTL_U             (0x09000014)
#define   LPASS_LPAAUDIO_PLL_USER_CTL_U___RWC       QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_USER_CTL_U___POR    0x00000000
#define   LPASS_LPAAUDIO_PLL_USER_CTL_U__RESERVE_BITS31_0___POR 0x00000000
#define   LPASS_LPAAUDIO_PLL_USER_CTL_U__RESERVE_BITS31_0___M 0xFFFFFFFF
#define   LPASS_LPAAUDIO_PLL_USER_CTL_U__RESERVE_BITS31_0___S               0
#define   LPASS_LPAAUDIO_PLL_USER_CTL_U___M      0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_USER_CTL_U___S                    0

#define LPASS_LPAAUDIO_PLL_CONFIG_CTL             (0x09000018)
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL___RWC       QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL___POR    0x00004309
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__RESERVE_BITS31_18___POR 0x0000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__DITHER_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__CORR_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__RVSIG_DEL___POR 0x2
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__PFD_DZSEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__FORCE_ISEED___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__CPI_2X___POR 0x1
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__CPI_CNT___POR 0x4
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__FILT_BS_CNTL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__SEL_IREG_OSC___POR 0x2
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__LCKDET_CNFG___POR 0x1
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__RESERVE_BITS31_18___M 0xFFFC0000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__RESERVE_BITS31_18___S              18
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__DITHER_SEL___M 0x00030000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__DITHER_SEL___S              16
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__CORR_EN___M 0x00008000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__CORR_EN___S              15
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__RVSIG_DEL___M 0x00006000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__RVSIG_DEL___S              13
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__PFD_DZSEL___M 0x00001800
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__PFD_DZSEL___S              11
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__FORCE_ISEED___M 0x00000400
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__FORCE_ISEED___S              10
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__CPI_2X___M 0x00000200
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__CPI_2X___S               9
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__CPI_CNT___M 0x000001C0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__CPI_CNT___S               6
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__FILT_BS_CNTL___M 0x00000030
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__FILT_BS_CNTL___S               4
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__SEL_IREG_OSC___M 0x0000000C
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__SEL_IREG_OSC___S               2
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__LCKDET_CNFG___M 0x00000003
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__LCKDET_CNFG___S               0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL___M      0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL___S                    0

#define LPASS_LPAAUDIO_PLL_TEST_CTL               (0x0900001C)
#define   LPASS_LPAAUDIO_PLL_TEST_CTL___RWC         QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_TEST_CTL___POR      0x00000000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__RESERVE_BITS31_23___POR 0x000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__EN___POR  0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__PUP___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__CFG___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__TEST_OUT_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__RESERVE_BITS15_10___POR 0x00
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__SEL_IEXT___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__DTEST_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__BYP_TESTAMP___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST1_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST0_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST1_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST0_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__RESERVE_BITS31_23___M 0xFF800000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__RESERVE_BITS31_23___S              23
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__EN___M    0x00700000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__EN___S                 20
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__PUP___M   0x00080000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__PUP___S                19
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__CFG___M   0x00060000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__CFG___S                17
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__TEST_OUT_SEL___M 0x00010000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__TEST_OUT_SEL___S              16
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__RESERVE_BITS15_10___M 0x0000FC00
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__RESERVE_BITS15_10___S              10
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__SEL_IEXT___M 0x00000200
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__SEL_IEXT___S               9
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__DTEST_SEL___M 0x00000180
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__DTEST_SEL___S               7
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__BYP_TESTAMP___M 0x00000040
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__BYP_TESTAMP___S               6
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST1_SEL___M 0x00000030
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST1_SEL___S               4
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST0_SEL___M 0x0000000C
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST0_SEL___S               2
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST1_EN___M 0x00000002
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST1_EN___S               1
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST0_EN___M 0x00000001
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST0_EN___S               0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL___M        0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_TEST_CTL___S                      0

#define LPASS_LPAAUDIO_PLL_TEST_CTL_U             (0x09000020)
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U___RWC       QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U___POR    0x00000000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__RESERVE_BITS31_0___POR 0x00000000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__RESERVE_BITS31_0___M 0xFFFFFFFF
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__RESERVE_BITS31_0___S               0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U___M      0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U___S                    0

#define LPASS_LPAAUDIO_PLL_STATUS                 (0x09000024)
#define   LPASS_LPAAUDIO_PLL_STATUS___RWC           QCSR_REG_RO    
#define   LPASS_LPAAUDIO_PLL_STATUS___POR        0x00000000
#define   LPASS_LPAAUDIO_PLL_STATUS__RESERVE_BITS15_2___POR 0x0000
#define   LPASS_LPAAUDIO_PLL_STATUS__PLL_ACK_LATCH___POR 0x0
#define   LPASS_LPAAUDIO_PLL_STATUS__CLOCK_DETECT___POR 0x0
#define   LPASS_LPAAUDIO_PLL_STATUS__RESERVE_BITS15_2___M 0x0000FFFC
#define   LPASS_LPAAUDIO_PLL_STATUS__RESERVE_BITS15_2___S               2
#define   LPASS_LPAAUDIO_PLL_STATUS__PLL_ACK_LATCH___M 0x00000002
#define   LPASS_LPAAUDIO_PLL_STATUS__PLL_ACK_LATCH___S               1
#define   LPASS_LPAAUDIO_PLL_STATUS__CLOCK_DETECT___M 0x00000001
#define   LPASS_LPAAUDIO_PLL_STATUS__CLOCK_DETECT___S               0
#define   LPASS_LPAAUDIO_PLL_STATUS___M          0x0000FFFF   
#define   LPASS_LPAAUDIO_PLL_STATUS___S                        0

#define LPASS_LPAAUDIO_PLL_FREQ_CTL               (0x09000028)
#define   LPASS_LPAAUDIO_PLL_FREQ_CTL___RWC         QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_FREQ_CTL___POR      0x00000000
#define   LPASS_LPAAUDIO_PLL_FREQ_CTL__FREQUENCY_CTL_WORD___POR 0x00000000
#define   LPASS_LPAAUDIO_PLL_FREQ_CTL__FREQUENCY_CTL_WORD___M 0xFFFFFFFF
#define   LPASS_LPAAUDIO_PLL_FREQ_CTL__FREQUENCY_CTL_WORD___S               0
#define   LPASS_LPAAUDIO_PLL_FREQ_CTL___M        0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_FREQ_CTL___S                      0

#define LPASS_LPAAUDIO_PLL_CLK_CGC_EN             (0x0900002C)
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN___RWC       QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN___POR    0x0000000F
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX2_CGC_EN___POR 0x1
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX_CGC_EN___POR 0x1
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_MAIN_SVS_CGC_EN___POR 0x1
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_MAIN_CGC_EN___POR 0x1
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX2_CGC_EN___M 0x00000008
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX2_CGC_EN___S               3
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX_CGC_EN___M 0x00000004
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX_CGC_EN___S               2
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_MAIN_SVS_CGC_EN___M 0x00000002
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_MAIN_SVS_CGC_EN___S               1
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_MAIN_CGC_EN___M 0x00000001
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_MAIN_CGC_EN___S               0
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN___M      0x0000000F   
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN___S                    0

#define LPASS_LPAAUDIO_PLL_CLK_DIV                (0x09000030)
#define   LPASS_LPAAUDIO_PLL_CLK_DIV___RWC          QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_CLK_DIV___POR       0x00009021
#define   LPASS_LPAAUDIO_PLL_CLK_DIV__CLK_EARLY_DIV___POR 0x1
#define   LPASS_LPAAUDIO_PLL_CLK_DIV__CLK_AUX2_DIV___POR 0x1
#define   LPASS_LPAAUDIO_PLL_CLK_DIV__CLK_AUX_DIV___POR 0x4
#define   LPASS_LPAAUDIO_PLL_CLK_DIV__CLK_MAIN_DIV___POR 0x1
#define   LPASS_LPAAUDIO_PLL_CLK_DIV__CLK_EARLY_DIV___M 0x00038000
#define   LPASS_LPAAUDIO_PLL_CLK_DIV__CLK_EARLY_DIV___S              15
#define   LPASS_LPAAUDIO_PLL_CLK_DIV__CLK_AUX2_DIV___M 0x00007000
#define   LPASS_LPAAUDIO_PLL_CLK_DIV__CLK_AUX2_DIV___S              12
#define   LPASS_LPAAUDIO_PLL_CLK_DIV__CLK_AUX_DIV___M 0x00000038
#define   LPASS_LPAAUDIO_PLL_CLK_DIV__CLK_AUX_DIV___S               3
#define   LPASS_LPAAUDIO_PLL_CLK_DIV__CLK_MAIN_DIV___M 0x00000007
#define   LPASS_LPAAUDIO_PLL_CLK_DIV__CLK_MAIN_DIV___S               0
#define   LPASS_LPAAUDIO_PLL_CLK_DIV___M         0x0003F03F   
#define   LPASS_LPAAUDIO_PLL_CLK_DIV___S                       0

#define LPASS_LPAAUDIO_DIG_PLL_L_VAL              (0x09001004)
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL___RWC        QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL___POR     0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL__RESERVE_BITS_31_16___POR 0x0000
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL__PLL_L___POR 0x0000
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL__RESERVE_BITS_31_16___M 0xFFFF0000
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL__RESERVE_BITS_31_16___S              16
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL__PLL_L___M 0x0000FFFF
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL__PLL_L___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL___M       0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL___S                     0

#define LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL          (0x09001008)
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL___RWC    QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL___POR 0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL__PLL_ALPHA_31_0___POR 0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL__PLL_ALPHA_31_0___M 0xFFFFFFFF
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL__PLL_ALPHA_31_0___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL___M   0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL___S                 0

#define LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL_U        (0x0900100C)
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL_U___RWC  QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL_U___POR 0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL_U__RESERVE_BITS_31_8___POR 0x000000
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL_U__PLL_ALPHA_39_32___POR 0x00
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL_U__RESERVE_BITS_31_8___M 0xFFFFFF00
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL_U__RESERVE_BITS_31_8___S               8
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL_U__PLL_ALPHA_39_32___M 0x000000FF
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL_U__PLL_ALPHA_39_32___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL_U___M 0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_ALPHA_VAL_U___S               0

#define LPASS_LPAAUDIO_DIG_PLL_USER_CTL           (0x09001010)
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL___RWC     QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL___POR  0x00228108
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS31_28___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__SSC_MODE_CONTROL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS26_25___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__ALPHA_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS23_22___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__VCO_SEL___POR 0x2
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS19_18___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__AUX_POST_DIV_RATIO___POR 0x5
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PRE_DIV_RATIO___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__POST_DIV_RATIO___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__OUTPUT_INV___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS6_5___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_TEST___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_EARLY___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_AUX2___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_AUX___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_MAIN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS31_28___M 0xF0000000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS31_28___S              28
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__SSC_MODE_CONTROL___M 0x08000000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__SSC_MODE_CONTROL___S              27
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS26_25___M 0x06000000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS26_25___S              25
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__ALPHA_EN___M 0x01000000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__ALPHA_EN___S              24
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS23_22___M 0x00C00000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS23_22___S              22
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__VCO_SEL___M 0x00300000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__VCO_SEL___S              20
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS19_18___M 0x000C0000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS19_18___S              18
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__AUX_POST_DIV_RATIO___M 0x00038000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__AUX_POST_DIV_RATIO___S              15
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PRE_DIV_RATIO___M 0x00007000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PRE_DIV_RATIO___S              12
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__POST_DIV_RATIO___M 0x00000F00
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__POST_DIV_RATIO___S               8
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__OUTPUT_INV___M 0x00000080
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__OUTPUT_INV___S               7
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS6_5___M 0x00000060
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS6_5___S               5
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_TEST___M 0x00000010
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_TEST___S               4
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_EARLY___M 0x00000008
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_EARLY___S               3
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_AUX2___M 0x00000004
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_AUX2___S               2
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_AUX___M 0x00000002
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_AUX___S               1
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_MAIN___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_LV_MAIN___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL___M    0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL___S                  0

#define LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U         (0x09001014)
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U___RWC   QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U___POR 0x00000004
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__RESERVE_BITS31_12___POR 0x00000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__LATCH_INTERFACE_BYPASS___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__STATUS_REGISTER___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__DSM___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__WRITE_STATE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__TARGET_CTL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__LOCK_DET___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__FREEZE_PLL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__TOGGLE_DET___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__RESERVE_BITS31_12___M 0xFFFFF000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__RESERVE_BITS31_12___S              12
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__LATCH_INTERFACE_BYPASS___M 0x00000800
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__LATCH_INTERFACE_BYPASS___S              11
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__STATUS_REGISTER___M 0x00000700
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__STATUS_REGISTER___S               8
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__DSM___M 0x00000080
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__DSM___S               7
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__WRITE_STATE___M 0x00000040
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__WRITE_STATE___S               6
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__TARGET_CTL___M 0x00000038
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__TARGET_CTL___S               3
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__LOCK_DET___M 0x00000004
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__LOCK_DET___S               2
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__FREEZE_PLL___M 0x00000002
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__FREEZE_PLL___S               1
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__TOGGLE_DET___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__TOGGLE_DET___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U___M  0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U___S                0

#define LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL         (0x09001018)
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL___RWC   QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL___POR 0x40008529
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__SINGLE_DMET_MODE_ENABLE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__DMET_WINDOW_ENABLE___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__TOGGLE_DET_SAMPLE_INTER___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__TOGGLE_DET_THRESHOLD___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__TOGGLE_DET_SAMPLE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__LOCK_DET_THRESHOLD___POR 0x08
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__LOCK_DET_SAMPLE_SIZE___POR 0x5
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__MIN_GLITCH_THRESHOLD___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__REF_CYCLE___POR 0x2
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__KFN___POR 0x9
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__SINGLE_DMET_MODE_ENABLE___M 0x80000000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__SINGLE_DMET_MODE_ENABLE___S              31
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__DMET_WINDOW_ENABLE___M 0x40000000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__DMET_WINDOW_ENABLE___S              30
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__TOGGLE_DET_SAMPLE_INTER___M 0x3C000000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__TOGGLE_DET_SAMPLE_INTER___S              26
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__TOGGLE_DET_THRESHOLD___M 0x03800000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__TOGGLE_DET_THRESHOLD___S              23
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__TOGGLE_DET_SAMPLE___M 0x00700000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__TOGGLE_DET_SAMPLE___S              20
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__LOCK_DET_THRESHOLD___M 0x000FF000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__LOCK_DET_THRESHOLD___S              12
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__LOCK_DET_SAMPLE_SIZE___M 0x00000F00
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__LOCK_DET_SAMPLE_SIZE___S               8
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__MIN_GLITCH_THRESHOLD___M 0x000000C0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__MIN_GLITCH_THRESHOLD___S               6
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__REF_CYCLE___M 0x00000030
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__REF_CYCLE___S               4
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__KFN___M 0x0000000F
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__KFN___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL___M  0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL___S                0

#define LPASS_LPAAUDIO_DIG_PLL_TEST_CTL           (0x0900101C)
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL___RWC     QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL___POR  0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__BIAS_GEN_TRIM___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__PROCESS_CALB___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_PROCESS_CALB___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__FINE_FCW___POR 0x00
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_FINE_FCW___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__COARSE_FCW___POR 0x00
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_COARSE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__DISABLE_LFSR___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__DTEST_SEL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__DTEST_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__BYP_TESTAMP___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST1_SEL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST0_SEL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST1_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST0_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__BIAS_GEN_TRIM___M 0xE0000000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__BIAS_GEN_TRIM___S              29
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__PROCESS_CALB___M 0x1C000000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__PROCESS_CALB___S              26
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_PROCESS_CALB___M 0x02000000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_PROCESS_CALB___S              25
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__FINE_FCW___M 0x01F00000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__FINE_FCW___S              20
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_FINE_FCW___M 0x00080000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_FINE_FCW___S              19
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__COARSE_FCW___M 0x0007E000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__COARSE_FCW___S              13
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_COARSE___M 0x00001000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_COARSE___S              12
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__DISABLE_LFSR___M 0x00000800
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__DISABLE_LFSR___S              11
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__DTEST_SEL___M 0x00000700
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__DTEST_SEL___S               8
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__DTEST_EN___M 0x00000080
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__DTEST_EN___S               7
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__BYP_TESTAMP___M 0x00000040
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__BYP_TESTAMP___S               6
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST1_SEL___M 0x00000030
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST1_SEL___S               4
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST0_SEL___M 0x0000000C
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST0_SEL___S               2
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST1_EN___M 0x00000002
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST1_EN___S               1
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST0_EN___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST0_EN___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL___M    0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL___S                  0

#define LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U         (0x09001020)
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U___RWC   QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U___POR 0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__RESERVE_BITS31_22___POR 0x000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__GLITCH_DET_CNT_LIMIT___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DIS_GLITCH_PREVENTION___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DTEST_MODE_SEL_U___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DITHER_SEL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__SEL_2B_3B_CAL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__OVERRIDE_FINE_FCW_MSB___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DTEST_MODE_SEL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NMO_OSC_SEL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__RESERVE_BIT8___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NOISE_MAG___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NOISE_GEN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__OSC_BIAS_GND___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__PLL_TEST_OUT_SEL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__CAL_CODE_UPDATE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__RESERVE_BITS31_22___M 0xFFC00000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__RESERVE_BITS31_22___S              22
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__GLITCH_DET_CNT_LIMIT___M 0x00300000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__GLITCH_DET_CNT_LIMIT___S              20
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DIS_GLITCH_PREVENTION___M 0x00080000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DIS_GLITCH_PREVENTION___S              19
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DTEST_MODE_SEL_U___M 0x00060000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DTEST_MODE_SEL_U___S              17
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DITHER_SEL___M 0x00018000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DITHER_SEL___S              15
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__SEL_2B_3B_CAL___M 0x00004000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__SEL_2B_3B_CAL___S              14
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__OVERRIDE_FINE_FCW_MSB___M 0x00002000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__OVERRIDE_FINE_FCW_MSB___S              13
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DTEST_MODE_SEL___M 0x00001800
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DTEST_MODE_SEL___S              11
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NMO_OSC_SEL___M 0x00000600
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NMO_OSC_SEL___S               9
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__RESERVE_BIT8___M 0x00000100
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__RESERVE_BIT8___S               8
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NOISE_MAG___M 0x000000E0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NOISE_MAG___S               5
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NOISE_GEN___M 0x00000010
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NOISE_GEN___S               4
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__OSC_BIAS_GND___M 0x00000008
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__OSC_BIAS_GND___S               3
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__PLL_TEST_OUT_SEL___M 0x00000006
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__PLL_TEST_OUT_SEL___S               1
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__CAL_CODE_UPDATE___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__CAL_CODE_UPDATE___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U___M  0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U___S                0

#define LPASS_LPAAUDIO_DIG_PLL_MODE               (0x09001000)
#define   LPASS_LPAAUDIO_DIG_PLL_MODE___RWC         QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_MODE___POR      0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_DET___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_ACTIVE_FLAG___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_ACK_LATCH___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BITS28_24___POR 0x00
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_HW_UPDATE_LOGIC_BYPASS___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_UPDATE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_VOTE_FSM_RESET___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_VOTE_FSM_ENA___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_BIAS_COUNT___POR 0x00
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_COUNT___POR 0x00
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BITS7_4___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_PLLTEST___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_RESET_N___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_BYPASSNL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_OUTCTRL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_DET___M 0x80000000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_DET___S              31
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_ACTIVE_FLAG___M 0x40000000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_ACTIVE_FLAG___S              30
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_ACK_LATCH___M 0x20000000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_ACK_LATCH___S              29
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BITS28_24___M 0x1F000000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BITS28_24___S              24
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_HW_UPDATE_LOGIC_BYPASS___M 0x00800000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_HW_UPDATE_LOGIC_BYPASS___S              23
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_UPDATE___M 0x00400000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_UPDATE___S              22
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_VOTE_FSM_RESET___M 0x00200000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_VOTE_FSM_RESET___S              21
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_VOTE_FSM_ENA___M 0x00100000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_VOTE_FSM_ENA___S              20
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_BIAS_COUNT___M 0x000FC000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_BIAS_COUNT___S              14
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_COUNT___M 0x00003F00
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_COUNT___S               8
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BITS7_4___M 0x000000F0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BITS7_4___S               4
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_PLLTEST___M 0x00000008
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_PLLTEST___S               3
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_RESET_N___M 0x00000004
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_RESET_N___S               2
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_BYPASSNL___M 0x00000002
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_BYPASSNL___S               1
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_OUTCTRL___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_OUTCTRL___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE___M        0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_MODE___S                      0

#define LPASS_LPAAUDIO_DIG_PLL_STATUS             (0x09001024)
#define   LPASS_LPAAUDIO_DIG_PLL_STATUS___RWC       QCSR_REG_RO    
#define   LPASS_LPAAUDIO_DIG_PLL_STATUS___POR    0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_STATUS__STATUS_31_0___POR 0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_STATUS__STATUS_31_0___M 0xFFFFFFFF
#define   LPASS_LPAAUDIO_DIG_PLL_STATUS__STATUS_31_0___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_STATUS___M      0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_STATUS___S                    0

#define LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL           (0x09001028)
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL___RWC     QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL___POR  0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL__FREQUENCY_CTL_WORD___POR 0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL__FREQUENCY_CTL_WORD___M 0xFFFFFFFF
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL__FREQUENCY_CTL_WORD___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL___M    0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL___S                  0

#define LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN         (0x0900102C)
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN___RWC   QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN___POR 0x0000000F
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_AUX_CGC_EN___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_MAIN_CGC_EN___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_EARLY_SVS_CGC_EN___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_EARLY_CGC_EN___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_AUX_CGC_EN___M 0x00000008
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_AUX_CGC_EN___S               3
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_MAIN_CGC_EN___M 0x00000004
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_MAIN_CGC_EN___S               2
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_EARLY_SVS_CGC_EN___M 0x00000002
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_EARLY_SVS_CGC_EN___S               1
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_EARLY_CGC_EN___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_EARLY_CGC_EN___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN___M  0x0000000F   
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN___S                0

#define LPASS_LPAAUDIO_DIG_PLL_CLK_DIV            (0x09001030)
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV___RWC      QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV___POR   0x00009021
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV__CLK_EARLY_DIV___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV__CLK_AUX2_DIV___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV__CLK_AUX_DIV___POR 0x4
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV__CLK_MAIN_DIV___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV__CLK_EARLY_DIV___M 0x00038000
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV__CLK_EARLY_DIV___S              15
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV__CLK_AUX2_DIV___M 0x00007000
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV__CLK_AUX2_DIV___S              12
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV__CLK_AUX_DIV___M 0x00000038
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV__CLK_AUX_DIV___S               3
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV__CLK_MAIN_DIV___M 0x00000007
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV__CLK_MAIN_DIV___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV___M     0x0003F03F   
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_DIV___S                   0

#define LPASS_REF_CLK_SRC_SEL                     (0x09002000)
#define   LPASS_REF_CLK_SRC_SEL___RWC               QCSR_REG_RW    
#define   LPASS_REF_CLK_SRC_SEL___POR            0x00000000
#define   LPASS_REF_CLK_SRC_SEL__PLL_CLK_SRC_SEL___POR 0x0
#define   LPASS_REF_CLK_SRC_SEL__PLL_CLK_SRC_SEL___M 0x00000001
#define   LPASS_REF_CLK_SRC_SEL__PLL_CLK_SRC_SEL___S               0
#define   LPASS_REF_CLK_SRC_SEL___M              0x00000001   
#define   LPASS_REF_CLK_SRC_SEL___S                            0

#define LPASS_LPA_PLL_VOTE_APPS                   (0x09003000)
#define   LPASS_LPA_PLL_VOTE_APPS___RWC             QCSR_REG_RW    
#define   LPASS_LPA_PLL_VOTE_APPS___POR          0x00000000
#define   LPASS_LPA_PLL_VOTE_APPS__RESERVE_BITS7_3___POR 0x00
#define   LPASS_LPA_PLL_VOTE_APPS__QDSP6SS_PLL___POR 0x0
#define   LPASS_LPA_PLL_VOTE_APPS__LPAAUDIO_DIG_PLL___POR 0x0
#define   LPASS_LPA_PLL_VOTE_APPS__LPAAUDIO_PLL___POR 0x0
#define   LPASS_LPA_PLL_VOTE_APPS__RESERVE_BITS7_3___M 0x000000F8
#define   LPASS_LPA_PLL_VOTE_APPS__RESERVE_BITS7_3___S               3
#define   LPASS_LPA_PLL_VOTE_APPS__QDSP6SS_PLL___M 0x00000004
#define   LPASS_LPA_PLL_VOTE_APPS__QDSP6SS_PLL___S               2
#define   LPASS_LPA_PLL_VOTE_APPS__LPAAUDIO_DIG_PLL___M 0x00000002
#define   LPASS_LPA_PLL_VOTE_APPS__LPAAUDIO_DIG_PLL___S               1
#define   LPASS_LPA_PLL_VOTE_APPS__LPAAUDIO_PLL___M 0x00000001
#define   LPASS_LPA_PLL_VOTE_APPS__LPAAUDIO_PLL___S               0
#define   LPASS_LPA_PLL_VOTE_APPS___M            0x000000FF   
#define   LPASS_LPA_PLL_VOTE_APPS___S                          0

#define LPASS_LPA_PLL_VOTE_LPASSQ6                (0x09004000)
#define   LPASS_LPA_PLL_VOTE_LPASSQ6___RWC          QCSR_REG_RW    
#define   LPASS_LPA_PLL_VOTE_LPASSQ6___POR       0x00000000
#define   LPASS_LPA_PLL_VOTE_LPASSQ6__RESERVE_BITS7_3___POR 0x00
#define   LPASS_LPA_PLL_VOTE_LPASSQ6__QDSP6SS_PLL___POR 0x0
#define   LPASS_LPA_PLL_VOTE_LPASSQ6__LPAAUDIO_DIG_PLL___POR 0x0
#define   LPASS_LPA_PLL_VOTE_LPASSQ6__LPAAUDIO_PLL___POR 0x0
#define   LPASS_LPA_PLL_VOTE_LPASSQ6__RESERVE_BITS7_3___M 0x000000F8
#define   LPASS_LPA_PLL_VOTE_LPASSQ6__RESERVE_BITS7_3___S               3
#define   LPASS_LPA_PLL_VOTE_LPASSQ6__QDSP6SS_PLL___M 0x00000004
#define   LPASS_LPA_PLL_VOTE_LPASSQ6__QDSP6SS_PLL___S               2
#define   LPASS_LPA_PLL_VOTE_LPASSQ6__LPAAUDIO_DIG_PLL___M 0x00000002
#define   LPASS_LPA_PLL_VOTE_LPASSQ6__LPAAUDIO_DIG_PLL___S               1
#define   LPASS_LPA_PLL_VOTE_LPASSQ6__LPAAUDIO_PLL___M 0x00000001
#define   LPASS_LPA_PLL_VOTE_LPASSQ6__LPAAUDIO_PLL___S               0
#define   LPASS_LPA_PLL_VOTE_LPASSQ6___M         0x000000FF   
#define   LPASS_LPA_PLL_VOTE_LPASSQ6___S                       0

#define LPASS_LPA_PLL_VOTE_LPASS_HW               (0x09005000)
#define   LPASS_LPA_PLL_VOTE_LPASS_HW___RWC         QCSR_REG_RW    
#define   LPASS_LPA_PLL_VOTE_LPASS_HW___POR      0x00000000
#define   LPASS_LPA_PLL_VOTE_LPASS_HW__RESERVE_BITS7_3___POR 0x00
#define   LPASS_LPA_PLL_VOTE_LPASS_HW__QDSP6SS_PLL___POR 0x0
#define   LPASS_LPA_PLL_VOTE_LPASS_HW__LPAAUDIO_DIG_PLL___POR 0x0
#define   LPASS_LPA_PLL_VOTE_LPASS_HW__LPAAUDIO_PLL___POR 0x0
#define   LPASS_LPA_PLL_VOTE_LPASS_HW__RESERVE_BITS7_3___M 0x000000F8
#define   LPASS_LPA_PLL_VOTE_LPASS_HW__RESERVE_BITS7_3___S               3
#define   LPASS_LPA_PLL_VOTE_LPASS_HW__QDSP6SS_PLL___M 0x00000004
#define   LPASS_LPA_PLL_VOTE_LPASS_HW__QDSP6SS_PLL___S               2
#define   LPASS_LPA_PLL_VOTE_LPASS_HW__LPAAUDIO_DIG_PLL___M 0x00000002
#define   LPASS_LPA_PLL_VOTE_LPASS_HW__LPAAUDIO_DIG_PLL___S               1
#define   LPASS_LPA_PLL_VOTE_LPASS_HW__LPAAUDIO_PLL___M 0x00000001
#define   LPASS_LPA_PLL_VOTE_LPASS_HW__LPAAUDIO_PLL___S               0
#define   LPASS_LPA_PLL_VOTE_LPASS_HW___M        0x000000FF   
#define   LPASS_LPA_PLL_VOTE_LPASS_HW___S                      0

#define LPASS_AUDIO_CORE_BCR                      (0x09006000)
#define   LPASS_AUDIO_CORE_BCR___RWC                QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_BCR___POR             0x00000000
#define   LPASS_AUDIO_CORE_BCR__DFD_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_BCR__FORCE_RESET___POR 0x0
#define   LPASS_AUDIO_CORE_BCR__DFD_EN___POR     0x0
#define   LPASS_AUDIO_CORE_BCR__BLK_ARES___POR   0x0
#define   LPASS_AUDIO_CORE_BCR__DFD_STATUS___M   0x80000000
#define   LPASS_AUDIO_CORE_BCR__DFD_STATUS___S                31
#define   LPASS_AUDIO_CORE_BCR__FORCE_RESET___M  0x00000004
#define   LPASS_AUDIO_CORE_BCR__FORCE_RESET___S                2
#define   LPASS_AUDIO_CORE_BCR__DFD_EN___M       0x00000002
#define   LPASS_AUDIO_CORE_BCR__DFD_EN___S                     1
#define   LPASS_AUDIO_CORE_BCR__BLK_ARES___M     0x00000001
#define   LPASS_AUDIO_CORE_BCR__BLK_ARES___S                   0
#define   LPASS_AUDIO_CORE_BCR___M               0x80000007   
#define   LPASS_AUDIO_CORE_BCR___S                             0

#define LPASS_AUDIO_CORE_BCR_SLP_CBCR             (0x09006004)
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR___RWC       QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR___POR    0x00000001
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR___M      0x80000003   
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR___S                    0

#define LPASS_AUDIO_WRAPPER_BCR                   (0x09007000)
#define   LPASS_AUDIO_WRAPPER_BCR___RWC             QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_BCR___POR          0x00000000
#define   LPASS_AUDIO_WRAPPER_BCR__DFD_STATUS___POR 0x0
#define   LPASS_AUDIO_WRAPPER_BCR__DFD_EN___POR  0x0
#define   LPASS_AUDIO_WRAPPER_BCR__BLK_ARES___POR 0x0
#define   LPASS_AUDIO_WRAPPER_BCR__DFD_STATUS___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_BCR__DFD_STATUS___S              31
#define   LPASS_AUDIO_WRAPPER_BCR__DFD_EN___M    0x00000002
#define   LPASS_AUDIO_WRAPPER_BCR__DFD_EN___S                  1
#define   LPASS_AUDIO_WRAPPER_BCR__BLK_ARES___M  0x00000001
#define   LPASS_AUDIO_WRAPPER_BCR__BLK_ARES___S                0
#define   LPASS_AUDIO_WRAPPER_BCR___M            0x80000003   
#define   LPASS_AUDIO_WRAPPER_BCR___S                          0

#define LPASS_Q6SS_BCR                            (0x09008000)
#define   LPASS_Q6SS_BCR___RWC                      QCSR_REG_RW    
#define   LPASS_Q6SS_BCR___POR                   0x00000000
#define   LPASS_Q6SS_BCR__DFD_STATUS___POR       0x0
#define   LPASS_Q6SS_BCR__DFD_EN___POR           0x0
#define   LPASS_Q6SS_BCR__BLK_ARES___POR         0x0
#define   LPASS_Q6SS_BCR__DFD_STATUS___M         0x80000000
#define   LPASS_Q6SS_BCR__DFD_STATUS___S                      31
#define   LPASS_Q6SS_BCR__DFD_EN___M             0x00000002
#define   LPASS_Q6SS_BCR__DFD_EN___S                           1
#define   LPASS_Q6SS_BCR__BLK_ARES___M           0x00000001
#define   LPASS_Q6SS_BCR__BLK_ARES___S                         0
#define   LPASS_Q6SS_BCR___M                     0x80000003   
#define   LPASS_Q6SS_BCR___S                                   0

#define LPASS_Q6SS_BCR_SLP_CBCR                   (0x09008004)
#define   LPASS_Q6SS_BCR_SLP_CBCR___RWC             QCSR_REG_RW    
#define   LPASS_Q6SS_BCR_SLP_CBCR___POR          0x00000001
#define   LPASS_Q6SS_BCR_SLP_CBCR__CLK_OFF___POR 0x0
#define   LPASS_Q6SS_BCR_SLP_CBCR__HW_CTL___POR  0x0
#define   LPASS_Q6SS_BCR_SLP_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_Q6SS_BCR_SLP_CBCR__CLK_OFF___M   0x80000000
#define   LPASS_Q6SS_BCR_SLP_CBCR__CLK_OFF___S                31
#define   LPASS_Q6SS_BCR_SLP_CBCR__HW_CTL___M    0x00000002
#define   LPASS_Q6SS_BCR_SLP_CBCR__HW_CTL___S                  1
#define   LPASS_Q6SS_BCR_SLP_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_Q6SS_BCR_SLP_CBCR__CLK_ENABLE___S               0
#define   LPASS_Q6SS_BCR_SLP_CBCR___M            0x80000003   
#define   LPASS_Q6SS_BCR_SLP_CBCR___S                          0

#define LPASS_AUDIO_CORE_GDSCR                    (0x09009000)
#define   LPASS_AUDIO_CORE_GDSCR___RWC              QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_GDSCR___POR           0x00222001
#define   LPASS_AUDIO_CORE_GDSCR__PWR_ON___POR   0x0
#define   LPASS_AUDIO_CORE_GDSCR__GDSC_STATE___POR 0x0
#define   LPASS_AUDIO_CORE_GDSCR__EN_REST_WAIT___POR 0x2
#define   LPASS_AUDIO_CORE_GDSCR__EN_FEW_WAIT___POR 0x2
#define   LPASS_AUDIO_CORE_GDSCR__CLK_DIS_WAIT___POR 0x2
#define   LPASS_AUDIO_CORE_GDSCR__RETAIN_FF_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_GDSCR__RESTORE___POR  0x0
#define   LPASS_AUDIO_CORE_GDSCR__SAVE___POR     0x0
#define   LPASS_AUDIO_CORE_GDSCR__RETAIN___POR   0x0
#define   LPASS_AUDIO_CORE_GDSCR__EN_REST___POR  0x0
#define   LPASS_AUDIO_CORE_GDSCR__EN_FEW___POR   0x0
#define   LPASS_AUDIO_CORE_GDSCR__CLAMP_IO___POR 0x0
#define   LPASS_AUDIO_CORE_GDSCR__CLK_DISABLE___POR 0x0
#define   LPASS_AUDIO_CORE_GDSCR__PD_ARES___POR  0x0
#define   LPASS_AUDIO_CORE_GDSCR__SW_OVERRIDE___POR 0x0
#define   LPASS_AUDIO_CORE_GDSCR__HW_CONTROL___POR 0x0
#define   LPASS_AUDIO_CORE_GDSCR__SW_COLLAPSE___POR 0x1
#define   LPASS_AUDIO_CORE_GDSCR__PWR_ON___M     0x80000000
#define   LPASS_AUDIO_CORE_GDSCR__PWR_ON___S                  31
#define   LPASS_AUDIO_CORE_GDSCR__GDSC_STATE___M 0x78000000
#define   LPASS_AUDIO_CORE_GDSCR__GDSC_STATE___S              27
#define   LPASS_AUDIO_CORE_GDSCR__EN_REST_WAIT___M 0x00F00000
#define   LPASS_AUDIO_CORE_GDSCR__EN_REST_WAIT___S              20
#define   LPASS_AUDIO_CORE_GDSCR__EN_FEW_WAIT___M 0x000F0000
#define   LPASS_AUDIO_CORE_GDSCR__EN_FEW_WAIT___S              16
#define   LPASS_AUDIO_CORE_GDSCR__CLK_DIS_WAIT___M 0x0000F000
#define   LPASS_AUDIO_CORE_GDSCR__CLK_DIS_WAIT___S              12
#define   LPASS_AUDIO_CORE_GDSCR__RETAIN_FF_ENABLE___M 0x00000800
#define   LPASS_AUDIO_CORE_GDSCR__RETAIN_FF_ENABLE___S              11
#define   LPASS_AUDIO_CORE_GDSCR__RESTORE___M    0x00000400
#define   LPASS_AUDIO_CORE_GDSCR__RESTORE___S                 10
#define   LPASS_AUDIO_CORE_GDSCR__SAVE___M       0x00000200
#define   LPASS_AUDIO_CORE_GDSCR__SAVE___S                     9
#define   LPASS_AUDIO_CORE_GDSCR__RETAIN___M     0x00000100
#define   LPASS_AUDIO_CORE_GDSCR__RETAIN___S                   8
#define   LPASS_AUDIO_CORE_GDSCR__EN_REST___M    0x00000080
#define   LPASS_AUDIO_CORE_GDSCR__EN_REST___S                  7
#define   LPASS_AUDIO_CORE_GDSCR__EN_FEW___M     0x00000040
#define   LPASS_AUDIO_CORE_GDSCR__EN_FEW___S                   6
#define   LPASS_AUDIO_CORE_GDSCR__CLAMP_IO___M   0x00000020
#define   LPASS_AUDIO_CORE_GDSCR__CLAMP_IO___S                 5
#define   LPASS_AUDIO_CORE_GDSCR__CLK_DISABLE___M 0x00000010
#define   LPASS_AUDIO_CORE_GDSCR__CLK_DISABLE___S               4
#define   LPASS_AUDIO_CORE_GDSCR__PD_ARES___M    0x00000008
#define   LPASS_AUDIO_CORE_GDSCR__PD_ARES___S                  3
#define   LPASS_AUDIO_CORE_GDSCR__SW_OVERRIDE___M 0x00000004
#define   LPASS_AUDIO_CORE_GDSCR__SW_OVERRIDE___S               2
#define   LPASS_AUDIO_CORE_GDSCR__HW_CONTROL___M 0x00000002
#define   LPASS_AUDIO_CORE_GDSCR__HW_CONTROL___S               1
#define   LPASS_AUDIO_CORE_GDSCR__SW_COLLAPSE___M 0x00000001
#define   LPASS_AUDIO_CORE_GDSCR__SW_COLLAPSE___S               0
#define   LPASS_AUDIO_CORE_GDSCR___M             0xF8FFFFFF   
#define   LPASS_AUDIO_CORE_GDSCR___S                           0

#define LPASS_AUDIO_CORE_GDSC_XO_CBCR             (0x09009004)
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR___RWC       QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR___POR    0x00000001
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR___M      0x80000003   
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR___S                    0

#define LPASS_AUDIO_CORE_GDS_HW_CTRL              (0x09009008)
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL___RWC        QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL___POR     0x00000FF0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_IRQ_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_ACK_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_HW_CTRL_PWR_ON_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_IRQ_DST_SEL___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_COUNTER___POR 0xFF
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_CLR___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_EN___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_CTRL_SW_OVERRIDE___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_IRQ_STATUS___M 0x80000000
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_IRQ_STATUS___S              31
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_ACK_STATUS___M 0x60000000
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_ACK_STATUS___S              29
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_HW_CTRL_PWR_ON_STATUS___M 0x10000000
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_HW_CTRL_PWR_ON_STATUS___S              28
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_IRQ_DST_SEL___M 0x00001000
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_IRQ_DST_SEL___S              12
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_COUNTER___M 0x00000FF0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_COUNTER___S               4
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_CLR___M 0x00000004
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_CLR___S               2
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_EN___M 0x00000002
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_TIMEOUT_EN___S               1
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_CTRL_SW_OVERRIDE___M 0x00000001
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_CTRL_SW_OVERRIDE___S               0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL___M       0xF0001FF7   
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL___S                     0

#define LPASS_AUDIO_CORE_GDSCR_VOTE               (0x0900A000)
#define   LPASS_AUDIO_CORE_GDSCR_VOTE___RWC         QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_GDSCR_VOTE___POR      0x00000001
#define   LPASS_AUDIO_CORE_GDSCR_VOTE__RETENTION_ENABLE_VOTE___POR 0x0
#define   LPASS_AUDIO_CORE_GDSCR_VOTE__SW_OVERRIDE_VOTE___POR 0x1
#define   LPASS_AUDIO_CORE_GDSCR_VOTE__RETENTION_ENABLE_VOTE___M 0x00000002
#define   LPASS_AUDIO_CORE_GDSCR_VOTE__RETENTION_ENABLE_VOTE___S               1
#define   LPASS_AUDIO_CORE_GDSCR_VOTE__SW_OVERRIDE_VOTE___M 0x00000001
#define   LPASS_AUDIO_CORE_GDSCR_VOTE__SW_OVERRIDE_VOTE___S               0
#define   LPASS_AUDIO_CORE_GDSCR_VOTE___M        0x00000003   
#define   LPASS_AUDIO_CORE_GDSCR_VOTE___S                      0

#define LPASS_Q6_SMMU_GDSCR                       (0x0900B000)
#define   LPASS_Q6_SMMU_GDSCR___RWC                 QCSR_REG_RW    
#define   LPASS_Q6_SMMU_GDSCR___POR              0x00222001
#define   LPASS_Q6_SMMU_GDSCR__PWR_ON___POR      0x0
#define   LPASS_Q6_SMMU_GDSCR__GDSC_STATE___POR  0x0
#define   LPASS_Q6_SMMU_GDSCR__EN_REST_WAIT___POR 0x2
#define   LPASS_Q6_SMMU_GDSCR__EN_FEW_WAIT___POR 0x2
#define   LPASS_Q6_SMMU_GDSCR__CLK_DIS_WAIT___POR 0x2
#define   LPASS_Q6_SMMU_GDSCR__RETAIN_FF_ENABLE___POR 0x0
#define   LPASS_Q6_SMMU_GDSCR__RESTORE___POR     0x0
#define   LPASS_Q6_SMMU_GDSCR__SAVE___POR        0x0
#define   LPASS_Q6_SMMU_GDSCR__RETAIN___POR      0x0
#define   LPASS_Q6_SMMU_GDSCR__EN_REST___POR     0x0
#define   LPASS_Q6_SMMU_GDSCR__EN_FEW___POR      0x0
#define   LPASS_Q6_SMMU_GDSCR__CLAMP_IO___POR    0x0
#define   LPASS_Q6_SMMU_GDSCR__CLK_DISABLE___POR 0x0
#define   LPASS_Q6_SMMU_GDSCR__PD_ARES___POR     0x0
#define   LPASS_Q6_SMMU_GDSCR__SW_OVERRIDE___POR 0x0
#define   LPASS_Q6_SMMU_GDSCR__HW_CONTROL___POR  0x0
#define   LPASS_Q6_SMMU_GDSCR__SW_COLLAPSE___POR 0x1
#define   LPASS_Q6_SMMU_GDSCR__PWR_ON___M        0x80000000
#define   LPASS_Q6_SMMU_GDSCR__PWR_ON___S                     31
#define   LPASS_Q6_SMMU_GDSCR__GDSC_STATE___M    0x78000000
#define   LPASS_Q6_SMMU_GDSCR__GDSC_STATE___S                 27
#define   LPASS_Q6_SMMU_GDSCR__EN_REST_WAIT___M  0x00F00000
#define   LPASS_Q6_SMMU_GDSCR__EN_REST_WAIT___S               20
#define   LPASS_Q6_SMMU_GDSCR__EN_FEW_WAIT___M   0x000F0000
#define   LPASS_Q6_SMMU_GDSCR__EN_FEW_WAIT___S                16
#define   LPASS_Q6_SMMU_GDSCR__CLK_DIS_WAIT___M  0x0000F000
#define   LPASS_Q6_SMMU_GDSCR__CLK_DIS_WAIT___S               12
#define   LPASS_Q6_SMMU_GDSCR__RETAIN_FF_ENABLE___M 0x00000800
#define   LPASS_Q6_SMMU_GDSCR__RETAIN_FF_ENABLE___S              11
#define   LPASS_Q6_SMMU_GDSCR__RESTORE___M       0x00000400
#define   LPASS_Q6_SMMU_GDSCR__RESTORE___S                    10
#define   LPASS_Q6_SMMU_GDSCR__SAVE___M          0x00000200
#define   LPASS_Q6_SMMU_GDSCR__SAVE___S                        9
#define   LPASS_Q6_SMMU_GDSCR__RETAIN___M        0x00000100
#define   LPASS_Q6_SMMU_GDSCR__RETAIN___S                      8
#define   LPASS_Q6_SMMU_GDSCR__EN_REST___M       0x00000080
#define   LPASS_Q6_SMMU_GDSCR__EN_REST___S                     7
#define   LPASS_Q6_SMMU_GDSCR__EN_FEW___M        0x00000040
#define   LPASS_Q6_SMMU_GDSCR__EN_FEW___S                      6
#define   LPASS_Q6_SMMU_GDSCR__CLAMP_IO___M      0x00000020
#define   LPASS_Q6_SMMU_GDSCR__CLAMP_IO___S                    5
#define   LPASS_Q6_SMMU_GDSCR__CLK_DISABLE___M   0x00000010
#define   LPASS_Q6_SMMU_GDSCR__CLK_DISABLE___S                 4
#define   LPASS_Q6_SMMU_GDSCR__PD_ARES___M       0x00000008
#define   LPASS_Q6_SMMU_GDSCR__PD_ARES___S                     3
#define   LPASS_Q6_SMMU_GDSCR__SW_OVERRIDE___M   0x00000004
#define   LPASS_Q6_SMMU_GDSCR__SW_OVERRIDE___S                 2
#define   LPASS_Q6_SMMU_GDSCR__HW_CONTROL___M    0x00000002
#define   LPASS_Q6_SMMU_GDSCR__HW_CONTROL___S                  1
#define   LPASS_Q6_SMMU_GDSCR__SW_COLLAPSE___M   0x00000001
#define   LPASS_Q6_SMMU_GDSCR__SW_COLLAPSE___S                 0
#define   LPASS_Q6_SMMU_GDSCR___M                0xF8FFFFFF   
#define   LPASS_Q6_SMMU_GDSCR___S                              0

#define LPASS_AUDIO_WRAPPER_Q6_SMMU_GDSC_XO_CBCR  (0x0900B004)
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDSC_XO_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDSC_XO_CBCR___POR 0x00000001
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDSC_XO_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDSC_XO_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDSC_XO_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDSC_XO_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDSC_XO_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDSC_XO_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDSC_XO_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDSC_XO_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDSC_XO_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDSC_XO_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDSC_XO_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL   (0x0900B008)
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL___POR 0x00000FF0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_IRQ_STATUS___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_ACK_STATUS___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_HW_CTRL_PWR_ON_STATUS___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_IRQ_DST_SEL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_COUNTER___POR 0xFF
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_CLR___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_EN___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_CTRL_SW_OVERRIDE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_IRQ_STATUS___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_IRQ_STATUS___S              31
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_ACK_STATUS___M 0x60000000
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_ACK_STATUS___S              29
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_HW_CTRL_PWR_ON_STATUS___M 0x10000000
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_HW_CTRL_PWR_ON_STATUS___S              28
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_IRQ_DST_SEL___M 0x00001000
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_IRQ_DST_SEL___S              12
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_COUNTER___M 0x00000FF0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_COUNTER___S               4
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_CLR___M 0x00000004
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_CLR___S               2
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_EN___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_TIMEOUT_EN___S               1
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_CTRL_SW_OVERRIDE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL__GDS_CTRL_SW_OVERRIDE___S               0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL___M 0xF0001FF7   
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_GDS_HW_CTRL___S               0

#define LPASS_Q6_SMMU_GDSCR_VOTE                  (0x0900C000)
#define   LPASS_Q6_SMMU_GDSCR_VOTE___RWC            QCSR_REG_RW    
#define   LPASS_Q6_SMMU_GDSCR_VOTE___POR         0x00000001
#define   LPASS_Q6_SMMU_GDSCR_VOTE__RETENTION_ENABLE_VOTE___POR 0x0
#define   LPASS_Q6_SMMU_GDSCR_VOTE__SW_OVERRIDE_VOTE___POR 0x1
#define   LPASS_Q6_SMMU_GDSCR_VOTE__RETENTION_ENABLE_VOTE___M 0x00000002
#define   LPASS_Q6_SMMU_GDSCR_VOTE__RETENTION_ENABLE_VOTE___S               1
#define   LPASS_Q6_SMMU_GDSCR_VOTE__SW_OVERRIDE_VOTE___M 0x00000001
#define   LPASS_Q6_SMMU_GDSCR_VOTE__SW_OVERRIDE_VOTE___S               0
#define   LPASS_Q6_SMMU_GDSCR_VOTE___M           0x00000003   
#define   LPASS_Q6_SMMU_GDSCR_VOTE___S                         0

#define LPASS_LPAIF_SPKR_CMD_RCGR                 (0x0900D000)
#define   LPASS_LPAIF_SPKR_CMD_RCGR___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_SPKR_CMD_RCGR___POR        0x00000000
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_LPAIF_SPKR_CMD_RCGR__UPDATE___M  0x00000001
#define   LPASS_LPAIF_SPKR_CMD_RCGR__UPDATE___S                0
#define   LPASS_LPAIF_SPKR_CMD_RCGR___M          0x800000F3   
#define   LPASS_LPAIF_SPKR_CMD_RCGR___S                        0

#define LPASS_LPAIF_SPKR_CFG_RCGR                 (0x0900D004)
#define   LPASS_LPAIF_SPKR_CFG_RCGR___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_SPKR_CFG_RCGR___POR        0x00000000
#define   LPASS_LPAIF_SPKR_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_SPKR_CFG_RCGR__MODE___POR  0x0
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_SPKR_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_SPKR_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_SPKR_CFG_RCGR__MODE___M    0x00003000
#define   LPASS_LPAIF_SPKR_CFG_RCGR__MODE___S                 12
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_LPAIF_SPKR_CFG_RCGR___M          0x0000771F   
#define   LPASS_LPAIF_SPKR_CFG_RCGR___S                        0

#define LPASS_LPAIF_SPKR_M                        (0x0900D008)
#define   LPASS_LPAIF_SPKR_M___RWC                  QCSR_REG_RW    
#define   LPASS_LPAIF_SPKR_M___POR               0x00000000
#define   LPASS_LPAIF_SPKR_M__M___POR            0x00
#define   LPASS_LPAIF_SPKR_M__M___M              0x000000FF
#define   LPASS_LPAIF_SPKR_M__M___S                            0
#define   LPASS_LPAIF_SPKR_M___M                 0x000000FF   
#define   LPASS_LPAIF_SPKR_M___S                               0

#define LPASS_LPAIF_SPKR_N                        (0x0900D00C)
#define   LPASS_LPAIF_SPKR_N___RWC                  QCSR_REG_RW    
#define   LPASS_LPAIF_SPKR_N___POR               0x00000000
#define   LPASS_LPAIF_SPKR_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_LPAIF_SPKR_N__NOT_N_MINUS_M___M  0x000000FF
#define   LPASS_LPAIF_SPKR_N__NOT_N_MINUS_M___S                0
#define   LPASS_LPAIF_SPKR_N___M                 0x000000FF   
#define   LPASS_LPAIF_SPKR_N___S                               0

#define LPASS_LPAIF_SPKR_D                        (0x0900D010)
#define   LPASS_LPAIF_SPKR_D___RWC                  QCSR_REG_RW    
#define   LPASS_LPAIF_SPKR_D___POR               0x00000000
#define   LPASS_LPAIF_SPKR_D__NOT_2D___POR       0x00
#define   LPASS_LPAIF_SPKR_D__NOT_2D___M         0x000000FF
#define   LPASS_LPAIF_SPKR_D__NOT_2D___S                       0
#define   LPASS_LPAIF_SPKR_D___M                 0x000000FF   
#define   LPASS_LPAIF_SPKR_D___S                               0

#define LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR (0x0900D014)
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR (0x0900D018)
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_DIV___POR 0x000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_DIV___M 0x01FF0000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_DIV___S              16
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR___M 0x81FF0003   
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR (0x0900D01C)
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT (0x0900D020)
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT___POR 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_COUNTER_VALUE___POR 0x7F
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__IRQ_CLEAR___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_COUNTER_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__IRQ_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___S              31
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_COUNTER_VALUE___M 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_COUNTER_VALUE___S               8
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__IRQ_CLEAR___M 0x00000010
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__IRQ_CLEAR___S               4
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_COUNTER_EN___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_COUNTER_EN___S               1
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__IRQ_EN___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__IRQ_EN___S               0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT___M 0x80007F13   
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT___S               0

#define LPASS_LPAIF_PRI_CMD_RCGR                  (0x0900E000)
#define   LPASS_LPAIF_PRI_CMD_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_CMD_RCGR___POR         0x00000000
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_LPAIF_PRI_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_LPAIF_PRI_CMD_RCGR__UPDATE___S                 0
#define   LPASS_LPAIF_PRI_CMD_RCGR___M           0x800000F3   
#define   LPASS_LPAIF_PRI_CMD_RCGR___S                         0

#define LPASS_LPAIF_PRI_CFG_RCGR                  (0x0900E004)
#define   LPASS_LPAIF_PRI_CFG_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_CFG_RCGR___POR         0x00000000
#define   LPASS_LPAIF_PRI_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_PRI_CFG_RCGR__MODE___POR   0x0
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_PRI_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_PRI_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_PRI_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_LPAIF_PRI_CFG_RCGR__MODE___S                  12
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_LPAIF_PRI_CFG_RCGR___M           0x0000771F   
#define   LPASS_LPAIF_PRI_CFG_RCGR___S                         0

#define LPASS_LPAIF_PRI_M                         (0x0900E008)
#define   LPASS_LPAIF_PRI_M___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_M___POR                0x00000000
#define   LPASS_LPAIF_PRI_M__M___POR             0x0000
#define   LPASS_LPAIF_PRI_M__M___M               0x0000FFFF
#define   LPASS_LPAIF_PRI_M__M___S                             0
#define   LPASS_LPAIF_PRI_M___M                  0x0000FFFF   
#define   LPASS_LPAIF_PRI_M___S                                0

#define LPASS_LPAIF_PRI_N                         (0x0900E00C)
#define   LPASS_LPAIF_PRI_N___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_N___POR                0x00000000
#define   LPASS_LPAIF_PRI_N__NOT_N_MINUS_M___POR 0x0000
#define   LPASS_LPAIF_PRI_N__NOT_N_MINUS_M___M   0x0000FFFF
#define   LPASS_LPAIF_PRI_N__NOT_N_MINUS_M___S                 0
#define   LPASS_LPAIF_PRI_N___M                  0x0000FFFF   
#define   LPASS_LPAIF_PRI_N___S                                0

#define LPASS_LPAIF_PRI_D                         (0x0900E010)
#define   LPASS_LPAIF_PRI_D___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_D___POR                0x00000000
#define   LPASS_LPAIF_PRI_D__NOT_2D___POR        0x0000
#define   LPASS_LPAIF_PRI_D__NOT_2D___M          0x0000FFFF
#define   LPASS_LPAIF_PRI_D__NOT_2D___S                        0
#define   LPASS_LPAIF_PRI_D___M                  0x0000FFFF   
#define   LPASS_LPAIF_PRI_D___S                                0

#define LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR       (0x0900E014)
#define   LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_PRI_OSR_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR      (0x0900E018)
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_DIV___POR 0x000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_DIV___M 0x01FF0000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_DIV___S              16
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR___M 0x81FF0003   
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR      (0x0900E01C)
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV        (0x0900E020)
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV__INV_EXT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV__INV_INT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV__INV_EXT_CLK___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV__INV_EXT_CLK___S               1
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV__INV_INT_CLK___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV__INV_INT_CLK___S               0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV___M 0x00000003   
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV___S               0

#define LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT (0x0900E024)
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT___POR 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_COUNTER_VALUE___POR 0x7F
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__IRQ_CLEAR___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_COUNTER_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__IRQ_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___S              31
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_COUNTER_VALUE___M 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_COUNTER_VALUE___S               8
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__IRQ_CLEAR___M 0x00000010
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__IRQ_CLEAR___S               4
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_COUNTER_EN___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_COUNTER_EN___S               1
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__IRQ_EN___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__IRQ_EN___S               0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT___M 0x80007F13   
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT___S               0

#define LPASS_LPAIF_SEC_CMD_RCGR                  (0x0900F000)
#define   LPASS_LPAIF_SEC_CMD_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_CMD_RCGR___POR         0x00000000
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_LPAIF_SEC_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_LPAIF_SEC_CMD_RCGR__UPDATE___S                 0
#define   LPASS_LPAIF_SEC_CMD_RCGR___M           0x800000F3   
#define   LPASS_LPAIF_SEC_CMD_RCGR___S                         0

#define LPASS_LPAIF_SEC_CFG_RCGR                  (0x0900F004)
#define   LPASS_LPAIF_SEC_CFG_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_CFG_RCGR___POR         0x00000000
#define   LPASS_LPAIF_SEC_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_SEC_CFG_RCGR__MODE___POR   0x0
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_SEC_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_SEC_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_SEC_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_LPAIF_SEC_CFG_RCGR__MODE___S                  12
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_LPAIF_SEC_CFG_RCGR___M           0x0000771F   
#define   LPASS_LPAIF_SEC_CFG_RCGR___S                         0

#define LPASS_LPAIF_SEC_M                         (0x0900F008)
#define   LPASS_LPAIF_SEC_M___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_M___POR                0x00000000
#define   LPASS_LPAIF_SEC_M__M___POR             0x0000
#define   LPASS_LPAIF_SEC_M__M___M               0x0000FFFF
#define   LPASS_LPAIF_SEC_M__M___S                             0
#define   LPASS_LPAIF_SEC_M___M                  0x0000FFFF   
#define   LPASS_LPAIF_SEC_M___S                                0

#define LPASS_LPAIF_SEC_N                         (0x0900F00C)
#define   LPASS_LPAIF_SEC_N___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_N___POR                0x00000000
#define   LPASS_LPAIF_SEC_N__NOT_N_MINUS_M___POR 0x0000
#define   LPASS_LPAIF_SEC_N__NOT_N_MINUS_M___M   0x0000FFFF
#define   LPASS_LPAIF_SEC_N__NOT_N_MINUS_M___S                 0
#define   LPASS_LPAIF_SEC_N___M                  0x0000FFFF   
#define   LPASS_LPAIF_SEC_N___S                                0

#define LPASS_LPAIF_SEC_D                         (0x0900F010)
#define   LPASS_LPAIF_SEC_D___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_D___POR                0x00000000
#define   LPASS_LPAIF_SEC_D__NOT_2D___POR        0x0000
#define   LPASS_LPAIF_SEC_D__NOT_2D___M          0x0000FFFF
#define   LPASS_LPAIF_SEC_D__NOT_2D___S                        0
#define   LPASS_LPAIF_SEC_D___M                  0x0000FFFF   
#define   LPASS_LPAIF_SEC_D___S                                0

#define LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR       (0x0900F014)
#define   LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_SEC_OSR_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR      (0x0900F018)
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_DIV___POR 0x000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_DIV___M 0x01FF0000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_DIV___S              16
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR___M 0x81FF0003   
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR      (0x0900F01C)
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV        (0x0900F020)
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV__INV_EXT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV__INV_INT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV__INV_EXT_CLK___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV__INV_EXT_CLK___S               1
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV__INV_INT_CLK___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV__INV_INT_CLK___S               0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV___M 0x00000003   
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV___S               0

#define LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT (0x0900F024)
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT___POR 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_COUNTER_VALUE___POR 0x7F
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__IRQ_CLEAR___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_COUNTER_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__IRQ_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___S              31
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_COUNTER_VALUE___M 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_COUNTER_VALUE___S               8
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__IRQ_CLEAR___M 0x00000010
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__IRQ_CLEAR___S               4
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_COUNTER_EN___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_COUNTER_EN___S               1
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__IRQ_EN___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__IRQ_EN___S               0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT___M 0x80007F13   
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT___S               0

#define LPASS_LPAIF_TER_CMD_RCGR                  (0x09010000)
#define   LPASS_LPAIF_TER_CMD_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_TER_CMD_RCGR___POR         0x00000000
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_LPAIF_TER_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_LPAIF_TER_CMD_RCGR__UPDATE___S                 0
#define   LPASS_LPAIF_TER_CMD_RCGR___M           0x800000F3   
#define   LPASS_LPAIF_TER_CMD_RCGR___S                         0

#define LPASS_LPAIF_TER_CFG_RCGR                  (0x09010004)
#define   LPASS_LPAIF_TER_CFG_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_TER_CFG_RCGR___POR         0x00000000
#define   LPASS_LPAIF_TER_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_TER_CFG_RCGR__MODE___POR   0x0
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_TER_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_TER_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_TER_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_LPAIF_TER_CFG_RCGR__MODE___S                  12
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_LPAIF_TER_CFG_RCGR___M           0x0000771F   
#define   LPASS_LPAIF_TER_CFG_RCGR___S                         0

#define LPASS_LPAIF_TER_M                         (0x09010008)
#define   LPASS_LPAIF_TER_M___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_TER_M___POR                0x00000000
#define   LPASS_LPAIF_TER_M__M___POR             0x0000
#define   LPASS_LPAIF_TER_M__M___M               0x0000FFFF
#define   LPASS_LPAIF_TER_M__M___S                             0
#define   LPASS_LPAIF_TER_M___M                  0x0000FFFF   
#define   LPASS_LPAIF_TER_M___S                                0

#define LPASS_LPAIF_TER_N                         (0x0901000C)
#define   LPASS_LPAIF_TER_N___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_TER_N___POR                0x00000000
#define   LPASS_LPAIF_TER_N__NOT_N_MINUS_M___POR 0x0000
#define   LPASS_LPAIF_TER_N__NOT_N_MINUS_M___M   0x0000FFFF
#define   LPASS_LPAIF_TER_N__NOT_N_MINUS_M___S                 0
#define   LPASS_LPAIF_TER_N___M                  0x0000FFFF   
#define   LPASS_LPAIF_TER_N___S                                0

#define LPASS_LPAIF_TER_D                         (0x09010010)
#define   LPASS_LPAIF_TER_D___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_TER_D___POR                0x00000000
#define   LPASS_LPAIF_TER_D__NOT_2D___POR        0x0000
#define   LPASS_LPAIF_TER_D__NOT_2D___M          0x0000FFFF
#define   LPASS_LPAIF_TER_D__NOT_2D___S                        0
#define   LPASS_LPAIF_TER_D___M                  0x0000FFFF   
#define   LPASS_LPAIF_TER_D___S                                0

#define LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR       (0x09010014)
#define   LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_TER_OSR_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR      (0x09010018)
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_DIV___POR 0x000
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_DIV___M 0x01FF0000
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_DIV___S              16
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR___M 0x81FF0003   
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR      (0x0901001C)
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV        (0x09010020)
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV__INV_EXT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV__INV_INT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV__INV_EXT_CLK___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV__INV_EXT_CLK___S               1
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV__INV_INT_CLK___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV__INV_INT_CLK___S               0
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV___M 0x00000003   
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV___S               0

#define LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT (0x09010024)
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT___POR 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_COUNTER_VALUE___POR 0x7F
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__IRQ_CLEAR___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_COUNTER_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__IRQ_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___S              31
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_COUNTER_VALUE___M 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_COUNTER_VALUE___S               8
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__IRQ_CLEAR___M 0x00000010
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__IRQ_CLEAR___S               4
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_COUNTER_EN___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_COUNTER_EN___S               1
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__IRQ_EN___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__IRQ_EN___S               0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT___M 0x80007F13   
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT___S               0

#define LPASS_LPAIF_QUAD_CMD_RCGR                 (0x09011000)
#define   LPASS_LPAIF_QUAD_CMD_RCGR___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_QUAD_CMD_RCGR___POR        0x00000000
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_LPAIF_QUAD_CMD_RCGR__UPDATE___M  0x00000001
#define   LPASS_LPAIF_QUAD_CMD_RCGR__UPDATE___S                0
#define   LPASS_LPAIF_QUAD_CMD_RCGR___M          0x800000F3   
#define   LPASS_LPAIF_QUAD_CMD_RCGR___S                        0

#define LPASS_LPAIF_QUAD_CFG_RCGR                 (0x09011004)
#define   LPASS_LPAIF_QUAD_CFG_RCGR___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_QUAD_CFG_RCGR___POR        0x00000000
#define   LPASS_LPAIF_QUAD_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_QUAD_CFG_RCGR__MODE___POR  0x0
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_QUAD_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_QUAD_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_QUAD_CFG_RCGR__MODE___M    0x00003000
#define   LPASS_LPAIF_QUAD_CFG_RCGR__MODE___S                 12
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_LPAIF_QUAD_CFG_RCGR___M          0x0000771F   
#define   LPASS_LPAIF_QUAD_CFG_RCGR___S                        0

#define LPASS_LPAIF_QUAD_M                        (0x09011008)
#define   LPASS_LPAIF_QUAD_M___RWC                  QCSR_REG_RW    
#define   LPASS_LPAIF_QUAD_M___POR               0x00000000
#define   LPASS_LPAIF_QUAD_M__M___POR            0x0000
#define   LPASS_LPAIF_QUAD_M__M___M              0x0000FFFF
#define   LPASS_LPAIF_QUAD_M__M___S                            0
#define   LPASS_LPAIF_QUAD_M___M                 0x0000FFFF   
#define   LPASS_LPAIF_QUAD_M___S                               0

#define LPASS_LPAIF_QUAD_N                        (0x0901100C)
#define   LPASS_LPAIF_QUAD_N___RWC                  QCSR_REG_RW    
#define   LPASS_LPAIF_QUAD_N___POR               0x00000000
#define   LPASS_LPAIF_QUAD_N__NOT_N_MINUS_M___POR 0x0000
#define   LPASS_LPAIF_QUAD_N__NOT_N_MINUS_M___M  0x0000FFFF
#define   LPASS_LPAIF_QUAD_N__NOT_N_MINUS_M___S                0
#define   LPASS_LPAIF_QUAD_N___M                 0x0000FFFF   
#define   LPASS_LPAIF_QUAD_N___S                               0

#define LPASS_LPAIF_QUAD_D                        (0x09011010)
#define   LPASS_LPAIF_QUAD_D___RWC                  QCSR_REG_RW    
#define   LPASS_LPAIF_QUAD_D___POR               0x00000000
#define   LPASS_LPAIF_QUAD_D__NOT_2D___POR       0x0000
#define   LPASS_LPAIF_QUAD_D__NOT_2D___M         0x0000FFFF
#define   LPASS_LPAIF_QUAD_D__NOT_2D___S                       0
#define   LPASS_LPAIF_QUAD_D___M                 0x0000FFFF   
#define   LPASS_LPAIF_QUAD_D___S                               0

#define LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR      (0x09011014)
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_OSR_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR     (0x09011018)
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_DIV___POR 0x000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_DIV___M 0x01FF0000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_DIV___S              16
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR___M 0x81FF0003   
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR     (0x0901101C)
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV       (0x09011020)
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV__INV_EXT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV__INV_INT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV__INV_EXT_CLK___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV__INV_EXT_CLK___S               1
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV__INV_INT_CLK___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV__INV_INT_CLK___S               0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV___M 0x00000003   
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV___S               0

#define LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT (0x09011024)
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT___POR 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_COUNTER_VALUE___POR 0x7F
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__IRQ_CLEAR___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_COUNTER_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__IRQ_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___S              31
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_COUNTER_VALUE___M 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_COUNTER_VALUE___S               8
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__IRQ_CLEAR___M 0x00000010
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__IRQ_CLEAR___S               4
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_COUNTER_EN___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_COUNTER_EN___S               1
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__IRQ_EN___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__IRQ_EN___S               0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT___M 0x80007F13   
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT___S               0

#define LPASS_AON_CMD_RCGR                        (0x09012000)
#define   LPASS_AON_CMD_RCGR___RWC                  QCSR_REG_RW    
#define   LPASS_AON_CMD_RCGR___POR               0x00000000
#define   LPASS_AON_CMD_RCGR__ROOT_OFF___POR     0x0
#define   LPASS_AON_CMD_RCGR__DIRTY_D___POR      0x0
#define   LPASS_AON_CMD_RCGR__DIRTY_N___POR      0x0
#define   LPASS_AON_CMD_RCGR__DIRTY_M___POR      0x0
#define   LPASS_AON_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_AON_CMD_RCGR__ROOT_EN___POR      0x0
#define   LPASS_AON_CMD_RCGR__UPDATE___POR       0x0
#define   LPASS_AON_CMD_RCGR__ROOT_OFF___M       0x80000000
#define   LPASS_AON_CMD_RCGR__ROOT_OFF___S                    31
#define   LPASS_AON_CMD_RCGR__DIRTY_D___M        0x00000080
#define   LPASS_AON_CMD_RCGR__DIRTY_D___S                      7
#define   LPASS_AON_CMD_RCGR__DIRTY_N___M        0x00000040
#define   LPASS_AON_CMD_RCGR__DIRTY_N___S                      6
#define   LPASS_AON_CMD_RCGR__DIRTY_M___M        0x00000020
#define   LPASS_AON_CMD_RCGR__DIRTY_M___S                      5
#define   LPASS_AON_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_AON_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_AON_CMD_RCGR__ROOT_EN___M        0x00000002
#define   LPASS_AON_CMD_RCGR__ROOT_EN___S                      1
#define   LPASS_AON_CMD_RCGR__UPDATE___M         0x00000001
#define   LPASS_AON_CMD_RCGR__UPDATE___S                       0
#define   LPASS_AON_CMD_RCGR___M                 0x800000F3   
#define   LPASS_AON_CMD_RCGR___S                               0

#define LPASS_AON_CFG_RCGR                        (0x09012004)
#define   LPASS_AON_CFG_RCGR___RWC                  QCSR_REG_RW    
#define   LPASS_AON_CFG_RCGR___POR               0x00000000
#define   LPASS_AON_CFG_RCGR__ALT_SRC_SEL___POR  0x0
#define   LPASS_AON_CFG_RCGR__MODE___POR         0x0
#define   LPASS_AON_CFG_RCGR__SRC_SEL___POR      0x0
#define   LPASS_AON_CFG_RCGR__SRC_DIV___POR      0x00
#define   LPASS_AON_CFG_RCGR__ALT_SRC_SEL___M    0x00004000
#define   LPASS_AON_CFG_RCGR__ALT_SRC_SEL___S                 14
#define   LPASS_AON_CFG_RCGR__MODE___M           0x00003000
#define   LPASS_AON_CFG_RCGR__MODE___S                        12
#define   LPASS_AON_CFG_RCGR__SRC_SEL___M        0x00000700
#define   LPASS_AON_CFG_RCGR__SRC_SEL___S                      8
#define   LPASS_AON_CFG_RCGR__SRC_DIV___M        0x0000001F
#define   LPASS_AON_CFG_RCGR__SRC_DIV___S                      0
#define   LPASS_AON_CFG_RCGR___M                 0x0000771F   
#define   LPASS_AON_CFG_RCGR___S                               0

#define LPASS_AON_M                               (0x09012008)
#define   LPASS_AON_M___RWC                         QCSR_REG_RW    
#define   LPASS_AON_M___POR                      0x00000000
#define   LPASS_AON_M__M___POR                   0x00
#define   LPASS_AON_M__M___M                     0x000000FF
#define   LPASS_AON_M__M___S                                   0
#define   LPASS_AON_M___M                        0x000000FF   
#define   LPASS_AON_M___S                                      0

#define LPASS_AON_N                               (0x0901200C)
#define   LPASS_AON_N___RWC                         QCSR_REG_RW    
#define   LPASS_AON_N___POR                      0x00000000
#define   LPASS_AON_N__NOT_N_MINUS_M___POR       0x00
#define   LPASS_AON_N__NOT_N_MINUS_M___M         0x000000FF
#define   LPASS_AON_N__NOT_N_MINUS_M___S                       0
#define   LPASS_AON_N___M                        0x000000FF   
#define   LPASS_AON_N___S                                      0

#define LPASS_AON_D                               (0x09012010)
#define   LPASS_AON_D___RWC                         QCSR_REG_RW    
#define   LPASS_AON_D___POR                      0x00000000
#define   LPASS_AON_D__NOT_2D___POR              0x00
#define   LPASS_AON_D__NOT_2D___M                0x000000FF
#define   LPASS_AON_D__NOT_2D___S                              0
#define   LPASS_AON_D___M                        0x000000FF   
#define   LPASS_AON_D___S                                      0

#define LPASS_AUDIO_WRAPPER_AON_CBCR              (0x09012014)
#define   LPASS_AUDIO_WRAPPER_AON_CBCR___RWC        QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_AON_CBCR___POR     0x00000001
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_AON_CBCR___M       0x80000003   
#define   LPASS_AUDIO_WRAPPER_AON_CBCR___S                     0

#define LPASS_ATIME_CMD_RCGR                      (0x09013000)
#define   LPASS_ATIME_CMD_RCGR___RWC                QCSR_REG_RW    
#define   LPASS_ATIME_CMD_RCGR___POR             0x00000000
#define   LPASS_ATIME_CMD_RCGR__ROOT_OFF___POR   0x0
#define   LPASS_ATIME_CMD_RCGR__DIRTY_D___POR    0x0
#define   LPASS_ATIME_CMD_RCGR__DIRTY_N___POR    0x0
#define   LPASS_ATIME_CMD_RCGR__DIRTY_M___POR    0x0
#define   LPASS_ATIME_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_ATIME_CMD_RCGR__ROOT_EN___POR    0x0
#define   LPASS_ATIME_CMD_RCGR__UPDATE___POR     0x0
#define   LPASS_ATIME_CMD_RCGR__ROOT_OFF___M     0x80000000
#define   LPASS_ATIME_CMD_RCGR__ROOT_OFF___S                  31
#define   LPASS_ATIME_CMD_RCGR__DIRTY_D___M      0x00000080
#define   LPASS_ATIME_CMD_RCGR__DIRTY_D___S                    7
#define   LPASS_ATIME_CMD_RCGR__DIRTY_N___M      0x00000040
#define   LPASS_ATIME_CMD_RCGR__DIRTY_N___S                    6
#define   LPASS_ATIME_CMD_RCGR__DIRTY_M___M      0x00000020
#define   LPASS_ATIME_CMD_RCGR__DIRTY_M___S                    5
#define   LPASS_ATIME_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_ATIME_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_ATIME_CMD_RCGR__ROOT_EN___M      0x00000002
#define   LPASS_ATIME_CMD_RCGR__ROOT_EN___S                    1
#define   LPASS_ATIME_CMD_RCGR__UPDATE___M       0x00000001
#define   LPASS_ATIME_CMD_RCGR__UPDATE___S                     0
#define   LPASS_ATIME_CMD_RCGR___M               0x800000F3   
#define   LPASS_ATIME_CMD_RCGR___S                             0

#define LPASS_ATIME_CFG_RCGR                      (0x09013004)
#define   LPASS_ATIME_CFG_RCGR___RWC                QCSR_REG_RW    
#define   LPASS_ATIME_CFG_RCGR___POR             0x00000000
#define   LPASS_ATIME_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_ATIME_CFG_RCGR__MODE___POR       0x0
#define   LPASS_ATIME_CFG_RCGR__SRC_SEL___POR    0x0
#define   LPASS_ATIME_CFG_RCGR__SRC_DIV___POR    0x00
#define   LPASS_ATIME_CFG_RCGR__ALT_SRC_SEL___M  0x00004000
#define   LPASS_ATIME_CFG_RCGR__ALT_SRC_SEL___S               14
#define   LPASS_ATIME_CFG_RCGR__MODE___M         0x00003000
#define   LPASS_ATIME_CFG_RCGR__MODE___S                      12
#define   LPASS_ATIME_CFG_RCGR__SRC_SEL___M      0x00000700
#define   LPASS_ATIME_CFG_RCGR__SRC_SEL___S                    8
#define   LPASS_ATIME_CFG_RCGR__SRC_DIV___M      0x0000001F
#define   LPASS_ATIME_CFG_RCGR__SRC_DIV___S                    0
#define   LPASS_ATIME_CFG_RCGR___M               0x0000771F   
#define   LPASS_ATIME_CFG_RCGR___S                             0

#define LPASS_ATIME_M                             (0x09013008)
#define   LPASS_ATIME_M___RWC                       QCSR_REG_RW    
#define   LPASS_ATIME_M___POR                    0x00000000
#define   LPASS_ATIME_M__M___POR                 0x00
#define   LPASS_ATIME_M__M___M                   0x000000FF
#define   LPASS_ATIME_M__M___S                                 0
#define   LPASS_ATIME_M___M                      0x000000FF   
#define   LPASS_ATIME_M___S                                    0

#define LPASS_ATIME_N                             (0x0901300C)
#define   LPASS_ATIME_N___RWC                       QCSR_REG_RW    
#define   LPASS_ATIME_N___POR                    0x00000000
#define   LPASS_ATIME_N__NOT_N_MINUS_M___POR     0x00
#define   LPASS_ATIME_N__NOT_N_MINUS_M___M       0x000000FF
#define   LPASS_ATIME_N__NOT_N_MINUS_M___S                     0
#define   LPASS_ATIME_N___M                      0x000000FF   
#define   LPASS_ATIME_N___S                                    0

#define LPASS_ATIME_D                             (0x09013010)
#define   LPASS_ATIME_D___RWC                       QCSR_REG_RW    
#define   LPASS_ATIME_D___POR                    0x00000000
#define   LPASS_ATIME_D__NOT_2D___POR            0x00
#define   LPASS_ATIME_D__NOT_2D___M              0x000000FF
#define   LPASS_ATIME_D__NOT_2D___S                            0
#define   LPASS_ATIME_D___M                      0x000000FF   
#define   LPASS_ATIME_D___S                                    0

#define LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR        (0x09013014)
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR___S               0

#define LPASS_RESAMPLER_CMD_RCGR                  (0x09014000)
#define   LPASS_RESAMPLER_CMD_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_RESAMPLER_CMD_RCGR___POR         0x00000000
#define   LPASS_RESAMPLER_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_RESAMPLER_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_RESAMPLER_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_RESAMPLER_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_RESAMPLER_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_RESAMPLER_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_RESAMPLER_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_RESAMPLER_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_RESAMPLER_CMD_RCGR__UPDATE___S                 0
#define   LPASS_RESAMPLER_CMD_RCGR___M           0x800000F3   
#define   LPASS_RESAMPLER_CMD_RCGR___S                         0

#define LPASS_RESAMPLER_CFG_RCGR                  (0x09014004)
#define   LPASS_RESAMPLER_CFG_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_RESAMPLER_CFG_RCGR___POR         0x00000000
#define   LPASS_RESAMPLER_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_RESAMPLER_CFG_RCGR__MODE___POR   0x0
#define   LPASS_RESAMPLER_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_RESAMPLER_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_RESAMPLER_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_RESAMPLER_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_RESAMPLER_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_RESAMPLER_CFG_RCGR__MODE___S                  12
#define   LPASS_RESAMPLER_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_RESAMPLER_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_RESAMPLER_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_RESAMPLER_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_RESAMPLER_CFG_RCGR___M           0x0000771F   
#define   LPASS_RESAMPLER_CFG_RCGR___S                         0

#define LPASS_RESAMPLER_M                         (0x09014008)
#define   LPASS_RESAMPLER_M___RWC                   QCSR_REG_RW    
#define   LPASS_RESAMPLER_M___POR                0x00000000
#define   LPASS_RESAMPLER_M__M___POR             0x00
#define   LPASS_RESAMPLER_M__M___M               0x000000FF
#define   LPASS_RESAMPLER_M__M___S                             0
#define   LPASS_RESAMPLER_M___M                  0x000000FF   
#define   LPASS_RESAMPLER_M___S                                0

#define LPASS_RESAMPLER_N                         (0x0901400C)
#define   LPASS_RESAMPLER_N___RWC                   QCSR_REG_RW    
#define   LPASS_RESAMPLER_N___POR                0x00000000
#define   LPASS_RESAMPLER_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_RESAMPLER_N__NOT_N_MINUS_M___M   0x000000FF
#define   LPASS_RESAMPLER_N__NOT_N_MINUS_M___S                 0
#define   LPASS_RESAMPLER_N___M                  0x000000FF   
#define   LPASS_RESAMPLER_N___S                                0

#define LPASS_RESAMPLER_D                         (0x09014010)
#define   LPASS_RESAMPLER_D___RWC                   QCSR_REG_RW    
#define   LPASS_RESAMPLER_D___POR                0x00000000
#define   LPASS_RESAMPLER_D__NOT_2D___POR        0x00
#define   LPASS_RESAMPLER_D__NOT_2D___M          0x000000FF
#define   LPASS_RESAMPLER_D__NOT_2D___S                        0
#define   LPASS_RESAMPLER_D___M                  0x000000FF   
#define   LPASS_RESAMPLER_D___S                                0

#define LPASS_AUDIO_CORE_RESAMPLER_CBCR           (0x09014014)
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR___RWC     QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR___POR  0x00000FF0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_CORE_ON___POR 0x0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__WAKEUP___POR 0xF
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__SLEEP___POR 0xF
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR___M    0x80007FF3   
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR___S                  0

#define LPASS_AUD_SLIMBUS_CMD_RCGR                (0x09015000)
#define   LPASS_AUD_SLIMBUS_CMD_RCGR___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SLIMBUS_CMD_RCGR___POR       0x00000000
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__UPDATE___M 0x00000001
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__UPDATE___S               0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR___M         0x800000F3   
#define   LPASS_AUD_SLIMBUS_CMD_RCGR___S                       0

#define LPASS_AUD_SLIMBUS_CFG_RCGR                (0x09015004)
#define   LPASS_AUD_SLIMBUS_CFG_RCGR___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SLIMBUS_CFG_RCGR___POR       0x00000000
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__MODE___POR 0x0
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__MODE___M   0x00003000
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__MODE___S                12
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_AUD_SLIMBUS_CFG_RCGR___M         0x0000771F   
#define   LPASS_AUD_SLIMBUS_CFG_RCGR___S                       0

#define LPASS_AUD_SLIMBUS_M                       (0x09015008)
#define   LPASS_AUD_SLIMBUS_M___RWC                 QCSR_REG_RW    
#define   LPASS_AUD_SLIMBUS_M___POR              0x00000000
#define   LPASS_AUD_SLIMBUS_M__M___POR           0x00
#define   LPASS_AUD_SLIMBUS_M__M___M             0x000000FF
#define   LPASS_AUD_SLIMBUS_M__M___S                           0
#define   LPASS_AUD_SLIMBUS_M___M                0x000000FF   
#define   LPASS_AUD_SLIMBUS_M___S                              0

#define LPASS_AUD_SLIMBUS_N                       (0x0901500C)
#define   LPASS_AUD_SLIMBUS_N___RWC                 QCSR_REG_RW    
#define   LPASS_AUD_SLIMBUS_N___POR              0x00000000
#define   LPASS_AUD_SLIMBUS_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_AUD_SLIMBUS_N__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_AUD_SLIMBUS_N__NOT_N_MINUS_M___S               0
#define   LPASS_AUD_SLIMBUS_N___M                0x000000FF   
#define   LPASS_AUD_SLIMBUS_N___S                              0

#define LPASS_AUD_SLIMBUS_D                       (0x09015010)
#define   LPASS_AUD_SLIMBUS_D___RWC                 QCSR_REG_RW    
#define   LPASS_AUD_SLIMBUS_D___POR              0x00000000
#define   LPASS_AUD_SLIMBUS_D__NOT_2D___POR      0x00
#define   LPASS_AUD_SLIMBUS_D__NOT_2D___M        0x000000FF
#define   LPASS_AUD_SLIMBUS_D__NOT_2D___S                      0
#define   LPASS_AUD_SLIMBUS_D___M                0x000000FF   
#define   LPASS_AUD_SLIMBUS_D___S                              0

#define LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR         (0x09015014)
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR___RWC   QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR___M  0x80000003   
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR___S                0

#define LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR    (0x09015018)
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR___POR 0x00000FF0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__WAKEUP___POR 0xF
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__SLEEP___POR 0xF
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR___M 0x80007FF3   
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR___S               0

#define LPASS_QCA_SLIMBUS_CMD_RCGR                (0x09016000)
#define   LPASS_QCA_SLIMBUS_CMD_RCGR___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SLIMBUS_CMD_RCGR___POR       0x00000000
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__UPDATE___M 0x00000001
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__UPDATE___S               0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR___M         0x800000F3   
#define   LPASS_QCA_SLIMBUS_CMD_RCGR___S                       0

#define LPASS_QCA_SLIMBUS_CFG_RCGR                (0x09016004)
#define   LPASS_QCA_SLIMBUS_CFG_RCGR___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SLIMBUS_CFG_RCGR___POR       0x00000000
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__MODE___POR 0x0
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__MODE___M   0x00003000
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__MODE___S                12
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_QCA_SLIMBUS_CFG_RCGR___M         0x0000771F   
#define   LPASS_QCA_SLIMBUS_CFG_RCGR___S                       0

#define LPASS_QCA_SLIMBUS_M                       (0x09016008)
#define   LPASS_QCA_SLIMBUS_M___RWC                 QCSR_REG_RW    
#define   LPASS_QCA_SLIMBUS_M___POR              0x00000000
#define   LPASS_QCA_SLIMBUS_M__M___POR           0x00
#define   LPASS_QCA_SLIMBUS_M__M___M             0x000000FF
#define   LPASS_QCA_SLIMBUS_M__M___S                           0
#define   LPASS_QCA_SLIMBUS_M___M                0x000000FF   
#define   LPASS_QCA_SLIMBUS_M___S                              0

#define LPASS_QCA_SLIMBUS_N                       (0x0901600C)
#define   LPASS_QCA_SLIMBUS_N___RWC                 QCSR_REG_RW    
#define   LPASS_QCA_SLIMBUS_N___POR              0x00000000
#define   LPASS_QCA_SLIMBUS_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_QCA_SLIMBUS_N__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_QCA_SLIMBUS_N__NOT_N_MINUS_M___S               0
#define   LPASS_QCA_SLIMBUS_N___M                0x000000FF   
#define   LPASS_QCA_SLIMBUS_N___S                              0

#define LPASS_QCA_SLIMBUS_D                       (0x09016010)
#define   LPASS_QCA_SLIMBUS_D___RWC                 QCSR_REG_RW    
#define   LPASS_QCA_SLIMBUS_D___POR              0x00000000
#define   LPASS_QCA_SLIMBUS_D__NOT_2D___POR      0x00
#define   LPASS_QCA_SLIMBUS_D__NOT_2D___M        0x000000FF
#define   LPASS_QCA_SLIMBUS_D__NOT_2D___S                      0
#define   LPASS_QCA_SLIMBUS_D___M                0x000000FF   
#define   LPASS_QCA_SLIMBUS_D___S                              0

#define LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR         (0x09016014)
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR___RWC   QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR___M  0x80000003   
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR___S                0

#define LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR    (0x09016018)
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR___POR 0x00000FF0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__WAKEUP___POR 0xF
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__SLEEP___POR 0xF
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR___M 0x80007FF3   
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR___S               0

#define LPASS_LPAIF_PCMOE_CMD_RCGR                (0x09017000)
#define   LPASS_LPAIF_PCMOE_CMD_RCGR___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_PCMOE_CMD_RCGR___POR       0x00000000
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__UPDATE___M 0x00000001
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__UPDATE___S               0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR___M         0x800000F3   
#define   LPASS_LPAIF_PCMOE_CMD_RCGR___S                       0

#define LPASS_LPAIF_PCMOE_CFG_RCGR                (0x09017004)
#define   LPASS_LPAIF_PCMOE_CFG_RCGR___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_PCMOE_CFG_RCGR___POR       0x00000000
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__MODE___POR 0x0
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__MODE___M   0x00003000
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__MODE___S                12
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_LPAIF_PCMOE_CFG_RCGR___M         0x0000771F   
#define   LPASS_LPAIF_PCMOE_CFG_RCGR___S                       0

#define LPASS_LPAIF_PCMOE_M                       (0x09017008)
#define   LPASS_LPAIF_PCMOE_M___RWC                 QCSR_REG_RW    
#define   LPASS_LPAIF_PCMOE_M___POR              0x00000000
#define   LPASS_LPAIF_PCMOE_M__M___POR           0x00
#define   LPASS_LPAIF_PCMOE_M__M___M             0x000000FF
#define   LPASS_LPAIF_PCMOE_M__M___S                           0
#define   LPASS_LPAIF_PCMOE_M___M                0x000000FF   
#define   LPASS_LPAIF_PCMOE_M___S                              0

#define LPASS_LPAIF_PCMOE_N                       (0x0901700C)
#define   LPASS_LPAIF_PCMOE_N___RWC                 QCSR_REG_RW    
#define   LPASS_LPAIF_PCMOE_N___POR              0x00000000
#define   LPASS_LPAIF_PCMOE_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_LPAIF_PCMOE_N__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_LPAIF_PCMOE_N__NOT_N_MINUS_M___S               0
#define   LPASS_LPAIF_PCMOE_N___M                0x000000FF   
#define   LPASS_LPAIF_PCMOE_N___S                              0

#define LPASS_LPAIF_PCMOE_D                       (0x09017010)
#define   LPASS_LPAIF_PCMOE_D___RWC                 QCSR_REG_RW    
#define   LPASS_LPAIF_PCMOE_D___POR              0x00000000
#define   LPASS_LPAIF_PCMOE_D__NOT_2D___POR      0x00
#define   LPASS_LPAIF_PCMOE_D__NOT_2D___M        0x000000FF
#define   LPASS_LPAIF_PCMOE_D__NOT_2D___S                      0
#define   LPASS_LPAIF_PCMOE_D___M                0x000000FF   
#define   LPASS_LPAIF_PCMOE_D___S                              0

#define LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR   (0x09017014)
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR___S               0

#define LPASS_SLEEP_CMD_RCGR                      (0x09018000)
#define   LPASS_SLEEP_CMD_RCGR___RWC                QCSR_REG_RW    
#define   LPASS_SLEEP_CMD_RCGR___POR             0x00000000
#define   LPASS_SLEEP_CMD_RCGR__ROOT_OFF___POR   0x0
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_D___POR    0x0
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_N___POR    0x0
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_M___POR    0x0
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_SLEEP_CMD_RCGR__ROOT_EN___POR    0x0
#define   LPASS_SLEEP_CMD_RCGR__UPDATE___POR     0x0
#define   LPASS_SLEEP_CMD_RCGR__ROOT_OFF___M     0x80000000
#define   LPASS_SLEEP_CMD_RCGR__ROOT_OFF___S                  31
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_D___M      0x00000080
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_D___S                    7
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_N___M      0x00000040
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_N___S                    6
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_M___M      0x00000020
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_M___S                    5
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_SLEEP_CMD_RCGR__ROOT_EN___M      0x00000002
#define   LPASS_SLEEP_CMD_RCGR__ROOT_EN___S                    1
#define   LPASS_SLEEP_CMD_RCGR__UPDATE___M       0x00000001
#define   LPASS_SLEEP_CMD_RCGR__UPDATE___S                     0
#define   LPASS_SLEEP_CMD_RCGR___M               0x800000F3   
#define   LPASS_SLEEP_CMD_RCGR___S                             0

#define LPASS_SLEEP_CFG_RCGR                      (0x09018004)
#define   LPASS_SLEEP_CFG_RCGR___RWC                QCSR_REG_RW    
#define   LPASS_SLEEP_CFG_RCGR___POR             0x00000100
#define   LPASS_SLEEP_CFG_RCGR__MODE___POR       0x0
#define   LPASS_SLEEP_CFG_RCGR__SRC_SEL___POR    0x1
#define   LPASS_SLEEP_CFG_RCGR__SRC_DIV___POR    0x00
#define   LPASS_SLEEP_CFG_RCGR__MODE___M         0x00003000
#define   LPASS_SLEEP_CFG_RCGR__MODE___S                      12
#define   LPASS_SLEEP_CFG_RCGR__SRC_SEL___M      0x00000700
#define   LPASS_SLEEP_CFG_RCGR__SRC_SEL___S                    8
#define   LPASS_SLEEP_CFG_RCGR__SRC_DIV___M      0x0000001F
#define   LPASS_SLEEP_CFG_RCGR__SRC_DIV___S                    0
#define   LPASS_SLEEP_CFG_RCGR___M               0x0000371F   
#define   LPASS_SLEEP_CFG_RCGR___S                             0

#define LPASS_XO_CMD_RCGR                         (0x09019000)
#define   LPASS_XO_CMD_RCGR___RWC                   QCSR_REG_RW    
#define   LPASS_XO_CMD_RCGR___POR                0x00000000
#define   LPASS_XO_CMD_RCGR__ROOT_OFF___POR      0x0
#define   LPASS_XO_CMD_RCGR__DIRTY_D___POR       0x0
#define   LPASS_XO_CMD_RCGR__DIRTY_N___POR       0x0
#define   LPASS_XO_CMD_RCGR__DIRTY_M___POR       0x0
#define   LPASS_XO_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_XO_CMD_RCGR__ROOT_EN___POR       0x0
#define   LPASS_XO_CMD_RCGR__UPDATE___POR        0x0
#define   LPASS_XO_CMD_RCGR__ROOT_OFF___M        0x80000000
#define   LPASS_XO_CMD_RCGR__ROOT_OFF___S                     31
#define   LPASS_XO_CMD_RCGR__DIRTY_D___M         0x00000080
#define   LPASS_XO_CMD_RCGR__DIRTY_D___S                       7
#define   LPASS_XO_CMD_RCGR__DIRTY_N___M         0x00000040
#define   LPASS_XO_CMD_RCGR__DIRTY_N___S                       6
#define   LPASS_XO_CMD_RCGR__DIRTY_M___M         0x00000020
#define   LPASS_XO_CMD_RCGR__DIRTY_M___S                       5
#define   LPASS_XO_CMD_RCGR__DIRTY_CFG_RCGR___M  0x00000010
#define   LPASS_XO_CMD_RCGR__DIRTY_CFG_RCGR___S                4
#define   LPASS_XO_CMD_RCGR__ROOT_EN___M         0x00000002
#define   LPASS_XO_CMD_RCGR__ROOT_EN___S                       1
#define   LPASS_XO_CMD_RCGR__UPDATE___M          0x00000001
#define   LPASS_XO_CMD_RCGR__UPDATE___S                        0
#define   LPASS_XO_CMD_RCGR___M                  0x800000F3   
#define   LPASS_XO_CMD_RCGR___S                                0

#define LPASS_XO_CFG_RCGR                         (0x09019004)
#define   LPASS_XO_CFG_RCGR___RWC                   QCSR_REG_RW    
#define   LPASS_XO_CFG_RCGR___POR                0x00000000
#define   LPASS_XO_CFG_RCGR__ALT_SRC_SEL___POR   0x0
#define   LPASS_XO_CFG_RCGR__MODE___POR          0x0
#define   LPASS_XO_CFG_RCGR__SRC_SEL___POR       0x0
#define   LPASS_XO_CFG_RCGR__SRC_DIV___POR       0x00
#define   LPASS_XO_CFG_RCGR__ALT_SRC_SEL___M     0x00004000
#define   LPASS_XO_CFG_RCGR__ALT_SRC_SEL___S                  14
#define   LPASS_XO_CFG_RCGR__MODE___M            0x00003000
#define   LPASS_XO_CFG_RCGR__MODE___S                         12
#define   LPASS_XO_CFG_RCGR__SRC_SEL___M         0x00000700
#define   LPASS_XO_CFG_RCGR__SRC_SEL___S                       8
#define   LPASS_XO_CFG_RCGR__SRC_DIV___M         0x0000001F
#define   LPASS_XO_CFG_RCGR__SRC_DIV___S                       0
#define   LPASS_XO_CFG_RCGR___M                  0x0000771F   
#define   LPASS_XO_CFG_RCGR___S                                0

#define LPASS_AUDIO_CORE_AVSYNC_STC_CBCR          (0x0901A000)
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR___RWC    QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR___M   0x80000003   
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR___S                 0

#define LPASS_CORE_CMD_RCGR                       (0x0901B000)
#define   LPASS_CORE_CMD_RCGR___RWC                 QCSR_REG_RW    
#define   LPASS_CORE_CMD_RCGR___POR              0x00000000
#define   LPASS_CORE_CMD_RCGR__ROOT_OFF___POR    0x0
#define   LPASS_CORE_CMD_RCGR__DIRTY_D___POR     0x0
#define   LPASS_CORE_CMD_RCGR__DIRTY_N___POR     0x0
#define   LPASS_CORE_CMD_RCGR__DIRTY_M___POR     0x0
#define   LPASS_CORE_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_CORE_CMD_RCGR__ROOT_EN___POR     0x0
#define   LPASS_CORE_CMD_RCGR__UPDATE___POR      0x0
#define   LPASS_CORE_CMD_RCGR__ROOT_OFF___M      0x80000000
#define   LPASS_CORE_CMD_RCGR__ROOT_OFF___S                   31
#define   LPASS_CORE_CMD_RCGR__DIRTY_D___M       0x00000080
#define   LPASS_CORE_CMD_RCGR__DIRTY_D___S                     7
#define   LPASS_CORE_CMD_RCGR__DIRTY_N___M       0x00000040
#define   LPASS_CORE_CMD_RCGR__DIRTY_N___S                     6
#define   LPASS_CORE_CMD_RCGR__DIRTY_M___M       0x00000020
#define   LPASS_CORE_CMD_RCGR__DIRTY_M___S                     5
#define   LPASS_CORE_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_CORE_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_CORE_CMD_RCGR__ROOT_EN___M       0x00000002
#define   LPASS_CORE_CMD_RCGR__ROOT_EN___S                     1
#define   LPASS_CORE_CMD_RCGR__UPDATE___M        0x00000001
#define   LPASS_CORE_CMD_RCGR__UPDATE___S                      0
#define   LPASS_CORE_CMD_RCGR___M                0x800000F3   
#define   LPASS_CORE_CMD_RCGR___S                              0

#define LPASS_CORE_CFG_RCGR                       (0x0901B004)
#define   LPASS_CORE_CFG_RCGR___RWC                 QCSR_REG_RW    
#define   LPASS_CORE_CFG_RCGR___POR              0x00000000
#define   LPASS_CORE_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_CORE_CFG_RCGR__MODE___POR        0x0
#define   LPASS_CORE_CFG_RCGR__SRC_SEL___POR     0x0
#define   LPASS_CORE_CFG_RCGR__SRC_DIV___POR     0x00
#define   LPASS_CORE_CFG_RCGR__ALT_SRC_SEL___M   0x00004000
#define   LPASS_CORE_CFG_RCGR__ALT_SRC_SEL___S                14
#define   LPASS_CORE_CFG_RCGR__MODE___M          0x00003000
#define   LPASS_CORE_CFG_RCGR__MODE___S                       12
#define   LPASS_CORE_CFG_RCGR__SRC_SEL___M       0x00000700
#define   LPASS_CORE_CFG_RCGR__SRC_SEL___S                     8
#define   LPASS_CORE_CFG_RCGR__SRC_DIV___M       0x0000001F
#define   LPASS_CORE_CFG_RCGR__SRC_DIV___S                     0
#define   LPASS_CORE_CFG_RCGR___M                0x0000771F   
#define   LPASS_CORE_CFG_RCGR___S                              0

#define LPASS_CORE_M                              (0x0901B008)
#define   LPASS_CORE_M___RWC                        QCSR_REG_RW    
#define   LPASS_CORE_M___POR                     0x00000000
#define   LPASS_CORE_M__M___POR                  0x00
#define   LPASS_CORE_M__M___M                    0x000000FF
#define   LPASS_CORE_M__M___S                                  0
#define   LPASS_CORE_M___M                       0x000000FF   
#define   LPASS_CORE_M___S                                     0

#define LPASS_CORE_N                              (0x0901B00C)
#define   LPASS_CORE_N___RWC                        QCSR_REG_RW    
#define   LPASS_CORE_N___POR                     0x00000000
#define   LPASS_CORE_N__NOT_N_MINUS_M___POR      0x00
#define   LPASS_CORE_N__NOT_N_MINUS_M___M        0x000000FF
#define   LPASS_CORE_N__NOT_N_MINUS_M___S                      0
#define   LPASS_CORE_N___M                       0x000000FF   
#define   LPASS_CORE_N___S                                     0

#define LPASS_CORE_D                              (0x0901B010)
#define   LPASS_CORE_D___RWC                        QCSR_REG_RW    
#define   LPASS_CORE_D___POR                     0x00000000
#define   LPASS_CORE_D__NOT_2D___POR             0x00
#define   LPASS_CORE_D__NOT_2D___M               0x000000FF
#define   LPASS_CORE_D__NOT_2D___S                             0
#define   LPASS_CORE_D___M                       0x000000FF   
#define   LPASS_CORE_D___S                                     0

#define LPASS_AUDIO_CORE_LPM_CORE_CBCR            (0x0901C000)
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR___RWC      QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR___POR   0x00000000
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__WAKEUP___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__SLEEP___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR___M     0x80007FF3   
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR___S                   0

#define LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR       (0x0901C004)
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR___POR 0x00000FF1
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__WAKEUP___POR 0xF
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__SLEEP___POR 0xF
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR___M 0x80007FF3   
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR___S               0

#define LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR       (0x0901C008)
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR___POR 0x00000FF1
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__WAKEUP___POR 0xF
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__SLEEP___POR 0xF
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR___M 0x80007FF3   
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR___S               0

#define LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR       (0x0901C00C)
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR___POR 0x00000FF1
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__WAKEUP___POR 0xF
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__SLEEP___POR 0xF
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR___M 0x80007FF3   
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR___S               0

#define LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR       (0x0901C010)
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR___POR 0x00000FF1
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__WAKEUP___POR 0xF
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__SLEEP___POR 0xF
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR___M 0x80007FF3   
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR___S               0

#define LPASS_AUDIO_CORE_CORE_CBCR                (0x0901D000)
#define   LPASS_AUDIO_CORE_CORE_CBCR___RWC          QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_CORE_CBCR___POR       0x00000000
#define   LPASS_AUDIO_CORE_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_CORE_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_CORE_CBCR___M         0x80000003   
#define   LPASS_AUDIO_CORE_CORE_CBCR___S                       0

#define LPASS_EXT_MCLK0_CMD_RCGR                  (0x0901E000)
#define   LPASS_EXT_MCLK0_CMD_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_EXT_MCLK0_CMD_RCGR___POR         0x00000000
#define   LPASS_EXT_MCLK0_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_EXT_MCLK0_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_EXT_MCLK0_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_EXT_MCLK0_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_EXT_MCLK0_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_EXT_MCLK0_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_EXT_MCLK0_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_EXT_MCLK0_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_EXT_MCLK0_CMD_RCGR__UPDATE___S                 0
#define   LPASS_EXT_MCLK0_CMD_RCGR___M           0x800000F3   
#define   LPASS_EXT_MCLK0_CMD_RCGR___S                         0

#define LPASS_EXT_MCLK0_CFG_RCGR                  (0x0901E004)
#define   LPASS_EXT_MCLK0_CFG_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_EXT_MCLK0_CFG_RCGR___POR         0x00000000
#define   LPASS_EXT_MCLK0_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_EXT_MCLK0_CFG_RCGR__MODE___POR   0x0
#define   LPASS_EXT_MCLK0_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_EXT_MCLK0_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_EXT_MCLK0_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_EXT_MCLK0_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_EXT_MCLK0_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_EXT_MCLK0_CFG_RCGR__MODE___S                  12
#define   LPASS_EXT_MCLK0_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_EXT_MCLK0_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_EXT_MCLK0_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_EXT_MCLK0_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_EXT_MCLK0_CFG_RCGR___M           0x0000771F   
#define   LPASS_EXT_MCLK0_CFG_RCGR___S                         0

#define LPASS_EXT_MCLK0_M                         (0x0901E008)
#define   LPASS_EXT_MCLK0_M___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK0_M___POR                0x00000000
#define   LPASS_EXT_MCLK0_M__M___POR             0x00
#define   LPASS_EXT_MCLK0_M__M___M               0x000000FF
#define   LPASS_EXT_MCLK0_M__M___S                             0
#define   LPASS_EXT_MCLK0_M___M                  0x000000FF   
#define   LPASS_EXT_MCLK0_M___S                                0

#define LPASS_EXT_MCLK0_N                         (0x0901E00C)
#define   LPASS_EXT_MCLK0_N___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK0_N___POR                0x00000000
#define   LPASS_EXT_MCLK0_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_EXT_MCLK0_N__NOT_N_MINUS_M___M   0x000000FF
#define   LPASS_EXT_MCLK0_N__NOT_N_MINUS_M___S                 0
#define   LPASS_EXT_MCLK0_N___M                  0x000000FF   
#define   LPASS_EXT_MCLK0_N___S                                0

#define LPASS_EXT_MCLK0_D                         (0x0901E010)
#define   LPASS_EXT_MCLK0_D___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK0_D___POR                0x00000000
#define   LPASS_EXT_MCLK0_D__NOT_2D___POR        0x00
#define   LPASS_EXT_MCLK0_D__NOT_2D___M          0x000000FF
#define   LPASS_EXT_MCLK0_D__NOT_2D___S                        0
#define   LPASS_EXT_MCLK0_D___M                  0x000000FF   
#define   LPASS_EXT_MCLK0_D___S                                0

#define LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR        (0x0901E014)
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR___S               0

#define LPASS_EXT_MCLK1_CMD_RCGR                  (0x0901F000)
#define   LPASS_EXT_MCLK1_CMD_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_EXT_MCLK1_CMD_RCGR___POR         0x00000000
#define   LPASS_EXT_MCLK1_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_EXT_MCLK1_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_EXT_MCLK1_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_EXT_MCLK1_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_EXT_MCLK1_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_EXT_MCLK1_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_EXT_MCLK1_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_EXT_MCLK1_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_EXT_MCLK1_CMD_RCGR__UPDATE___S                 0
#define   LPASS_EXT_MCLK1_CMD_RCGR___M           0x800000F3   
#define   LPASS_EXT_MCLK1_CMD_RCGR___S                         0

#define LPASS_EXT_MCLK1_CFG_RCGR                  (0x0901F004)
#define   LPASS_EXT_MCLK1_CFG_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_EXT_MCLK1_CFG_RCGR___POR         0x00000000
#define   LPASS_EXT_MCLK1_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_EXT_MCLK1_CFG_RCGR__MODE___POR   0x0
#define   LPASS_EXT_MCLK1_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_EXT_MCLK1_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_EXT_MCLK1_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_EXT_MCLK1_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_EXT_MCLK1_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_EXT_MCLK1_CFG_RCGR__MODE___S                  12
#define   LPASS_EXT_MCLK1_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_EXT_MCLK1_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_EXT_MCLK1_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_EXT_MCLK1_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_EXT_MCLK1_CFG_RCGR___M           0x0000771F   
#define   LPASS_EXT_MCLK1_CFG_RCGR___S                         0

#define LPASS_EXT_MCLK1_M                         (0x0901F008)
#define   LPASS_EXT_MCLK1_M___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK1_M___POR                0x00000000
#define   LPASS_EXT_MCLK1_M__M___POR             0x00
#define   LPASS_EXT_MCLK1_M__M___M               0x000000FF
#define   LPASS_EXT_MCLK1_M__M___S                             0
#define   LPASS_EXT_MCLK1_M___M                  0x000000FF   
#define   LPASS_EXT_MCLK1_M___S                                0

#define LPASS_EXT_MCLK1_N                         (0x0901F00C)
#define   LPASS_EXT_MCLK1_N___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK1_N___POR                0x00000000
#define   LPASS_EXT_MCLK1_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_EXT_MCLK1_N__NOT_N_MINUS_M___M   0x000000FF
#define   LPASS_EXT_MCLK1_N__NOT_N_MINUS_M___S                 0
#define   LPASS_EXT_MCLK1_N___M                  0x000000FF   
#define   LPASS_EXT_MCLK1_N___S                                0

#define LPASS_EXT_MCLK1_D                         (0x0901F010)
#define   LPASS_EXT_MCLK1_D___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK1_D___POR                0x00000000
#define   LPASS_EXT_MCLK1_D__NOT_2D___POR        0x00
#define   LPASS_EXT_MCLK1_D__NOT_2D___M          0x000000FF
#define   LPASS_EXT_MCLK1_D__NOT_2D___S                        0
#define   LPASS_EXT_MCLK1_D___M                  0x000000FF   
#define   LPASS_EXT_MCLK1_D___S                                0

#define LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR        (0x0901F014)
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR___S               0

#define LPASS_EXT_MCLK2_CMD_RCGR                  (0x09020000)
#define   LPASS_EXT_MCLK2_CMD_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_EXT_MCLK2_CMD_RCGR___POR         0x00000000
#define   LPASS_EXT_MCLK2_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_EXT_MCLK2_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_EXT_MCLK2_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_EXT_MCLK2_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_EXT_MCLK2_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_EXT_MCLK2_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_EXT_MCLK2_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_EXT_MCLK2_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_EXT_MCLK2_CMD_RCGR__UPDATE___S                 0
#define   LPASS_EXT_MCLK2_CMD_RCGR___M           0x800000F3   
#define   LPASS_EXT_MCLK2_CMD_RCGR___S                         0

#define LPASS_EXT_MCLK2_CFG_RCGR                  (0x09020004)
#define   LPASS_EXT_MCLK2_CFG_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_EXT_MCLK2_CFG_RCGR___POR         0x00000000
#define   LPASS_EXT_MCLK2_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_EXT_MCLK2_CFG_RCGR__MODE___POR   0x0
#define   LPASS_EXT_MCLK2_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_EXT_MCLK2_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_EXT_MCLK2_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_EXT_MCLK2_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_EXT_MCLK2_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_EXT_MCLK2_CFG_RCGR__MODE___S                  12
#define   LPASS_EXT_MCLK2_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_EXT_MCLK2_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_EXT_MCLK2_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_EXT_MCLK2_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_EXT_MCLK2_CFG_RCGR___M           0x0000771F   
#define   LPASS_EXT_MCLK2_CFG_RCGR___S                         0

#define LPASS_EXT_MCLK2_M                         (0x09020008)
#define   LPASS_EXT_MCLK2_M___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK2_M___POR                0x00000000
#define   LPASS_EXT_MCLK2_M__M___POR             0x00
#define   LPASS_EXT_MCLK2_M__M___M               0x000000FF
#define   LPASS_EXT_MCLK2_M__M___S                             0
#define   LPASS_EXT_MCLK2_M___M                  0x000000FF   
#define   LPASS_EXT_MCLK2_M___S                                0

#define LPASS_EXT_MCLK2_N                         (0x0902000C)
#define   LPASS_EXT_MCLK2_N___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK2_N___POR                0x00000000
#define   LPASS_EXT_MCLK2_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_EXT_MCLK2_N__NOT_N_MINUS_M___M   0x000000FF
#define   LPASS_EXT_MCLK2_N__NOT_N_MINUS_M___S                 0
#define   LPASS_EXT_MCLK2_N___M                  0x000000FF   
#define   LPASS_EXT_MCLK2_N___S                                0

#define LPASS_EXT_MCLK2_D                         (0x09020010)
#define   LPASS_EXT_MCLK2_D___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK2_D___POR                0x00000000
#define   LPASS_EXT_MCLK2_D__NOT_2D___POR        0x00
#define   LPASS_EXT_MCLK2_D__NOT_2D___M          0x000000FF
#define   LPASS_EXT_MCLK2_D__NOT_2D___S                        0
#define   LPASS_EXT_MCLK2_D___M                  0x000000FF   
#define   LPASS_EXT_MCLK2_D___S                                0

#define LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR        (0x09020014)
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR___S               0

#define LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR   (0x09021000)
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR___S               0

#define LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR    (0x09022000)
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR___POR 0x00000001
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR  (0x09023000)
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR___POR 0x00000001
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR___S               0

#define LPASS_Q6SS_AHBM_AON_CBCR                  (0x09024000)
#define   LPASS_Q6SS_AHBM_AON_CBCR___RWC            QCSR_REG_RW    
#define   LPASS_Q6SS_AHBM_AON_CBCR___POR         0x00000000
#define   LPASS_Q6SS_AHBM_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_Q6SS_AHBM_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_Q6SS_AHBM_AON_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_Q6SS_AHBM_AON_CBCR__CLK_OFF___M  0x80000000
#define   LPASS_Q6SS_AHBM_AON_CBCR__CLK_OFF___S               31
#define   LPASS_Q6SS_AHBM_AON_CBCR__HW_CTL___M   0x00000002
#define   LPASS_Q6SS_AHBM_AON_CBCR__HW_CTL___S                 1
#define   LPASS_Q6SS_AHBM_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_Q6SS_AHBM_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_Q6SS_AHBM_AON_CBCR___M           0x80000003   
#define   LPASS_Q6SS_AHBM_AON_CBCR___S                         0

#define LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR (0x09025000)
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x0
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__WAKEUP___POR 0x0
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__SLEEP___POR 0x0
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR___M 0x80007FF3   
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CLIENT_CORE_CBCR___S               0

#define LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR       (0x09026000)
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR (0x09027000)
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR___POR 0x00000001
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR___S               0

#define LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CFG_CNOC_CBCR (0x09028000)
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CFG_CNOC_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CFG_CNOC_CBCR___POR 0x00000001
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CFG_CNOC_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CFG_CNOC_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CFG_CNOC_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CFG_CNOC_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CFG_CNOC_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CFG_CNOC_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CFG_CNOC_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CFG_CNOC_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CFG_CNOC_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CFG_CNOC_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_PERIPHERAL_SMMU_CFG_CNOC_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR (0x09029000)
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR___POR 0x00000001
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_CFG_CNOC_CBCR___S               0

#define LPASS_SPDIFTX_BMC_CMD_RCGR                (0x0902A000)
#define   LPASS_SPDIFTX_BMC_CMD_RCGR___RWC          QCSR_REG_RW    
#define   LPASS_SPDIFTX_BMC_CMD_RCGR___POR       0x00000000
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__UPDATE___M 0x00000001
#define   LPASS_SPDIFTX_BMC_CMD_RCGR__UPDATE___S               0
#define   LPASS_SPDIFTX_BMC_CMD_RCGR___M         0x800000F3   
#define   LPASS_SPDIFTX_BMC_CMD_RCGR___S                       0

#define LPASS_SPDIFTX_BMC_CFG_RCGR                (0x0902A004)
#define   LPASS_SPDIFTX_BMC_CFG_RCGR___RWC          QCSR_REG_RW    
#define   LPASS_SPDIFTX_BMC_CFG_RCGR___POR       0x00000000
#define   LPASS_SPDIFTX_BMC_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_SPDIFTX_BMC_CFG_RCGR__MODE___POR 0x0
#define   LPASS_SPDIFTX_BMC_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_SPDIFTX_BMC_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_SPDIFTX_BMC_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_SPDIFTX_BMC_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_SPDIFTX_BMC_CFG_RCGR__MODE___M   0x00003000
#define   LPASS_SPDIFTX_BMC_CFG_RCGR__MODE___S                12
#define   LPASS_SPDIFTX_BMC_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_SPDIFTX_BMC_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_SPDIFTX_BMC_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_SPDIFTX_BMC_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_SPDIFTX_BMC_CFG_RCGR___M         0x0000771F   
#define   LPASS_SPDIFTX_BMC_CFG_RCGR___S                       0

#define LPASS_SPDIFTX_BMC_M                       (0x0902A008)
#define   LPASS_SPDIFTX_BMC_M___RWC                 QCSR_REG_RW    
#define   LPASS_SPDIFTX_BMC_M___POR              0x00000000
#define   LPASS_SPDIFTX_BMC_M__M___POR           0x0000
#define   LPASS_SPDIFTX_BMC_M__M___M             0x0000FFFF
#define   LPASS_SPDIFTX_BMC_M__M___S                           0
#define   LPASS_SPDIFTX_BMC_M___M                0x0000FFFF   
#define   LPASS_SPDIFTX_BMC_M___S                              0

#define LPASS_SPDIFTX_BMC_N                       (0x0902A00C)
#define   LPASS_SPDIFTX_BMC_N___RWC                 QCSR_REG_RW    
#define   LPASS_SPDIFTX_BMC_N___POR              0x00000000
#define   LPASS_SPDIFTX_BMC_N__NOT_N_MINUS_M___POR 0x0000
#define   LPASS_SPDIFTX_BMC_N__NOT_N_MINUS_M___M 0x0000FFFF
#define   LPASS_SPDIFTX_BMC_N__NOT_N_MINUS_M___S               0
#define   LPASS_SPDIFTX_BMC_N___M                0x0000FFFF   
#define   LPASS_SPDIFTX_BMC_N___S                              0

#define LPASS_SPDIFTX_BMC_D                       (0x0902A010)
#define   LPASS_SPDIFTX_BMC_D___RWC                 QCSR_REG_RW    
#define   LPASS_SPDIFTX_BMC_D___POR              0x00000000
#define   LPASS_SPDIFTX_BMC_D__NOT_2D___POR      0x0000
#define   LPASS_SPDIFTX_BMC_D__NOT_2D___M        0x0000FFFF
#define   LPASS_SPDIFTX_BMC_D__NOT_2D___S                      0
#define   LPASS_SPDIFTX_BMC_D___M                0x0000FFFF   
#define   LPASS_SPDIFTX_BMC_D___S                              0

#define LPASS_AUDIO_CORE_SPDIFTX_BMC_CBCR         (0x0902A014)
#define   LPASS_AUDIO_CORE_SPDIFTX_BMC_CBCR___RWC   QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_SPDIFTX_BMC_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_SPDIFTX_BMC_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_SPDIFTX_BMC_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_SPDIFTX_BMC_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_SPDIFTX_BMC_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_SPDIFTX_BMC_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_SPDIFTX_BMC_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_SPDIFTX_BMC_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_SPDIFTX_BMC_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_SPDIFTX_BMC_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_SPDIFTX_BMC_CBCR___M  0x80000003   
#define   LPASS_AUDIO_CORE_SPDIFTX_BMC_CBCR___S                0

#define LPASS_Q6SS_Q6_AXIM_CBCR                   (0x0902B000)
#define   LPASS_Q6SS_Q6_AXIM_CBCR___RWC             QCSR_REG_RW    
#define   LPASS_Q6SS_Q6_AXIM_CBCR___POR          0x00000001
#define   LPASS_Q6SS_Q6_AXIM_CBCR__CLK_OFF___POR 0x0
#define   LPASS_Q6SS_Q6_AXIM_CBCR__HW_CTL___POR  0x0
#define   LPASS_Q6SS_Q6_AXIM_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_Q6SS_Q6_AXIM_CBCR__CLK_OFF___M   0x80000000
#define   LPASS_Q6SS_Q6_AXIM_CBCR__CLK_OFF___S                31
#define   LPASS_Q6SS_Q6_AXIM_CBCR__HW_CTL___M    0x00000002
#define   LPASS_Q6SS_Q6_AXIM_CBCR__HW_CTL___S                  1
#define   LPASS_Q6SS_Q6_AXIM_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_Q6SS_Q6_AXIM_CBCR__CLK_ENABLE___S               0
#define   LPASS_Q6SS_Q6_AXIM_CBCR___M            0x80000003   
#define   LPASS_Q6SS_Q6_AXIM_CBCR___S                          0

#define LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_CBCR      (0x0902C000)
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_CBCR___POR 0x00000001
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS (0x0902C004)
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS___RWC QCSR_REG_RO    
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS__CLK_OFF___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS__CLK_OFF___S               0
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS___M 0x00000001   
#define   LPASS_AUDIO_WRAPPER_Q6_SMMU_AXI_GCC_CLK_OFF_STATUS___S               0

#define LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR  (0x0902D000)
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR___RWC QCSR_REG_RW    
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR___POR 0x00000001
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR__CLK_OFF___POR 0x0
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR__HW_CTL___POR 0x0
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR__CLK_OFF___S              31
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR__HW_CTL___M 0x00000002
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR__HW_CTL___S               1
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR__CLK_ENABLE___S               0
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR___M 0x80000003   
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_0_CBCR___S               0

#define LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR  (0x0902E000)
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR___RWC QCSR_REG_RW    
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR___POR 0x00000001
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR__CLK_OFF___POR 0x0
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR__HW_CTL___POR 0x0
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR__CLK_OFF___S              31
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR__HW_CTL___M 0x00000002
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR__HW_CTL___S               1
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR__CLK_ENABLE___S               0
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR___M 0x80000003   
#define   LPASS_Q6SS_Q6_CAMSS_DSP_STREAMING_1_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_MPU_CFG_AON_CBCR      (0x0902F000)
#define   LPASS_AUDIO_WRAPPER_MPU_CFG_AON_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_MPU_CFG_AON_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_MPU_CFG_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_MPU_CFG_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_MPU_CFG_AON_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_MPU_CFG_AON_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_MPU_CFG_AON_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_MPU_CFG_AON_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_MPU_CFG_AON_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_MPU_CFG_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_MPU_CFG_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_MPU_CFG_AON_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_MPU_CFG_AON_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CBCR  (0x09030000)
#define   LPASS_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_Q6_AHBM_MPU_AON_CBCR___S               0

#define LPASS_Q6SS_AHBS_AON_CBCR                  (0x09031000)
#define   LPASS_Q6SS_AHBS_AON_CBCR___RWC            QCSR_REG_RW    
#define   LPASS_Q6SS_AHBS_AON_CBCR___POR         0x00000000
#define   LPASS_Q6SS_AHBS_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_Q6SS_AHBS_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_Q6SS_AHBS_AON_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_Q6SS_AHBS_AON_CBCR__CLK_OFF___M  0x80000000
#define   LPASS_Q6SS_AHBS_AON_CBCR__CLK_OFF___S               31
#define   LPASS_Q6SS_AHBS_AON_CBCR__HW_CTL___M   0x00000002
#define   LPASS_Q6SS_AHBS_AON_CBCR__HW_CTL___S                 1
#define   LPASS_Q6SS_AHBS_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_Q6SS_AHBS_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_Q6SS_AHBS_AON_CBCR___M           0x80000003   
#define   LPASS_Q6SS_AHBS_AON_CBCR___S                         0

#define LPASS_DFS_HW_CTL                          (0x09032000)
#define   LPASS_DFS_HW_CTL___RWC                    QCSR_REG_RW    
#define   LPASS_DFS_HW_CTL___POR                 0x00000000
#define   LPASS_DFS_HW_CTL__DFS_PERF_STATE_OUT___POR 0x0
#define   LPASS_DFS_HW_CTL__DFS_PERF_STATE___POR 0x0
#define   LPASS_DFS_HW_CTL__DFS_HW_CTL_EN___POR  0x0
#define   LPASS_DFS_HW_CTL__DFS_PERF_STATE_OUT___M 0x70000000
#define   LPASS_DFS_HW_CTL__DFS_PERF_STATE_OUT___S              28
#define   LPASS_DFS_HW_CTL__DFS_PERF_STATE___M   0x00000070
#define   LPASS_DFS_HW_CTL__DFS_PERF_STATE___S                 4
#define   LPASS_DFS_HW_CTL__DFS_HW_CTL_EN___M    0x00000001
#define   LPASS_DFS_HW_CTL__DFS_HW_CTL_EN___S                  0
#define   LPASS_DFS_HW_CTL___M                   0x70000071   
#define   LPASS_DFS_HW_CTL___S                                 0

#define LPASS_DFS_PERF0_RCG_SRC_SEL               (0x09032004)
#define   LPASS_DFS_PERF0_RCG_SRC_SEL___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF0_RCG_SRC_SEL___POR      0x00000111
#define   LPASS_DFS_PERF0_RCG_SRC_SEL__PERF0_RESAMPLER_RCG_SRC_SEL___POR 0x1
#define   LPASS_DFS_PERF0_RCG_SRC_SEL__PERF0_CORE_RCG_SRC_SEL___POR 0x1
#define   LPASS_DFS_PERF0_RCG_SRC_SEL__PERF0_AON_RCG_SRC_SEL___POR 0x1
#define   LPASS_DFS_PERF0_RCG_SRC_SEL__PERF0_RESAMPLER_RCG_SRC_SEL___M 0x00000700
#define   LPASS_DFS_PERF0_RCG_SRC_SEL__PERF0_RESAMPLER_RCG_SRC_SEL___S               8
#define   LPASS_DFS_PERF0_RCG_SRC_SEL__PERF0_CORE_RCG_SRC_SEL___M 0x00000070
#define   LPASS_DFS_PERF0_RCG_SRC_SEL__PERF0_CORE_RCG_SRC_SEL___S               4
#define   LPASS_DFS_PERF0_RCG_SRC_SEL__PERF0_AON_RCG_SRC_SEL___M 0x00000007
#define   LPASS_DFS_PERF0_RCG_SRC_SEL__PERF0_AON_RCG_SRC_SEL___S               0
#define   LPASS_DFS_PERF0_RCG_SRC_SEL___M        0x00000777   
#define   LPASS_DFS_PERF0_RCG_SRC_SEL___S                      0

#define LPASS_DFS_PERF1_RCG_SRC_SEL               (0x09032008)
#define   LPASS_DFS_PERF1_RCG_SRC_SEL___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF1_RCG_SRC_SEL___POR      0x00000222
#define   LPASS_DFS_PERF1_RCG_SRC_SEL__PERF1_RESAMPLER_RCG_SRC_SEL___POR 0x2
#define   LPASS_DFS_PERF1_RCG_SRC_SEL__PERF1_CORE_RCG_SRC_SEL___POR 0x2
#define   LPASS_DFS_PERF1_RCG_SRC_SEL__PERF1_AON_RCG_SRC_SEL___POR 0x2
#define   LPASS_DFS_PERF1_RCG_SRC_SEL__PERF1_RESAMPLER_RCG_SRC_SEL___M 0x00000700
#define   LPASS_DFS_PERF1_RCG_SRC_SEL__PERF1_RESAMPLER_RCG_SRC_SEL___S               8
#define   LPASS_DFS_PERF1_RCG_SRC_SEL__PERF1_CORE_RCG_SRC_SEL___M 0x00000070
#define   LPASS_DFS_PERF1_RCG_SRC_SEL__PERF1_CORE_RCG_SRC_SEL___S               4
#define   LPASS_DFS_PERF1_RCG_SRC_SEL__PERF1_AON_RCG_SRC_SEL___M 0x00000007
#define   LPASS_DFS_PERF1_RCG_SRC_SEL__PERF1_AON_RCG_SRC_SEL___S               0
#define   LPASS_DFS_PERF1_RCG_SRC_SEL___M        0x00000777   
#define   LPASS_DFS_PERF1_RCG_SRC_SEL___S                      0

#define LPASS_DFS_PERF2_RCG_SRC_SEL               (0x0903200C)
#define   LPASS_DFS_PERF2_RCG_SRC_SEL___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF2_RCG_SRC_SEL___POR      0x00000222
#define   LPASS_DFS_PERF2_RCG_SRC_SEL__PERF2_RESAMPLER_RCG_SRC_SEL___POR 0x2
#define   LPASS_DFS_PERF2_RCG_SRC_SEL__PERF2_CORE_RCG_SRC_SEL___POR 0x2
#define   LPASS_DFS_PERF2_RCG_SRC_SEL__PERF2_AON_RCG_SRC_SEL___POR 0x2
#define   LPASS_DFS_PERF2_RCG_SRC_SEL__PERF2_RESAMPLER_RCG_SRC_SEL___M 0x00000700
#define   LPASS_DFS_PERF2_RCG_SRC_SEL__PERF2_RESAMPLER_RCG_SRC_SEL___S               8
#define   LPASS_DFS_PERF2_RCG_SRC_SEL__PERF2_CORE_RCG_SRC_SEL___M 0x00000070
#define   LPASS_DFS_PERF2_RCG_SRC_SEL__PERF2_CORE_RCG_SRC_SEL___S               4
#define   LPASS_DFS_PERF2_RCG_SRC_SEL__PERF2_AON_RCG_SRC_SEL___M 0x00000007
#define   LPASS_DFS_PERF2_RCG_SRC_SEL__PERF2_AON_RCG_SRC_SEL___S               0
#define   LPASS_DFS_PERF2_RCG_SRC_SEL___M        0x00000777   
#define   LPASS_DFS_PERF2_RCG_SRC_SEL___S                      0

#define LPASS_DFS_PERF3_RCG_SRC_SEL               (0x09032010)
#define   LPASS_DFS_PERF3_RCG_SRC_SEL___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF3_RCG_SRC_SEL___POR      0x00000333
#define   LPASS_DFS_PERF3_RCG_SRC_SEL__PERF3_RESAMPLER_RCG_SRC_SEL___POR 0x3
#define   LPASS_DFS_PERF3_RCG_SRC_SEL__PERF3_CORE_RCG_SRC_SEL___POR 0x3
#define   LPASS_DFS_PERF3_RCG_SRC_SEL__PERF3_AON_RCG_SRC_SEL___POR 0x3
#define   LPASS_DFS_PERF3_RCG_SRC_SEL__PERF3_RESAMPLER_RCG_SRC_SEL___M 0x00000700
#define   LPASS_DFS_PERF3_RCG_SRC_SEL__PERF3_RESAMPLER_RCG_SRC_SEL___S               8
#define   LPASS_DFS_PERF3_RCG_SRC_SEL__PERF3_CORE_RCG_SRC_SEL___M 0x00000070
#define   LPASS_DFS_PERF3_RCG_SRC_SEL__PERF3_CORE_RCG_SRC_SEL___S               4
#define   LPASS_DFS_PERF3_RCG_SRC_SEL__PERF3_AON_RCG_SRC_SEL___M 0x00000007
#define   LPASS_DFS_PERF3_RCG_SRC_SEL__PERF3_AON_RCG_SRC_SEL___S               0
#define   LPASS_DFS_PERF3_RCG_SRC_SEL___M        0x00000777   
#define   LPASS_DFS_PERF3_RCG_SRC_SEL___S                      0

#define LPASS_DFS_PERF4_RCG_SRC_SEL               (0x09032014)
#define   LPASS_DFS_PERF4_RCG_SRC_SEL___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF4_RCG_SRC_SEL___POR      0x00000444
#define   LPASS_DFS_PERF4_RCG_SRC_SEL__PERF4_RESAMPLER_RCG_SRC_SEL___POR 0x4
#define   LPASS_DFS_PERF4_RCG_SRC_SEL__PERF4_CORE_RCG_SRC_SEL___POR 0x4
#define   LPASS_DFS_PERF4_RCG_SRC_SEL__PERF4_AON_RCG_SRC_SEL___POR 0x4
#define   LPASS_DFS_PERF4_RCG_SRC_SEL__PERF4_RESAMPLER_RCG_SRC_SEL___M 0x00000700
#define   LPASS_DFS_PERF4_RCG_SRC_SEL__PERF4_RESAMPLER_RCG_SRC_SEL___S               8
#define   LPASS_DFS_PERF4_RCG_SRC_SEL__PERF4_CORE_RCG_SRC_SEL___M 0x00000070
#define   LPASS_DFS_PERF4_RCG_SRC_SEL__PERF4_CORE_RCG_SRC_SEL___S               4
#define   LPASS_DFS_PERF4_RCG_SRC_SEL__PERF4_AON_RCG_SRC_SEL___M 0x00000007
#define   LPASS_DFS_PERF4_RCG_SRC_SEL__PERF4_AON_RCG_SRC_SEL___S               0
#define   LPASS_DFS_PERF4_RCG_SRC_SEL___M        0x00000777   
#define   LPASS_DFS_PERF4_RCG_SRC_SEL___S                      0

#define LPASS_DFS_PERF5_RCG_SRC_SEL               (0x09032018)
#define   LPASS_DFS_PERF5_RCG_SRC_SEL___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF5_RCG_SRC_SEL___POR      0x00000444
#define   LPASS_DFS_PERF5_RCG_SRC_SEL__PERF5_RESAMPLER_RCG_SRC_SEL___POR 0x4
#define   LPASS_DFS_PERF5_RCG_SRC_SEL__PERF5_CORE_RCG_SRC_SEL___POR 0x4
#define   LPASS_DFS_PERF5_RCG_SRC_SEL__PERF5_AON_RCG_SRC_SEL___POR 0x4
#define   LPASS_DFS_PERF5_RCG_SRC_SEL__PERF5_RESAMPLER_RCG_SRC_SEL___M 0x00000700
#define   LPASS_DFS_PERF5_RCG_SRC_SEL__PERF5_RESAMPLER_RCG_SRC_SEL___S               8
#define   LPASS_DFS_PERF5_RCG_SRC_SEL__PERF5_CORE_RCG_SRC_SEL___M 0x00000070
#define   LPASS_DFS_PERF5_RCG_SRC_SEL__PERF5_CORE_RCG_SRC_SEL___S               4
#define   LPASS_DFS_PERF5_RCG_SRC_SEL__PERF5_AON_RCG_SRC_SEL___M 0x00000007
#define   LPASS_DFS_PERF5_RCG_SRC_SEL__PERF5_AON_RCG_SRC_SEL___S               0
#define   LPASS_DFS_PERF5_RCG_SRC_SEL___M        0x00000777   
#define   LPASS_DFS_PERF5_RCG_SRC_SEL___S                      0

#define LPASS_DFS_PERF6_RCG_SRC_SEL               (0x0903201C)
#define   LPASS_DFS_PERF6_RCG_SRC_SEL___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF6_RCG_SRC_SEL___POR      0x00000111
#define   LPASS_DFS_PERF6_RCG_SRC_SEL__PERF6_RESAMPLER_RCG_SRC_SEL___POR 0x1
#define   LPASS_DFS_PERF6_RCG_SRC_SEL__PERF6_CORE_RCG_SRC_SEL___POR 0x1
#define   LPASS_DFS_PERF6_RCG_SRC_SEL__PERF6_AON_RCG_SRC_SEL___POR 0x1
#define   LPASS_DFS_PERF6_RCG_SRC_SEL__PERF6_RESAMPLER_RCG_SRC_SEL___M 0x00000700
#define   LPASS_DFS_PERF6_RCG_SRC_SEL__PERF6_RESAMPLER_RCG_SRC_SEL___S               8
#define   LPASS_DFS_PERF6_RCG_SRC_SEL__PERF6_CORE_RCG_SRC_SEL___M 0x00000070
#define   LPASS_DFS_PERF6_RCG_SRC_SEL__PERF6_CORE_RCG_SRC_SEL___S               4
#define   LPASS_DFS_PERF6_RCG_SRC_SEL__PERF6_AON_RCG_SRC_SEL___M 0x00000007
#define   LPASS_DFS_PERF6_RCG_SRC_SEL__PERF6_AON_RCG_SRC_SEL___S               0
#define   LPASS_DFS_PERF6_RCG_SRC_SEL___M        0x00000777   
#define   LPASS_DFS_PERF6_RCG_SRC_SEL___S                      0

#define LPASS_DFS_PERF7_RCG_SRC_SEL               (0x09032020)
#define   LPASS_DFS_PERF7_RCG_SRC_SEL___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF7_RCG_SRC_SEL___POR      0x00000111
#define   LPASS_DFS_PERF7_RCG_SRC_SEL__PERF7_RESAMPLER_RCG_SRC_SEL___POR 0x1
#define   LPASS_DFS_PERF7_RCG_SRC_SEL__PERF7_CORE_RCG_SRC_SEL___POR 0x1
#define   LPASS_DFS_PERF7_RCG_SRC_SEL__PERF7_AON_RCG_SRC_SEL___POR 0x1
#define   LPASS_DFS_PERF7_RCG_SRC_SEL__PERF7_RESAMPLER_RCG_SRC_SEL___M 0x00000700
#define   LPASS_DFS_PERF7_RCG_SRC_SEL__PERF7_RESAMPLER_RCG_SRC_SEL___S               8
#define   LPASS_DFS_PERF7_RCG_SRC_SEL__PERF7_CORE_RCG_SRC_SEL___M 0x00000070
#define   LPASS_DFS_PERF7_RCG_SRC_SEL__PERF7_CORE_RCG_SRC_SEL___S               4
#define   LPASS_DFS_PERF7_RCG_SRC_SEL__PERF7_AON_RCG_SRC_SEL___M 0x00000007
#define   LPASS_DFS_PERF7_RCG_SRC_SEL__PERF7_AON_RCG_SRC_SEL___S               0
#define   LPASS_DFS_PERF7_RCG_SRC_SEL___M        0x00000777   
#define   LPASS_DFS_PERF7_RCG_SRC_SEL___S                      0

#define LPASS_DFS_PERF0_RCG_SRC_DIV               (0x09032024)
#define   LPASS_DFS_PERF0_RCG_SRC_DIV___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF0_RCG_SRC_DIV___POR      0x00020404
#define   LPASS_DFS_PERF0_RCG_SRC_DIV__PERF0_RESAMPLER_RCG_SRC_DIV___POR 0x02
#define   LPASS_DFS_PERF0_RCG_SRC_DIV__PERF0_CORE_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF0_RCG_SRC_DIV__PERF0_AON_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF0_RCG_SRC_DIV__PERF0_RESAMPLER_RCG_SRC_DIV___M 0x001F0000
#define   LPASS_DFS_PERF0_RCG_SRC_DIV__PERF0_RESAMPLER_RCG_SRC_DIV___S              16
#define   LPASS_DFS_PERF0_RCG_SRC_DIV__PERF0_CORE_RCG_SRC_DIV___M 0x00001F00
#define   LPASS_DFS_PERF0_RCG_SRC_DIV__PERF0_CORE_RCG_SRC_DIV___S               8
#define   LPASS_DFS_PERF0_RCG_SRC_DIV__PERF0_AON_RCG_SRC_DIV___M 0x0000001F
#define   LPASS_DFS_PERF0_RCG_SRC_DIV__PERF0_AON_RCG_SRC_DIV___S               0
#define   LPASS_DFS_PERF0_RCG_SRC_DIV___M        0x001F1F1F   
#define   LPASS_DFS_PERF0_RCG_SRC_DIV___S                      0

#define LPASS_DFS_PERF1_RCG_SRC_DIV               (0x09032028)
#define   LPASS_DFS_PERF1_RCG_SRC_DIV___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF1_RCG_SRC_DIV___POR      0x00020404
#define   LPASS_DFS_PERF1_RCG_SRC_DIV__PERF1_RESAMPLER_RCG_SRC_DIV___POR 0x02
#define   LPASS_DFS_PERF1_RCG_SRC_DIV__PERF1_CORE_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF1_RCG_SRC_DIV__PERF1_AON_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF1_RCG_SRC_DIV__PERF1_RESAMPLER_RCG_SRC_DIV___M 0x001F0000
#define   LPASS_DFS_PERF1_RCG_SRC_DIV__PERF1_RESAMPLER_RCG_SRC_DIV___S              16
#define   LPASS_DFS_PERF1_RCG_SRC_DIV__PERF1_CORE_RCG_SRC_DIV___M 0x00001F00
#define   LPASS_DFS_PERF1_RCG_SRC_DIV__PERF1_CORE_RCG_SRC_DIV___S               8
#define   LPASS_DFS_PERF1_RCG_SRC_DIV__PERF1_AON_RCG_SRC_DIV___M 0x0000001F
#define   LPASS_DFS_PERF1_RCG_SRC_DIV__PERF1_AON_RCG_SRC_DIV___S               0
#define   LPASS_DFS_PERF1_RCG_SRC_DIV___M        0x001F1F1F   
#define   LPASS_DFS_PERF1_RCG_SRC_DIV___S                      0

#define LPASS_DFS_PERF2_RCG_SRC_DIV               (0x0903202C)
#define   LPASS_DFS_PERF2_RCG_SRC_DIV___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF2_RCG_SRC_DIV___POR      0x00020404
#define   LPASS_DFS_PERF2_RCG_SRC_DIV__PERF2_RESAMPLER_RCG_SRC_DIV___POR 0x02
#define   LPASS_DFS_PERF2_RCG_SRC_DIV__PERF2_CORE_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF2_RCG_SRC_DIV__PERF2_AON_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF2_RCG_SRC_DIV__PERF2_RESAMPLER_RCG_SRC_DIV___M 0x001F0000
#define   LPASS_DFS_PERF2_RCG_SRC_DIV__PERF2_RESAMPLER_RCG_SRC_DIV___S              16
#define   LPASS_DFS_PERF2_RCG_SRC_DIV__PERF2_CORE_RCG_SRC_DIV___M 0x00001F00
#define   LPASS_DFS_PERF2_RCG_SRC_DIV__PERF2_CORE_RCG_SRC_DIV___S               8
#define   LPASS_DFS_PERF2_RCG_SRC_DIV__PERF2_AON_RCG_SRC_DIV___M 0x0000001F
#define   LPASS_DFS_PERF2_RCG_SRC_DIV__PERF2_AON_RCG_SRC_DIV___S               0
#define   LPASS_DFS_PERF2_RCG_SRC_DIV___M        0x001F1F1F   
#define   LPASS_DFS_PERF2_RCG_SRC_DIV___S                      0

#define LPASS_DFS_PERF3_RCG_SRC_DIV               (0x09032030)
#define   LPASS_DFS_PERF3_RCG_SRC_DIV___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF3_RCG_SRC_DIV___POR      0x00020404
#define   LPASS_DFS_PERF3_RCG_SRC_DIV__PERF3_RESAMPLER_RCG_SRC_DIV___POR 0x02
#define   LPASS_DFS_PERF3_RCG_SRC_DIV__PERF3_CORE_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF3_RCG_SRC_DIV__PERF3_AON_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF3_RCG_SRC_DIV__PERF3_RESAMPLER_RCG_SRC_DIV___M 0x001F0000
#define   LPASS_DFS_PERF3_RCG_SRC_DIV__PERF3_RESAMPLER_RCG_SRC_DIV___S              16
#define   LPASS_DFS_PERF3_RCG_SRC_DIV__PERF3_CORE_RCG_SRC_DIV___M 0x00001F00
#define   LPASS_DFS_PERF3_RCG_SRC_DIV__PERF3_CORE_RCG_SRC_DIV___S               8
#define   LPASS_DFS_PERF3_RCG_SRC_DIV__PERF3_AON_RCG_SRC_DIV___M 0x0000001F
#define   LPASS_DFS_PERF3_RCG_SRC_DIV__PERF3_AON_RCG_SRC_DIV___S               0
#define   LPASS_DFS_PERF3_RCG_SRC_DIV___M        0x001F1F1F   
#define   LPASS_DFS_PERF3_RCG_SRC_DIV___S                      0

#define LPASS_DFS_PERF4_RCG_SRC_DIV               (0x09032034)
#define   LPASS_DFS_PERF4_RCG_SRC_DIV___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF4_RCG_SRC_DIV___POR      0x00020404
#define   LPASS_DFS_PERF4_RCG_SRC_DIV__PERF4_RESAMPLER_RCG_SRC_DIV___POR 0x02
#define   LPASS_DFS_PERF4_RCG_SRC_DIV__PERF4_CORE_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF4_RCG_SRC_DIV__PERF4_AON_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF4_RCG_SRC_DIV__PERF4_RESAMPLER_RCG_SRC_DIV___M 0x001F0000
#define   LPASS_DFS_PERF4_RCG_SRC_DIV__PERF4_RESAMPLER_RCG_SRC_DIV___S              16
#define   LPASS_DFS_PERF4_RCG_SRC_DIV__PERF4_CORE_RCG_SRC_DIV___M 0x00001F00
#define   LPASS_DFS_PERF4_RCG_SRC_DIV__PERF4_CORE_RCG_SRC_DIV___S               8
#define   LPASS_DFS_PERF4_RCG_SRC_DIV__PERF4_AON_RCG_SRC_DIV___M 0x0000001F
#define   LPASS_DFS_PERF4_RCG_SRC_DIV__PERF4_AON_RCG_SRC_DIV___S               0
#define   LPASS_DFS_PERF4_RCG_SRC_DIV___M        0x001F1F1F   
#define   LPASS_DFS_PERF4_RCG_SRC_DIV___S                      0

#define LPASS_DFS_PERF5_RCG_SRC_DIV               (0x09032038)
#define   LPASS_DFS_PERF5_RCG_SRC_DIV___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF5_RCG_SRC_DIV___POR      0x00020404
#define   LPASS_DFS_PERF5_RCG_SRC_DIV__PERF5_RESAMPLER_RCG_SRC_DIV___POR 0x02
#define   LPASS_DFS_PERF5_RCG_SRC_DIV__PERF5_CORE_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF5_RCG_SRC_DIV__PERF5_AON_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF5_RCG_SRC_DIV__PERF5_RESAMPLER_RCG_SRC_DIV___M 0x001F0000
#define   LPASS_DFS_PERF5_RCG_SRC_DIV__PERF5_RESAMPLER_RCG_SRC_DIV___S              16
#define   LPASS_DFS_PERF5_RCG_SRC_DIV__PERF5_CORE_RCG_SRC_DIV___M 0x00001F00
#define   LPASS_DFS_PERF5_RCG_SRC_DIV__PERF5_CORE_RCG_SRC_DIV___S               8
#define   LPASS_DFS_PERF5_RCG_SRC_DIV__PERF5_AON_RCG_SRC_DIV___M 0x0000001F
#define   LPASS_DFS_PERF5_RCG_SRC_DIV__PERF5_AON_RCG_SRC_DIV___S               0
#define   LPASS_DFS_PERF5_RCG_SRC_DIV___M        0x001F1F1F   
#define   LPASS_DFS_PERF5_RCG_SRC_DIV___S                      0

#define LPASS_DFS_PERF6_RCG_SRC_DIV               (0x0903203C)
#define   LPASS_DFS_PERF6_RCG_SRC_DIV___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF6_RCG_SRC_DIV___POR      0x00020404
#define   LPASS_DFS_PERF6_RCG_SRC_DIV__PERF6_RESAMPLER_RCG_SRC_DIV___POR 0x02
#define   LPASS_DFS_PERF6_RCG_SRC_DIV__PERF6_CORE_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF6_RCG_SRC_DIV__PERF6_AON_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF6_RCG_SRC_DIV__PERF6_RESAMPLER_RCG_SRC_DIV___M 0x001F0000
#define   LPASS_DFS_PERF6_RCG_SRC_DIV__PERF6_RESAMPLER_RCG_SRC_DIV___S              16
#define   LPASS_DFS_PERF6_RCG_SRC_DIV__PERF6_CORE_RCG_SRC_DIV___M 0x00001F00
#define   LPASS_DFS_PERF6_RCG_SRC_DIV__PERF6_CORE_RCG_SRC_DIV___S               8
#define   LPASS_DFS_PERF6_RCG_SRC_DIV__PERF6_AON_RCG_SRC_DIV___M 0x0000001F
#define   LPASS_DFS_PERF6_RCG_SRC_DIV__PERF6_AON_RCG_SRC_DIV___S               0
#define   LPASS_DFS_PERF6_RCG_SRC_DIV___M        0x001F1F1F   
#define   LPASS_DFS_PERF6_RCG_SRC_DIV___S                      0

#define LPASS_DFS_PERF7_RCG_SRC_DIV               (0x09032040)
#define   LPASS_DFS_PERF7_RCG_SRC_DIV___RWC         QCSR_REG_RW    
#define   LPASS_DFS_PERF7_RCG_SRC_DIV___POR      0x00020404
#define   LPASS_DFS_PERF7_RCG_SRC_DIV__PERF7_RESAMPLER_RCG_SRC_DIV___POR 0x02
#define   LPASS_DFS_PERF7_RCG_SRC_DIV__PERF7_CORE_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF7_RCG_SRC_DIV__PERF7_AON_RCG_SRC_DIV___POR 0x04
#define   LPASS_DFS_PERF7_RCG_SRC_DIV__PERF7_RESAMPLER_RCG_SRC_DIV___M 0x001F0000
#define   LPASS_DFS_PERF7_RCG_SRC_DIV__PERF7_RESAMPLER_RCG_SRC_DIV___S              16
#define   LPASS_DFS_PERF7_RCG_SRC_DIV__PERF7_CORE_RCG_SRC_DIV___M 0x00001F00
#define   LPASS_DFS_PERF7_RCG_SRC_DIV__PERF7_CORE_RCG_SRC_DIV___S               8
#define   LPASS_DFS_PERF7_RCG_SRC_DIV__PERF7_AON_RCG_SRC_DIV___M 0x0000001F
#define   LPASS_DFS_PERF7_RCG_SRC_DIV__PERF7_AON_RCG_SRC_DIV___S               0
#define   LPASS_DFS_PERF7_RCG_SRC_DIV___M        0x001F1F1F   
#define   LPASS_DFS_PERF7_RCG_SRC_DIV___S                      0

#define LPASS_DFS_RCG_ASYNC_CLK_EN                (0x09032044)
#define   LPASS_DFS_RCG_ASYNC_CLK_EN___RWC          QCSR_REG_RW    
#define   LPASS_DFS_RCG_ASYNC_CLK_EN___POR       0x00000007
#define   LPASS_DFS_RCG_ASYNC_CLK_EN__RESAMPLER_RCG_ASYNC_CLK_EN___POR 0x1
#define   LPASS_DFS_RCG_ASYNC_CLK_EN__CORE_RCG_ASYNC_CLK_EN___POR 0x1
#define   LPASS_DFS_RCG_ASYNC_CLK_EN__AON_RCG_ASYNC_CLK_EN___POR 0x1
#define   LPASS_DFS_RCG_ASYNC_CLK_EN__RESAMPLER_RCG_ASYNC_CLK_EN___M 0x00000004
#define   LPASS_DFS_RCG_ASYNC_CLK_EN__RESAMPLER_RCG_ASYNC_CLK_EN___S               2
#define   LPASS_DFS_RCG_ASYNC_CLK_EN__CORE_RCG_ASYNC_CLK_EN___M 0x00000002
#define   LPASS_DFS_RCG_ASYNC_CLK_EN__CORE_RCG_ASYNC_CLK_EN___S               1
#define   LPASS_DFS_RCG_ASYNC_CLK_EN__AON_RCG_ASYNC_CLK_EN___M 0x00000001
#define   LPASS_DFS_RCG_ASYNC_CLK_EN__AON_RCG_ASYNC_CLK_EN___S               0
#define   LPASS_DFS_RCG_ASYNC_CLK_EN___M         0x00000007   
#define   LPASS_DFS_RCG_ASYNC_CLK_EN___S                       0

#define LPASS_DFS_PERF0_CDIV                      (0x09032048)
#define   LPASS_DFS_PERF0_CDIV___RWC                QCSR_REG_RW    
#define   LPASS_DFS_PERF0_CDIV___POR             0x00000011
#define   LPASS_DFS_PERF0_CDIV__PERF0_LPAAUDIO_PLL_MAIN_SVS_CDIV___POR 0x1
#define   LPASS_DFS_PERF0_CDIV__PERF0_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___POR 0x1
#define   LPASS_DFS_PERF0_CDIV__PERF0_LPAAUDIO_PLL_MAIN_SVS_CDIV___M 0x00000070
#define   LPASS_DFS_PERF0_CDIV__PERF0_LPAAUDIO_PLL_MAIN_SVS_CDIV___S               4
#define   LPASS_DFS_PERF0_CDIV__PERF0_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___M 0x00000007
#define   LPASS_DFS_PERF0_CDIV__PERF0_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___S               0
#define   LPASS_DFS_PERF0_CDIV___M               0x00000077   
#define   LPASS_DFS_PERF0_CDIV___S                             0

#define LPASS_DFS_PERF1_CDIV                      (0x0903204C)
#define   LPASS_DFS_PERF1_CDIV___RWC                QCSR_REG_RW    
#define   LPASS_DFS_PERF1_CDIV___POR             0x00000011
#define   LPASS_DFS_PERF1_CDIV__PERF1_LPAAUDIO_PLL_MAIN_SVS_CDIV___POR 0x1
#define   LPASS_DFS_PERF1_CDIV__PERF1_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___POR 0x1
#define   LPASS_DFS_PERF1_CDIV__PERF1_LPAAUDIO_PLL_MAIN_SVS_CDIV___M 0x00000070
#define   LPASS_DFS_PERF1_CDIV__PERF1_LPAAUDIO_PLL_MAIN_SVS_CDIV___S               4
#define   LPASS_DFS_PERF1_CDIV__PERF1_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___M 0x00000007
#define   LPASS_DFS_PERF1_CDIV__PERF1_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___S               0
#define   LPASS_DFS_PERF1_CDIV___M               0x00000077   
#define   LPASS_DFS_PERF1_CDIV___S                             0

#define LPASS_DFS_PERF2_CDIV                      (0x09032050)
#define   LPASS_DFS_PERF2_CDIV___RWC                QCSR_REG_RW    
#define   LPASS_DFS_PERF2_CDIV___POR             0x00000033
#define   LPASS_DFS_PERF2_CDIV__PERF2_LPAAUDIO_PLL_MAIN_SVS_CDIV___POR 0x3
#define   LPASS_DFS_PERF2_CDIV__PERF2_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___POR 0x3
#define   LPASS_DFS_PERF2_CDIV__PERF2_LPAAUDIO_PLL_MAIN_SVS_CDIV___M 0x00000070
#define   LPASS_DFS_PERF2_CDIV__PERF2_LPAAUDIO_PLL_MAIN_SVS_CDIV___S               4
#define   LPASS_DFS_PERF2_CDIV__PERF2_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___M 0x00000007
#define   LPASS_DFS_PERF2_CDIV__PERF2_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___S               0
#define   LPASS_DFS_PERF2_CDIV___M               0x00000077   
#define   LPASS_DFS_PERF2_CDIV___S                             0

#define LPASS_DFS_PERF3_CDIV                      (0x09032054)
#define   LPASS_DFS_PERF3_CDIV___RWC                QCSR_REG_RW    
#define   LPASS_DFS_PERF3_CDIV___POR             0x00000011
#define   LPASS_DFS_PERF3_CDIV__PERF3_LPAAUDIO_PLL_MAIN_SVS_CDIV___POR 0x1
#define   LPASS_DFS_PERF3_CDIV__PERF3_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___POR 0x1
#define   LPASS_DFS_PERF3_CDIV__PERF3_LPAAUDIO_PLL_MAIN_SVS_CDIV___M 0x00000070
#define   LPASS_DFS_PERF3_CDIV__PERF3_LPAAUDIO_PLL_MAIN_SVS_CDIV___S               4
#define   LPASS_DFS_PERF3_CDIV__PERF3_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___M 0x00000007
#define   LPASS_DFS_PERF3_CDIV__PERF3_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___S               0
#define   LPASS_DFS_PERF3_CDIV___M               0x00000077   
#define   LPASS_DFS_PERF3_CDIV___S                             0

#define LPASS_DFS_PERF4_CDIV                      (0x09032058)
#define   LPASS_DFS_PERF4_CDIV___RWC                QCSR_REG_RW    
#define   LPASS_DFS_PERF4_CDIV___POR             0x00000011
#define   LPASS_DFS_PERF4_CDIV__PERF4_LPAAUDIO_PLL_MAIN_SVS_CDIV___POR 0x1
#define   LPASS_DFS_PERF4_CDIV__PERF4_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___POR 0x1
#define   LPASS_DFS_PERF4_CDIV__PERF4_LPAAUDIO_PLL_MAIN_SVS_CDIV___M 0x00000070
#define   LPASS_DFS_PERF4_CDIV__PERF4_LPAAUDIO_PLL_MAIN_SVS_CDIV___S               4
#define   LPASS_DFS_PERF4_CDIV__PERF4_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___M 0x00000007
#define   LPASS_DFS_PERF4_CDIV__PERF4_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___S               0
#define   LPASS_DFS_PERF4_CDIV___M               0x00000077   
#define   LPASS_DFS_PERF4_CDIV___S                             0

#define LPASS_DFS_PERF5_CDIV                      (0x0903205C)
#define   LPASS_DFS_PERF5_CDIV___RWC                QCSR_REG_RW    
#define   LPASS_DFS_PERF5_CDIV___POR             0x00000033
#define   LPASS_DFS_PERF5_CDIV__PERF5_LPAAUDIO_PLL_MAIN_SVS_CDIV___POR 0x3
#define   LPASS_DFS_PERF5_CDIV__PERF5_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___POR 0x3
#define   LPASS_DFS_PERF5_CDIV__PERF5_LPAAUDIO_PLL_MAIN_SVS_CDIV___M 0x00000070
#define   LPASS_DFS_PERF5_CDIV__PERF5_LPAAUDIO_PLL_MAIN_SVS_CDIV___S               4
#define   LPASS_DFS_PERF5_CDIV__PERF5_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___M 0x00000007
#define   LPASS_DFS_PERF5_CDIV__PERF5_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___S               0
#define   LPASS_DFS_PERF5_CDIV___M               0x00000077   
#define   LPASS_DFS_PERF5_CDIV___S                             0

#define LPASS_DFS_PERF6_CDIV                      (0x09032060)
#define   LPASS_DFS_PERF6_CDIV___RWC                QCSR_REG_RW    
#define   LPASS_DFS_PERF6_CDIV___POR             0x00000011
#define   LPASS_DFS_PERF6_CDIV__PERF6_LPAAUDIO_PLL_MAIN_SVS_CDIV___POR 0x1
#define   LPASS_DFS_PERF6_CDIV__PERF6_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___POR 0x1
#define   LPASS_DFS_PERF6_CDIV__PERF6_LPAAUDIO_PLL_MAIN_SVS_CDIV___M 0x00000070
#define   LPASS_DFS_PERF6_CDIV__PERF6_LPAAUDIO_PLL_MAIN_SVS_CDIV___S               4
#define   LPASS_DFS_PERF6_CDIV__PERF6_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___M 0x00000007
#define   LPASS_DFS_PERF6_CDIV__PERF6_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___S               0
#define   LPASS_DFS_PERF6_CDIV___M               0x00000077   
#define   LPASS_DFS_PERF6_CDIV___S                             0

#define LPASS_DFS_PERF7_CDIV                      (0x09032064)
#define   LPASS_DFS_PERF7_CDIV___RWC                QCSR_REG_RW    
#define   LPASS_DFS_PERF7_CDIV___POR             0x00000011
#define   LPASS_DFS_PERF7_CDIV__PERF7_LPAAUDIO_PLL_MAIN_SVS_CDIV___POR 0x1
#define   LPASS_DFS_PERF7_CDIV__PERF7_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___POR 0x1
#define   LPASS_DFS_PERF7_CDIV__PERF7_LPAAUDIO_PLL_MAIN_SVS_CDIV___M 0x00000070
#define   LPASS_DFS_PERF7_CDIV__PERF7_LPAAUDIO_PLL_MAIN_SVS_CDIV___S               4
#define   LPASS_DFS_PERF7_CDIV__PERF7_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___M 0x00000007
#define   LPASS_DFS_PERF7_CDIV__PERF7_LPAAUDIO_DIG_PLL_EARLY_SVS_CDIV___S               0
#define   LPASS_DFS_PERF7_CDIV___M               0x00000077   
#define   LPASS_DFS_PERF7_CDIV___S                             0

#define LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR      (0x09033000)
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR___RWC QCSR_REG_RW    
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR___POR 0x00000000
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__UPDATE___M 0x00000001
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__UPDATE___S               0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR___M 0x800000F3   
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR___S               0

#define LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR      (0x09033004)
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR___RWC QCSR_REG_RW    
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR___POR 0x00000000
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__MODE___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__MODE___M 0x00003000
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__MODE___S              12
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR___M 0x0000771F   
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR___S               0

#define LPASS_QOS_FIXED_LAT_COUNTER_M             (0x09033008)
#define   LPASS_QOS_FIXED_LAT_COUNTER_M___RWC       QCSR_REG_RW    
#define   LPASS_QOS_FIXED_LAT_COUNTER_M___POR    0x00000000
#define   LPASS_QOS_FIXED_LAT_COUNTER_M__M___POR 0x00
#define   LPASS_QOS_FIXED_LAT_COUNTER_M__M___M   0x000000FF
#define   LPASS_QOS_FIXED_LAT_COUNTER_M__M___S                 0
#define   LPASS_QOS_FIXED_LAT_COUNTER_M___M      0x000000FF   
#define   LPASS_QOS_FIXED_LAT_COUNTER_M___S                    0

#define LPASS_QOS_FIXED_LAT_COUNTER_N             (0x0903300C)
#define   LPASS_QOS_FIXED_LAT_COUNTER_N___RWC       QCSR_REG_RW    
#define   LPASS_QOS_FIXED_LAT_COUNTER_N___POR    0x00000000
#define   LPASS_QOS_FIXED_LAT_COUNTER_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_QOS_FIXED_LAT_COUNTER_N__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_QOS_FIXED_LAT_COUNTER_N__NOT_N_MINUS_M___S               0
#define   LPASS_QOS_FIXED_LAT_COUNTER_N___M      0x000000FF   
#define   LPASS_QOS_FIXED_LAT_COUNTER_N___S                    0

#define LPASS_QOS_FIXED_LAT_COUNTER_D             (0x09033010)
#define   LPASS_QOS_FIXED_LAT_COUNTER_D___RWC       QCSR_REG_RW    
#define   LPASS_QOS_FIXED_LAT_COUNTER_D___POR    0x00000000
#define   LPASS_QOS_FIXED_LAT_COUNTER_D__NOT_2D___POR 0x00
#define   LPASS_QOS_FIXED_LAT_COUNTER_D__NOT_2D___M 0x000000FF
#define   LPASS_QOS_FIXED_LAT_COUNTER_D__NOT_2D___S               0
#define   LPASS_QOS_FIXED_LAT_COUNTER_D___M      0x000000FF   
#define   LPASS_QOS_FIXED_LAT_COUNTER_D___S                    0

#define LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR     (0x09033014)
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR (0x09033018)
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR (0x0903301C)
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR (0x09033020)
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR___S               0

#define LPASS_DBG_CLK                             (0x09034000)
#define   LPASS_DBG_CLK___RWC                       QCSR_REG_RW    
#define   LPASS_DBG_CLK___POR                    0x00000000
#define   LPASS_DBG_CLK__RESETN_MUX_SEL___POR    0x0
#define   LPASS_DBG_CLK__BYPASSNL_MUX_SEL___POR  0x0
#define   LPASS_DBG_CLK__RESERVE_BITS25_21___POR 0x00
#define   LPASS_DBG_CLK__DBG_CLK_ENABLE___POR    0x0
#define   LPASS_DBG_CLK__DBG_CLK_MUX_SEL___POR   0x0000
#define   LPASS_DBG_CLK__RESETN_MUX_SEL___M      0xE0000000
#define   LPASS_DBG_CLK__RESETN_MUX_SEL___S                   29
#define   LPASS_DBG_CLK__BYPASSNL_MUX_SEL___M    0x1C000000
#define   LPASS_DBG_CLK__BYPASSNL_MUX_SEL___S                 26
#define   LPASS_DBG_CLK__RESERVE_BITS25_21___M   0x03E00000
#define   LPASS_DBG_CLK__RESERVE_BITS25_21___S                21
#define   LPASS_DBG_CLK__DBG_CLK_ENABLE___M      0x00100000
#define   LPASS_DBG_CLK__DBG_CLK_ENABLE___S                   20
#define   LPASS_DBG_CLK__DBG_CLK_MUX_SEL___M     0x0000FFFF
#define   LPASS_DBG_CLK__DBG_CLK_MUX_SEL___S                   0
#define   LPASS_DBG_CLK___M                      0xFFF0FFFF   
#define   LPASS_DBG_CLK___S                                    0

#define LPASS_DBG_CLK_DIV_CTL                     (0x09034004)
#define   LPASS_DBG_CLK_DIV_CTL___RWC               QCSR_REG_RW    
#define   LPASS_DBG_CLK_DIV_CTL___POR            0x00000001
#define   LPASS_DBG_CLK_DIV_CTL__DBG_CLK_CDIV_BYPASS___POR 0x0
#define   LPASS_DBG_CLK_DIV_CTL__DBG_CLK_DIV___POR 0x1
#define   LPASS_DBG_CLK_DIV_CTL__DBG_CLK_CDIV_BYPASS___M 0x00000010
#define   LPASS_DBG_CLK_DIV_CTL__DBG_CLK_CDIV_BYPASS___S               4
#define   LPASS_DBG_CLK_DIV_CTL__DBG_CLK_DIV___M 0x00000007
#define   LPASS_DBG_CLK_DIV_CTL__DBG_CLK_DIV___S               0
#define   LPASS_DBG_CLK_DIV_CTL___M              0x00000017   
#define   LPASS_DBG_CLK_DIV_CTL___S                            0

#define LPASS_TEST_BUS_SEL                        (0x09034008)
#define   LPASS_TEST_BUS_SEL___RWC                  QCSR_REG_RW    
#define   LPASS_TEST_BUS_SEL___POR               0x00000000
#define   LPASS_TEST_BUS_SEL__SEL___POR          0x0
#define   LPASS_TEST_BUS_SEL__SEL___M            0x00000001
#define   LPASS_TEST_BUS_SEL__SEL___S                          0
#define   LPASS_TEST_BUS_SEL___M                 0x00000001   
#define   LPASS_TEST_BUS_SEL___S                               0

#define LPASS_PLLOUT_LV_TEST_SEL                  (0x09035000)
#define   LPASS_PLLOUT_LV_TEST_SEL___RWC            QCSR_REG_RW    
#define   LPASS_PLLOUT_LV_TEST_SEL___POR         0x00000010
#define   LPASS_PLLOUT_LV_TEST_SEL__LV_TEST_CDIV___POR 0x1
#define   LPASS_PLLOUT_LV_TEST_SEL__SEL___POR    0x0
#define   LPASS_PLLOUT_LV_TEST_SEL__LV_TEST_CDIV___M 0x00000070
#define   LPASS_PLLOUT_LV_TEST_SEL__LV_TEST_CDIV___S               4
#define   LPASS_PLLOUT_LV_TEST_SEL__SEL___M      0x00000003
#define   LPASS_PLLOUT_LV_TEST_SEL__SEL___S                    0
#define   LPASS_PLLOUT_LV_TEST_SEL___M           0x00000073   
#define   LPASS_PLLOUT_LV_TEST_SEL___S                         0

#define LPASS_LPASS_CC_SPARE_REG                  (0x09036000)
#define   LPASS_LPASS_CC_SPARE_REG___RWC            QCSR_REG_RW    
#define   LPASS_LPASS_CC_SPARE_REG___POR         0x00000000
#define   LPASS_LPASS_CC_SPARE_REG__SPARE___POR  0x00000000
#define   LPASS_LPASS_CC_SPARE_REG__SPARE___M    0xFFFFFFFF
#define   LPASS_LPASS_CC_SPARE_REG__SPARE___S                  0
#define   LPASS_LPASS_CC_SPARE_REG___M           0xFFFFFFFF   
#define   LPASS_LPASS_CC_SPARE_REG___S                         0

#endif //_LPASS_ADDRESS_FILE_CC_HAL_V2_H_