
ubuntu-preinstalled/sg_inq:     file format elf32-littlearm


Disassembly of section .init:

00002464 <.init>:
    2464:	push	{r3, lr}
    2468:	bl	42d4 <set_scsi_pt_cdb@plt+0x1ad8>
    246c:	pop	{r3, pc}

Disassembly of section .plt:

00002470 <raise@plt-0x14>:
    2470:	push	{lr}		; (str lr, [sp, #-4]!)
    2474:	ldr	lr, [pc, #4]	; 2480 <raise@plt-0x4>
    2478:	add	lr, pc, lr
    247c:	ldr	pc, [lr, #8]!
    2480:	andeq	r1, r2, r8, lsl sl

00002484 <raise@plt>:
    2484:	add	ip, pc, #0, 12
    2488:	add	ip, ip, #135168	; 0x21000
    248c:	ldr	pc, [ip, #2584]!	; 0xa18

00002490 <sg_ll_inquiry_v2@plt>:
    2490:	add	ip, pc, #0, 12
    2494:	add	ip, ip, #135168	; 0x21000
    2498:	ldr	pc, [ip, #2576]!	; 0xa10

0000249c <sg_set_binary_mode@plt>:
    249c:	add	ip, pc, #0, 12
    24a0:	add	ip, ip, #135168	; 0x21000
    24a4:	ldr	pc, [ip, #2568]!	; 0xa08

000024a8 <strcmp@plt>:
    24a8:	add	ip, pc, #0, 12
    24ac:	add	ip, ip, #135168	; 0x21000
    24b0:	ldr	pc, [ip, #2560]!	; 0xa00

000024b4 <__cxa_finalize@plt>:
    24b4:	add	ip, pc, #0, 12
    24b8:	add	ip, ip, #135168	; 0x21000
    24bc:	ldr	pc, [ip, #2552]!	; 0x9f8

000024c0 <set_scsi_pt_data_in@plt>:
    24c0:	add	ip, pc, #0, 12
    24c4:	add	ip, ip, #135168	; 0x21000
    24c8:	ldr	pc, [ip, #2544]!	; 0x9f0

000024cc <read@plt>:
    24cc:	add	ip, pc, #0, 12
    24d0:	add	ip, ip, #135168	; 0x21000
    24d4:	ldr	pc, [ip, #2536]!	; 0x9e8

000024d8 <free@plt>:
    24d8:	add	ip, pc, #0, 12
    24dc:	add	ip, ip, #135168	; 0x21000
    24e0:	ldr	pc, [ip, #2528]!	; 0x9e0

000024e4 <fgets@plt>:
    24e4:	add	ip, pc, #0, 12
    24e8:	add	ip, ip, #135168	; 0x21000
    24ec:	ldr	pc, [ip, #2520]!	; 0x9d8

000024f0 <ferror@plt>:
    24f0:	add	ip, pc, #0, 12
    24f4:	add	ip, ip, #135168	; 0x21000
    24f8:	ldr	pc, [ip, #2512]!	; 0x9d0

000024fc <sg_cmds_close_device@plt>:
    24fc:	add	ip, pc, #0, 12
    2500:	add	ip, ip, #135168	; 0x21000
    2504:	ldr	pc, [ip, #2504]!	; 0x9c8

00002508 <check_pt_file_handle@plt>:
    2508:	add	ip, pc, #0, 12
    250c:	add	ip, ip, #135168	; 0x21000
    2510:	ldr	pc, [ip, #2496]!	; 0x9c0

00002514 <memcmp@plt>:
    2514:	add	ip, pc, #0, 12
    2518:	add	ip, ip, #135168	; 0x21000
    251c:	ldr	pc, [ip, #2488]!	; 0x9b8

00002520 <sg_get_page_size@plt>:
    2520:	add	ip, pc, #0, 12
    2524:	add	ip, ip, #135168	; 0x21000
    2528:	ldr	pc, [ip, #2480]!	; 0x9b0

0000252c <sg_get_desig_type_str@plt>:
    252c:	add	ip, pc, #0, 12
    2530:	add	ip, ip, #135168	; 0x21000
    2534:	ldr	pc, [ip, #2472]!	; 0x9a8

00002538 <__stack_chk_fail@plt>:
    2538:	add	ip, pc, #0, 12
    253c:	add	ip, ip, #135168	; 0x21000
    2540:	ldr	pc, [ip, #2464]!	; 0x9a0

00002544 <pr2serr@plt>:
    2544:			; <UNDEFINED> instruction: 0xe7fd4778
    2548:	add	ip, pc, #0, 12
    254c:	add	ip, ip, #135168	; 0x21000
    2550:	ldr	pc, [ip, #2452]!	; 0x994

00002554 <dWordHex@plt>:
    2554:	add	ip, pc, #0, 12
    2558:	add	ip, ip, #135168	; 0x21000
    255c:	ldr	pc, [ip, #2444]!	; 0x98c

00002560 <sg_get_sfs_str@plt>:
    2560:	add	ip, pc, #0, 12
    2564:	add	ip, ip, #135168	; 0x21000
    2568:	ldr	pc, [ip, #2436]!	; 0x984

0000256c <sg_decode_transportid_str@plt>:
    256c:	add	ip, pc, #0, 12
    2570:	add	ip, ip, #135168	; 0x21000
    2574:	ldr	pc, [ip, #2428]!	; 0x97c

00002578 <perror@plt>:
    2578:	add	ip, pc, #0, 12
    257c:	add	ip, ip, #135168	; 0x21000
    2580:	ldr	pc, [ip, #2420]!	; 0x974

00002584 <__memcpy_chk@plt>:
    2584:	add	ip, pc, #0, 12
    2588:	add	ip, ip, #135168	; 0x21000
    258c:	ldr	pc, [ip, #2412]!	; 0x96c

00002590 <hex2stdout@plt>:
    2590:			; <UNDEFINED> instruction: 0xe7fd4778
    2594:	add	ip, pc, #0, 12
    2598:	add	ip, ip, #135168	; 0x21000
    259c:	ldr	pc, [ip, #2400]!	; 0x960

000025a0 <sg_get_desig_code_set_str@plt>:
    25a0:	add	ip, pc, #0, 12
    25a4:	add	ip, ip, #135168	; 0x21000
    25a8:	ldr	pc, [ip, #2392]!	; 0x958

000025ac <open64@plt>:
    25ac:	add	ip, pc, #0, 12
    25b0:	add	ip, ip, #135168	; 0x21000
    25b4:	ldr	pc, [ip, #2384]!	; 0x950

000025b8 <getenv@plt>:
    25b8:	add	ip, pc, #0, 12
    25bc:	add	ip, ip, #135168	; 0x21000
    25c0:	ldr	pc, [ip, #2376]!	; 0x948

000025c4 <puts@plt>:
    25c4:	add	ip, pc, #0, 12
    25c8:	add	ip, ip, #135168	; 0x21000
    25cc:	ldr	pc, [ip, #2368]!	; 0x940

000025d0 <__libc_start_main@plt>:
    25d0:	add	ip, pc, #0, 12
    25d4:	add	ip, ip, #135168	; 0x21000
    25d8:	ldr	pc, [ip, #2360]!	; 0x938

000025dc <get_pt_nvme_nsid@plt>:
    25dc:	add	ip, pc, #0, 12
    25e0:	add	ip, ip, #135168	; 0x21000
    25e4:	ldr	pc, [ip, #2352]!	; 0x930

000025e8 <__gmon_start__@plt>:
    25e8:	add	ip, pc, #0, 12
    25ec:	add	ip, ip, #135168	; 0x21000
    25f0:	ldr	pc, [ip, #2344]!	; 0x928

000025f4 <getopt_long@plt>:
    25f4:	add	ip, pc, #0, 12
    25f8:	add	ip, ip, #135168	; 0x21000
    25fc:	ldr	pc, [ip, #2336]!	; 0x920

00002600 <__ctype_b_loc@plt>:
    2600:	add	ip, pc, #0, 12
    2604:	add	ip, ip, #135168	; 0x21000
    2608:	ldr	pc, [ip, #2328]!	; 0x918

0000260c <strlen@plt>:
    260c:	add	ip, pc, #0, 12
    2610:	add	ip, ip, #135168	; 0x21000
    2614:	ldr	pc, [ip, #2320]!	; 0x910

00002618 <strchr@plt>:
    2618:	add	ip, pc, #0, 12
    261c:	add	ip, ip, #135168	; 0x21000
    2620:	ldr	pc, [ip, #2312]!	; 0x908

00002624 <sg_if_can2stderr@plt>:
    2624:	add	ip, pc, #0, 12
    2628:	add	ip, ip, #135168	; 0x21000
    262c:	ldr	pc, [ip, #2304]!	; 0x900

00002630 <do_scsi_pt@plt>:
    2630:	add	ip, pc, #0, 12
    2634:	add	ip, ip, #135168	; 0x21000
    2638:	ldr	pc, [ip, #2296]!	; 0x8f8

0000263c <sg_get_desig_assoc_str@plt>:
    263c:	add	ip, pc, #0, 12
    2640:	add	ip, ip, #135168	; 0x21000
    2644:	ldr	pc, [ip, #2288]!	; 0x8f0

00002648 <__errno_location@plt>:
    2648:	add	ip, pc, #0, 12
    264c:	add	ip, ip, #135168	; 0x21000
    2650:	ldr	pc, [ip, #2280]!	; 0x8e8

00002654 <__sprintf_chk@plt>:
    2654:	add	ip, pc, #0, 12
    2658:	add	ip, ip, #135168	; 0x21000
    265c:	ldr	pc, [ip, #2272]!	; 0x8e0

00002660 <__isoc99_sscanf@plt>:
    2660:	add	ip, pc, #0, 12
    2664:	add	ip, ip, #135168	; 0x21000
    2668:	ldr	pc, [ip, #2264]!	; 0x8d8

0000266c <destruct_scsi_pt_obj@plt>:
    266c:	add	ip, pc, #0, 12
    2670:	add	ip, ip, #135168	; 0x21000
    2674:	ldr	pc, [ip, #2256]!	; 0x8d0

00002678 <memset@plt>:
    2678:	add	ip, pc, #0, 12
    267c:	add	ip, ip, #135168	; 0x21000
    2680:	ldr	pc, [ip, #2248]!	; 0x8c8

00002684 <putchar@plt>:
    2684:			; <UNDEFINED> instruction: 0xe7fd4778
    2688:	add	ip, pc, #0, 12
    268c:	add	ip, ip, #135168	; 0x21000
    2690:	ldr	pc, [ip, #2236]!	; 0x8bc

00002694 <strncpy@plt>:
    2694:	add	ip, pc, #0, 12
    2698:	add	ip, ip, #135168	; 0x21000
    269c:	ldr	pc, [ip, #2228]!	; 0x8b4

000026a0 <__printf_chk@plt>:
    26a0:	add	ip, pc, #0, 12
    26a4:	add	ip, ip, #135168	; 0x21000
    26a8:	ldr	pc, [ip, #2220]!	; 0x8ac

000026ac <construct_scsi_pt_obj_with_fd@plt>:
    26ac:	add	ip, pc, #0, 12
    26b0:	add	ip, ip, #135168	; 0x21000
    26b4:	ldr	pc, [ip, #2212]!	; 0x8a4

000026b8 <sg_vpd_dev_id_iter@plt>:
    26b8:	add	ip, pc, #0, 12
    26bc:	add	ip, ip, #135168	; 0x21000
    26c0:	ldr	pc, [ip, #2204]!	; 0x89c

000026c4 <memchr@plt>:
    26c4:	add	ip, pc, #0, 12
    26c8:	add	ip, ip, #135168	; 0x21000
    26cc:	ldr	pc, [ip, #2196]!	; 0x894

000026d0 <sg_get_opcode_name@plt>:
    26d0:	add	ip, pc, #0, 12
    26d4:	add	ip, ip, #135168	; 0x21000
    26d8:	ldr	pc, [ip, #2188]!	; 0x88c

000026dc <sg_convert_errno@plt>:
    26dc:	add	ip, pc, #0, 12
    26e0:	add	ip, ip, #135168	; 0x21000
    26e4:	ldr	pc, [ip, #2180]!	; 0x884

000026e8 <fclose@plt>:
    26e8:	add	ip, pc, #0, 12
    26ec:	add	ip, ip, #135168	; 0x21000
    26f0:	ldr	pc, [ip, #2172]!	; 0x87c

000026f4 <sg_cmds_open_flags@plt>:
    26f4:	add	ip, pc, #0, 12
    26f8:	add	ip, ip, #135168	; 0x21000
    26fc:	ldr	pc, [ip, #2164]!	; 0x874

00002700 <set_scsi_pt_sense@plt>:
    2700:	add	ip, pc, #0, 12
    2704:	add	ip, ip, #135168	; 0x21000
    2708:	ldr	pc, [ip, #2156]!	; 0x86c

0000270c <safe_strerror@plt>:
    270c:	add	ip, pc, #0, 12
    2710:	add	ip, ip, #135168	; 0x21000
    2714:	ldr	pc, [ip, #2148]!	; 0x864

00002718 <sg_get_trans_proto_str@plt>:
    2718:	add	ip, pc, #0, 12
    271c:	add	ip, ip, #135168	; 0x21000
    2720:	ldr	pc, [ip, #2140]!	; 0x85c

00002724 <sg_is_big_endian@plt>:
    2724:	add	ip, pc, #0, 12
    2728:	add	ip, ip, #135168	; 0x21000
    272c:	ldr	pc, [ip, #2132]!	; 0x854

00002730 <fopen64@plt>:
    2730:	add	ip, pc, #0, 12
    2734:	add	ip, ip, #135168	; 0x21000
    2738:	ldr	pc, [ip, #2124]!	; 0x84c

0000273c <strpbrk@plt>:
    273c:	add	ip, pc, #0, 12
    2740:	add	ip, ip, #135168	; 0x21000
    2744:	ldr	pc, [ip, #2116]!	; 0x844

00002748 <sg_get_category_sense_str@plt>:
    2748:	add	ip, pc, #0, 12
    274c:	add	ip, ip, #135168	; 0x21000
    2750:	ldr	pc, [ip, #2108]!	; 0x83c

00002754 <sg_get_num@plt>:
    2754:	add	ip, pc, #0, 12
    2758:	add	ip, ip, #135168	; 0x21000
    275c:	ldr	pc, [ip, #2100]!	; 0x834

00002760 <hex2stderr@plt>:
    2760:	add	ip, pc, #0, 12
    2764:	add	ip, ip, #135168	; 0x21000
    2768:	ldr	pc, [ip, #2092]!	; 0x82c

0000276c <sg_ll_inquiry@plt>:
    276c:	add	ip, pc, #0, 12
    2770:	add	ip, ip, #135168	; 0x21000
    2774:	ldr	pc, [ip, #2084]!	; 0x824

00002778 <sg_get_pdt_str@plt>:
    2778:	add	ip, pc, #0, 12
    277c:	add	ip, ip, #135168	; 0x21000
    2780:	ldr	pc, [ip, #2076]!	; 0x81c

00002784 <sg_cmds_open_device@plt>:
    2784:	add	ip, pc, #0, 12
    2788:	add	ip, ip, #135168	; 0x21000
    278c:	ldr	pc, [ip, #2068]!	; 0x814

00002790 <clear_scsi_pt_obj@plt>:
    2790:	add	ip, pc, #0, 12
    2794:	add	ip, ip, #135168	; 0x21000
    2798:	ldr	pc, [ip, #2060]!	; 0x80c

0000279c <sg_all_zeros@plt>:
    279c:	add	ip, pc, #0, 12
    27a0:	add	ip, ip, #135168	; 0x21000
    27a4:	ldr	pc, [ip, #2052]!	; 0x804

000027a8 <sg_memalign@plt>:
    27a8:	add	ip, pc, #0, 12
    27ac:	add	ip, ip, #135168	; 0x21000
    27b0:	ldr	pc, [ip, #2044]!	; 0x7fc

000027b4 <strncmp@plt>:
    27b4:	add	ip, pc, #0, 12
    27b8:	add	ip, ip, #135168	; 0x21000
    27bc:	ldr	pc, [ip, #2036]!	; 0x7f4

000027c0 <abort@plt>:
    27c0:	add	ip, pc, #0, 12
    27c4:	add	ip, ip, #135168	; 0x21000
    27c8:	ldr	pc, [ip, #2028]!	; 0x7ec

000027cc <sg_ata_get_chars@plt>:
    27cc:	add	ip, pc, #0, 12
    27d0:	add	ip, ip, #135168	; 0x21000
    27d4:	ldr	pc, [ip, #2020]!	; 0x7e4

000027d8 <close@plt>:
    27d8:	add	ip, pc, #0, 12
    27dc:	add	ip, ip, #135168	; 0x21000
    27e0:	ldr	pc, [ip, #2012]!	; 0x7dc

000027e4 <__snprintf_chk@plt>:
    27e4:	add	ip, pc, #0, 12
    27e8:	add	ip, ip, #135168	; 0x21000
    27ec:	ldr	pc, [ip, #2004]!	; 0x7d4

000027f0 <strspn@plt>:
    27f0:	add	ip, pc, #0, 12
    27f4:	add	ip, ip, #135168	; 0x21000
    27f8:	ldr	pc, [ip, #1996]!	; 0x7cc

000027fc <set_scsi_pt_cdb@plt>:
    27fc:	add	ip, pc, #0, 12
    2800:	add	ip, ip, #135168	; 0x21000
    2804:	ldr	pc, [ip, #1988]!	; 0x7c4

Disassembly of section .text:

00002808 <.text>:
    2808:	svcmi	0x00f0e92d
    280c:	sfm	f2, 4, [sp, #-304]!	; 0xfffffed0
    2810:	strmi	r8, [r5], -r4, lsl #22
    2814:	ldclvc	8, cr15, [ip], #-892	; 0xfffffc84
    2818:			; <UNDEFINED> instruction: 0xf8df460e
    281c:	tstcs	r0, ip, ror ip
    2820:			; <UNDEFINED> instruction: 0xf5ad447f
    2824:	stcge	13, cr7, [r4], #-276	; 0xfffffeec
    2828:			; <UNDEFINED> instruction: 0xf8df58fb
    282c:			; <UNDEFINED> instruction: 0x46207c70
    2830:	bicls	r6, r3, #1769472	; 0x1b0000
    2834:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2838:	svc	0x001ef7ff
    283c:	stcleq	8, cr15, [r0], #-892	; 0xfffffc84
    2840:	mvnscc	pc, #79	; 0x4f
    2844:	movwcc	lr, #51652	; 0xc9c4
    2848:	rscvs	r4, r3, r8, ror r4
    284c:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
    2850:			; <UNDEFINED> instruction: 0x4632447f
    2854:	stmdacs	r0, {r0, r3, r5, r9, sl, lr}
    2858:	teqhi	r6, r0	; <UNPREDICTABLE>
    285c:	movwcs	r4, #1568	; 0x620
    2860:	subcc	pc, r8, r4, lsl #17
    2864:	blx	be878 <set_scsi_pt_cdb@plt+0xbc07c>
    2868:			; <UNDEFINED> instruction: 0xf0402800
    286c:			; <UNDEFINED> instruction: 0xf8948134
    2870:	blcs	e998 <set_scsi_pt_cdb@plt+0xc19c>
    2874:	bichi	pc, lr, r0, asr #32
    2878:	blcs	1ce0c <set_scsi_pt_cdb@plt+0x1a610>
    287c:	bichi	pc, r1, r0, asr #32
    2880:	blcs	20f14 <set_scsi_pt_cdb@plt+0x1e718>
    2884:	teqhi	pc, r0	; <UNPREDICTABLE>
    2888:	blcs	2101c <set_scsi_pt_cdb@plt+0x1e820>
    288c:	teqhi	r6, r0, asr #32	; <UNPREDICTABLE>
    2890:	teqlt	lr, #235520	; 0x39800
    2894:	blcs	1d528 <set_scsi_pt_cdb@plt+0x1ad2c>
    2898:	mvnshi	pc, r0, lsl #5
    289c:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
    28a0:	stmdavs	r3, {r1, r4, r5, fp, ip, sp, lr}
    28a4:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    28a8:			; <UNDEFINED> instruction: 0xf140055d
    28ac:			; <UNDEFINED> instruction: 0xf8df8148
    28b0:	ldrbtmi	r5, [sp], #-3060	; 0xfffff40c
    28b4:	stmdblt	r8!, {r3, r5, r8, fp, sp, lr}
    28b8:	bvs	fea3b438 <set_scsi_pt_cdb@plt+0xfea38c3c>
    28bc:	stmdacs	r0, {r3, r4, r8, sl, ip, sp}
    28c0:	sbcshi	pc, sl, #0
    28c4:			; <UNDEFINED> instruction: 0xf7ff4631
    28c8:	stmdacs	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    28cc:	stmibvs	r3!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    28d0:	andle	r2, r3, r1, lsl #22
    28d4:	stmdblt	fp, {r0, r1, r5, r9, fp, sp, lr}
    28d8:	rsbvc	r2, r3, r1, lsl #6
    28dc:	stmiavs	fp!, {r1, r3, r5, fp, sp, lr}
    28e0:	movwcs	lr, #51652	; 0xc9c4
    28e4:	blpl	ff040c68 <set_scsi_pt_cdb@plt+0xff03e46c>
    28e8:	ldrmi	r2, [r9], -r0, lsl #6
    28ec:	addeq	pc, r1, ip, asr #4
    28f0:	cfstrsne	mvf4, [sl, #-500]!	; 0xfffffe0c
    28f4:	svc	0x0058f7ff
    28f8:	eorvs	r4, r8, r3, lsl #13
    28fc:			; <UNDEFINED> instruction: 0xf0002800
    2900:	ldmib	r4, {r2, r5, r7, r9, pc}^
    2904:	mcrcs	6, 0, r3, cr0, cr0, {0}
    2908:	teqhi	r2, r0	; <UNPREDICTABLE>
    290c:			; <UNDEFINED> instruction: 0xf0402b00
    2910:			; <UNDEFINED> instruction: 0xf8d4818a
    2914:			; <UNDEFINED> instruction: 0xf1b88010
    2918:			; <UNDEFINED> instruction: 0xf0400f00
    291c:	ldrtmi	r8, [r0], -r9, ror #4
    2920:	mrc	7, 3, APSR_nzcv, cr4, cr15, {7}
    2924:			; <UNDEFINED> instruction: 0xf0002800
    2928:	stmdacs	r1, {r2, r3, r5, r6, r9, pc}
    292c:			; <UNDEFINED> instruction: 0xf0006a23
    2930:	blcs	23158 <set_scsi_pt_cdb@plt+0x2095c>
    2934:			; <UNDEFINED> instruction: 0x83a4f040
    2938:	blne	1c40cbc <set_scsi_pt_cdb@plt+0x1c3e4c0>
    293c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2940:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
    2944:	beq	43e16c <set_scsi_pt_cdb@plt+0x43b970>
    2948:			; <UNDEFINED> instruction: 0xf0002800
    294c:			; <UNDEFINED> instruction: 0xf8df86e3
    2950:	ldmpl	fp!, {r5, r6, r8, r9, fp, ip, sp}^
    2954:			; <UNDEFINED> instruction: 0xf8df930b
    2958:	stmdbge	r3, {r2, r3, r4, r6, r8, r9, fp, sp}^
    295c:	blge	1640ce0 <set_scsi_pt_cdb@plt+0x163e4e4>
    2960:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    2964:	ldrbtmi	r4, [sl], #1673	; 0x689
    2968:	cdp	3, 0, cr9, cr8, cr8, {0}
    296c:			; <UNDEFINED> instruction: 0x910d2a90
    2970:			; <UNDEFINED> instruction: 0xf88daa37
    2974:	andls	r3, r7, #220	; 0xdc
    2978:	eorlt	pc, r8, sp, asr #17
    297c:	strls	r9, [ip], #-774	; 0xfffffcfa
    2980:	bls	1fa9ac <set_scsi_pt_cdb@plt+0x1f81b0>
    2984:	andsvc	r2, r3, r0, lsl #6
    2988:	movwcc	r9, #6920	; 0x1b08
    298c:			; <UNDEFINED> instruction: 0xf5b39308
    2990:			; <UNDEFINED> instruction: 0xf0007f00
    2994:	cdp	4, 1, cr8, cr8, cr8, {7}
    2998:	vst1.8	{d18-d19}, [pc :64], r0
    299c:	strbmi	r7, [r8], -r0, lsl #2
    29a0:	stc	7, cr15, [r0, #1020]!	; 0x3fc
    29a4:			; <UNDEFINED> instruction: 0xf0002800
    29a8:			; <UNDEFINED> instruction: 0x464884de
    29ac:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    29b0:	rscle	r2, r6, r0, lsl #16
    29b4:	strmi	r1, [r4], -r3, asr #28
    29b8:	andcs	pc, r3, r9, lsl r8	; <UNPREDICTABLE>
    29bc:			; <UNDEFINED> instruction: 0xf0002a0a
    29c0:	movwcs	r8, #4665	; 0x1239
    29c4:	blls	1e75f0 <set_scsi_pt_cdb@plt+0x1e4df4>
    29c8:	blcs	20a3c <set_scsi_pt_cdb@plt+0x1e240>
    29cc:	eorshi	pc, fp, #0
    29d0:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
    29d4:	mulne	r0, r9, r8
    29d8:	stmdavs	r3, {r1, r3, r9, sl, lr}
    29dc:	andscc	pc, r1, r3, lsr r8	; <UNPREDICTABLE>
    29e0:			; <UNDEFINED> instruction: 0xf10004d8
    29e4:			; <UNDEFINED> instruction: 0x46cb8334
    29e8:	movwcs	r9, #2567	; 0xa07
    29ec:	mrc	0, 0, r7, cr8, cr3, {0}
    29f0:			; <UNDEFINED> instruction: 0x46581a90
    29f4:	mrc	7, 7, APSR_nzcv, cr12, cr15, {7}
    29f8:	strmi	r4, [r7], -r0, lsr #5
    29fc:			; <UNDEFINED> instruction: 0xf81bd0c4
    2a00:	bne	90aa08 <set_scsi_pt_cdb@plt+0x90820c>
    2a04:	bcs	8d3c18 <set_scsi_pt_cdb@plt+0x8d141c>
    2a08:			; <UNDEFINED> instruction: 0xf8dfd0be
    2a0c:			; <UNDEFINED> instruction: 0x46581ab0
    2a10:			; <UNDEFINED> instruction: 0xf7ff4479
    2a14:	addmi	lr, r4, #3808	; 0xee0
    2a18:			; <UNDEFINED> instruction: 0xf81bdd06
    2a1c:	bcs	8caa24 <set_scsi_pt_cdb@plt+0x8c8228>
    2a20:	bcs	376a30 <set_scsi_pt_cdb@plt+0x374234>
    2a24:	ldrbthi	pc, [r7], r0, asr #32	; <UNPREDICTABLE>
    2a28:	vnmlsge.f64	d9, d2, d10
    2a2c:	strcs	r9, [r0], #-2566	; 0xfffff5fa
    2a30:	bhi	fe340db4 <set_scsi_pt_cdb@plt+0xfe33e5b8>
    2a34:	ldmne	pc, {r0, r3, r8, sl, fp, ip, pc}	; <UNPREDICTABLE>
    2a38:			; <UNDEFINED> instruction: 0xf8cd44f8
    2a3c:	eor	r9, pc, r4, lsr #32
    2a40:	ldrdls	pc, [r0], -r6
    2a44:	svceq	0x00fff1b9
    2a48:	orrhi	pc, r2, #0, 4
    2a4c:	ldrbmi	fp, [r8], -r5, asr #2
    2a50:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    2a54:	svclt	0x00022801
    2a58:	mulcs	r0, fp, r8
    2a5c:	andsvc	r9, sl, r7, lsl #22
    2a60:	stmiane	r2!, {r1, r2, r8, r9, fp, ip, pc}^
    2a64:	orreq	pc, r0, #76, 4	; 0xc0000004
    2a68:	vqsub.u8	d4, d16, d10
    2a6c:			; <UNDEFINED> instruction: 0xf8078391
    2a70:	ldrbmi	r9, [r8], -r1, lsl #22
    2a74:	strcc	r4, [r1], #-1617	; 0xfffff9af
    2a78:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2a7c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    2a80:	andshi	pc, r9, #0
    2a84:			; <UNDEFINED> instruction: 0xf7ff4651
    2a88:			; <UNDEFINED> instruction: 0xf819eeb4
    2a8c:	bl	24ea94 <set_scsi_pt_cdb@plt+0x24c298>
    2a90:	blcs	5698 <set_scsi_pt_cdb@plt+0x2e9c>
    2a94:	andhi	pc, pc, #0
    2a98:	svcvs	0x0080f5b4
    2a9c:	strbhi	pc, [sp], #-0	; <UNPREDICTABLE>
    2aa0:			; <UNDEFINED> instruction: 0x46414632
    2aa4:			; <UNDEFINED> instruction: 0xf7ff4658
    2aa8:	stmdacs	r1, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    2aac:			; <UNDEFINED> instruction: 0xf89bd0c8
    2ab0:			; <UNDEFINED> instruction: 0xf8dd2000
    2ab4:	bcs	8e6b4c <set_scsi_pt_cdb@plt+0x8e4350>
    2ab8:	bcs	376ac8 <set_scsi_pt_cdb@plt+0x3742cc>
    2abc:	strbthi	pc, [ip], r0, asr #32	; <UNPREDICTABLE>
    2ac0:	strtmi	r9, [r3], #-2822	; 0xfffff4fa
    2ac4:	ldrb	r9, [pc, -r6, lsl #6]
    2ac8:	movwcs	r4, #5664	; 0x1620
    2acc:	subcc	pc, r8, r4, lsl #17
    2ad0:			; <UNDEFINED> instruction: 0xff44f002
    2ad4:	strcs	fp, [r1, #-808]	; 0xfffffcd8
    2ad8:	stmibcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2adc:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2ae0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2ae4:	blls	ff0dcb54 <set_scsi_pt_cdb@plt+0xff0da358>
    2ae8:			; <UNDEFINED> instruction: 0xf040405a
    2aec:			; <UNDEFINED> instruction: 0x46288670
    2af0:	cfstr64vc	mvdx15, [r5, #-52]	; 0xffffffcc
    2af4:	blhi	13ddf0 <set_scsi_pt_cdb@plt+0x13b5f4>
    2af8:	svchi	0x00f0e8bd
    2afc:	stmibeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2b00:			; <UNDEFINED> instruction: 0xf7ff4478
    2b04:	stmibvc	r3!, {r1, r5, r8, sl, fp, sp, lr, pc}^
    2b08:			; <UNDEFINED> instruction: 0xf43f2b00
    2b0c:			; <UNDEFINED> instruction: 0xf8dfaec1
    2b10:	strcs	r1, [r0, #-2492]	; 0xfffff644
    2b14:	ldmibeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2b18:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2b1c:	ldc	7, cr15, [r4, #-1020]	; 0xfffffc04
    2b20:			; <UNDEFINED> instruction: 0xf894e7da
    2b24:	blcs	ec4c <set_scsi_pt_cdb@plt+0xc450>
    2b28:	mcrge	4, 5, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    2b2c:			; <UNDEFINED> instruction: 0x46294632
    2b30:			; <UNDEFINED> instruction: 0xf0034620
    2b34:	stmdacs	r0, {r0, r1, r3, r4, r7, fp, ip, sp, lr, pc}
    2b38:	mrcge	4, 4, APSR_nzcv, cr14, cr15, {1}
    2b3c:	bcs	b7ca70 <set_scsi_pt_cdb@plt+0xb7a274>
    2b40:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    2b44:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
    2b48:			; <UNDEFINED> instruction: 0xf0002b00
    2b4c:			; <UNDEFINED> instruction: 0x463080be
    2b50:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2b54:	vtst.8	q1, q8, <illegal reg q15.5>
    2b58:	stmibvs	r3!, {r0, r1, r2, r3, r6, r7, r9, pc}
    2b5c:			; <UNDEFINED> instruction: 0xf0002b01
    2b60:	bvs	8e2e7c <set_scsi_pt_cdb@plt+0x8e0680>
    2b64:			; <UNDEFINED> instruction: 0xf0402b00
    2b68:	movwcs	r8, #4289	; 0x10c1
    2b6c:	adcs	r7, sp, r3, rrx
    2b70:	blcs	1444c <set_scsi_pt_cdb@plt+0x11c50>
    2b74:	movwhi	pc, #36864	; 0x9000	; <UNPREDICTABLE>
    2b78:	movwcc	r6, #11043	; 0x2b23
    2b7c:	stmiavc	r3!, {r0, r1, r3, r5, ip, lr, pc}^
    2b80:			; <UNDEFINED> instruction: 0xf0402b00
    2b84:	stmdbvs	r3!, {r0, r2, r4, r5, r7, pc}
    2b88:	blvs	8b191c <set_scsi_pt_cdb@plt+0x8af120>
    2b8c:	blle	a4d394 <set_scsi_pt_cdb@plt+0xa4ab98>
    2b90:	teqlt	sl, #401408	; 0x62000
    2b94:	tstcs	r1, r3, lsr #20
    2b98:	blcs	1f424 <set_scsi_pt_cdb@plt+0x1cc28>
    2b9c:	sbchi	pc, r5, #64	; 0x40
    2ba0:	blvs	fe81440c <set_scsi_pt_cdb@plt+0xfe811c10>
    2ba4:	vsub.i8	d2, d0, d1
    2ba8:	stmiavc	r6!, {r0, r3, r4, r5, r6, r8, pc}
    2bac:			; <UNDEFINED> instruction: 0xf0002e00
    2bb0:	bvs	ff9a2e68 <set_scsi_pt_cdb@plt+0xff9a066c>
    2bb4:	cdpcs	14, 3, cr3, cr10, cr1, {0}
    2bb8:	tsthi	pc, #64, 4	; <UNPREDICTABLE>
    2bbc:	bcs	31010 <set_scsi_pt_cdb@plt+0x2e814>
    2bc0:	adchi	pc, r3, r0
    2bc4:	stmdbeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2bc8:			; <UNDEFINED> instruction: 0xf04f2501
    2bcc:	ldrbtmi	r3, [r8], #-3071	; 0xfffff401
    2bd0:	ldc	7, cr15, [sl], #1020	; 0x3fc
    2bd4:	stmiavc	r3!, {r0, r1, r2, r3, r5, sp, lr, pc}^
    2bd8:	rscscc	pc, pc, #79	; 0x4f
    2bdc:	blcs	1b86c <set_scsi_pt_cdb@plt+0x19070>
    2be0:	stmdbvs	r3!, {r0, r4, r6, r7, ip, lr, pc}
    2be4:	stmdbcs	r0, {r0, r5, r9, fp, sp, lr}
    2be8:	bvc	8b716c <set_scsi_pt_cdb@plt+0x8b4970>
    2bec:			; <UNDEFINED> instruction: 0xf0402a00
    2bf0:	blcs	23028 <set_scsi_pt_cdb@plt+0x2082c>
    2bf4:	blvs	836f50 <set_scsi_pt_cdb@plt+0x834754>
    2bf8:	svclt	0x00bc2800
    2bfc:	nopvs	{0}	; <UNPREDICTABLE>
    2c00:			; <UNDEFINED> instruction: 0xf894e7cf
    2c04:			; <UNDEFINED> instruction: 0xf0020048
    2c08:	stmdbvs	r3!, {r0, r1, r3, r7, r9, sl, fp, ip, sp, lr, pc}^
    2c0c:	mcrrle	11, 0, r2, r3, cr1
    2c10:	strb	r2, [r1, -r0, lsl #10]!
    2c14:			; <UNDEFINED> instruction: 0x46294632
    2c18:			; <UNDEFINED> instruction: 0xf0024620
    2c1c:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    2c20:	mcrge	4, 1, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    2c24:			; <UNDEFINED> instruction: 0xf8dfe757
    2c28:	ldrcs	r0, [pc, #-2224]	; 2380 <raise@plt-0x104>
    2c2c:	blcc	ffffed70 <set_scsi_pt_cdb@plt+0xffffc574>
    2c30:			; <UNDEFINED> instruction: 0xf7ff4478
    2c34:			; <UNDEFINED> instruction: 0xf8dfec8a
    2c38:	ldrbtmi	r3, [fp], #-2212	; 0xfffff75c
    2c3c:	tstlt	r8, r8, asr r8
    2c40:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    2c44:	ldmdblt	fp, {r0, r1, r5, r7, r9, fp, sp, lr}
    2c48:	blcs	20fdc <set_scsi_pt_cdb@plt+0x1e7e0>
    2c4c:	sbchi	pc, r1, r0
    2c50:	svceq	0x0000f1bb
    2c54:	vstrcs	s26, [r0, #-12]
    2c58:	strbcs	fp, [r3, #-4024]!	; 0xfffff048
    2c5c:			; <UNDEFINED> instruction: 0x4658e73c
    2c60:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    2c64:	ble	ffd8cc6c <set_scsi_pt_cdb@plt+0xffd8a470>
    2c68:	strtmi	r4, [r0], -r4, asr #4
    2c6c:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    2c70:			; <UNDEFINED> instruction: 0xf8df4601
    2c74:	ldrbtmi	r0, [r8], #-2156	; 0xfffff794
    2c78:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
    2c7c:	mvnle	r2, r0, lsl #26
    2c80:			; <UNDEFINED> instruction: 0xf7ff4620
    2c84:	strmi	lr, [r5], -ip, lsr #26
    2c88:			; <UNDEFINED> instruction: 0xf8dfe726
    2c8c:	ldrcs	r0, [pc, #-2136]	; 243c <raise@plt-0x48>
    2c90:			; <UNDEFINED> instruction: 0xf7ff4478
    2c94:			; <UNDEFINED> instruction: 0xe71fec5a
    2c98:	stmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2c9c:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    2ca0:	mrrc	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    2ca4:	stc2	0, cr15, [r2], {1}
    2ca8:	stmibvs	r2!, {r1, r2, r4, r8, r9, sl, sp, lr, pc}
    2cac:	addsle	r2, ip, r0, lsl #20
    2cb0:	ldmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2cb4:			; <UNDEFINED> instruction: 0xf7ff4478
    2cb8:			; <UNDEFINED> instruction: 0xf894ec48
    2cbc:			; <UNDEFINED> instruction: 0xf0020048
    2cc0:	ldrcs	pc, [pc, #-3631]	; 1e99 <raise@plt-0x5eb>
    2cc4:	blcc	ffffee08 <set_scsi_pt_cdb@plt+0xffffc60c>
    2cc8:			; <UNDEFINED> instruction: 0xf8dfe7b5
    2ccc:			; <UNDEFINED> instruction: 0xf10d1824
    2cd0:	ldrtmi	r0, [r0], -r8, asr #16
    2cd4:			; <UNDEFINED> instruction: 0x46424479
    2cd8:	stcl	7, cr15, [r2], {255}	; 0xff
    2cdc:			; <UNDEFINED> instruction: 0xf0402801
    2ce0:			; <UNDEFINED> instruction: 0xf8d880c0
    2ce4:	ldmcs	pc!, {}^	; <UNPREDICTABLE>
    2ce8:	adcshi	pc, fp, r0, lsl #4
    2cec:	ldrb	r6, [r9, #800]!	; 0x320
    2cf0:	mrrcne	11, 2, r6, r9, cr3
    2cf4:	svcge	0x0075f43f
    2cf8:	andle	r2, r2, r3, lsl #23
    2cfc:			; <UNDEFINED> instruction: 0xf0402b80
    2d00:	movwcs	r8, #4635	; 0x121b
    2d04:	eorvc	r7, r3, #99	; 0x63
    2d08:	tstlt	r0, sp, lsr r7
    2d0c:	blcs	20da0 <set_scsi_pt_cdb@plt+0x1e5a4>
    2d10:	stmdbcs	r0, {r1, r4, r6, r8, ip, lr, pc}
    2d14:	sbcshi	pc, sl, r0, asr #32
    2d18:	stmdbcs	r0, {r0, r5, r6, sl, fp, sp, lr}
    2d1c:	rschi	pc, ip, r0
    2d20:	blcs	215b4 <set_scsi_pt_cdb@plt+0x1edb8>
    2d24:	mvnshi	pc, r0
    2d28:			; <UNDEFINED> instruction: 0xf04f7863
    2d2c:			; <UNDEFINED> instruction: 0x462a30ff
    2d30:	strmi	r4, [r3], r1, lsr #12
    2d34:			; <UNDEFINED> instruction: 0xf0002b00
    2d38:			; <UNDEFINED> instruction: 0xf00381db
    2d3c:			; <UNDEFINED> instruction: 0x4605fd73
    2d40:	ldmdavc	r2!, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    2d44:			; <UNDEFINED> instruction: 0xf47f2a2d
    2d48:	blcs	2e520 <set_scsi_pt_cdb@plt+0x2bd24>
    2d4c:	adcshi	pc, r6, r0
    2d50:			; <UNDEFINED> instruction: 0xf7ff4640
    2d54:	stmdacs	r0, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    2d58:	movthi	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
    2d5c:	vmin.s8	q10, q6, <illegal reg q4.5>
    2d60:	andcs	r0, r0, r1, lsl #5
    2d64:	bl	fecc0d68 <set_scsi_pt_cdb@plt+0xfecbe56c>
    2d68:	vcge.f32	d17, d0, d5
    2d6c:	blvs	8e3954 <set_scsi_pt_cdb@plt+0x8e1158>
    2d70:	eorvs	r2, r2, #0, 4
    2d74:			; <UNDEFINED> instruction: 0xf47f3301
    2d78:			; <UNDEFINED> instruction: 0xf8dfaeff
    2d7c:	blvs	1890b64 <set_scsi_pt_cdb@plt+0x188e368>
    2d80:	bvs	fe813f74 <set_scsi_pt_cdb@plt+0xfe811778>
    2d84:	ldmdavs	fp, {r9, fp, sp}
    2d88:	ldmdavc	sl, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    2d8c:	andseq	pc, pc, #2
    2d90:	ldmvc	sl, {r1, r5, r6, r8, r9, sp, lr}^
    2d94:			; <UNDEFINED> instruction: 0xf0027899
    2d98:	bcs	835dc <set_scsi_pt_cdb@plt+0x80de0>
    2d9c:	eorshi	pc, r5, #0
    2da0:	vmla.i8	d18, d0, d2
    2da4:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, pc}
    2da8:	mcrge	4, 7, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    2dac:			; <UNDEFINED> instruction: 0x0748f8df
    2db0:			; <UNDEFINED> instruction: 0xf7ff4478
    2db4:	ldrb	lr, [pc], sl, asr #23
    2db8:			; <UNDEFINED> instruction: 0x0740f8df
    2dbc:			; <UNDEFINED> instruction: 0xf04f251f
    2dc0:	ldrbtmi	r3, [r8], #-3071	; 0xfffff401
    2dc4:	bl	ff040dc8 <set_scsi_pt_cdb@plt+0xff03e5cc>
    2dc8:			; <UNDEFINED> instruction: 0xf06fe735
    2dcc:			; <UNDEFINED> instruction: 0x63230301
    2dd0:			; <UNDEFINED> instruction: 0xf8dfe588
    2dd4:	strtmi	r0, [r9], -ip, lsr #14
    2dd8:			; <UNDEFINED> instruction: 0xf7ff4478
    2ddc:	stmdacs	r0, {r2, r5, sl, fp, sp, lr, pc}
    2de0:	svcge	0x0036f47f
    2de4:			; <UNDEFINED> instruction: 0x071cf8df
    2de8:			; <UNDEFINED> instruction: 0xf7ff4478
    2dec:	str	lr, [pc, -lr, lsr #23]!
    2df0:			; <UNDEFINED> instruction: 0x0714f8df
    2df4:			; <UNDEFINED> instruction: 0xf04f251f
    2df8:	ldrbtmi	r3, [r8], #-3071	; 0xfffff401
    2dfc:	bl	fe940e00 <set_scsi_pt_cdb@plt+0xfe93e604>
    2e00:	strcs	lr, [r1, #-1817]	; 0xfffff8e7
    2e04:	blcc	ffffef48 <set_scsi_pt_cdb@plt+0xffffc74c>
    2e08:	blcs	3ca64 <set_scsi_pt_cdb@plt+0x3a268>
    2e0c:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {1}
    2e10:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
    2e14:			; <UNDEFINED> instruction: 0xf0002b00
    2e18:			; <UNDEFINED> instruction: 0xf8df8182
    2e1c:	ldrbtmi	r0, [r8], #-1776	; 0xfffff910
    2e20:	bl	fe4c0e24 <set_scsi_pt_cdb@plt+0xfe4be628>
    2e24:	umaaleq	pc, r8, r4, r8	; <UNPREDICTABLE>
    2e28:			; <UNDEFINED> instruction: 0xf002251f
    2e2c:			; <UNDEFINED> instruction: 0xf04ffd79
    2e30:			; <UNDEFINED> instruction: 0xe7003bff
    2e34:			; <UNDEFINED> instruction: 0xf8092200
    2e38:	blcs	ae4c <set_scsi_pt_cdb@plt+0x8650>
    2e3c:	cfstrsge	mvf15, [r1, #252]!	; 0xfc
    2e40:	andls	r4, r9, #28, 12	; 0x1c00000
    2e44:			; <UNDEFINED> instruction: 0x46cbe5bf
    2e48:			; <UNDEFINED> instruction: 0xf8dfe5d1
    2e4c:	vmax.s8	q8, q14, q2
    2e50:	ldrbtmi	r0, [r8], #-385	; 0xfffffe7f
    2e54:	bl	1e40e58 <set_scsi_pt_cdb@plt+0x1e3e65c>
    2e58:			; <UNDEFINED> instruction: 0xf7ff200c
    2e5c:	strmi	lr, [r5], -r0, asr #24
    2e60:			; <UNDEFINED> instruction: 0xf8dfe63a
    2e64:	strcs	r0, [r1, #-1712]	; 0xfffff950
    2e68:			; <UNDEFINED> instruction: 0xf7ff4478
    2e6c:			; <UNDEFINED> instruction: 0xf894eb6e
    2e70:			; <UNDEFINED> instruction: 0xf0020048
    2e74:			; <UNDEFINED> instruction: 0xe62ffd55
    2e78:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
    2e7c:			; <UNDEFINED> instruction: 0xf8dfb3ab
    2e80:			; <UNDEFINED> instruction: 0x46310698
    2e84:			; <UNDEFINED> instruction: 0xf7ff4478
    2e88:			; <UNDEFINED> instruction: 0xf8dfeb60
    2e8c:	strcs	r0, [r1, #-1680]	; 0xfffff970
    2e90:			; <UNDEFINED> instruction: 0xf7ff4478
    2e94:			; <UNDEFINED> instruction: 0xf001eb5a
    2e98:	ldr	pc, [sp], -r9, lsl #22
    2e9c:	pkhtbeq	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    2ea0:			; <UNDEFINED> instruction: 0xf7ff4478
    2ea4:			; <UNDEFINED> instruction: 0xf894eb52
    2ea8:			; <UNDEFINED> instruction: 0xf0020048
    2eac:	strcs	pc, [r1, #-3385]	; 0xfffff2c7
    2eb0:	blcc	ffffeff4 <set_scsi_pt_cdb@plt+0xffffc7f8>
    2eb4:			; <UNDEFINED> instruction: 0xf8dde6bf
    2eb8:	str	r9, [r1], -r4, lsr #32
    2ebc:	ldrbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2ec0:	movwls	r5, #47355	; 0xb8fb
    2ec4:	mcr	8, 0, r6, cr8, cr11, {0}
    2ec8:	strb	r3, [r4, #-2576]	; 0xfffff5f0
    2ecc:			; <UNDEFINED> instruction: 0xf7ff2001
    2ed0:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
    2ed4:	svcge	0x0020f6bf
    2ed8:			; <UNDEFINED> instruction: 0x0648f8df
    2edc:			; <UNDEFINED> instruction: 0xf04f250f
    2ee0:	ldrbtmi	r3, [r8], #-3071	; 0xfffff401
    2ee4:	bl	1240ee8 <set_scsi_pt_cdb@plt+0x123e6ec>
    2ee8:			; <UNDEFINED> instruction: 0xf8dfe6a5
    2eec:			; <UNDEFINED> instruction: 0x4631063c
    2ef0:			; <UNDEFINED> instruction: 0xf7ff4478
    2ef4:	strb	lr, [r8, sl, lsr #22]
    2ef8:	stcvs	8, cr6, [r0], #-908	; 0xfffffc74
    2efc:	bvs	fe88db04 <set_scsi_pt_cdb@plt+0xfe88b308>
    2f00:	subhi	pc, r8, #192, 4
    2f04:			; <UNDEFINED> instruction: 0xf44fbf08
    2f08:			; <UNDEFINED> instruction: 0xf7ff6100
    2f0c:			; <UNDEFINED> instruction: 0xf1b0ebf4
    2f10:	vqdmlsl.s<illegal width 8>	q8, d0, d0
    2f14:			; <UNDEFINED> instruction: 0xf8df834b
    2f18:	vmin.s8	d19, d12, d4
    2f1c:	smlabbcs	r0, r1, r2, r0
    2f20:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    2f24:	bl	fea40f28 <set_scsi_pt_cdb@plt+0xfea3e72c>
    2f28:			; <UNDEFINED> instruction: 0x6c216aa2
    2f2c:			; <UNDEFINED> instruction: 0xf7ff4658
    2f30:	bvs	fe8fdae8 <set_scsi_pt_cdb@plt+0xfe8fb2ec>
    2f34:	strmi	r2, [r5], -r1, lsl #22
    2f38:	strmi	sp, [r1], -r6, lsl #26
    2f3c:	ldrbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2f40:	ldrbtmi	r7, [r8], #-2658	; 0xfffff59e
    2f44:	bl	40f48 <set_scsi_pt_cdb@plt+0x3e74c>
    2f48:	stccs	13, cr3, [r1, #-12]
    2f4c:	msrhi	(UNDEF: 103), r0
    2f50:	blcs	1d3e4 <set_scsi_pt_cdb@plt+0x1abe8>
    2f54:	sbchi	pc, r0, r0
    2f58:	vqdmulh.s<illegal width 8>	d22, d12, d19
    2f5c:			; <UNDEFINED> instruction: 0xf8df0281
    2f60:	ldrdcs	r9, [r0, -r4]
    2f64:	ldrbtmi	r2, [r9], #2816	; 0xb00
    2f68:	movwcs	fp, #4028	; 0xfbc
    2f6c:			; <UNDEFINED> instruction: 0xf8d96323
    2f70:	ldrmi	r3, [r8], -r0
    2f74:	bl	fe040f78 <set_scsi_pt_cdb@plt+0xfe03e77c>
    2f78:	bcs	5d408 <set_scsi_pt_cdb@plt+0x5ac0c>
    2f7c:	subshi	pc, lr, #64, 6
    2f80:	ldreq	pc, [r4, #2271]!	; 0x8df
    2f84:			; <UNDEFINED> instruction: 0xf8df2600
    2f88:	ldrbtmi	r7, [r8], #-1460	; 0xfffffa4c
    2f8c:	ldrge	pc, [r0, #2271]!	; 0x8df
    2f90:	bl	640f94 <set_scsi_pt_cdb@plt+0x63e798>
    2f94:	strcc	pc, [ip, #2271]!	; 0x8df
    2f98:	ldrbtmi	r4, [sl], #1151	; 0x47f
    2f9c:	strls	r4, [r6], #-1147	; 0xfffffb85
    2fa0:	bcc	43e7c8 <set_scsi_pt_cdb@plt+0x43bfcc>
    2fa4:			; <UNDEFINED> instruction: 0xf002e00e
    2fa8:	bcs	1037c4 <set_scsi_pt_cdb@plt+0x100fc8>
    2fac:	sbchi	pc, r8, r0
    2fb0:	tstlt	r2, sl, lsl #18
    2fb4:			; <UNDEFINED> instruction: 0xf0002c00
    2fb8:			; <UNDEFINED> instruction: 0x360183df
    2fbc:	svcvc	0x0080f5b6
    2fc0:	mvnhi	pc, #0
    2fc4:			; <UNDEFINED> instruction: 0xf04f9b06
    2fc8:			; <UNDEFINED> instruction: 0xf8d90801
    2fcc:	rscscs	r2, ip, r0
    2fd0:	bvs	fe6d48dc <set_scsi_pt_cdb@plt+0xfe6d20e0>
    2fd4:	andcs	r9, r0, #0, 4
    2fd8:	ldrbmi	r9, [r8], -r1
    2fdc:	ldrtmi	r9, [r3], -r3, lsl #6
    2fe0:	andhi	pc, r8, sp, asr #17
    2fe4:	bl	ff0c0fe8 <set_scsi_pt_cdb@plt+0xff0be7ec>
    2fe8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2fec:	rschi	pc, fp, #64	; 0x40
    2ff0:	ldrdne	pc, [r0], -r9
    2ff4:			; <UNDEFINED> instruction: 0xf002784a
    2ff8:	cdpne	4, 14, cr0, cr0, cr7, {0}
    2ffc:	svceq	0x00fdf010
    3000:	stmdavc	fp, {r0, r4, r6, r7, r8, ip, lr, pc}
    3004:	mulhi	r5, r1, r8
    3008:	and	r9, r7, r7, lsl #6
    300c:	andcs	r6, r1, fp, lsr r8
    3010:	strtmi	r4, [fp], #-1617	; 0xfffff9af
    3014:	ldmibvc	sl, {r0, r2, sl, lr}
    3018:	bl	10c101c <set_scsi_pt_cdb@plt+0x10be820>
    301c:	cfldr64le	mvdx4, [r5], #672	; 0x2a0
    3020:			; <UNDEFINED> instruction: 0xf0002c05
    3024:	blls	1e37fc <set_scsi_pt_cdb@plt+0x1e1000>
    3028:	rscslt	sl, r0, #17152	; 0x4300
    302c:			; <UNDEFINED> instruction: 0xf003227f
    3030:			; <UNDEFINED> instruction: 0x4623011f
    3034:	bl	1341038 <set_scsi_pt_cdb@plt+0x133e83c>
    3038:	strne	pc, [ip, #-2271]	; 0xfffff721
    303c:	andcs	r4, r1, r2, lsr #12
    3040:	movwcs	r4, #1145	; 0x479
    3044:	rsbscc	pc, pc, r4, lsl #17
    3048:	bl	ac104c <set_scsi_pt_cdb@plt+0xabe850>
    304c:	stcls	7, cr14, [r7, #-724]	; 0xfffffd2c
    3050:			; <UNDEFINED> instruction: 0xf8dfae12
    3054:	movwcs	r1, #1272	; 0x4f8
    3058:	ldrbtmi	r7, [r9], #-106	; 0xffffff96
    305c:	ldrtmi	r4, [r2], -r8, lsr #12
    3060:			; <UNDEFINED> instruction: 0xf7ff70ab
    3064:	stmdacs	r1, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    3068:	mvnhi	pc, #64	; 0x40
    306c:			; <UNDEFINED> instruction: 0x3c019b0a
    3070:	vmla.i8	d9, d13, d6
    3074:	ldmdavs	r2!, {r0, r2, r3, r8, r9, fp, ip}
    3078:			; <UNDEFINED> instruction: 0xf803440b
    307c:	ldrt	r2, [r3], #3073	; 0xc01
    3080:	ldrtmi	r2, [r0], -r0, lsl #2
    3084:	b	fe4c1088 <set_scsi_pt_cdb@plt+0xfe4be88c>
    3088:	vmull.p8	<illegal reg q8.5>, d0, d7
    308c:			; <UNDEFINED> instruction: 0xf7ff819e
    3090:	stmdacs	r0, {r1, r2, r9, fp, sp, lr, pc}
    3094:			; <UNDEFINED> instruction: 0x81b6f2c0
    3098:	vmin.s8	q10, q6, <illegal reg q4.5>
    309c:	ldrtmi	r0, [r8], -r1, lsl #5
    30a0:	b	5410a4 <set_scsi_pt_cdb@plt+0x53e8a8>
    30a4:	ldcle	14, cr1, [r3], {5}
    30a8:			; <UNDEFINED> instruction: 0xf0402d00
    30ac:			; <UNDEFINED> instruction: 0xf8df814c
    30b0:	ldrtmi	r0, [r1], -r0, lsr #9
    30b4:			; <UNDEFINED> instruction: 0xf7ff4478
    30b8:			; <UNDEFINED> instruction: 0xf1b8ea48
    30bc:			; <UNDEFINED> instruction: 0xf47f0f00
    30c0:	ldrtmi	sl, [r8], -r0, lsr #29
    30c4:			; <UNDEFINED> instruction: 0xf7ff2501
    30c8:			; <UNDEFINED> instruction: 0xf04feb88
    30cc:	ldr	r3, [r2, #3071]!	; 0xbff
    30d0:			; <UNDEFINED> instruction: 0xf7ff4638
    30d4:	strb	lr, [sl], -r2, lsl #23
    30d8:	bcs	21968 <set_scsi_pt_cdb@plt+0x1f16c>
    30dc:	rsbshi	pc, pc, #0
    30e0:			; <UNDEFINED> instruction: 0xf04f7863
    30e4:			; <UNDEFINED> instruction: 0x462132ff
    30e8:	blcs	14a50 <set_scsi_pt_cdb@plt+0x12254>
    30ec:	mcrge	4, 1, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    30f0:	blx	ffb3f104 <set_scsi_pt_cdb@plt+0xffb3c908>
    30f4:	ldr	r4, [lr, #1541]	; 0x605
    30f8:	ldrbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    30fc:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    3100:	b	8c1104 <set_scsi_pt_cdb@plt+0x8be908>
    3104:	umaaleq	pc, r8, r4, r8	; <UNPREDICTABLE>
    3108:	stc2	0, cr15, [sl], {2}
    310c:	strtmi	lr, [r9], -r4, ror #9
    3110:	ldrmi	r4, [sp], -r0, lsr #12
    3114:	blcc	fffff258 <set_scsi_pt_cdb@plt+0xffffca5c>
    3118:	ldc2	0, cr15, [r4, #20]
    311c:			; <UNDEFINED> instruction: 0xf8dfe58b
    3120:	ldrbtmi	r0, [r8], #-1080	; 0xfffffbc8
    3124:	b	441128 <set_scsi_pt_cdb@plt+0x43e92c>
    3128:	stmibvs	r0!, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    312c:			; <UNDEFINED> instruction: 0xf47f2800
    3130:			; <UNDEFINED> instruction: 0x4619adbf
    3134:	ldrb	r4, [lr, #-1539]	; 0xfffff9fd
    3138:	strteq	pc, [r0], #-2271	; 0xfffff721
    313c:	ldr	r4, [sl, #1144]!	; 0x478
    3140:	bne	43e9a8 <set_scsi_pt_cdb@plt+0x43c1ac>
    3144:	strbmi	r4, [r0], -r3, lsr #12
    3148:			; <UNDEFINED> instruction: 0xf7ff4632
    314c:	ldr	lr, [r4, -sl, lsr #21]!
    3150:			; <UNDEFINED> instruction: 0xf8df9b09
    3154:	bls	20818c <set_scsi_pt_cdb@plt+0x205990>
    3158:	movweq	lr, #15275	; 0x3bab
    315c:	streq	pc, [r4], #-2271	; 0xfffff721
    3160:	movwcc	r4, #5241	; 0x1479
    3164:			; <UNDEFINED> instruction: 0x31243201
    3168:	cfstrsls	mvf4, [ip], {120}	; 0x78
    316c:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3170:	beq	43e9d8 <set_scsi_pt_cdb@plt+0x43c1dc>
    3174:	ldmdavs	fp, {r0, r1, r3, r8, r9, fp, ip, pc}
    3178:			; <UNDEFINED> instruction: 0xf43f4298
    317c:			; <UNDEFINED> instruction: 0xf7ffae42
    3180:	strcs	lr, [r1, #-2740]	; 0xfffff54c
    3184:	blcc	fffff2c8 <set_scsi_pt_cdb@plt+0xffffcacc>
    3188:	ldmmi	r7!, {r0, r2, r4, r6, r8, sl, sp, lr, pc}^
    318c:	sxtab16	r4, r8, r8, ror #8
    3190:	ldmmi	r7!, {r1, r2, r4, r5, r6, r7, r8, fp, lr}^
    3194:	cfstrsls	mvf4, [ip], {121}	; 0x79
    3198:	ldrbtmi	r3, [r8], #-292	; 0xfffffedc
    319c:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31a0:	ldmdavc	r9, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    31a4:	andsle	r2, r3, r0, lsl #19
    31a8:			; <UNDEFINED> instruction: 0xf0402800
    31ac:	blmi	ffc636bc <set_scsi_pt_cdb@plt+0xffc60ec0>
    31b0:	stmibvs	r1!, {r0, r9, sp}
    31b4:	addsmi	r4, r1, #2063597568	; 0x7b000000
    31b8:	ldmdavc	fp, {r0, r1, r3, r4, fp, sp, lr}^
    31bc:			; <UNDEFINED> instruction: 0x63237222
    31c0:	cfldrdge	mvd15, [sp], {63}	; 0x3f
    31c4:	blcs	1da58 <set_scsi_pt_cdb@plt+0x1b25c>
    31c8:	cfldrdge	mvd15, [r9], {127}	; 0x7f
    31cc:	ldrb	r7, [r6], #98	; 0x62
    31d0:	bcc	821740 <set_scsi_pt_cdb@plt+0x81ef44>
    31d4:	stmdale	r3, {r5, r6, r9, fp, sp}
    31d8:	bcc	821848 <set_scsi_pt_cdb@plt+0x81f04c>
    31dc:	stmdble	r7, {r5, r6, r9, fp, sp}
    31e0:			; <UNDEFINED> instruction: 0xf43f2800
    31e4:	stmiami	r4!, {r2, r3, r6, r7, sl, fp, sp, pc}^
    31e8:			; <UNDEFINED> instruction: 0xf7ff4478
    31ec:	strb	lr, [r3], #2478	; 0x9ae
    31f0:	blcc	821964 <set_scsi_pt_cdb@plt+0x81f168>
    31f4:	ldmle	r3!, {r5, r6, r8, r9, fp, sp}^
    31f8:	stmiami	r0!, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    31fc:			; <UNDEFINED> instruction: 0xf04f2501
    3200:	ldrbtmi	r3, [r8], #-3071	; 0xfffff401
    3204:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3208:	stmdbcs	r2, {r0, r2, r4, r8, sl, sp, lr, pc}
    320c:	stmdacs	r0, {r0, r3, r6, r7, r8, fp, ip, lr, pc}
    3210:	cfldrsge	mvf15, [r5], #252	; 0xfc
    3214:	ldrbtmi	r4, [r8], #-2266	; 0xfffff726
    3218:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    321c:	bvc	18fc4d4 <set_scsi_pt_cdb@plt+0x18f9cd8>
    3220:	adcvc	r2, r5, #4194304	; 0x400000
    3224:			; <UNDEFINED> instruction: 0xf47f2b00
    3228:	bge	3eec7c <set_scsi_pt_cdb@plt+0x3ec480>
    322c:			; <UNDEFINED> instruction: 0xf8d4930f
    3230:	andls	r9, r6, #40	; 0x28
    3234:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3238:	vmla.f32	s12, s16, s7
    323c:			; <UNDEFINED> instruction: 0xb12b0a10
    3240:			; <UNDEFINED> instruction: 0xf7ff4628
    3244:	stmdacs	r0, {r2, r3, r5, r8, fp, sp, lr, pc}
    3248:	ldrhi	pc, [sp], #-704	; 0xfffffd40
    324c:	ldrbmi	r4, [r8], -r9, asr #12
    3250:	b	b41254 <set_scsi_pt_cdb@plt+0xb3ea58>
    3254:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3258:	teqhi	lr, #0	; <UNPREDICTABLE>
    325c:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    3260:	tstcs	r0, r8, asr #4
    3264:			; <UNDEFINED> instruction: 0xf7ff4640
    3268:	ldrtmi	lr, [r0], -r8, lsl #20
    326c:			; <UNDEFINED> instruction: 0xf8882306
    3270:			; <UNDEFINED> instruction: 0xf7ff3000
    3274:			; <UNDEFINED> instruction: 0xee18e9b4
    3278:	bls	189ac0 <set_scsi_pt_cdb@plt+0x1872c4>
    327c:	strmi	r2, [r5], -r0, lsl #6
    3280:	beq	43eae8 <set_scsi_pt_cdb@plt+0x43c2ec>
    3284:	strcs	r9, [r1, #-1287]	; 0xfffffaf9
    3288:	eorpl	pc, r8, r8, asr #17
    328c:	b	fe341290 <set_scsi_pt_cdb@plt+0xfe33ea94>
    3290:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3294:	tsthi	r1, #0	; <UNPREDICTABLE>
    3298:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    329c:			; <UNDEFINED> instruction: 0x46302a10
    32a0:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32a4:	strbmi	r2, [r1], -r8, asr #4
    32a8:			; <UNDEFINED> instruction: 0xf7ff4630
    32ac:	stmdbge	r3, {r3, r5, r7, r9, fp, sp, lr, pc}^
    32b0:			; <UNDEFINED> instruction: 0x46302210
    32b4:	b	9412b8 <set_scsi_pt_cdb@plt+0x93eabc>
    32b8:	andcs	r4, r0, #78643200	; 0x4b00000
    32bc:	mvnscc	pc, pc, asr #32
    32c0:			; <UNDEFINED> instruction: 0xf7ff4630
    32c4:			; <UNDEFINED> instruction: 0xf1b9e9b6
    32c8:	strmi	r0, [r5], -r2, lsl #30
    32cc:	stccs	12, cr13, [r0, #-176]	; 0xffffff50
    32d0:	tsthi	r0, #64	; 0x40	; <UNPREDICTABLE>
    32d4:	stmibvs	r2!, {r0, r1, r5, r9, fp, sp, lr}
    32d8:	andne	pc, r4, #14090240	; 0xd70000
    32dc:	mcr	3, 0, r4, cr8, cr10, {0}
    32e0:			; <UNDEFINED> instruction: 0xf0001a90
    32e4:	stmdbvc	r2!, {r0, r3, r5, sl, pc}^
    32e8:			; <UNDEFINED> instruction: 0xf0402a00
    32ec:	bls	1e3ee4 <set_scsi_pt_cdb@plt+0x1e16e8>
    32f0:	andcc	r3, r3, #4096	; 0x1000
    32f4:	rscshi	pc, r7, #0, 4
    32f8:	ldmdblt	fp, {r0, r1, r5, r9, fp, sp, lr}
    32fc:	blcs	9d990 <set_scsi_pt_cdb@plt+0x9b194>
    3300:	movwhi	pc, #25408	; 0x6340	; <UNPREDICTABLE>
    3304:	bhi	3e940 <set_scsi_pt_cdb@plt+0x3c144>
    3308:	stmdbls	r7, {r0, r1, r3, r4, r5, r9, sl, lr}
    330c:	ldrtmi	r4, [r0], -r2, asr #12
    3310:			; <UNDEFINED> instruction: 0xf0029401
    3314:	strmi	pc, [r5], -fp, lsr #29
    3318:			; <UNDEFINED> instruction: 0xf7ff4630
    331c:	blls	1bd9c4 <set_scsi_pt_cdb@plt+0x1bb1c8>
    3320:			; <UNDEFINED> instruction: 0xf7ff6818
    3324:	str	lr, [r6], #2266	; 0x8da
    3328:			; <UNDEFINED> instruction: 0x46024996
    332c:	ldrbtmi	r4, [r9], #-2198	; 0xfffff76a
    3330:	ldrbtmi	r3, [r8], #-304	; 0xfffffed0
    3334:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3338:			; <UNDEFINED> instruction: 0xf8dde7c9
    333c:	vhadd.s8	d25, d0, d20
    3340:			; <UNDEFINED> instruction: 0xf7ff4401
    3344:			; <UNDEFINED> instruction: 0xf7ffbbbd
    3348:	stmdavs	r0, {r7, r8, fp, sp, lr, pc}
    334c:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3350:			; <UNDEFINED> instruction: 0x46024631
    3354:	ldrbtmi	r4, [r8], #-2189	; 0xfffff773
    3358:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    335c:	strcs	lr, [r0, -sp, lsr #13]
    3360:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3364:	cfmsub32	mvax5, mvfx14, mvfx8, mvfx0
    3368:	vstrls	s0, [r6, #-64]	; 0xffffffc0
    336c:			; <UNDEFINED> instruction: 0xf7ff9c0c
    3370:	stmdacs	r0, {r6, r7, fp, sp, lr, pc}
    3374:	mrc	0, 0, sp, cr8, cr1, {2}
    3378:	blls	2cdbc0 <set_scsi_pt_cdb@plt+0x2cb3c4>
    337c:	addsmi	r6, sl, #1769472	; 0x1b0000
    3380:	tsthi	ip, #0	; <UNPREDICTABLE>
    3384:	beq	43ebec <set_scsi_pt_cdb@plt+0x43c3f0>
    3388:			; <UNDEFINED> instruction: 0xf7ff250f
    338c:			; <UNDEFINED> instruction: 0xf04fe9ae
    3390:	ldrb	r3, [r0], #-3071	; 0xfffff401
    3394:			; <UNDEFINED> instruction: 0xf7ff2101
    3398:			; <UNDEFINED> instruction: 0xf1b0e9f6
    339c:			; <UNDEFINED> instruction: 0xf6bf0b00
    33a0:	stcvs	13, cr10, [r1], #-744	; 0xfffffd18
    33a4:	streq	pc, [r0, #-459]	; 0xfffffe35
    33a8:	tstls	r6, r8, lsr #12
    33ac:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33b0:	strmi	r9, [r2], -r6, lsl #18
    33b4:	ldrbtmi	r4, [r8], #-2166	; 0xfffff78a
    33b8:	stmia	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33bc:			; <UNDEFINED> instruction: 0xf7ff4628
    33c0:	vmlane.f16	s28, s11, s28	; <UNPREDICTABLE>
    33c4:	strcs	fp, [pc, #-4024]	; 2414 <raise@plt-0x70>
    33c8:			; <UNDEFINED> instruction: 0xf7ffe435
    33cc:	stmdavs	r0, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
    33d0:			; <UNDEFINED> instruction: 0xf7ff4245
    33d4:			; <UNDEFINED> instruction: 0x4631e99c
    33d8:	stmdami	lr!, {r1, r9, sl, lr}^
    33dc:			; <UNDEFINED> instruction: 0xf7ff4478
    33e0:	stccs	8, cr14, [r0, #-720]	; 0xfffffd30
    33e4:	cfstrdge	mvd15, [r3], {63}	; 0x3f
    33e8:			; <UNDEFINED> instruction: 0x83a2f280
    33ec:			; <UNDEFINED> instruction: 0xf04f4268
    33f0:			; <UNDEFINED> instruction: 0xf7ff3bff
    33f4:			; <UNDEFINED> instruction: 0x4605e974
    33f8:	stmdami	r7!, {r0, r2, r3, r4, sl, sp, lr, pc}^
    33fc:			; <UNDEFINED> instruction: 0xf7ff4478
    3400:	strt	lr, [fp], #2236	; 0x8bc
    3404:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
    3408:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    340c:	stmdbmi	r4!, {r2, r6, r9, sl, sp, lr, pc}^
    3410:	ldrbtmi	r2, [r9], #-1
    3414:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3418:	cfmsub32	mvax0, mvfx14, mvfx8, mvfx5
    341c:	blls	2cdc64 <set_scsi_pt_cdb@plt+0x2cb468>
    3420:	addsmi	r6, sl, #1769472	; 0x1b0000
    3424:	cfstrsge	mvf15, [r3], #252	; 0xfc
    3428:	beq	43ec90 <set_scsi_pt_cdb@plt+0x43c494>
    342c:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3430:	ldmdami	ip, {r0, r2, r3, r4, r7, sl, sp, lr, pc}^
    3434:			; <UNDEFINED> instruction: 0xf7ff4478
    3438:	ldrt	lr, [r8], r8, lsl #17
    343c:	strcs	r6, [r1], -r2, lsr #21
    3440:	mvnscs	r9, #0
    3444:	ldrtmi	r9, [r1], -r2, lsl #12
    3448:	ldrbmi	r9, [r8], -r3, lsl #4
    344c:	andcs	r9, r0, #67108864	; 0x4000000
    3450:			; <UNDEFINED> instruction: 0xf7ff6b23
    3454:	strmi	lr, [r5], -ip, lsl #19
    3458:			; <UNDEFINED> instruction: 0xf0402800
    345c:	bvs	8e398c <set_scsi_pt_cdb@plt+0x8e1190>
    3460:			; <UNDEFINED> instruction: 0xf0002b00
    3464:	blmi	1423b54 <set_scsi_pt_cdb@plt+0x1421358>
    3468:	ldrbtmi	r6, [fp], #-2470	; 0xfffff65a
    346c:	ldrdhi	pc, [r0], -r3
    3470:	mulvc	r5, r8, r8
    3474:	stmdbeq	r6, {r0, r1, r2, r8, ip, sp, lr, pc}
    3478:			; <UNDEFINED> instruction: 0xf0002e00
    347c:	expned	f0, #3.0
    3480:	strbmi	r4, [r0], -r9, asr #12
    3484:			; <UNDEFINED> instruction: 0xf04fbf18
    3488:			; <UNDEFINED> instruction: 0xf7ff32ff
    348c:			; <UNDEFINED> instruction: 0xf7ffe884
    3490:	svclt	0x0000bbd2
    3494:	andeq	r1, r2, r4, ror r6
    3498:	andeq	r0, r0, r4, asr #2
    349c:	andeq	r1, r2, r4, asr #12
    34a0:	ldrdeq	fp, [r0], -r4
    34a4:	andeq	r1, r2, r2, asr r7
    34a8:	andeq	r2, r2, r8, ror sl
    34ac:	andeq	fp, r0, r6, lsr #21
    34b0:	andeq	r0, r0, r0, asr r1
    34b4:	ldrdeq	fp, [r0], -r2
    34b8:	andeq	fp, r0, r6, ror #22
    34bc:	andeq	fp, r0, r8, lsr #20
    34c0:	andeq	fp, r0, r4, ror r8
    34c4:			; <UNDEFINED> instruction: 0x000213b4
    34c8:	andeq	fp, r0, r8, asr r6
    34cc:	andeq	fp, r0, r4, ror r6
    34d0:	andeq	fp, r0, r2, lsl #13
    34d4:	andeq	fp, r0, lr, lsl #22
    34d8:	ldrdeq	fp, [r0], -ip
    34dc:	andeq	r2, r2, lr, lsr #14
    34e0:	muleq	r0, lr, r4
    34e4:	andeq	fp, r0, r0, lsr #10
    34e8:	muleq	r0, r2, r4
    34ec:	andeq	fp, r0, r0, asr #18
    34f0:	ldrdeq	fp, [r0], -r8
    34f4:	andeq	r2, r2, r8, ror #11
    34f8:	andeq	fp, r0, r8, lsr #15
    34fc:	andeq	fp, r0, sl, asr #18
    3500:	andeq	ip, r0, r4, ror #5
    3504:	andeq	ip, r0, r4, ror #5
    3508:	andeq	fp, r0, r2, asr #10
    350c:	strdeq	fp, [r0], -lr
    3510:	muleq	r0, r2, r4
    3514:	andeq	fp, r0, r8, asr #8
    3518:	andeq	fp, r0, r8, ror #6
    351c:	andeq	fp, r0, r0, asr #7
    3520:	andeq	fp, r0, ip, asr #15
    3524:	andeq	fp, r0, r6, lsl #9
    3528:	andeq	fp, r0, r0, lsr r3
    352c:	andeq	r2, r2, r8, asr #8
    3530:	andeq	fp, r0, r6, lsr #16
    3534:	andeq	r2, r2, r2, lsl #8
    3538:	strdeq	fp, [r0], -r6
    353c:	ldrdeq	r2, [r2], -r0
    3540:	strdeq	fp, [r0], -lr
    3544:	andeq	ip, r0, r4, lsr #32
    3548:	andeq	r6, r0, ip, ror #18
    354c:	andeq	fp, r0, r2, asr r2
    3550:	andeq	fp, r0, ip, ror #5
    3554:	andeq	fp, r0, r2, ror r1
    3558:	andeq	fp, r0, lr, lsl r5
    355c:	andeq	fp, r0, r8, ror r4
    3560:	ldrdeq	ip, [r0], -r0
    3564:	andeq	fp, r0, r4, lsl r3
    3568:	andeq	fp, r0, ip, lsl #8
    356c:	muleq	r0, ip, sl
    3570:	andeq	fp, r0, r6, lsl r3
    3574:			; <UNDEFINED> instruction: 0x000221b4
    3578:	andeq	fp, r0, ip, lsl #6
    357c:	muleq	r0, sl, r4
    3580:	ldrdeq	fp, [r0], -lr
    3584:	andeq	ip, r0, r2, lsl #18
    3588:	muleq	r0, r2, r4
    358c:	andeq	fp, r0, lr, rrx
    3590:	andeq	fp, r0, lr, lsl #7
    3594:	andeq	sl, r0, r0, lsr #31
    3598:	andeq	sl, r0, ip, ror #30
    359c:	andeq	sl, r0, r2, ror #30
    35a0:	andeq	fp, r0, lr, lsl #23
    35a4:	strdeq	fp, [r0], -r4
    35a8:	strdeq	r1, [r2], -lr
    35ac:			; <UNDEFINED> instruction: 0xf1cb6c21
    35b0:	strtmi	r0, [r8], -r0, lsl #10
    35b4:			; <UNDEFINED> instruction: 0xf7ff9106
    35b8:	stmdbls	r6, {r1, r3, r5, r7, fp, sp, lr, pc}
    35bc:			; <UNDEFINED> instruction: 0xf8df4602
    35c0:	ldrbtmi	r0, [r8], #-2816	; 0xfffff500
    35c4:	stmdacs	r5, {r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    35c8:			; <UNDEFINED> instruction: 0xf43f9c06
    35cc:			; <UNDEFINED> instruction: 0xf8dfab34
    35d0:			; <UNDEFINED> instruction: 0x46310af4
    35d4:			; <UNDEFINED> instruction: 0xf7fe4478
    35d8:			; <UNDEFINED> instruction: 0xf7ffefb8
    35dc:	bvs	ff9b2294 <set_scsi_pt_cdb@plt+0xff9afa98>
    35e0:			; <UNDEFINED> instruction: 0xf8dfab0f
    35e4:			; <UNDEFINED> instruction: 0xf04f8ae4
    35e8:	bvs	fe9c66e0 <set_scsi_pt_cdb@plt+0xfe9c3ee4>
    35ec:	ldrbtmi	r2, [r8], #3584	; 0xe00
    35f0:	svclt	0x00d8461d
    35f4:	andls	r2, r3, #36, 12	; 0x2400000
    35f8:	ldrmi	r9, [r1], -r4, lsl #14
    35fc:	ldrbmi	r9, [r8], -r0, lsl #12
    3600:	ldrdcc	pc, [r0], -r8
    3604:	strgt	lr, [r1, #-2509]	; 0xfffff633
    3608:			; <UNDEFINED> instruction: 0xf7fe9506
    360c:	cdpne	15, 0, cr14, cr5, cr2, {2}
    3610:	addhi	pc, fp, r0, asr #32
    3614:	ldcle	15, cr2, [r1, #-16]
    3618:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    361c:	blcs	a1f0 <set_scsi_pt_cdb@plt+0x79f4>
    3620:			; <UNDEFINED> instruction: 0xf8dfdd0c
    3624:	ldrbtmi	r0, [r8], #-2728	; 0xfffff558
    3628:	svc	0x008ef7fe
    362c:			; <UNDEFINED> instruction: 0xf8d89b06
    3630:	strtmi	r0, [sl], -r0
    3634:	bne	1c5d6a0 <set_scsi_pt_cdb@plt+0x1c5aea4>
    3638:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    363c:	bls	fe4419c0 <set_scsi_pt_cdb@plt+0xfe43f1c4>
    3640:			; <UNDEFINED> instruction: 0xf8d944f9
    3644:			; <UNDEFINED> instruction: 0xf8933000
    3648:			; <UNDEFINED> instruction: 0xf1aaa004
    364c:			; <UNDEFINED> instruction: 0xf10a0220
    3650:	bcs	ff68566c <set_scsi_pt_cdb@plt+0xff682e70>
    3654:	bvs	ff879704 <set_scsi_pt_cdb@plt+0xff876f08>
    3658:	strbmi	fp, [r2], -r1, asr #22
    365c:	tstls	r7, r8, lsl r6
    3660:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3664:	stmdbls	r7, {r1, r2, r9, fp, ip, pc}
    3668:	andls	r9, r2, #4, 14	; 0x100000
    366c:			; <UNDEFINED> instruction: 0xf8cd223c
    3670:	andls	r8, r1, #0
    3674:	strmi	r4, [r3], -sl, lsl #12
    3678:	andls	r2, r3, r1
    367c:			; <UNDEFINED> instruction: 0xf7fe4658
    3680:	stmdacs	r0, {r3, r8, r9, sl, fp, sp, lr, pc}
    3684:	orrshi	pc, pc, r0, asr #32
    3688:	ldrdcc	pc, [r0], -r9
    368c:	ldrbmi	r7, [r3, #-2331]	; 0xfffff6e5
    3690:	rscshi	pc, r7, r0
    3694:	beq	f41a18 <set_scsi_pt_cdb@plt+0xf3f21c>
    3698:	ldrbtmi	r4, [r8], #-1606	; 0xfffff9ba
    369c:	svc	0x0054f7fe
    36a0:	ldrdcc	pc, [r0], -r9
    36a4:	mulhi	r4, r3, r8
    36a8:	stmdaeq	r5, {r3, r8, ip, sp, lr, pc}
    36ac:	blcs	1e240 <set_scsi_pt_cdb@plt+0x1ba44>
    36b0:	addhi	pc, pc, r0, asr #6
    36b4:	blls	19517c <set_scsi_pt_cdb@plt+0x192980>
    36b8:	bne	ffd9d72c <set_scsi_pt_cdb@plt+0xffd9af30>
    36bc:	ldrtmi	r4, [r1], -r6, asr #10
    36c0:	strbmi	fp, [r1], -r8, lsr #31
    36c4:	tstls	r6, r3, lsr #18
    36c8:			; <UNDEFINED> instruction: 0xf8dfdc05
    36cc:	andcs	r3, r0, #12, 20	; 0xc000
    36d0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    36d4:	stmdbvc	r3!, {r1, r3, r4, r6, sl, ip, lr}^
    36d8:	stmiavc	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}^
    36dc:	bvs	ff8f1b50 <set_scsi_pt_cdb@plt+0xff8ef354>
    36e0:			; <UNDEFINED> instruction: 0xf0002b00
    36e4:	stmdbls	r6, {r0, r3, r4, r5, r6, r8, pc}
    36e8:			; <UNDEFINED> instruction: 0xf0054620
    36ec:			; <UNDEFINED> instruction: 0xf7fffaab
    36f0:	stmdacs	r5, {r1, r5, r7, r9, fp, ip, sp, pc}
    36f4:	bge	fe8007f8 <set_scsi_pt_cdb@plt+0xfe7fdffc>
    36f8:	ldrdhi	pc, [r0], -r4	; <UNPREDICTABLE>
    36fc:	svceq	0x0000f1b8
    3700:	adchi	pc, r6, r0
    3704:	ldmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3708:	ldrbtmi	r6, [r8], #-2849	; 0xfffff4df
    370c:	svc	0x001cf7fe
    3710:	blt	fe481714 <set_scsi_pt_cdb@plt+0xfe47ef18>
    3714:	svc	0x0098f7fe
    3718:	stmdavs	r5, {r0, r4, r5, r9, sl, lr}
    371c:	stmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3720:	ldrbtmi	r4, [r8], #-621	; 0xfffffd93
    3724:	svc	0x0010f7fe
    3728:	vmov.i32	q15, #184549376	; 0x0b000000
    372c:	svccs	0x000080ac
    3730:	bge	fe081534 <set_scsi_pt_cdb@plt+0xfe07ed38>
    3734:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3738:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    373c:	svc	0x0004f7fe
    3740:	svccs	0x00019b06
    3744:	andle	r6, r2, r9, lsl r8
    3748:			; <UNDEFINED> instruction: 0xf0402900
    374c:	blge	de3ee0 <set_scsi_pt_cdb@plt+0xde16e4>
    3750:	ldrmi	r9, [sl], -r7, lsl #6
    3754:	andsvc	r2, r3, r0, lsl #6
    3758:	ldrtmi	sl, [fp], -r3, asr #28
    375c:			; <UNDEFINED> instruction: 0x46282150
    3760:			; <UNDEFINED> instruction: 0xf7fe4632
    3764:			; <UNDEFINED> instruction: 0xf8dfeff2
    3768:	bls	1c5d70 <set_scsi_pt_cdb@plt+0x1c3574>
    376c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3770:	mcr	7, 7, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    3774:	blt	1801778 <set_scsi_pt_cdb@plt+0x17fef7c>
    3778:	ldmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    377c:			; <UNDEFINED> instruction: 0x46404632
    3780:	ldrbtmi	r9, [r9], #-3078	; 0xfffff3fa
    3784:	svc	0x008cf7fe
    3788:	blt	158178c <set_scsi_pt_cdb@plt+0x157ef90>
    378c:	strcs	r9, [r0, #-3078]	; 0xfffff3fa
    3790:	blt	1481794 <set_scsi_pt_cdb@plt+0x147ef98>
    3794:	ldmiblt	r5, {r0, r2, r5, r9, fp, sp, lr}
    3798:	mulcc	r1, r8, r8
    379c:	mulcs	r4, r8, r8
    37a0:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
    37a4:	blcs	1923b0 <set_scsi_pt_cdb@plt+0x18fbb4>
    37a8:	strhi	pc, [r3], #512	; 0x200
    37ac:			; <UNDEFINED> instruction: 0xf013e8df
    37b0:	rscseq	r0, lr, r2, lsl #2
    37b4:	ldrshteq	r0, [r6], #10
    37b8:	ldrdeq	r0, [pc], #3	; <UNPREDICTABLE>
    37bc:			; <UNDEFINED> instruction: 0xf81800c4
    37c0:	strcc	r0, [r1], -r6
    37c4:	svc	0x0060f7fe
    37c8:	cfldr64le	mvdx4, [r8], #708	; 0x2c4
    37cc:			; <UNDEFINED> instruction: 0xf7fee7df
    37d0:	ldrmi	lr, [r0, #3764]!	; 0xeb4
    37d4:	ldrtmi	fp, [r0], r8, lsr #31
    37d8:			; <UNDEFINED> instruction: 0xf8d9e76d
    37dc:	svcge	0x00433000
    37e0:	stmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    37e4:	blvs	8950ac <set_scsi_pt_cdb@plt+0x8928b0>
    37e8:	mulhi	r0, r3, r8
    37ec:			; <UNDEFINED> instruction: 0xf7fe4479
    37f0:			; <UNDEFINED> instruction: 0xf894ef58
    37f4:			; <UNDEFINED> instruction: 0xf0080030
    37f8:			; <UNDEFINED> instruction: 0x463b011f
    37fc:			; <UNDEFINED> instruction: 0xf7fe227f
    3800:			; <UNDEFINED> instruction: 0xf8dfef68
    3804:			; <UNDEFINED> instruction: 0x463a18f0
    3808:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    380c:	rsbspl	pc, pc, r7, lsl #17
    3810:	svc	0x0046f7fe
    3814:			; <UNDEFINED> instruction: 0xf8dfe627
    3818:	ldmdane	fp!, {r5, r6, r7, fp, ip}
    381c:	movwcc	r9, #6664	; 0x1a08
    3820:	ldmeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3824:	andcc	r4, r1, #2030043136	; 0x79000000
    3828:	ldrbtmi	r3, [r8], #-292	; 0xfffffedc
    382c:			; <UNDEFINED> instruction: 0xf7fe9c0c
    3830:	ldr	lr, [sp], #3724	; 0xe8c
    3834:	stmiane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3838:			; <UNDEFINED> instruction: 0xf8df9b08
    383c:	ldrbtmi	r0, [r9], #-2248	; 0xfffff738
    3840:	movwcc	r9, #6663	; 0x1a07
    3844:	ldrbtmi	r3, [r8], #-292	; 0xfffffedc
    3848:			; <UNDEFINED> instruction: 0xf7fe9c0c
    384c:	str	lr, [pc], #3710	; 3854 <set_scsi_pt_cdb@plt+0x1058>
    3850:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3854:	blvs	8af568 <set_scsi_pt_cdb@plt+0x8acd6c>
    3858:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    385c:	svc	0x0020f7fe
    3860:	mlaseq	r0, r4, r8, pc	; <UNPREDICTABLE>
    3864:	ldrtmi	r4, [fp], -r1, asr #12
    3868:			; <UNDEFINED> instruction: 0xf7fe227f
    386c:			; <UNDEFINED> instruction: 0xf8dfef32
    3870:			; <UNDEFINED> instruction: 0x463a189c
    3874:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3878:	rsbshi	pc, pc, r7, lsl #17
    387c:	svc	0x0010f7fe
    3880:	strbmi	lr, [r6], -r0, asr #14
    3884:			; <UNDEFINED> instruction: 0xf8dfe712
    3888:	strtmi	r0, [sl], -r8, lsl #17
    388c:	ldrbtmi	r6, [r8], #-3105	; 0xfffff3df
    3890:	mrc	7, 2, APSR_nzcv, cr10, cr14, {7}
    3894:	stmiblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3898:			; <UNDEFINED> instruction: 0xf8df9b0d
    389c:	bls	209a84 <set_scsi_pt_cdb@plt+0x207288>
    38a0:	movweq	lr, #15275	; 0x3bab
    38a4:	ldmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    38a8:	movwcc	r4, #5241	; 0x1479
    38ac:			; <UNDEFINED> instruction: 0x31243201
    38b0:	cfstrsls	mvf4, [ip], {120}	; 0x78
    38b4:	mcr	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    38b8:			; <UNDEFINED> instruction: 0xf8dfe45a
    38bc:			; <UNDEFINED> instruction: 0xf8df1860
    38c0:	ldrbtmi	r0, [r9], #-2144	; 0xfffff7a0
    38c4:	teqcc	r0, r8, ror r4
    38c8:	mrc	7, 1, APSR_nzcv, cr14, cr14, {7}
    38cc:			; <UNDEFINED> instruction: 0xf7fe200c
    38d0:	strmi	lr, [r5], -r6, lsl #30
    38d4:	stmiblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    38d8:	stmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    38dc:	stmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    38e0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    38e4:	cdp	7, 1, cr14, cr8, cr15, {7}
    38e8:	bge	a8a130 <set_scsi_pt_cdb@plt+0xa87934>
    38ec:			; <UNDEFINED> instruction: 0xf0024638
    38f0:	ldr	pc, [r1, #-2959]	; 0xfffff471
    38f4:			; <UNDEFINED> instruction: 0xf43f2d01
    38f8:	stccs	13, cr10, [r2, #-60]	; 0xffffffc4
    38fc:	andshi	pc, r5, #0
    3900:			; <UNDEFINED> instruction: 0xf6bf2d00
    3904:	rsbmi	sl, r8, #576	; 0x240
    3908:	mcr	7, 7, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    390c:	str	r4, [r3, #-1541]	; 0xfffff9fb
    3910:	andcs	r9, r1, r7, lsl #26
    3914:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3918:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    391c:	mcr	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3920:	bcs	fe43f188 <set_scsi_pt_cdb@plt+0xfe43c98c>
    3924:			; <UNDEFINED> instruction: 0xf67f4295
    3928:			; <UNDEFINED> instruction: 0xf8dfaced
    392c:	stmdbls	r7, {r2, fp}
    3930:			; <UNDEFINED> instruction: 0xf7fe4478
    3934:	strbt	lr, [r5], #3594	; 0xe0a
    3938:	ubfxcs	pc, pc, #17, #25
    393c:			; <UNDEFINED> instruction: 0xf8df447a
    3940:	strdcs	r1, [r1], -r8
    3944:			; <UNDEFINED> instruction: 0xf7fe4479
    3948:			; <UNDEFINED> instruction: 0xf7ffeeac
    394c:			; <UNDEFINED> instruction: 0xf8dfb974
    3950:	ldrbtmi	r2, [sl], #-2028	; 0xfffff814
    3954:			; <UNDEFINED> instruction: 0xf8dfe7f3
    3958:	ldrbtmi	r2, [sl], #-2024	; 0xfffff818
    395c:	ubfxne	pc, pc, #17, #5
    3960:			; <UNDEFINED> instruction: 0xf8df2001
    3964:	strcs	r9, [r0], -r4, ror #15
    3968:	ubfxhi	pc, pc, #17, #1
    396c:			; <UNDEFINED> instruction: 0xf7fe4479
    3970:	ldrbtmi	lr, [r9], #3736	; 0xe98
    3974:	strd	r4, [r8], -r8
    3978:	ldrdcc	pc, [r0], -r9
    397c:	strbmi	r2, [r1], -r1
    3980:	strmi	r4, [r6], #-1075	; 0xfffffbcd
    3984:			; <UNDEFINED> instruction: 0xf7fe799a
    3988:	adcsmi	lr, r7, #140, 28	; 0x8c0
    398c:			; <UNDEFINED> instruction: 0xf8dfdcf4
    3990:	ldrbtmi	r0, [r8], #-1984	; 0xfffff840
    3994:	mrc	7, 0, APSR_nzcv, cr6, cr14, {7}
    3998:	stmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    399c:	sbfxcs	pc, pc, #17, #21
    39a0:			; <UNDEFINED> instruction: 0xe7cc447a
    39a4:	sbfxcs	pc, pc, #17, #17
    39a8:			; <UNDEFINED> instruction: 0xe7d7447a
    39ac:	sbfxcs	pc, pc, #17, #13
    39b0:			; <UNDEFINED> instruction: 0xe7c4447a
    39b4:	sbfxcs	pc, pc, #17, #9
    39b8:			; <UNDEFINED> instruction: 0xe7c0447a
    39bc:			; <UNDEFINED> instruction: 0xf04f250f
    39c0:			; <UNDEFINED> instruction: 0xf7ff3bff
    39c4:			; <UNDEFINED> instruction: 0xf8dfb938
    39c8:			; <UNDEFINED> instruction: 0x4641079c
    39cc:	ldrbtmi	r2, [r8], #-1379	; 0xfffffa9d
    39d0:	ldc	7, cr15, [sl, #1016]!	; 0x3f8
    39d4:	stmdblt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    39d8:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    39dc:	rscscs	r4, ip, r9, lsl r6
    39e0:	strbmi	r9, [r2], -r7, lsl #6
    39e4:	mcr	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    39e8:	strmi	r9, [r6], -r7, lsl #22
    39ec:			; <UNDEFINED> instruction: 0xf0002800
    39f0:			; <UNDEFINED> instruction: 0xf10d8354
    39f4:	ldrmi	r0, [sl], -r0, asr #20
    39f8:			; <UNDEFINED> instruction: 0xf04f4601
    39fc:			; <UNDEFINED> instruction: 0x465833ff
    3a00:			; <UNDEFINED> instruction: 0xf8cd9700
    3a04:			; <UNDEFINED> instruction: 0xf002a004
    3a08:	stmdacs	r0, {r0, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    3a0c:	teqhi	sl, #64	; 0x40	; <UNPREDICTABLE>
    3a10:	ldrdne	pc, [r0], -sl
    3a14:	addcs	r4, r0, #61865984	; 0x3b00000
    3a18:			; <UNDEFINED> instruction: 0xf0004630
    3a1c:	stmdacs	r0, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    3a20:			; <UNDEFINED> instruction: 0xf04fd06f
    3a24:	addcs	r3, r0, #-67108861	; 0xfc000003
    3a28:			; <UNDEFINED> instruction: 0x46316033
    3a2c:			; <UNDEFINED> instruction: 0xf8cd4658
    3a30:	strls	sl, [r0, -r4]
    3a34:	stc2	0, cr15, [r6, #8]
    3a38:	stmdacs	r0, {r0, r7, r9, sl, lr}
    3a3c:	msrhi	CPSR_x, #64	; 0x40
    3a40:	ldrdcs	pc, [r0], -sl
    3a44:	vpmax.u8	d18, d0, d3
    3a48:	svcne	0x0013831d
    3a4c:	orreq	pc, r0, ip, asr #4
    3a50:	svclt	0x00a8428b
    3a54:	bcs	115288 <set_scsi_pt_cdb@plt+0x112a8c>
    3a58:	andcc	pc, r0, sl, asr #17
    3a5c:	svccs	0x0002d125
    3a60:			; <UNDEFINED> instruction: 0xf8d8dc19
    3a64:	mrslt	r3, (UNDEF: 67)
    3a68:	stmdbeq	r1!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    3a6c:			; <UNDEFINED> instruction: 0xf7fe4618
    3a70:			; <UNDEFINED> instruction: 0xf1b9ed34
    3a74:			; <UNDEFINED> instruction: 0xf43f0f00
    3a78:			; <UNDEFINED> instruction: 0xf8dfae36
    3a7c:	andcs	r3, r0, #236, 12	; 0xec00000
    3a80:	andsvc	r4, sl, fp, ror r4
    3a84:			; <UNDEFINED> instruction: 0xf8dfe62f
    3a88:	strcs	r0, [pc, #-1764]	; 33ac <set_scsi_pt_cdb@plt+0xbb0>
    3a8c:			; <UNDEFINED> instruction: 0xf7fe4478
    3a90:			; <UNDEFINED> instruction: 0xf7ffed74
    3a94:			; <UNDEFINED> instruction: 0xf8dfb8d0
    3a98:			; <UNDEFINED> instruction: 0xf8df16d8
    3a9c:	ldrbtmi	r0, [r9], #-1752	; 0xfffff928
    3aa0:	ldrbtmi	r3, [r8], #-324	; 0xfffffebc
    3aa4:	ldcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    3aa8:	ldclne	7, cr14, [r2], #876	; 0x36c
    3aac:			; <UNDEFINED> instruction: 0x66c8f8df
    3ab0:	andshi	pc, ip, sp, asr #17
    3ab4:	strtmi	r4, [r8], r2, lsl #13
    3ab8:	ldrbtmi	r9, [lr], #-1032	; 0xfffffbf8
    3abc:			; <UNDEFINED> instruction: 0x4614461d
    3ac0:			; <UNDEFINED> instruction: 0xf814e00f
    3ac4:	cmnlt	r7, r1, lsl #30
    3ac8:	ldc	7, cr15, [sl, #1016]	; 0x3f8
    3acc:	beq	7fefc <set_scsi_pt_cdb@plt+0x7d700>
    3ad0:			; <UNDEFINED> instruction: 0xf8326802
    3ad4:			; <UNDEFINED> instruction: 0xf4122017
    3ad8:	svclt	0x00084f80
    3adc:			; <UNDEFINED> instruction: 0xf8062720
    3ae0:	ldrbmi	r7, [r5, #-2817]	; 0xfffff4ff
    3ae4:	strbmi	sp, [r5], -sp, ror #3
    3ae8:	strhi	lr, [r7], #-2525	; 0xfffff623
    3aec:	pkhtbcs	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    3af0:			; <UNDEFINED> instruction: 0xf8d82100
    3af4:	ldrbtmi	r3, [sl], #-0
    3af8:	andne	pc, r2, sl, lsl #16
    3afc:			; <UNDEFINED> instruction: 0xd1b52b00
    3b00:	strdcs	lr, [r1], -r1	; <UNPREDICTABLE>
    3b04:	stcl	7, cr15, [sl, #1016]!	; 0x3f8
    3b08:	ldrdcc	pc, [r0], -r8
    3b0c:	blcs	15518 <set_scsi_pt_cdb@plt+0x12d1c>
    3b10:	str	sp, [lr, ip, lsr #3]!
    3b14:			; <UNDEFINED> instruction: 0xf8dfab37
    3b18:	movwls	r2, #30312	; 0x7668
    3b1c:	teqcs	r0, #24, 12	; 0x1800000
    3b20:	tstls	r1, sl, ror r4
    3b24:	ldrmi	r9, [r9], -r0, lsl #4
    3b28:			; <UNDEFINED> instruction: 0xf7fe2201
    3b2c:			; <UNDEFINED> instruction: 0xe613ee5c
    3b30:	blcc	fffffc74 <set_scsi_pt_cdb@plt+0xffffd478>
    3b34:	ldmdalt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3b38:			; <UNDEFINED> instruction: 0x1648f8df
    3b3c:	stcvs	0, cr2, [r2], #-4
    3b40:	stmibvs	r5!, {r0, r3, r4, r5, r6, sl, lr}^
    3b44:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    3b48:			; <UNDEFINED> instruction: 0x163cf8df
    3b4c:	andseq	pc, r8, #-1073741823	; 0xc0000001
    3b50:	ldrbtmi	r2, [r9], #-1
    3b54:	stc	7, cr15, [r4, #1016]!	; 0x3f8
    3b58:			; <UNDEFINED> instruction: 0x1630f8df
    3b5c:	andcs	r1, r1, sl, lsr sp
    3b60:			; <UNDEFINED> instruction: 0xf7fe4479
    3b64:			; <UNDEFINED> instruction: 0xf8dfed9e
    3b68:			; <UNDEFINED> instruction: 0xf1071628
    3b6c:	andcs	r0, r1, r0, asr #4
    3b70:			; <UNDEFINED> instruction: 0xf7fe4479
    3b74:			; <UNDEFINED> instruction: 0xf8d7ed96
    3b78:			; <UNDEFINED> instruction: 0xf8df9050
    3b7c:	andcs	r1, r1, r8, lsl r6
    3b80:	bcs	200aac <set_scsi_pt_cdb@plt+0x1fe2b0>
    3b84:	andsmi	lr, r9, #323584	; 0x4f000
    3b88:			; <UNDEFINED> instruction: 0x46534479
    3b8c:			; <UNDEFINED> instruction: 0xf7fe9208
    3b90:	bls	23f1b8 <set_scsi_pt_cdb@plt+0x23c9bc>
    3b94:	stmdale	r8, {r0, r9, fp, sp}
    3b98:	svceq	0x0002f1ba
    3b9c:	andeq	pc, r1, #2
    3ba0:	sbchi	pc, r6, r0, asr #4
    3ba4:			; <UNDEFINED> instruction: 0xf0002a00
    3ba8:	blx	17e3ebc <set_scsi_pt_cdb@plt+0x17e16c0>
    3bac:			; <UNDEFINED> instruction: 0xf8dff989
    3bb0:	strbmi	r1, [sl], -r8, ror #11
    3bb4:	ldrbtmi	r2, [r9], #-1
    3bb8:	ldcl	7, cr15, [r2, #-1016]!	; 0xfffffc08
    3bbc:			; <UNDEFINED> instruction: 0x9100f8b7
    3bc0:	movweq	pc, #33737	; 0x83c9	; <UNPREDICTABLE>
    3bc4:			; <UNDEFINED> instruction: 0xf0002b00
    3bc8:			; <UNDEFINED> instruction: 0xf8df8258
    3bcc:	ldrbtmi	r0, [r8], #-1488	; 0xfffffa30
    3bd0:	ldcl	7, cr15, [r8], #1016	; 0x3f8
    3bd4:	svcvc	0x0080f419
    3bd8:	subhi	pc, sl, #64	; 0x40
    3bdc:	svceq	0x0080f019
    3be0:	subhi	pc, r1, #64	; 0x40
    3be4:	svceq	0x0040f019
    3be8:	eorshi	pc, r8, #64	; 0x40
    3bec:	svceq	0x0020f019
    3bf0:	eorhi	pc, pc, #64	; 0x40
    3bf4:	svceq	0x0010f019
    3bf8:	eorhi	pc, r6, #64	; 0x40
    3bfc:	svceq	0x0008f019
    3c00:	andshi	pc, sp, #64	; 0x40
    3c04:	svceq	0x0004f019
    3c08:	andshi	pc, r4, #64	; 0x40
    3c0c:	svceq	0x0002f019
    3c10:	andhi	pc, fp, #64	; 0x40
    3c14:	svceq	0x0001f019
    3c18:	andhi	pc, r2, #64	; 0x40
    3c1c:			; <UNDEFINED> instruction: 0x9100f8b7
    3c20:	svceq	0x007ff019
    3c24:	mvnshi	pc, r0
    3c28:	ldrbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3c2c:			; <UNDEFINED> instruction: 0xf7fe4478
    3c30:			; <UNDEFINED> instruction: 0xf019ecca
    3c34:			; <UNDEFINED> instruction: 0xf0400f40
    3c38:			; <UNDEFINED> instruction: 0xf01981e9
    3c3c:			; <UNDEFINED> instruction: 0xf0400f20
    3c40:			; <UNDEFINED> instruction: 0xf01981e0
    3c44:			; <UNDEFINED> instruction: 0xf0400f10
    3c48:			; <UNDEFINED> instruction: 0xf01981d7
    3c4c:			; <UNDEFINED> instruction: 0xf0400f08
    3c50:			; <UNDEFINED> instruction: 0xf01981ce
    3c54:			; <UNDEFINED> instruction: 0xf0400f04
    3c58:			; <UNDEFINED> instruction: 0xf01981c5
    3c5c:			; <UNDEFINED> instruction: 0xf0400f02
    3c60:			; <UNDEFINED> instruction: 0xf01981bc
    3c64:			; <UNDEFINED> instruction: 0xf0400f01
    3c68:			; <UNDEFINED> instruction: 0xf8df81b3
    3c6c:	andcs	r1, r1, r8, lsr r5
    3c70:			; <UNDEFINED> instruction: 0xf107887b
    3c74:	ldmdahi	sl!, {r4, r5, r6, r8, fp}
    3c78:			; <UNDEFINED> instruction: 0xf7fe4479
    3c7c:			; <UNDEFINED> instruction: 0xf897ed12
    3c80:			; <UNDEFINED> instruction: 0xf8b7204b
    3c84:	andcs	r3, r1, r9, asr #32
    3c88:	ldrne	pc, [ip, #-2271]	; 0xfffff721
    3c8c:	andmi	lr, r2, #274432	; 0x43000
    3c90:			; <UNDEFINED> instruction: 0xf7fe4479
    3c94:	strbmi	lr, [r8], -r6, lsl #26
    3c98:			; <UNDEFINED> instruction: 0xf7fe2110
    3c9c:	stmdacs	r0, {r7, r8, sl, fp, sp, lr, pc}
    3ca0:	cmnhi	r4, r0	; <UNPREDICTABLE>
    3ca4:			; <UNDEFINED> instruction: 0xf0402d00
    3ca8:			; <UNDEFINED> instruction: 0xf8df813f
    3cac:	andcs	r1, r1, r0, lsl #10
    3cb0:	strhcs	pc, [lr], #-135	; 0xffffff79	; <UNPREDICTABLE>
    3cb4:			; <UNDEFINED> instruction: 0xf7fe4479
    3cb8:			; <UNDEFINED> instruction: 0xf8dfecf4
    3cbc:	strdcs	r1, [r1], -r4
    3cc0:	bcs	fe43f528 <set_scsi_pt_cdb@plt+0xfe43cd2c>
    3cc4:			; <UNDEFINED> instruction: 0xf7fe4479
    3cc8:			; <UNDEFINED> instruction: 0xf8d7ecec
    3ccc:			; <UNDEFINED> instruction: 0xf8d70118
    3cd0:	blge	408148 <set_scsi_pt_cdb@plt+0x40594c>
    3cd4:	movwgt	r4, #13980	; 0x369c
    3cd8:	ldrdeq	pc, [r0, -r7]!
    3cdc:	ldrdne	pc, [r4, -r7]!
    3ce0:	tstcs	r0, #3620864	; 0x374000
    3ce4:	andeq	lr, r3, ip, lsr #17
    3ce8:			; <UNDEFINED> instruction: 0x0110e9dd
    3cec:	cmnle	sl, r1, lsl #6
    3cf0:	tsteq	r3, r2, asr sl
    3cf4:			; <UNDEFINED> instruction: 0xf8dfd160
    3cf8:			; <UNDEFINED> instruction: 0x200114bc
    3cfc:	umaalls	pc, sp, r7, r8	; <UNPREDICTABLE>
    3d00:			; <UNDEFINED> instruction: 0xf7fe4479
    3d04:			; <UNDEFINED> instruction: 0xf1b9ecce
    3d08:	andsle	r0, lr, r0, lsl #30
    3d0c:	strtne	pc, [r8], #2271	; 0x8df
    3d10:	blx	bd1c <set_scsi_pt_cdb@plt+0x9520>
    3d14:	ldrbtmi	pc, [r9], #-521	; 0xfffffdf7	; <UNPREDICTABLE>
    3d18:	stcl	7, cr15, [r2], {254}	; 0xfe
    3d1c:	cmple	r8, r0, lsl #26
    3d20:	biclt	r7, r3, r3, ror #18
    3d24:			; <UNDEFINED> instruction: 0xf7ff2500
    3d28:	strcs	fp, [r1, #-2807]!	; 0xfffff509
    3d2c:	blt	ffd41d30 <set_scsi_pt_cdb@plt+0xffd3f534>
    3d30:	ldmibeq	pc!, {r0, r3, r4, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3d34:	andcs	fp, r0, #8, 30
    3d38:			; <UNDEFINED> instruction: 0xf1bab11a
    3d3c:			; <UNDEFINED> instruction: 0xf43f0f02
    3d40:	andcs	sl, sl, r6, lsr pc
    3d44:	stc	7, cr15, [r0], #1016	; 0x3f8
    3d48:			; <UNDEFINED> instruction: 0xf8dfe738
    3d4c:	ldrbtmi	r0, [r8], #-1136	; 0xfffffb90
    3d50:	ldc	7, cr15, [r8], #-1016	; 0xfffffc08
    3d54:	blls	1fdce4 <set_scsi_pt_cdb@plt+0x1fb4e8>
    3d58:			; <UNDEFINED> instruction: 0xf47f2b00
    3d5c:			; <UNDEFINED> instruction: 0xf8dfaacd
    3d60:	strbmi	sl, [r3], -r0, ror #8
    3d64:	bpl	fe43f5cc <set_scsi_pt_cdb@plt+0xfe43cdd0>
    3d68:	ldrbtmi	r4, [sl], #1720	; 0x6b8
    3d6c:			; <UNDEFINED> instruction: 0xf04f465f
    3d70:	ldrmi	r0, [fp], r1, lsl #18
    3d74:	bvs	8fbdec <set_scsi_pt_cdb@plt+0x8f95f0>
    3d78:	stmibvs	r3!, {r0, r1, r4, r8, ip, sp, pc}
    3d7c:			; <UNDEFINED> instruction: 0xdc052b02
    3d80:	strbmi	r4, [sl], -fp, lsr #12
    3d84:	andcs	r4, r1, r1, asr r6
    3d88:	stc	7, cr15, [sl], {254}	; 0xfe
    3d8c:	bhi	3f3c8 <set_scsi_pt_cdb@plt+0x3cbcc>
    3d90:	ldrbmi	r4, [sl], -r3, asr #12
    3d94:	ldrtmi	r4, [r0], -r9, asr #12
    3d98:			; <UNDEFINED> instruction: 0xf0029401
    3d9c:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, fp, ip, sp, lr, pc}
    3da0:	adcshi	pc, r8, r0, asr #32
    3da4:	stmibvs	r3!, {r1, r5, r9, fp, sp, lr}
    3da8:	tstle	r3, r3, lsl r3
    3dac:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    3db0:	rscle	r4, r0, #322961408	; 0x13400000
    3db4:			; <UNDEFINED> instruction: 0xe7b546bb
    3db8:	strne	pc, [r8], #-2271	; 0xfffff721
    3dbc:	ldrbtmi	r2, [r9], #-1
    3dc0:	stcl	7, cr15, [lr], #-1016	; 0xfffffc08
    3dc4:			; <UNDEFINED> instruction: 0xf8dfe797
    3dc8:	ldrbtmi	r0, [r8], #-1024	; 0xfffffc00
    3dcc:	bl	ffec1dcc <set_scsi_pt_cdb@plt+0xffebf5d0>
    3dd0:	ldmmi	lr!, {r0, r4, r7, r8, r9, sl, sp, lr, pc}^
    3dd4:	bvs	43f600 <set_scsi_pt_cdb@plt+0x43ce04>
    3dd8:	stmibmi	sp, {r2, r3, r6, r9, sl, ip, sp, lr, pc}^
    3ddc:	ldrbpl	pc, [r3, #1604]	; 0x644	; <UNPREDICTABLE>
    3de0:			; <UNDEFINED> instruction: 0xf6cc4478
    3de4:			; <UNDEFINED> instruction: 0xf7fe49cc
    3de8:			; <UNDEFINED> instruction: 0xf897ebee
    3dec:	vaddw.s8	<illegal reg q9.5>, <illegal reg q0.5>, d7
    3df0:			; <UNDEFINED> instruction: 0xf5070562
    3df4:	movwcc	r6, #6656	; 0x1a00
    3df8:	movwcs	r9, #776	; 0x308
    3dfc:	eorlt	pc, r4, sp, asr #17
    3e00:	strls	r4, [sl], #-1566	; 0xfffff9e2
    3e04:	ldclmi	0, cr14, [r2], #340	; 0x154
    3e08:	ldmibmi	r2!, {r2, r3, r4, r5, r6, sl, lr}^
    3e0c:	andcs	r4, r1, r2, lsr r6
    3e10:	ldrbtmi	r9, [r9], #-779	; 0xfffffcf5
    3e14:	mcrr	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    3e18:	vqdmulh.s<illegal width 8>	d25, d2, d11
    3e1c:	addsmi	r7, r3, #-268435456	; 0xf0000000
    3e20:	ldrmi	sp, [r8], -r7, ror #16
    3e24:			; <UNDEFINED> instruction: 0xf005210a
    3e28:			; <UNDEFINED> instruction: 0x465afcd9
    3e2c:	strls	r2, [r0], #-1
    3e30:	stmibmi	r9!, {r0, r1, r3, r9, sl, lr}^
    3e34:			; <UNDEFINED> instruction: 0xf7fe4479
    3e38:			; <UNDEFINED> instruction: 0xf8daec34
    3e3c:	bcs	be54 <set_scsi_pt_cdb@plt+0x9658>
    3e40:	stmibmi	r6!, {r0, r4, r6, r8, ip, lr, pc}^
    3e44:	ldrbtmi	r2, [r9], #-1
    3e48:	stc	7, cr15, [sl], #-1016	; 0xfffffc08
    3e4c:	ldrdcs	pc, [r8], -sl
    3e50:	cmple	r2, r0, lsl #20
    3e54:	andcs	r4, r1, r2, ror #19
    3e58:			; <UNDEFINED> instruction: 0xf7fe4479
    3e5c:			; <UNDEFINED> instruction: 0xf89aec22
    3e60:	andcs	r2, r1, ip
    3e64:	strmi	r4, [r6], #-2527	; 0xfffff621
    3e68:	andseq	pc, pc, #2
    3e6c:	beq	84029c <set_scsi_pt_cdb@plt+0x83daa0>
    3e70:			; <UNDEFINED> instruction: 0xf7fe4479
    3e74:			; <UNDEFINED> instruction: 0xf81aec16
    3e78:	ldmibmi	fp, {r0, r1, r4, sl, fp, sp}^
    3e7c:			; <UNDEFINED> instruction: 0xf0022001
    3e80:	ldrbtmi	r0, [r9], #-543	; 0xfffffde1
    3e84:	stc	7, cr15, [ip], {254}	; 0xfe
    3e88:	ldccs	8, cr15, [r2], {26}
    3e8c:	ldrdcs	r4, [r1], -r7
    3e90:	andseq	pc, pc, #2
    3e94:			; <UNDEFINED> instruction: 0xf7fe4479
    3e98:			; <UNDEFINED> instruction: 0xf81aec04
    3e9c:	ldmibmi	r4, {r0, r4, sl, fp, sp}^
    3ea0:			; <UNDEFINED> instruction: 0xf0022001
    3ea4:	ldrbtmi	r0, [r9], #-543	; 0xfffffde1
    3ea8:	bl	ffec1ea8 <set_scsi_pt_cdb@plt+0xffebf6ac>
    3eac:	adcsmi	r9, r3, #8, 22	; 0x2000
    3eb0:			; <UNDEFINED> instruction: 0xf89ad934
    3eb4:			; <UNDEFINED> instruction: 0xf8ba2003
    3eb8:			; <UNDEFINED> instruction: 0xf0123000
    3ebc:	svclt	0x00140f01
    3ec0:	cmncs	r4, r1, lsl #2
    3ec4:	vqrdmulh.s<illegal width 8>	d15, d3, d1
    3ec8:	blx	fe8c5d1a <set_scsi_pt_cdb@plt+0xfe8c351e>
    3ecc:	b	13c42f8 <set_scsi_pt_cdb@plt+0x13c1afc>
    3ed0:	ldrle	r0, [r8, #3025]	; 0xbd1
    3ed4:	ldrbtmi	r4, [ip], #-3271	; 0xfffff339
    3ed8:	stmibmi	r7, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    3edc:	ldrbtmi	r2, [r9], #-1
    3ee0:	bl	ff7c1ee0 <set_scsi_pt_cdb@plt+0xff7bf6e4>
    3ee4:	stmibmi	r5, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    3ee8:	ldrbtmi	r2, [r9], #-1
    3eec:	bl	ff641eec <set_scsi_pt_cdb@plt+0xff63f6f0>
    3ef0:	ldrbmi	lr, [r8], -ip, lsr #15
    3ef4:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    3ef8:	blx	63ff16 <set_scsi_pt_cdb@plt+0x63d71a>
    3efc:			; <UNDEFINED> instruction: 0xbc05fbab
    3f00:	andcs	r9, r1, r0, lsl #8
    3f04:	addsne	lr, ip, #323584	; 0x4f000
    3f08:	ldmibmi	sp!, {r0, r1, r3, r9, sl, lr}
    3f0c:			; <UNDEFINED> instruction: 0xf7fe4479
    3f10:	ldr	lr, [r2, r8, asr #23]
    3f14:			; <UNDEFINED> instruction: 0x460546bb
    3f18:	ldmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f1c:	bvs	43f788 <set_scsi_pt_cdb@plt+0x43cf8c>
    3f20:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    3f24:	ldrbt	r9, [fp], sl, lsl #24
    3f28:	ldrbtmi	r4, [r8], #-2230	; 0xfffff74a
    3f2c:	bl	12c1f2c <set_scsi_pt_cdb@plt+0x12bf730>
    3f30:			; <UNDEFINED> instruction: 0xf8b749b5
    3f34:	andcs	r2, r1, lr, asr #32
    3f38:			; <UNDEFINED> instruction: 0xf7fe4479
    3f3c:	ldmmi	r3!, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    3f40:			; <UNDEFINED> instruction: 0xf7fe4478
    3f44:			; <UNDEFINED> instruction: 0xf897eb40
    3f48:	ldmibmi	r1!, {r0, r2, r3, r4, r5, r6, r7, sp}
    3f4c:	vaddl.u8	q9, d2, d1
    3f50:	ldrbtmi	r0, [r9], #-576	; 0xfffffdc0
    3f54:	bl	fe941f54 <set_scsi_pt_cdb@plt+0xfe93f758>
    3f58:	smlalscs	pc, sp, r7, r8	; <UNPREDICTABLE>
    3f5c:	andcs	r4, r1, sp, lsr #19
    3f60:	ldrbtmi	r4, [r9], #-2
    3f64:	bl	fe741f64 <set_scsi_pt_cdb@plt+0xfe73f768>
    3f68:	smlalscs	pc, pc, r7, r8	; <UNPREDICTABLE>
    3f6c:	andcs	r4, r1, sl, lsr #19
    3f70:	subeq	pc, r0, #134217731	; 0x8000003
    3f74:			; <UNDEFINED> instruction: 0xf7fe4479
    3f78:			; <UNDEFINED> instruction: 0xf897eb94
    3f7c:	stmibmi	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, sp}
    3f80:	andmi	r2, r2, r1
    3f84:			; <UNDEFINED> instruction: 0xf7fe4479
    3f88:	ldr	lr, [r6], ip, lsl #23
    3f8c:	andcs	r4, r1, r4, lsr #19
    3f90:			; <UNDEFINED> instruction: 0x2070f897
    3f94:	beq	20003b8 <set_scsi_pt_cdb@plt+0x1ffdbbc>
    3f98:			; <UNDEFINED> instruction: 0xf7fe4479
    3f9c:	stmibmi	r1!, {r1, r7, r8, r9, fp, sp, lr, pc}
    3fa0:			; <UNDEFINED> instruction: 0xf8194479
    3fa4:	andcs	r2, r1, r1, lsl #30
    3fa8:			; <UNDEFINED> instruction: 0xf7fe9108
    3fac:	ldrbmi	lr, [r1, #2938]	; 0xb7a
    3fb0:	mvnsle	r9, r8, lsl #18
    3fb4:			; <UNDEFINED> instruction: 0xf7fe200a
    3fb8:	ldmibmi	fp, {r3, r5, r6, r8, r9, fp, sp, lr, pc}
    3fbc:	strhcs	pc, [lr], #-135	; 0xffffff79	; <UNPREDICTABLE>
    3fc0:	ldrbtmi	r2, [r9], #-1
    3fc4:	bl	1b41fc4 <set_scsi_pt_cdb@plt+0x1b3f7c8>
    3fc8:			; <UNDEFINED> instruction: 0xf43f2d00
    3fcc:			; <UNDEFINED> instruction: 0xe7b6ae76
    3fd0:	ldrbtmi	r4, [r8], #-2198	; 0xfffff76a
    3fd4:	b	ffdc1fd4 <set_scsi_pt_cdb@plt+0xffdbf7d8>
    3fd8:	ldmmi	r5, {r0, r1, r2, r6, r9, sl, sp, lr, pc}
    3fdc:			; <UNDEFINED> instruction: 0xf7fe4478
    3fe0:			; <UNDEFINED> instruction: 0xe63eeaf2
    3fe4:	ldrbtmi	r4, [r8], #-2195	; 0xfffff76d
    3fe8:	b	ffb41fe8 <set_scsi_pt_cdb@plt+0xffb3f7ec>
    3fec:	ldmmi	r2, {r0, r2, r4, r5, r9, sl, sp, lr, pc}
    3ff0:			; <UNDEFINED> instruction: 0xf7fe4478
    3ff4:	strt	lr, [ip], -r8, ror #21
    3ff8:	ldrbtmi	r4, [r8], #-2192	; 0xfffff770
    3ffc:	b	ff8c1ffc <set_scsi_pt_cdb@plt+0xff8bf800>
    4000:	stmmi	pc, {r0, r1, r5, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    4004:			; <UNDEFINED> instruction: 0xf7fe4478
    4008:			; <UNDEFINED> instruction: 0xe61aeade
    400c:	ldrbtmi	r4, [r8], #-2189	; 0xfffff773
    4010:	b	ff642010 <set_scsi_pt_cdb@plt+0xff63f814>
    4014:	stmmi	ip, {r0, r4, r9, sl, sp, lr, pc}
    4018:			; <UNDEFINED> instruction: 0xf7fe4478
    401c:			; <UNDEFINED> instruction: 0xe624ead4
    4020:	ldrbtmi	r4, [r8], #-2186	; 0xfffff776
    4024:	b	ff3c2024 <set_scsi_pt_cdb@plt+0xff3bf828>
    4028:	stmmi	r9, {r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    402c:			; <UNDEFINED> instruction: 0xf7fe4478
    4030:	strb	lr, [pc, #2762]!	; 4b02 <set_scsi_pt_cdb@plt+0x2306>
    4034:	ldrbtmi	r4, [r8], #-2183	; 0xfffff779
    4038:	b	ff142038 <set_scsi_pt_cdb@plt+0xff13f83c>
    403c:	stmmi	r6, {r1, r2, r5, r6, r7, r8, sl, sp, lr, pc}
    4040:			; <UNDEFINED> instruction: 0xf7fe4478
    4044:	ldrb	lr, [sp, #2752]	; 0xac0
    4048:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
    404c:	b	feec204c <set_scsi_pt_cdb@plt+0xfeebf850>
    4050:	stmmi	r3, {r2, r4, r6, r7, r8, sl, sp, lr, pc}
    4054:			; <UNDEFINED> instruction: 0xf7fe4478
    4058:	strb	lr, [fp, #2742]	; 0xab6
    405c:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
    4060:	b	fec42060 <set_scsi_pt_cdb@plt+0xfec3f864>
    4064:	stmmi	r0, {r1, r6, r7, r8, sl, sp, lr, pc}
    4068:			; <UNDEFINED> instruction: 0xf7fe4478
    406c:	ldr	lr, [r9, #2732]!	; 0xaac
    4070:	ldrbtmi	r4, [r8], #-2174	; 0xfffff782
    4074:	b	fe9c2074 <set_scsi_pt_cdb@plt+0xfe9bf878>
    4078:	ldmdami	sp!, {r4, r5, r7, r8, sl, sp, lr, pc}^
    407c:			; <UNDEFINED> instruction: 0xf7fe4478
    4080:	strb	lr, [fp, #2722]	; 0xaa2
    4084:			; <UNDEFINED> instruction: 0xf77f2f02
    4088:	ldmdbmi	sl!, {r2, r3, r5, r6, r7, sl, fp, sp, pc}^
    408c:	ldrbtmi	r4, [r9], #-2170	; 0xfffff786
    4090:	ldrbtmi	r3, [r8], #-324	; 0xfffffebc
    4094:	b	1642094 <set_scsi_pt_cdb@plt+0x163f898>
    4098:	ldmdbmi	r8!, {r0, r1, r5, r6, r7, sl, sp, lr, pc}^
    409c:	ldrbtmi	r4, [r9], #-2168	; 0xfffff788
    40a0:	ldrbtmi	r3, [r8], #-324	; 0xfffffebc
    40a4:	b	14420a4 <set_scsi_pt_cdb@plt+0x143f8a8>
    40a8:			; <UNDEFINED> instruction: 0xf7fe200c
    40ac:	pkhbtmi	lr, r1, r8, lsl #22
    40b0:	ldmdblt	r2, {r0, r1, r2, r3, r4, r6, r7, sl, sp, lr, pc}
    40b4:	ldrbtmi	r4, [sl], #-2675	; 0xfffff58d
    40b8:	bmi	1cfd1c4 <set_scsi_pt_cdb@plt+0x1cfa9c8>
    40bc:	ldrt	r4, [lr], #-1146	; 0xfffffb86
    40c0:	andeq	fp, r0, r2, lsl #3
    40c4:	andeq	fp, r0, r0, ror #20
    40c8:	andeq	r1, r2, sl, ror sp
    40cc:	andeq	fp, r0, lr, lsl #16
    40d0:	andeq	r1, r2, r8, lsr #26
    40d4:	andeq	fp, r0, r2, ror #15
    40d8:	muleq	r2, r8, ip
    40dc:	andeq	fp, r0, sl, lsr #18
    40e0:	andeq	sl, r0, r6, asr #25
    40e4:	strdeq	fp, [r0], -lr
    40e8:	andeq	fp, r0, sl, lsl #16
    40ec:	andeq	fp, r0, r6, ror #16
    40f0:	andeq	fp, r0, r0, ror r8
    40f4:	andeq	fp, r0, r6, ror r8
    40f8:	andeq	ip, r0, ip, lsl #8
    40fc:	andeq	sl, r0, sl, lsr #24
    4100:	strdeq	ip, [r0], -r2
    4104:	andeq	sl, r0, r2, asr #23
    4108:	andeq	fp, r0, r2, lsl #16
    410c:	andeq	fp, r0, sl, lsl #16
    4110:	andeq	fp, r0, r6, lsl #13
    4114:	andeq	ip, r0, r8, lsl #7
    4118:	andeq	sl, r0, r0, lsr #24
    411c:	andeq	ip, r0, lr, ror #6
    4120:	andeq	sl, r0, r4, ror #29
    4124:	andeq	ip, r0, r0, asr r3
    4128:			; <UNDEFINED> instruction: 0x0000aeb2
    412c:	andeq	fp, r0, lr, lsl #9
    4130:	andeq	fp, r0, r4, lsr #9
    4134:	andeq	sl, r0, r4, asr r7
    4138:	andeq	fp, r0, r0, ror #14
    413c:	andeq	sl, r0, r6, ror r7
    4140:	strdeq	sl, [r0], -r6
    4144:	andeq	fp, r0, ip, lsl r7
    4148:	strdeq	r1, [r2], -r6
    414c:	andeq	fp, r0, r4, lsr #12
    4150:	andeq	fp, r0, lr, lsl #14
    4154:	andeq	sl, r0, r4, lsl r7
    4158:	andeq	sl, r0, ip, asr #13
    415c:	andeq	sl, r0, ip, lsr #14
    4160:	andeq	r8, r0, ip, asr r6
    4164:	andeq	fp, r0, sl, lsl #9
    4168:	strdeq	r1, [r2], -r0
    416c:	ldrdeq	sl, [r0], -ip
    4170:	muleq	r0, r2, r1
    4174:	andeq	fp, r0, sl, asr r4
    4178:			; <UNDEFINED> instruction: 0x000218b6
    417c:	andeq	r1, r2, sl, ror r8
    4180:	andeq	fp, r0, ip, asr #8
    4184:	andeq	sl, r0, r4, lsr #25
    4188:			; <UNDEFINED> instruction: 0x0000acb2
    418c:			; <UNDEFINED> instruction: 0x0000acbc
    4190:	andeq	sl, r0, r4, asr #25
    4194:	andeq	sl, r0, r8, asr #25
    4198:	andeq	sl, r0, lr, lsr #25
    419c:	muleq	r0, lr, ip
    41a0:	andeq	sl, r0, ip, lsr #27
    41a4:	andeq	sl, r0, r4, asr #28
    41a8:	andeq	sl, r0, r4, asr lr
    41ac:	andeq	sl, r0, r0, ror #28
    41b0:	andeq	sl, r0, ip, ror pc
    41b4:	andeq	sl, r0, r0, lsr #31
    41b8:	andeq	sl, r0, sl, lsr #31
    41bc:	andeq	sl, r0, lr, ror pc
    41c0:	andeq	fp, r0, lr, lsr #1
    41c4:			; <UNDEFINED> instruction: 0x0000aebe
    41c8:	muleq	r0, r2, lr
    41cc:	strdeq	sl, [r0], -r8
    41d0:	andeq	sl, r0, r8, lsr r2
    41d4:	andeq	sl, r0, r6, ror #29
    41d8:	andeq	sl, r0, r4, ror #29
    41dc:	strdeq	sl, [r0], -lr
    41e0:	andeq	sl, r0, ip, lsl #30
    41e4:	andeq	sl, r0, ip, lsl #30
    41e8:	andeq	sl, r0, r6, lsl #30
    41ec:	andeq	sl, r0, r0, lsl #30
    41f0:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    41f4:	andeq	sl, r0, r2, asr r1
    41f8:	muleq	r0, r2, lr
    41fc:	andeq	sl, r0, sl, ror #28
    4200:	andeq	sl, r0, r4, lsr #28
    4204:	andeq	sl, r0, r2, lsl #24
    4208:	ldrdeq	sl, [r0], -ip
    420c:	strdeq	sl, [r0], -ip
    4210:	andeq	sl, r0, r6, lsl ip
    4214:	andeq	sl, r0, r2, lsr #24
    4218:	andeq	sl, r0, r8, lsr ip
    421c:	andeq	sl, r0, r0, ror ip
    4220:	andeq	sl, r0, ip, ror #22
    4224:	andeq	r5, r0, r0, ror #26
    4228:	andeq	sl, r0, r2, asr fp
    422c:			; <UNDEFINED> instruction: 0x0000aaba
    4230:	muleq	r0, r8, sl
    4234:	andeq	sl, r0, r6, ror sl
    4238:	andeq	sl, r0, r8, asr sl
    423c:	andeq	sl, r0, sl, lsr #20
    4240:	andeq	sl, r0, ip, lsl #20
    4244:	andeq	sl, r0, sl, ror #19
    4248:	andeq	sl, r0, r0, lsl #21
    424c:	andeq	sl, r0, r2, ror r9
    4250:	andeq	sl, r0, r8, asr r9
    4254:	andeq	sl, r0, sl, lsr #18
    4258:	strdeq	sl, [r0], -r8
    425c:	ldrdeq	sl, [r0], -r6
    4260:	andeq	sl, r0, r0, lsr #17
    4264:	andeq	sl, r0, lr, ror #16
    4268:	andeq	sl, r0, r4, asr #16
    426c:	andeq	sl, r0, lr, lsl r8
    4270:	andeq	sl, r0, r8, lsr r9
    4274:	andeq	fp, r0, r2, lsr #23
    4278:	andeq	sl, r0, lr, asr #28
    427c:	muleq	r0, r2, fp
    4280:	andeq	sl, r0, lr, lsl lr
    4284:	andeq	r9, r0, sl, ror #31
    4288:	andeq	sl, r0, r0, lsr r0
    428c:	bleq	403d0 <set_scsi_pt_cdb@plt+0x3dbd4>
    4290:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    4294:	strbtmi	fp, [sl], -r2, lsl #24
    4298:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    429c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    42a0:	ldrmi	sl, [sl], #776	; 0x308
    42a4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    42a8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    42ac:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    42b0:			; <UNDEFINED> instruction: 0xf85a4b06
    42b4:	stmdami	r6, {r0, r1, ip, sp}
    42b8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    42bc:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42c0:	b	1fc22c0 <set_scsi_pt_cdb@plt+0x1fbfac4>
    42c4:	ldrdeq	pc, [r1], -r4
    42c8:	andeq	r0, r0, r4, lsr r1
    42cc:	andeq	r0, r0, r4, asr r1
    42d0:	andeq	r0, r0, r8, asr r1
    42d4:	ldr	r3, [pc, #20]	; 42f0 <set_scsi_pt_cdb@plt+0x1af4>
    42d8:	ldr	r2, [pc, #20]	; 42f4 <set_scsi_pt_cdb@plt+0x1af8>
    42dc:	add	r3, pc, r3
    42e0:	ldr	r2, [r3, r2]
    42e4:	cmp	r2, #0
    42e8:	bxeq	lr
    42ec:	b	25e8 <__gmon_start__@plt>
    42f0:			; <UNDEFINED> instruction: 0x0001fbb4
    42f4:	andeq	r0, r0, ip, asr #2
    42f8:	blmi	1d6318 <set_scsi_pt_cdb@plt+0x1d3b1c>
    42fc:	bmi	1d54e4 <set_scsi_pt_cdb@plt+0x1d2ce8>
    4300:	addmi	r4, r3, #2063597568	; 0x7b000000
    4304:	andle	r4, r3, sl, ror r4
    4308:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    430c:	ldrmi	fp, [r8, -r3, lsl #2]
    4310:	svclt	0x00004770
    4314:	andeq	r1, r2, r8, rrx
    4318:	andeq	r1, r2, r4, rrx
    431c:	muleq	r1, r0, fp
    4320:	andeq	r0, r0, r0, asr #2
    4324:	stmdbmi	r9, {r3, fp, lr}
    4328:	bmi	255510 <set_scsi_pt_cdb@plt+0x252d14>
    432c:	bne	255518 <set_scsi_pt_cdb@plt+0x252d1c>
    4330:	svceq	0x00cb447a
    4334:			; <UNDEFINED> instruction: 0x01a1eb03
    4338:	andle	r1, r3, r9, asr #32
    433c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4340:	ldrmi	fp, [r8, -r3, lsl #2]
    4344:	svclt	0x00004770
    4348:	andeq	r1, r2, ip, lsr r0
    434c:	andeq	r1, r2, r8, lsr r0
    4350:	andeq	pc, r1, r4, ror #22
    4354:	andeq	r0, r0, r0, ror #2
    4358:	blmi	2b1780 <set_scsi_pt_cdb@plt+0x2aef84>
    435c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    4360:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    4364:	blmi	272918 <set_scsi_pt_cdb@plt+0x27011c>
    4368:	ldrdlt	r5, [r3, -r3]!
    436c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    4370:			; <UNDEFINED> instruction: 0xf7fe6818
    4374:			; <UNDEFINED> instruction: 0xf7ffe8a0
    4378:	blmi	1c427c <set_scsi_pt_cdb@plt+0x1c1a80>
    437c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4380:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    4384:	andeq	r1, r2, r6
    4388:	andeq	pc, r1, r4, lsr fp	; <UNPREDICTABLE>
    438c:	andeq	r0, r0, ip, lsr r1
    4390:	muleq	r1, r2, ip
    4394:	andeq	r0, r2, r6, ror #31
    4398:	svclt	0x0000e7c4
    439c:	andeq	r0, r0, r0
    43a0:	ldrbmi	lr, [r0, sp, lsr #18]!
    43a4:	stmdaeq	r0, {r0, r4, r5, r7, r8, ip, sp, lr, pc}
    43a8:			; <UNDEFINED> instruction: 0x4607dd7d
    43ac:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    43b0:			; <UNDEFINED> instruction: 0xf1c71e7b
    43b4:	ldrmi	r0, [lr], r1, lsl #2
    43b8:	strmi	r6, [r6], -r4, lsl #16
    43bc:	andeq	lr, r8, r3, lsl #22
    43c0:	addsmi	lr, r8, #1
    43c4:	stmiane	sp, {r0, r1, r2, r3, ip, lr, pc}^
    43c8:	svccs	0x0001f813
    43cc:	andscs	pc, r2, r4, lsr r8	; <UNPREDICTABLE>
    43d0:	ldrbtle	r0, [r6], #2002	; 0x7d2
    43d4:	ldrtmi	r1, [fp], #-3691	; 0xfffff195
    43d8:	svccs	0x0001f813
    43dc:	stmdale	r7, {r0, r1, r2, r3, r4, r9, fp, sp}
    43e0:	strmi	r3, [r8, #1281]!	; 0x501
    43e4:	strdcs	sp, [r0], -r8
    43e8:	ldrtpl	r2, [fp], #-768	; 0xfffffd00
    43ec:			; <UNDEFINED> instruction: 0x87f0e8bd
    43f0:	cfldr64le	mvdx4, [r8, #672]!	; 0x2a0
    43f4:	rscscc	pc, pc, #8, 2
    43f8:	stmdbeq	r5, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
    43fc:			; <UNDEFINED> instruction: 0xf04f443a
    4400:	and	r0, r4, r0, lsl #24
    4404:			; <UNDEFINED> instruction: 0xf8824591
    4408:	rscle	ip, ip, r1
    440c:	stmne	r8, {r2, r4, r5, fp, sp, lr}
    4410:	stmdbge	r1, {r1, r4, fp, ip, sp, lr, pc}
    4414:	andscc	pc, sl, r4, lsl r8	; <UNPREDICTABLE>
    4418:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    441c:	svceq	0x0000f1ba
    4420:	movwcs	fp, #7944	; 0x1f08
    4424:	mvnle	r2, r0, lsl #22
    4428:	lfmle	f4, 2, [ip, #672]	; 0x2a0
    442c:	strmi	r3, [r6], #3329	; 0xd01
    4430:			; <UNDEFINED> instruction: 0x469c443d
    4434:			; <UNDEFINED> instruction: 0xf04f4618
    4438:			; <UNDEFINED> instruction: 0xf04f0a2e
    443c:	and	r0, pc, pc, asr r9	; <UNPREDICTABLE>
    4440:	ldmdane	sl!, {r5, r8, r9, ip, sp, pc}
    4444:			; <UNDEFINED> instruction: 0xf8124601
    4448:	bcs	17cf454 <set_scsi_pt_cdb@plt+0x17ccc58>
    444c:	andcc	sp, r1, lr, lsl r0
    4450:	stceq	0, cr15, [r0], {79}	; 0x4f
    4454:			; <UNDEFINED> instruction: 0xf8072301
    4458:	strmi	r9, [lr, #1]!
    445c:	ldmdavs	r4!, {r1, r2, r3, ip, lr, pc}
    4460:	svcne	0x0001f815
    4464:	andscs	pc, r1, r4, lsr r8	; <UNPREDICTABLE>
    4468:	streq	pc, [r1], #-18	; 0xffffffee
    446c:			; <UNDEFINED> instruction: 0xf412d1e8
    4470:	smlabble	lr, r0, r2, r4
    4474:			; <UNDEFINED> instruction: 0xf1bcb991
    4478:	andle	r0, r4, r0, lsl #30
    447c:	adcsle	r2, r2, r0, lsl #22
    4480:	cfldr32le	mvfx4, [r3, #512]!	; 0x200
    4484:			; <UNDEFINED> instruction: 0xf04fe7b0
    4488:	strb	r0, [r6, r1, lsl #24]!
    448c:	stceq	0, cr15, [r0], {79}	; 0x4f
    4490:	ldrtpl	lr, [r9], #-2019	; 0xfffff81d
    4494:	andcc	r4, r1, r4, lsr #13
    4498:	ldrb	r2, [lr, r1, lsl #6]
    449c:	andge	pc, r0, r7, lsl #16
    44a0:	mulcc	r1, r4, r6
    44a4:	ldrdcs	lr, [r0], -r9
    44a8:	svclt	0x0000e7a0
    44ac:	mvnsmi	lr, sp, lsr #18
    44b0:	ldcmi	0, cr11, [r4], {130}	; 0x82
    44b4:	stmdbvs	r5!, {r2, r3, r4, r5, r6, sl, lr}
    44b8:	svcmi	0x0013b305
    44bc:			; <UNDEFINED> instruction: 0xf8df3418
    44c0:	ldrbtmi	r8, [pc], #-76	; 44c8 <set_scsi_pt_cdb@plt+0x1ccc>
    44c4:	strd	r4, [r6], -r8
    44c8:	ldrtmi	r9, [r3], -r0, lsl #6
    44cc:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    44d0:	ldrcc	r6, [r8], #-2341	; 0xfffff6db
    44d4:			; <UNDEFINED> instruction: 0xf854b195
    44d8:	strtmi	r3, [sl], -r4, lsl #24
    44dc:	andcs	r4, r1, r9, lsr r6
    44e0:	rscsle	r2, r5, r0, lsl #22
    44e4:	ldcvs	8, cr15, [r8], {84}	; 0x54
    44e8:	ble	ffb4fcf0 <set_scsi_pt_cdb@plt+0xffb4d4f4>
    44ec:			; <UNDEFINED> instruction: 0x46413418
    44f0:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    44f4:	stcpl	8, cr15, [r8], {84}	; 0x54
    44f8:	mvnle	r2, r0, lsl #26
    44fc:	pop	{r1, ip, sp, pc}
    4500:	svclt	0x000081f0
    4504:	andeq	pc, r1, r0, asr fp	; <UNPREDICTABLE>
    4508:	strdeq	r5, [r0], -r2
    450c:	ldrdeq	r5, [r0], -r8
    4510:			; <UNDEFINED> instruction: 0x460cb538
    4514:	strmi	r4, [r5], -r6, asr #18
    4518:	ldrbtmi	r2, [r9], #-1
    451c:	stmia	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4520:	andeq	pc, pc, r5
    4524:	stmdale	r9, {r0, r1, r2, r3, fp, sp}
    4528:			; <UNDEFINED> instruction: 0xf000e8df
    452c:	blpl	1558258 <set_scsi_pt_cdb@plt+0x1555a5c>
    4530:	stmdaeq	r8, {r3, fp}
    4534:	stmdaeq	r8, {r3, fp}
    4538:	strbvs	r0, [r1, -r8, lsl #16]!
    453c:	andcs	r4, r1, sp, lsr r9
    4540:			; <UNDEFINED> instruction: 0xf7fe4479
    4544:	andcs	lr, sl, lr, lsr #17
    4548:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    454c:	andcs	r4, r1, sl, lsr r9
    4550:			; <UNDEFINED> instruction: 0xf7fe4479
    4554:	stccs	8, cr14, [r7], {166}	; 0xa6
    4558:	stccs	8, cr13, [r0], {85}	; 0x55
    455c:	stccc	0, cr13, [r2], {91}	; 0x5b
    4560:	ldmdale	lr, {r0, r2, sl, fp, sp}^
    4564:			; <UNDEFINED> instruction: 0xf004e8df
    4568:	vldreq.16	s2, [r3, #-62]	; 0xffffffc2	; <UNPREDICTABLE>
    456c:	ldmdbmi	r3!, {r0, r1, r8, sl, sp}
    4570:	ldrbtmi	r2, [r9], #-1
    4574:	ldm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4578:	ldrhtmi	lr, [r8], -sp
    457c:			; <UNDEFINED> instruction: 0xf7fe200a
    4580:	stmdbmi	pc!, {r0, r7, fp, ip, sp, pc}	; <UNPREDICTABLE>
    4584:	ldrbtmi	r2, [r9], #-1
    4588:	stm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    458c:	pushmi	{r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4590:	ldrbtmi	r2, [r9], #-1
    4594:	stm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4598:	stmdbmi	fp!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    459c:	ldrbtmi	r2, [r9], #-1
    45a0:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45a4:	stmdbmi	r9!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    45a8:	ldrbtmi	r2, [r9], #-1
    45ac:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45b0:	stmdbmi	r7!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    45b4:	ldrbtmi	r2, [r9], #-1
    45b8:	ldmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45bc:	stmdbmi	r5!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    45c0:	ldrbtmi	r2, [r9], #-1
    45c4:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45c8:	stmdbmi	r3!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    45cc:	ldrbtmi	r2, [r9], #-1
    45d0:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45d4:	stmdbmi	r1!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    45d8:	ldrbtmi	r2, [r9], #-1
    45dc:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45e0:	ldmdbmi	pc, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    45e4:	ldrbtmi	r2, [r9], #-1
    45e8:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45ec:	ldmdbmi	sp, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    45f0:	ldrbtmi	r2, [r9], #-1
    45f4:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45f8:	ldmdbmi	fp, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    45fc:	ldrbtmi	r2, [r9], #-1
    4600:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4604:	ldclcs	7, cr14, [pc], #636	; 4888 <set_scsi_pt_cdb@plt+0x208c>
    4608:	ldmdbmi	r8, {r0, r2, r8, ip, lr, pc}
    460c:	ldrbtmi	r2, [r9], #-1
    4610:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4614:	ldmdbmi	r6, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4618:	ldrbtmi	r2, [r9], #-1
    461c:	stmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4620:	ldmdbmi	r4, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    4624:	ldrbtmi	r2, [r9], #-1
    4628:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    462c:	svclt	0x0000e7a4
    4630:			; <UNDEFINED> instruction: 0x000054b2
    4634:	andeq	r5, r0, ip, lsl #10
    4638:	andeq	r5, r0, r8, lsl #10
    463c:	andeq	r5, r0, sl, asr #11
    4640:	andeq	r5, r0, sl, ror r5
    4644:	andeq	r5, r0, r2, lsr r5
    4648:	andeq	r5, r0, r6, lsl #10
    464c:	ldrdeq	r5, [r0], -lr
    4650:			; <UNDEFINED> instruction: 0x000055ba
    4654:	andeq	r5, r0, r6, lsr #8
    4658:	andeq	r5, r0, lr, lsr #8
    465c:	andeq	r5, r0, sl, lsr r4
    4660:	andeq	r5, r0, sl, lsr r4
    4664:	andeq	r5, r0, lr, lsr r4
    4668:	andeq	r5, r0, lr, lsr r4
    466c:	muleq	r0, sl, r5
    4670:	andeq	r5, r0, r2, lsr r4
    4674:	andeq	r5, r0, lr, asr #8
    4678:			; <UNDEFINED> instruction: 0xdd2d2903
    467c:			; <UNDEFINED> instruction: 0x4604b5f8
    4680:	stmiavc	r2!, {r0, r2, r4, r9, sl, lr}^
    4684:	ldrmi	r4, [pc], -r8, lsl #12
    4688:	adcsmi	r1, r1, #1408	; 0x580
    468c:	svccs	0x0001db1a
    4690:	cdpcs	12, 0, cr13, cr4, cr13, {0}
    4694:	mcrne	0, 3, sp, cr2, cr14, {0}
    4698:	ldrtmi	r1, [r2], #-3296	; 0xfffff320
    469c:	addsmi	lr, r0, #1
    46a0:			; <UNDEFINED> instruction: 0xf810d018
    46a4:	adcmi	r3, fp, #1, 30
    46a8:	strdcs	sp, [r1], -r9
    46ac:	stmdami	fp, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    46b0:			; <UNDEFINED> instruction: 0xf7fd4478
    46b4:	svcne	0x0031ef4a
    46b8:			; <UNDEFINED> instruction: 0xf04f1d20
    46bc:			; <UNDEFINED> instruction: 0xf7fe32ff
    46c0:	ubfx	lr, r0, #16, #7
    46c4:	stmdami	r6, {r1, r9, sl, lr}
    46c8:			; <UNDEFINED> instruction: 0x46164631
    46cc:			; <UNDEFINED> instruction: 0xf7fd4478
    46d0:			; <UNDEFINED> instruction: 0xe7dcef3c
    46d4:	ldcllt	0, cr2, [r8]
    46d8:	ldrbmi	r2, [r0, -r0]!
    46dc:	andeq	r5, r0, r4, asr r5
    46e0:	strdeq	r5, [r0], -r8
    46e4:	svcmi	0x00f0e92d
    46e8:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    46ec:	ldrmi	r8, [r3], r2, lsl #22
    46f0:	usatne	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    46f4:			; <UNDEFINED> instruction: 0xf8df4604
    46f8:	ldrbtmi	r2, [r9], #-1764	; 0xfffff91c
    46fc:	addlt	r7, sp, r3, lsl #17
    4700:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    4704:			; <UNDEFINED> instruction: 0xf04f920b
    4708:	blcs	4f10 <set_scsi_pt_cdb@plt+0x2714>
    470c:	svcge	0x000ad165
    4710:	mvnscc	pc, #79	; 0x4f
    4714:			; <UNDEFINED> instruction: 0xf8df930a
    4718:	ldrbtmi	r3, [fp], #-1736	; 0xfffff938
    471c:			; <UNDEFINED> instruction: 0xf8df9302
    4720:	ldrbtmi	r3, [fp], #-1732	; 0xfffff93c
    4724:			; <UNDEFINED> instruction: 0xf8df9303
    4728:	ldrbtmi	r3, [fp], #-1728	; 0xfffff940
    472c:			; <UNDEFINED> instruction: 0xf8df9304
    4730:	ldrbtmi	r3, [fp], #-1724	; 0xfffff944
    4734:			; <UNDEFINED> instruction: 0xf04f9305
    4738:			; <UNDEFINED> instruction: 0x463a33ff
    473c:	strtmi	r4, [r0], -r9, lsr #12
    4740:	movwcc	lr, #2509	; 0x9cd
    4744:	svc	0x00b8f7fd
    4748:	stmdbls	sl, {r5, r6, r8, r9, fp, ip, sp, pc}
    474c:			; <UNDEFINED> instruction: 0xf8961866
    4750:			; <UNDEFINED> instruction: 0xf1088003
    4754:	strmi	r0, [fp], #-772	; 0xfffffcfc
    4758:	adcmi	r4, fp, #64, 12	; 0x4000000
    475c:	ldmdavc	r2!, {r1, r2, r3, r5, r6, sl, fp, ip, lr, pc}^
    4760:	stmdbeq	r4, {r1, r2, r8, ip, sp, lr, pc}
    4764:	vqdmulh.s<illegal width 8>	<illegal reg q10.5>, q1, d1[4]
    4768:			; <UNDEFINED> instruction: 0xf0021301
    476c:	blcs	84fb0 <set_scsi_pt_cdb@plt+0x827b4>
    4770:	stceq	0, cr15, [pc], {1}
    4774:	blcs	f892c <set_scsi_pt_cdb@plt+0xf6130>
    4778:	blcs	38974 <set_scsi_pt_cdb@plt+0x36178>
    477c:	tsthi	r2, #0	; <UNPREDICTABLE>
    4780:	cmnle	r8, r1, lsl #22
    4784:	vpmax.s8	d2, d0, d10
    4788:	ldm	pc, {r0, r1, r2, r4, r8, r9, pc}^	; <UNPREDICTABLE>
    478c:	rsbseq	pc, lr, r2, lsl r0	; <UNPREDICTABLE>
    4790:	sbcseq	r0, r3, fp, lsr #1
    4794:	tsteq	ip, pc, lsr r1
    4798:	rsceq	r0, fp, sp, asr #2
    479c:	cmneq	r3, r1, lsl #2
    47a0:			; <UNDEFINED> instruction: 0x012a0179
    47a4:	tstle	r8, r2
    47a8:	svceq	0x0000f1bb
    47ac:			; <UNDEFINED> instruction: 0xf8dfd005
    47b0:	stmdbls	sl, {r6, r9, sl}
    47b4:			; <UNDEFINED> instruction: 0xf7fd4478
    47b8:			; <UNDEFINED> instruction: 0xf8dfeec8
    47bc:			; <UNDEFINED> instruction: 0xf8df2638
    47c0:	ldrbtmi	r3, [sl], #-1564	; 0xfffff9e4
    47c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    47c8:	subsmi	r9, sl, fp, lsl #22
    47cc:	rschi	pc, r8, #64	; 0x40
    47d0:	ldc	0, cr11, [sp], #52	; 0x34
    47d4:	pop	{r1, r8, r9, fp, pc}
    47d8:	tstcs	r0, #240, 30	; 0x3c0
    47dc:	movwls	sl, #44810	; 0xaf0a
    47e0:			; <UNDEFINED> instruction: 0xf8df4682
    47e4:	ssatmi	r3, #10, r4, lsl #12
    47e8:	movwls	r4, #25723	; 0x647b
    47ec:	mulcc	r0, sl, r8
    47f0:	blcs	146c64 <set_scsi_pt_cdb@plt+0x144468>
    47f4:	orrhi	pc, fp, r0
    47f8:			; <UNDEFINED> instruction: 0xf0002b06
    47fc:	blcs	a52f8 <set_scsi_pt_cdb@plt+0xa2afc>
    4800:	adcshi	pc, r7, #0
    4804:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    4808:			; <UNDEFINED> instruction: 0xf8df447b
    480c:	strdcs	r1, [r1], -r4
    4810:	ldrbhi	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    4814:	bls	18e01c <set_scsi_pt_cdb@plt+0x18b820>
    4818:			; <UNDEFINED> instruction: 0xf7fd4479
    481c:	ldrbtmi	lr, [r8], #3906	; 0xf42
    4820:			; <UNDEFINED> instruction: 0xf81ae006
    4824:	andcs	r2, r1, r6
    4828:	strmi	r4, [r6], #-1601	; 0xfffff9bf
    482c:	svc	0x0038f7fd
    4830:	blle	ffd95d70 <set_scsi_pt_cdb@plt+0xffd93574>
    4834:			; <UNDEFINED> instruction: 0xf7fd200a
    4838:	strb	lr, [ip, -r8, lsr #30]!
    483c:	svceq	0x0000f1bb
    4840:			; <UNDEFINED> instruction: 0xf8dfd0bb
    4844:	bne	1a45f5c <set_scsi_pt_cdb@plt+0x1a43760>
    4848:			; <UNDEFINED> instruction: 0xf7fd4478
    484c:			; <UNDEFINED> instruction: 0xe7b4ee7e
    4850:	ldrdge	pc, [r8], -sp
    4854:	bcs	2a9474 <set_scsi_pt_cdb@plt+0x2a6c78>
    4858:	adchi	pc, lr, #0, 4
    485c:			; <UNDEFINED> instruction: 0xf012e8df
    4860:	teqeq	r0, r4, lsr r1
    4864:	sbcseq	r0, r9, sp, rrx
    4868:	strhteq	r0, [r9], #10
    486c:	addseq	r0, sp, r7, lsl #1
    4870:	ldrsheq	r0, [r5, -sp]
    4874:			; <UNDEFINED> instruction: 0xf1bb00c4
    4878:	addsle	r0, lr, r0, lsl #30
    487c:	streq	pc, [ip, #2271]	; 0x8df
    4880:	ldrbtmi	r2, [r8], #-259	; 0xfffffefd
    4884:	mcr	7, 3, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    4888:			; <UNDEFINED> instruction: 0xf8dfe797
    488c:	strbtmi	r3, [r2], r4, lsl #11
    4890:	movwls	r4, #25723	; 0x647b
    4894:	rscscc	pc, pc, #8, 2
    4898:			; <UNDEFINED> instruction: 0xf53f0612
    489c:			; <UNDEFINED> instruction: 0xf1aaaf4c
    48a0:			; <UNDEFINED> instruction: 0xf1ba0a02
    48a4:	vmax.f32	d16, d0, d1
    48a8:			; <UNDEFINED> instruction: 0xf8df81e9
    48ac:	andcs	r1, r1, r8, ror #10
    48b0:	strbge	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    48b4:	ldmibvc	sp!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^
    48b8:	ldrbtmi	r9, [r9], #-2566	; 0xfffff5fa
    48bc:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    48c0:	mcr	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    48c4:	stmdbeq	r6, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    48c8:			; <UNDEFINED> instruction: 0x360344fa
    48cc:			; <UNDEFINED> instruction: 0xf816e005
    48d0:	ldrbmi	r2, [r1], -r1, lsl #30
    48d4:			; <UNDEFINED> instruction: 0xf7fd2001
    48d8:	bl	280470 <set_scsi_pt_cdb@plt+0x27dc74>
    48dc:	ldrmi	r0, [r8, #774]	; 0x306
    48e0:			; <UNDEFINED> instruction: 0xe7a7dcf5
    48e4:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
    48e8:	ldrbtmi	r4, [fp], #-1762	; 0xfffff91e
    48ec:			; <UNDEFINED> instruction: 0xf8df9306
    48f0:			; <UNDEFINED> instruction: 0xf1aa1530
    48f4:	bls	187104 <set_scsi_pt_cdb@plt+0x184908>
    48f8:	ldrbtmi	r2, [r9], #-1
    48fc:	mrc	7, 6, APSR_nzcv, cr0, cr13, {7}
    4900:	svceq	0x0001f1ba
    4904:	msrhi	(UNDEF: 108), r0
    4908:	ldrge	pc, [r8, #-2271]	; 0xfffff721
    490c:	ldmibvc	sp!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^
    4910:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4914:	stmdbeq	r6, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    4918:			; <UNDEFINED> instruction: 0x360344fa
    491c:			; <UNDEFINED> instruction: 0xf816e005
    4920:	ldrbmi	r2, [r1], -r1, lsl #30
    4924:			; <UNDEFINED> instruction: 0xf7fd2001
    4928:	bl	280420 <set_scsi_pt_cdb@plt+0x27dc24>
    492c:	strbmi	r0, [r3, #-774]	; 0xfffffcfa
    4930:			; <UNDEFINED> instruction: 0xe77fdbf5
    4934:	ldrbtge	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4938:			; <UNDEFINED> instruction: 0xf1bc44fa
    493c:			; <UNDEFINED> instruction: 0xf0000f01
    4940:			; <UNDEFINED> instruction: 0xf1bb81cb
    4944:			; <UNDEFINED> instruction: 0xf0400f00
    4948:			; <UNDEFINED> instruction: 0xf04f8148
    494c:			; <UNDEFINED> instruction: 0x463a33ff
    4950:	strtmi	r4, [r0], -r9, lsr #12
    4954:	movwcc	lr, #2509	; 0x9cd
    4958:	mcr	7, 5, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    495c:			; <UNDEFINED> instruction: 0xf43f2800
    4960:			; <UNDEFINED> instruction: 0xe72aaef4
    4964:	strbge	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4968:	movwls	r2, #25345	; 0x6301
    496c:			; <UNDEFINED> instruction: 0xf1b844fa
    4970:	svclt	0x00080f04
    4974:	svceq	0x0001f1bc
    4978:	blls	1b8d8c <set_scsi_pt_cdb@plt+0x1b6590>
    497c:			; <UNDEFINED> instruction: 0xf0002b00
    4980:			; <UNDEFINED> instruction: 0xf1bb80a7
    4984:	rscle	r0, r0, r0, lsl #30
    4988:	strteq	pc, [r4], #2271	; 0x8df
    498c:	eors	r4, r5, r8, ror r4
    4990:	strtge	pc, [r0], #2271	; 0x8df
    4994:	movwls	r2, #25345	; 0x6301
    4998:			; <UNDEFINED> instruction: 0xf1bc44fa
    499c:			; <UNDEFINED> instruction: 0xf0400f01
    49a0:	blls	1a4c8c <set_scsi_pt_cdb@plt+0x1a2490>
    49a4:			; <UNDEFINED> instruction: 0xf0402b00
    49a8:			; <UNDEFINED> instruction: 0xf8df80b5
    49ac:	ldrbmi	r1, [r2], -ip, lsl #9
    49b0:	ldrbtmi	r2, [r9], #-1
    49b4:	mrc	7, 3, APSR_nzcv, cr4, cr13, {7}
    49b8:	strbmi	r4, [r8], -r1, asr #12
    49bc:	rscscc	pc, pc, #79	; 0x4f
    49c0:	stcl	7, cr15, [r8, #1012]!	; 0x3f4
    49c4:			; <UNDEFINED> instruction: 0xf1bce6b7
    49c8:	tstle	r3, r1, lsl #30
    49cc:	svceq	0x0004f1b8
    49d0:	addshi	pc, r2, r0
    49d4:	svceq	0x0000f1bb
    49d8:			; <UNDEFINED> instruction: 0xf8dfd0b7
    49dc:	ldrbtmi	r0, [r8], #-1120	; 0xfffffba0
    49e0:			; <UNDEFINED> instruction: 0xf8dfe00c
    49e4:	ldrbtmi	sl, [sl], #1116	; 0x45c
    49e8:	svceq	0x0001f1bc
    49ec:	addshi	pc, r9, r0
    49f0:	svceq	0x0000f1bb
    49f4:			; <UNDEFINED> instruction: 0xf8dfd0a9
    49f8:	ldrbtmi	r0, [r8], #-1100	; 0xfffffbb4
    49fc:	stc	7, cr15, [r4, #1012]!	; 0x3f4
    4a00:	strbmi	r4, [r8], -r1, asr #12
    4a04:			; <UNDEFINED> instruction: 0xf7fd2200
    4a08:	ldr	lr, [r4], ip, lsr #29
    4a0c:	ldrtge	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4a10:			; <UNDEFINED> instruction: 0xf1bc44fa
    4a14:			; <UNDEFINED> instruction: 0xf0000f01
    4a18:			; <UNDEFINED> instruction: 0xf1bb81ca
    4a1c:	addsle	r0, r4, r0, lsl #30
    4a20:	strteq	pc, [r8], #-2271	; 0xfffff721
    4a24:			; <UNDEFINED> instruction: 0xe7e94478
    4a28:	strtge	pc, [r4], #-2271	; 0xfffff721
    4a2c:	movwls	r2, #25345	; 0x6301
    4a30:			; <UNDEFINED> instruction: 0xf1b844fa
    4a34:	svclt	0x00080f04
    4a38:	svceq	0x0001f1bc
    4a3c:	blls	1b8e4c <set_scsi_pt_cdb@plt+0x1b6650>
    4a40:	suble	r2, pc, r1, lsl #22
    4a44:	svceq	0x0000f1bb
    4a48:	svcge	0x007ff43f
    4a4c:	streq	pc, [r4], #-2271	; 0xfffff721
    4a50:			; <UNDEFINED> instruction: 0xe7d34478
    4a54:	strge	pc, [r0], #-2271	; 0xfffff721
    4a58:			; <UNDEFINED> instruction: 0xf1bc44fa
    4a5c:			; <UNDEFINED> instruction: 0xf0000f03
    4a60:			; <UNDEFINED> instruction: 0xf1bb8085
    4a64:			; <UNDEFINED> instruction: 0xf43f0f00
    4a68:	ldmmi	ip!, {r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    4a6c:			; <UNDEFINED> instruction: 0xf7fd4478
    4a70:	strbmi	lr, [r1], -ip, ror #26
    4a74:			; <UNDEFINED> instruction: 0xf04f4648
    4a78:			; <UNDEFINED> instruction: 0xf7fd32ff
    4a7c:			; <UNDEFINED> instruction: 0xe65aee72
    4a80:	bicsge	pc, ip, #14614528	; 0xdf0000
    4a84:	movwls	r2, #25345	; 0x6301
    4a88:	stmdbeq	r9, {r1, r3, r4, r5, r6, r7, sl, lr}
    4a8c:	subsle	r2, r4, r9, lsl #18
    4a90:			; <UNDEFINED> instruction: 0xf040290a
    4a94:			; <UNDEFINED> instruction: 0xf1a88093
    4a98:			; <UNDEFINED> instruction: 0xf0130304
    4a9c:			; <UNDEFINED> instruction: 0xf0000ffb
    4aa0:			; <UNDEFINED> instruction: 0xf1bb816e
    4aa4:			; <UNDEFINED> instruction: 0xf43f0f00
    4aa8:	stmiami	lr!, {r4, r6, r8, r9, sl, fp, sp, pc}^
    4aac:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    4ab0:	stcl	7, cr15, [sl, #-1012]	; 0xfffffc0c
    4ab4:	strbmi	r4, [r8], -r1, asr #12
    4ab8:			; <UNDEFINED> instruction: 0xf7fd2200
    4abc:			; <UNDEFINED> instruction: 0xe63aee52
    4ac0:	andsge	pc, r8, sp, asr #17
    4ac4:	ldr	r4, [r2, -r2, ror #13]
    4ac8:	andsge	pc, r8, sp, asr #17
    4acc:	strbt	r4, [r1], r2, ror #13
    4ad0:			; <UNDEFINED> instruction: 0x465288f3
    4ad4:	andcs	r4, r1, r4, ror #19
    4ad8:	ldrbtmi	fp, [r9], #-2651	; 0xfffff5a5
    4adc:			; <UNDEFINED> instruction: 0xf7fdb29b
    4ae0:	strt	lr, [r8], -r0, ror #27
    4ae4:			; <UNDEFINED> instruction: 0x465288f3
    4ae8:	andcs	r4, r1, r0, ror #19
    4aec:	ldrbtmi	fp, [r9], #-2651	; 0xfffff5a5
    4af0:			; <UNDEFINED> instruction: 0xf7fdb29b
    4af4:			; <UNDEFINED> instruction: 0xe61eedd6
    4af8:	strdcs	r8, [r1], -r3
    4afc:	ldmibmi	sp, {r2, r3, r4, r6, r7, r9, fp, lr}^
    4b00:	ldrbtmi	fp, [sl], #-2651	; 0xfffff5a5
    4b04:	addslt	r4, fp, #2030043136	; 0x79000000
    4b08:	stcl	7, cr15, [sl, #1012]	; 0x3f4
    4b0c:	blmi	ff6be360 <set_scsi_pt_cdb@plt+0xff6bbb64>
    4b10:			; <UNDEFINED> instruction: 0xe67a447b
    4b14:	svceq	0x0000f1bb
    4b18:	svcge	0x0017f43f
    4b1c:	ldrbtmi	r4, [r8], #-2263	; 0xfffff729
    4b20:			; <UNDEFINED> instruction: 0xf1b8e76c
    4b24:	vmaxnm.f32	d0, d0, d1
    4b28:			; <UNDEFINED> instruction: 0xf1bb80f9
    4b2c:			; <UNDEFINED> instruction: 0xf43f0f00
    4b30:	ldmmi	r3, {r2, r3, r8, r9, sl, fp, sp, pc}^
    4b34:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    4b38:			; <UNDEFINED> instruction: 0xf1b8e7ba
    4b3c:			; <UNDEFINED> instruction: 0xf0400f04
    4b40:	blls	1a4da0 <set_scsi_pt_cdb@plt+0x1a25a4>
    4b44:			; <UNDEFINED> instruction: 0xf0402b01
    4b48:	ldmdbvc	r3!, {r1, r4, r7, pc}
    4b4c:	stmibmi	sp, {r1, r4, r6, r9, sl, lr}^
    4b50:			; <UNDEFINED> instruction: 0xf0032001
    4b54:	ldrbtmi	r0, [r9], #-895	; 0xfffffc81
    4b58:	stc	7, cr15, [r2, #1012]!	; 0x3f4
    4b5c:	ldmibvc	r3!, {r1, r3, r6, r7, r8, fp, lr}
    4b60:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
    4b64:			; <UNDEFINED> instruction: 0xf7fd2001
    4b68:	strb	lr, [r4, #3484]!	; 0xd9c
    4b6c:	andcs	r9, r4, #49152	; 0xc000
    4b70:			; <UNDEFINED> instruction: 0xf7fd4648
    4b74:	bllt	c403fc <set_scsi_pt_cdb@plt+0xc3dc00>
    4b78:	andcs	r9, r4, #4, 18	; 0x10000
    4b7c:			; <UNDEFINED> instruction: 0xf7fd4648
    4b80:	bllt	403f0 <set_scsi_pt_cdb@plt+0x3dbf4>
    4b84:	andcs	r4, r4, #3162112	; 0x304000
    4b88:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    4b8c:	mrc	7, 0, APSR_nzcv, cr2, cr13, {7}
    4b90:	ldmibmi	pc!, {r3, r6, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    4b94:	strbmi	r2, [r8], -r4, lsl #4
    4b98:			; <UNDEFINED> instruction: 0xf7fd4479
    4b9c:	ldmiblt	r0, {r2, r3, r9, sl, fp, sp, lr, pc}
    4ba0:	andcs	r4, r4, #188, 18	; 0x2f0000
    4ba4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    4ba8:	mcr	7, 0, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    4bac:			; <UNDEFINED> instruction: 0xf1bbb958
    4bb0:			; <UNDEFINED> instruction: 0xf43f0f00
    4bb4:	ldmmi	r8!, {r1, r3, r6, r7, r9, sl, fp, sp, pc}
    4bb8:			; <UNDEFINED> instruction: 0xe7584478
    4bbc:	ldrbtmi	r4, [r8], #-2231	; 0xfffff749
    4bc0:	stcl	7, cr15, [r2], {253}	; 0xfd
    4bc4:	ldmibmi	r6!, {r0, r1, r2, r4, r5, r7, r8, sl, sp, lr, pc}
    4bc8:			; <UNDEFINED> instruction: 0x46434652
    4bcc:	andls	pc, r0, sp, asr #17
    4bd0:	andcs	r4, r1, r9, ror r4
    4bd4:	stcl	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    4bd8:	ldmmi	r2!, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}
    4bdc:	smlsdx	sp, r8, r4, r4
    4be0:	strbmi	r4, [r8], -r1, asr #12
    4be4:	blx	ff742bea <set_scsi_pt_cdb@plt+0xff7403ee>
    4be8:			; <UNDEFINED> instruction: 0xf64f4baf
    4bec:			; <UNDEFINED> instruction: 0xf6cf7afd
    4bf0:	ldrbtmi	r7, [fp], #-2815	; 0xfffff501
    4bf4:	beq	1bfaa4 <set_scsi_pt_cdb@plt+0x1bd2a8>
    4bf8:	stmdaeq	r3, {r1, r2, r8, ip, sp, lr, pc}
    4bfc:	bcc	440424 <set_scsi_pt_cdb@plt+0x43dc28>
    4c00:	ldrbtmi	r4, [fp], #-2986	; 0xfffff456
    4c04:	andls	r9, r8, r9, lsl #6
    4c08:			; <UNDEFINED> instruction: 0xf818e015
    4c0c:			; <UNDEFINED> instruction: 0xf0211f01
    4c10:	blcc	1045898 <set_scsi_pt_cdb@plt+0x104309c>
    4c14:	stmdble	fp, {r0, r3, r4, r8, r9, fp, sp}
    4c18:	teqeq	r0, #1073741864	; 0x40000028	; <UNPREDICTABLE>
    4c1c:	stmdble	r7, {r0, r3, r8, r9, fp, sp}
    4c20:	beq	440488 <set_scsi_pt_cdb@plt+0x43dc8c>
    4c24:			; <UNDEFINED> instruction: 0xf7fd9107
    4c28:	stmdbls	r7, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    4c2c:	rsble	r2, pc, r0, lsl #16
    4c30:			; <UNDEFINED> instruction: 0xf7fd4608
    4c34:	bls	2400e4 <set_scsi_pt_cdb@plt+0x23d8e8>
    4c38:	movweq	lr, #35594	; 0x8b0a
    4c3c:	blle	ff915690 <set_scsi_pt_cdb@plt+0xff912e94>
    4c40:			; <UNDEFINED> instruction: 0xf7fd200a
    4c44:	ldmibmi	sl, {r1, r5, r8, sl, fp, sp, lr, pc}
    4c48:	andcs	r4, r4, #72, 12	; 0x4800000
    4c4c:			; <UNDEFINED> instruction: 0xf7fd4479
    4c50:	stmdacs	r0, {r1, r5, r6, sl, fp, sp, lr, pc}
    4c54:	cfstrdge	mvd15, [pc, #-508]!	; 4a60 <set_scsi_pt_cdb@plt+0x2264>
    4c58:	strcc	r9, [r8], -r8, lsl #22
    4c5c:	mulcs	r1, r5, r9
    4c60:	blcc	12b480 <set_scsi_pt_cdb@plt+0x128c84>
    4c64:			; <UNDEFINED> instruction: 0x96004479
    4c68:	ldc	7, cr15, [sl, #-1012]	; 0xfffffc0c
    4c6c:			; <UNDEFINED> instruction: 0xf1bbe563
    4c70:			; <UNDEFINED> instruction: 0xf43f0f00
    4c74:	ldmmi	r0, {r1, r3, r5, r6, r9, sl, fp, sp, pc}
    4c78:	sxth	r4, r8, ror #8
    4c7c:	strbmi	r4, [r8], -r1, asr #12
    4c80:	blx	fe3c2c86 <set_scsi_pt_cdb@plt+0xfe3c048a>
    4c84:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    4c88:	ldclge	7, cr15, [r5, #-508]	; 0xfffffe04
    4c8c:	andcs	r4, r1, fp, lsl #19
    4c90:	strcc	r9, [r3], -r6, lsl #20
    4c94:			; <UNDEFINED> instruction: 0xf8df4479
    4c98:			; <UNDEFINED> instruction: 0xf7fd9228
    4c9c:	blmi	fe2800ac <set_scsi_pt_cdb@plt+0xfe27d8b0>
    4ca0:	ldrtmi	r4, [r0], #1273	; 0x4f9
    4ca4:	mcr	4, 0, r4, cr8, cr11, {3}
    4ca8:			; <UNDEFINED> instruction: 0xf8163a10
    4cac:			; <UNDEFINED> instruction: 0xf02aaf01
    4cb0:	blcc	1045938 <set_scsi_pt_cdb@plt+0x104313c>
    4cb4:	stmdble	r9, {r0, r3, r4, r8, r9, fp, sp}
    4cb8:	teqeq	r0, #-2147483606	; 0x8000002a	; <UNPREDICTABLE>
    4cbc:	stmdble	r5, {r0, r3, r8, r9, fp, sp}
    4cc0:			; <UNDEFINED> instruction: 0x46484651
    4cc4:	stc	7, cr15, [r8], #1012	; 0x3f4
    4cc8:	rsble	r2, r2, r0, lsl #16
    4ccc:			; <UNDEFINED> instruction: 0xf7fd4650
    4cd0:	strbmi	lr, [r6, #-3292]	; 0xfffff324
    4cd4:	str	sp, [sp, #489]!	; 0x1e9
    4cd8:			; <UNDEFINED> instruction: 0x4652497b
    4cdc:	ldrdge	pc, [ip, #143]!	; 0x8f
    4ce0:	ldrbtmi	r4, [r9], #-1632	; 0xfffff9a0
    4ce4:	ldmibvc	sp!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^
    4ce8:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4cec:	ldcl	7, cr15, [r8], {253}	; 0xfd
    4cf0:	stmdbeq	r6, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    4cf4:			; <UNDEFINED> instruction: 0x360344fa
    4cf8:			; <UNDEFINED> instruction: 0xf816e005
    4cfc:	ldrbmi	r2, [r1], -r1, lsl #30
    4d00:			; <UNDEFINED> instruction: 0xf7fd2001
    4d04:	bl	280044 <set_scsi_pt_cdb@plt+0x27d848>
    4d08:	ldrmi	r0, [r8, #774]	; 0x306
    4d0c:	ldr	sp, [r1, #3317]	; 0xcf5
    4d10:	andcs	r4, r1, sl, lsl #12
    4d14:			; <UNDEFINED> instruction: 0xf7fd9909
    4d18:	str	lr, [ip, r4, asr #25]
    4d1c:	ldrbmi	r4, [r2], -ip, ror #18
    4d20:			; <UNDEFINED> instruction: 0xf8df4660
    4d24:	ldrbtmi	r9, [r9], #-432	; 0xfffffe50
    4d28:	beq	c0e6c <set_scsi_pt_cdb@plt+0xbe670>
    4d2c:	ldc	7, cr15, [r8], #1012	; 0x3f4
    4d30:	strls	r4, [r2], #-2921	; 0xfffff497
    4d34:	ldrbtmi	r3, [fp], #-1541	; 0xfffff9fb
    4d38:	ldrbtmi	r4, [r9], #1620	; 0x654
    4d3c:	mul	sp, sl, r6
    4d40:			; <UNDEFINED> instruction: 0x51aaf44f
    4d44:	svccs	0x0001f816
    4d48:	strbeq	r4, [fp, r1, ror #1]
    4d4c:	strbmi	sp, [r9], -sl, lsl #10
    4d50:			; <UNDEFINED> instruction: 0xf7fd2001
    4d54:	strcc	lr, [r1], #-3238	; 0xfffff35a
    4d58:	ble	216270 <set_scsi_pt_cdb@plt+0x213a74>
    4d5c:	stclle	12, cr2, [pc, #48]!	; 4d94 <set_scsi_pt_cdb@plt+0x2598>
    4d60:	svccs	0x0001f816
    4d64:	andcs	r4, r1, r1, asr r6
    4d68:	ldc	7, cr15, [sl], {253}	; 0xfd
    4d6c:	stcls	7, cr14, [r2], {243}	; 0xf3
    4d70:	blmi	16be2f8 <set_scsi_pt_cdb@plt+0x16bbafc>
    4d74:	strb	r4, [r8, #-1147]	; 0xfffffb85
    4d78:	ldrbtmi	r4, [fp], #-2905	; 0xfffff4a7
    4d7c:	ldmhi	r3!, {r0, r2, r6, r8, sl, sp, lr, pc}
    4d80:	ldmdbmi	r8, {r1, r4, r6, r9, sl, lr}^
    4d84:	blt	16ccd90 <set_scsi_pt_cdb@plt+0x16ca594>
    4d88:	addslt	r4, fp, #2030043136	; 0x79000000
    4d8c:	stc	7, cr15, [r8], {253}	; 0xfd
    4d90:	mrc	4, 0, lr, cr8, cr1, {6}
    4d94:			; <UNDEFINED> instruction: 0x46521a10
    4d98:			; <UNDEFINED> instruction: 0xf7fd2001
    4d9c:	ldr	lr, [r8, r2, lsl #25]
    4da0:	bl	ff2c2d9c <set_scsi_pt_cdb@plt+0xff2c05a0>
    4da4:	ldrdge	pc, [r0, #-143]	; 0xffffff71
    4da8:	ldrbtmi	r9, [sl], #774	; 0x306
    4dac:			; <UNDEFINED> instruction: 0xf8cde553
    4db0:			; <UNDEFINED> instruction: 0x46caa018
    4db4:	ldr	r4, [r9, #-1665]	; 0xfffff97f
    4db8:	svceq	0x0000f1bb
    4dbc:	cfstrdge	mvd15, [r5, #252]	; 0xfc
    4dc0:	stmdals	r5, {r0, r4, r9, sl, lr}
    4dc4:	bl	ff042dc0 <set_scsi_pt_cdb@plt+0xff0405c4>
    4dc8:	strbmi	r4, [r8], -r1, asr #12
    4dcc:	rscscc	pc, pc, #79	; 0x4f
    4dd0:	stcl	7, cr15, [r6], {253}	; 0xfd
    4dd4:	svclt	0x0000e4af
    4dd8:	muleq	r1, sl, r7
    4ddc:	andeq	r0, r0, r4, asr #2
    4de0:	andeq	r5, r0, lr, lsr #10
    4de4:	andeq	r5, r0, lr, ror #15
    4de8:	andeq	r5, r0, lr, ror #15
    4dec:	andeq	r5, r0, r2, asr #19
    4df0:	andeq	r5, r0, r0, ror #18
    4df4:	ldrdeq	pc, [r1], -r2
    4df8:	andeq	r5, r0, r4, asr #8
    4dfc:	andeq	r5, r0, r8, lsr #8
    4e00:	andeq	r5, r0, r8, ror #10
    4e04:	andeq	r5, r0, r2, ror #9
    4e08:	andeq	r5, r0, r8, lsl #8
    4e0c:	andeq	r5, r0, r6, lsr r4
    4e10:	muleq	r0, r4, r3
    4e14:	andeq	r5, r0, sl, lsl r4
    4e18:	andeq	r5, r0, r8, lsr r4
    4e1c:	andeq	r5, r0, sl, lsr r3
    4e20:	andeq	r5, r0, lr, lsl #8
    4e24:	andeq	r5, r0, r8, ror #7
    4e28:	andeq	r5, r0, ip, ror #5
    4e2c:			; <UNDEFINED> instruction: 0x000052b8
    4e30:	muleq	r0, r8, r4
    4e34:	andeq	r5, r0, ip, lsl #5
    4e38:	andeq	r5, r0, r6, lsr #10
    4e3c:			; <UNDEFINED> instruction: 0x000053ba
    4e40:	andeq	r5, r0, lr, lsr r2
    4e44:	andeq	r5, r0, r2, asr #6
    4e48:	andeq	r5, r0, r4, lsl r2
    4e4c:	andeq	r5, r0, r8, lsl r3
    4e50:	strdeq	r5, [r0], -r4
    4e54:	andeq	r5, r0, r8, asr #6
    4e58:	andeq	r5, r0, ip, asr #3
    4e5c:	andeq	r5, r0, r0, lsl #9
    4e60:	muleq	r0, ip, r1
    4e64:	andeq	r5, r0, sl, asr r5
    4e68:	muleq	r0, r6, r3
    4e6c:	andeq	r5, r0, lr, lsl #6
    4e70:	andeq	r5, r0, r2, lsr #2
    4e74:	ldrdeq	r5, [r0], -ip
    4e78:	andeq	r5, r0, r8, lsr #2
    4e7c:	andeq	r5, r0, sl, ror r3
    4e80:	andeq	r5, r0, r6, ror #10
    4e84:	andeq	r5, r0, lr, asr r4
    4e88:	andeq	r5, r0, sl, ror r4
    4e8c:	muleq	r0, r6, r3
    4e90:	muleq	r0, r0, r3
    4e94:	andeq	r5, r0, sl, lsl #7
    4e98:	andeq	r5, r0, r0, lsl #7
    4e9c:	muleq	r0, lr, r4
    4ea0:	muleq	r0, r0, r3
    4ea4:	andeq	r5, r0, r0, ror #2
    4ea8:	strdeq	r5, [r0], -sl
    4eac:	strdeq	r5, [r0], -r6
    4eb0:	ldrdeq	r5, [r0], -r0
    4eb4:	andeq	r5, r0, r0, asr #1
    4eb8:	andeq	r5, r0, r4, lsl #6
    4ebc:	andeq	r5, r0, r0, asr #32
    4ec0:	andeq	r5, r0, ip, asr #32
    4ec4:	andeq	r5, r0, r4, asr r0
    4ec8:	andeq	r5, r0, r6, lsl #1
    4ecc:	andeq	r5, r0, ip
    4ed0:			; <UNDEFINED> instruction: 0x000053b2
    4ed4:			; <UNDEFINED> instruction: 0x000053b2
    4ed8:	andeq	r4, r0, sl, asr #31
    4edc:	ldrdeq	r4, [r0], -r0
    4ee0:	andeq	r4, r0, r2, asr #29
    4ee4:			; <UNDEFINED> instruction: 0x000052b0
    4ee8:	andeq	r4, r0, r2, lsl #29
    4eec:	svcmi	0x00f0e92d
    4ef0:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    4ef4:	strmi	r8, [ip], -r2, lsl #22
    4ef8:	stmiaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4efc:	ldrbtmi	r4, [r8], #-1558	; 0xfffff9ea
    4f00:	stmvc	r9, {r0, r5, r7, ip, sp, pc}
    4f04:			; <UNDEFINED> instruction: 0xf8df9303
    4f08:	stmiapl	r3, {r2, r3, r4, r6, r7, fp, ip, sp}^
    4f0c:	tstls	pc, #1769472	; 0x1b0000
    4f10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4f14:			; <UNDEFINED> instruction: 0xf0402900
    4f18:			; <UNDEFINED> instruction: 0xf10d808e
    4f1c:			; <UNDEFINED> instruction: 0xf04f082c
    4f20:			; <UNDEFINED> instruction: 0xf04f0901
    4f24:	movwls	r3, #46079	; 0xb3ff
    4f28:	mvnscc	pc, #79	; 0x4f
    4f2c:	ldrtmi	r4, [r1], -r2, asr #12
    4f30:	stmib	sp, {r5, r9, sl, lr}^
    4f34:			; <UNDEFINED> instruction: 0xf7fd3300
    4f38:	strmi	lr, [r5], -r0, asr #23
    4f3c:	strcc	fp, [r2, #-400]	; 0xfffffe70
    4f40:	adchi	pc, r4, r0
    4f44:	stmiacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4f48:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4f4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4f50:	blls	7defc0 <set_scsi_pt_cdb@plt+0x7dc7c4>
    4f54:			; <UNDEFINED> instruction: 0xf040405a
    4f58:	eorlt	r8, r1, sp, lsr r4
    4f5c:	blhi	c0258 <set_scsi_pt_cdb@plt+0xbda5c>
    4f60:	svchi	0x00f0e8bd
    4f64:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
    4f68:			; <UNDEFINED> instruction: 0xf8df464a
    4f6c:	andcs	r1, r1, r0, lsl #17
    4f70:	beq	2ffb88 <set_scsi_pt_cdb@plt+0x2fd38c>
    4f74:			; <UNDEFINED> instruction: 0xf89a4479
    4f78:	movwls	r3, #24579	; 0x6003
    4f7c:	movwls	r3, #17156	; 0x4304
    4f80:	bl	fe3c2f7c <set_scsi_pt_cdb@plt+0xfe3c0780>
    4f84:	blls	12b7b8 <set_scsi_pt_cdb@plt+0x128fbc>
    4f88:	adcsmi	r4, r3, #318767104	; 0x13000000
    4f8c:	addhi	pc, r6, r0, lsl #6
    4f90:	andcc	pc, fp, r4, lsl r8	; <UNPREDICTABLE>
    4f94:	tsteq	r4, sl, lsl #2	; <UNPREDICTABLE>
    4f98:	mulcs	r1, sl, r8
    4f9c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4fa0:			; <UNDEFINED> instruction: 0xf0039108
    4fa4:			; <UNDEFINED> instruction: 0xf002010f
    4fa8:	ldmdbeq	fp, {r0, r1, r2, r3, r8, r9, fp}
    4fac:	vsubw.u8	<illegal reg q12.5>, q1, d9
    4fb0:	ldmibeq	r2, {r0, r8, r9, ip}^
    4fb4:	movwls	r9, #28932	; 0x7104
    4fb8:	cdpne	0, 5, cr13, cr10, cr4, {0}
    4fbc:	adcmi	r2, sl, #4194304	; 0x400000
    4fc0:	orrshi	pc, pc, r0, asr #4
    4fc4:			; <UNDEFINED> instruction: 0xf7fd4658
    4fc8:			; <UNDEFINED> instruction: 0x4602eab2
    4fcc:	subsle	r2, r9, r0, lsl #16
    4fd0:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4fd4:	ldrbtmi	r2, [r9], #-1
    4fd8:	bl	18c2fd4 <set_scsi_pt_cdb@plt+0x18c07d8>
    4fdc:			; <UNDEFINED> instruction: 0xf7fd9804
    4fe0:	strmi	lr, [r2], -r0, ror #21
    4fe4:	suble	r2, r9, r0, lsl #16
    4fe8:	stmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4fec:	ldrbtmi	r2, [r9], #-1
    4ff0:	bl	15c2fec <set_scsi_pt_cdb@plt+0x15c07f0>
    4ff4:			; <UNDEFINED> instruction: 0xf7fd9807
    4ff8:	strmi	lr, [r2], -r2, lsr #22
    4ffc:	eorsle	r2, r9, r0, lsl #16
    5000:	ubfxne	pc, pc, #17, #21
    5004:	ldrbtmi	r2, [r9], #-1
    5008:	bl	12c3004 <set_scsi_pt_cdb@plt+0x12c0808>
    500c:	blcs	2bc20 <set_scsi_pt_cdb@plt+0x29424>
    5010:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
    5014:	svceq	0x000af1bb
    5018:	bicshi	pc, lr, #0, 4
    501c:			; <UNDEFINED> instruction: 0xf01be8df
    5020:	rsbseq	r0, sp, r5, asr r0
    5024:	sbceq	r0, r2, sl, lsr #1
    5028:	tsteq	r7, fp, ror #1
    502c:	ldrdeq	r0, [fp, -r7]!
    5030:	ldrsheq	r0, [lr, -pc]!
    5034:			; <UNDEFINED> instruction: 0xf8df0046
    5038:	movwcs	r1, #1988	; 0x7c4
    503c:			; <UNDEFINED> instruction: 0xf04f2001
    5040:	ldrbtmi	r0, [r9], #-2819	; 0xfffff4fd
    5044:	ldrmi	r9, [sp], -r7, lsl #6
    5048:	tstcs	r0, #8, 8	; 0x8000000
    504c:			; <UNDEFINED> instruction: 0xf7fd930b
    5050:	ldrbmi	lr, [r8], -r8, lsr #22
    5054:	strls	r2, [r6], -r1, lsl #6
    5058:	movwcs	r9, #62212	; 0xf304
    505c:			; <UNDEFINED> instruction: 0xf7fd9309
    5060:			; <UNDEFINED> instruction: 0xf10dea66
    5064:	strtmi	r0, [r2], ip, lsr #16
    5068:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    506c:	stmdacs	r0, {r1, r9, sl, lr}
    5070:	and	sp, r7, lr, lsr #3
    5074:			; <UNDEFINED> instruction: 0x2788f8df
    5078:			; <UNDEFINED> instruction: 0xe7c1447a
    507c:			; <UNDEFINED> instruction: 0x2784f8df
    5080:			; <UNDEFINED> instruction: 0xe7b1447a
    5084:			; <UNDEFINED> instruction: 0x2780f8df
    5088:			; <UNDEFINED> instruction: 0xe7a1447a
    508c:			; <UNDEFINED> instruction: 0x077cf8df
    5090:	bls	2d697c <set_scsi_pt_cdb@plt+0x2d4180>
    5094:			; <UNDEFINED> instruction: 0xf7fd4478
    5098:			; <UNDEFINED> instruction: 0xe753ea58
    509c:			; <UNDEFINED> instruction: 0x0770f8df
    50a0:			; <UNDEFINED> instruction: 0x46391ab2
    50a4:			; <UNDEFINED> instruction: 0xf7fd4478
    50a8:	smlsld	lr, fp, r0, sl
    50ac:	blcs	6bcc4 <set_scsi_pt_cdb@plt+0x694c8>
    50b0:	orrhi	pc, r8, r0
    50b4:	smmlseq	ip, pc, r8, pc	; <UNPREDICTABLE>
    50b8:			; <UNDEFINED> instruction: 0xf7fd4478
    50bc:	stmdbls	r6, {r1, r2, r6, r9, fp, sp, lr, pc}
    50c0:	andcs	r9, r0, #8, 16	; 0x80000
    50c4:	bl	13430c0 <set_scsi_pt_cdb@plt+0x13408c4>
    50c8:	blls	13ed88 <set_scsi_pt_cdb@plt+0x13c58c>
    50cc:	blcs	53cdc <set_scsi_pt_cdb@plt+0x514e0>
    50d0:	msrhi	(UNDEF: 108), r0
    50d4:			; <UNDEFINED> instruction: 0xb1bd9d06
    50d8:	b	fe4c30d4 <set_scsi_pt_cdb@plt+0xfe4c08d8>
    50dc:	stmiane	r9!, {r3, r9, fp, ip, pc}
    50e0:	stmdbcc	r1, {r0, r1, r4, r6, r9, sl, fp, ip}
    50e4:			; <UNDEFINED> instruction: 0xf1c26805
    50e8:	and	r0, r1, r1
    50ec:	mulle	fp, r9, r2
    50f0:			; <UNDEFINED> instruction: 0x0c03eb00
    50f4:	svccs	0x0001f813
    50f8:	andscs	pc, r2, r5, lsr r8	; <UNPREDICTABLE>
    50fc:	ldrbtle	r0, [r5], #1106	; 0x452
    5100:	svceq	0x0000f1bc
    5104:	cmphi	r2, r0	; <UNPREDICTABLE>
    5108:			; <UNDEFINED> instruction: 0x170cf8df
    510c:	blls	20d118 <set_scsi_pt_cdb@plt+0x20a91c>
    5110:	ldrbtmi	r9, [r9], #-2566	; 0xfffff5fa
    5114:	b	ff143110 <set_scsi_pt_cdb@plt+0xff140914>
    5118:	stcls	7, cr14, [r8, #-24]	; 0xffffffe8
    511c:			; <UNDEFINED> instruction: 0xf8df2001
    5120:			; <UNDEFINED> instruction: 0x462a16fc
    5124:			; <UNDEFINED> instruction: 0xf7fd4479
    5128:	stmdbls	r6, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    512c:			; <UNDEFINED> instruction: 0xf77f2908
    5130:	blls	130d24 <set_scsi_pt_cdb@plt+0x12e528>
    5134:	blcs	53d44 <set_scsi_pt_cdb@plt+0x51548>
    5138:	bicshi	pc, r4, r0, asr #4
    513c:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    5140:			; <UNDEFINED> instruction: 0xf8df2001
    5144:	ldrbtmi	sl, [r9], #-1760	; 0xfffff920
    5148:	b	feac3144 <set_scsi_pt_cdb@plt+0xfeac0948>
    514c:	ldrbtmi	r9, [sl], #2822	; 0xb06
    5150:	blls	2169cc <set_scsi_pt_cdb@plt+0x2141d0>
    5154:			; <UNDEFINED> instruction: 0xf103441d
    5158:	vstrcc	d0, [r1, #-28]	; 0xffffffe4
    515c:	svccs	0x0001f81b
    5160:	andcs	r4, r1, r1, asr r6
    5164:	b	fe743160 <set_scsi_pt_cdb@plt+0xfe740964>
    5168:	mvnsle	r4, sp, asr r5
    516c:			; <UNDEFINED> instruction: 0xf7fd200a
    5170:	ldrb	lr, [r9], ip, lsl #21
    5174:	andcs	r9, r1, r6, lsl #26
    5178:	ssatne	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    517c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    5180:	b	fe3c317c <set_scsi_pt_cdb@plt+0xfe3c0980>
    5184:	blcs	6bd9c <set_scsi_pt_cdb@plt+0x695a0>
    5188:	teqhi	r5, r0	; <UNPREDICTABLE>
    518c:			; <UNDEFINED> instruction: 0x069cf8df
    5190:			; <UNDEFINED> instruction: 0xf7fd4478
    5194:	stmdals	r8, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    5198:			; <UNDEFINED> instruction: 0xf04f4629
    519c:			; <UNDEFINED> instruction: 0xf7fd32ff
    51a0:	strb	lr, [r1], r0, ror #21
    51a4:	blls	12c5cc <set_scsi_pt_cdb@plt+0x129dd0>
    51a8:	blcs	63254 <set_scsi_pt_cdb@plt+0x60a58>
    51ac:	andsne	lr, r1, #323584	; 0x4f000
    51b0:	adcshi	pc, r4, r0
    51b4:			; <UNDEFINED> instruction: 0x0678f8df
    51b8:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    51bc:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    51c0:	strtmi	r9, [r8], -r6, lsl #18
    51c4:	rscscc	pc, pc, #79	; 0x4f
    51c8:	b	ff2c31c4 <set_scsi_pt_cdb@plt+0xff2c09c8>
    51cc:	blls	13ec84 <set_scsi_pt_cdb@plt+0x13c488>
    51d0:	vstrls	s18, [r6, #-28]	; 0xffffffe4
    51d4:	svclt	0x00082a00
    51d8:	svclt	0x00142b01
    51dc:	movwcs	r2, #769	; 0x301
    51e0:	svclt	0x00182d04
    51e4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    51e8:			; <UNDEFINED> instruction: 0xf0002b00
    51ec:			; <UNDEFINED> instruction: 0xf8df8195
    51f0:	ldrbtmi	r0, [r8], #-1604	; 0xfffff9bc
    51f4:	blls	13f130 <set_scsi_pt_cdb@plt+0x13c934>
    51f8:	vstrls	s18, [r6, #-28]	; 0xffffffe4
    51fc:	svclt	0x00082a01
    5200:	svclt	0x00142b01
    5204:	movwcs	r2, #769	; 0x301
    5208:	svclt	0x00182d04
    520c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    5210:			; <UNDEFINED> instruction: 0xf0002b00
    5214:			; <UNDEFINED> instruction: 0xf8df818b
    5218:	ldrbtmi	r0, [r8], #-1568	; 0xfffff9e0
    521c:	blls	13f108 <set_scsi_pt_cdb@plt+0x13c90c>
    5220:	andle	r2, r6, r3, lsl #22
    5224:			; <UNDEFINED> instruction: 0xf0402b02
    5228:	blls	b25728 <set_scsi_pt_cdb@plt+0xb22f2c>
    522c:			; <UNDEFINED> instruction: 0xf0402b00
    5230:			; <UNDEFINED> instruction: 0xf8df8187
    5234:	ldrbtmi	r0, [r8], #-1544	; 0xfffff9f8
    5238:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    523c:			; <UNDEFINED> instruction: 0x1600f8df
    5240:	andcs	r9, r1, r8, lsl #22
    5244:	ldrbtmi	r9, [r9], #-2566	; 0xfffff5fa
    5248:	b	ac3244 <set_scsi_pt_cdb@plt+0xac0a48>
    524c:	blls	13ec04 <set_scsi_pt_cdb@plt+0x13c408>
    5250:	vstrls	s18, [r6, #-28]	; 0xffffffe4
    5254:	svclt	0x00082a01
    5258:	svclt	0x00142b01
    525c:	movwcs	r2, #769	; 0x301
    5260:	svclt	0x00182d04
    5264:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    5268:			; <UNDEFINED> instruction: 0xf0002b00
    526c:			; <UNDEFINED> instruction: 0xf8df8171
    5270:	ldrbtmi	r0, [r8], #-1492	; 0xfffffa2c
    5274:	blls	13f0b0 <set_scsi_pt_cdb@plt+0x13c8b4>
    5278:	bcs	2ba9c <set_scsi_pt_cdb@plt+0x292a0>
    527c:	blcs	74ea4 <set_scsi_pt_cdb@plt+0x726a8>
    5280:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    5284:	strbeq	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    5288:			; <UNDEFINED> instruction: 0xf7fd4478
    528c:	stmdbls	r6, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
    5290:			; <UNDEFINED> instruction: 0xf04f9808
    5294:			; <UNDEFINED> instruction: 0xf7fd32ff
    5298:	strb	lr, [r5], -r4, ror #20
    529c:			; <UNDEFINED> instruction: 0xf0002d00
    52a0:	blls	2656bc <set_scsi_pt_cdb@plt+0x262ec0>
    52a4:			; <UNDEFINED> instruction: 0xf0002b09
    52a8:	blls	26574c <set_scsi_pt_cdb@plt+0x262f50>
    52ac:			; <UNDEFINED> instruction: 0xf0002b0a
    52b0:	bge	3e56c0 <set_scsi_pt_cdb@plt+0x3e2ec4>
    52b4:	cmpcs	r0, r9, lsl #16
    52b8:	b	bc32b4 <set_scsi_pt_cdb@plt+0xbc0ab8>
    52bc:	strne	pc, [ip, #2271]	; 0x8df
    52c0:			; <UNDEFINED> instruction: 0x46024479
    52c4:			; <UNDEFINED> instruction: 0xf7fd2001
    52c8:	strt	lr, [sp], -ip, ror #19
    52cc:	mulne	r3, sl, r8
    52d0:			; <UNDEFINED> instruction: 0xf89a2001
    52d4:			; <UNDEFINED> instruction: 0xf89a2002
    52d8:	stmib	sp, {r0, ip, sp}^
    52dc:			; <UNDEFINED> instruction: 0xf8df2100
    52e0:			; <UNDEFINED> instruction: 0xf89a1570
    52e4:	ldrbtmi	r2, [r9], #-0
    52e8:	ldmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    52ec:	strbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    52f0:			; <UNDEFINED> instruction: 0xf7fd4478
    52f4:	stmdbls	r6, {r3, r5, r6, r8, fp, sp, lr, pc}
    52f8:	andcs	r9, r0, #8, 16	; 0x80000
    52fc:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5300:	bge	3feb50 <set_scsi_pt_cdb@plt+0x3fc354>
    5304:	cmpcs	r0, r9, lsl #16
    5308:	b	1c3304 <set_scsi_pt_cdb@plt+0x1c0b08>
    530c:	strbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    5310:			; <UNDEFINED> instruction: 0x46024479
    5314:			; <UNDEFINED> instruction: 0xf7fd4628
    5318:	ldrb	lr, [r3], -r4, asr #19
    531c:	blcs	10cd70 <set_scsi_pt_cdb@plt+0x10a574>
    5320:	ldm	pc, {r0, r1, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5324:	stccs	0, cr15, [r4, #-12]!
    5328:	andeq	r1, r3, r6, lsr r3
    532c:	ldccs	13, cr9, [r0, #-24]	; 0xffffffe8
    5330:	cmphi	r7, r0	; <UNPREDICTABLE>
    5334:	streq	pc, [r4, #-2271]!	; 0xfffff721
    5338:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    533c:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5340:	strtmi	r9, [r9], -r8, lsl #16
    5344:			; <UNDEFINED> instruction: 0xf7fd2200
    5348:	strb	lr, [sp, #2572]!	; 0xa0c
    534c:	stccs	13, cr9, [r8, #-24]	; 0xffffffe8
    5350:	orrshi	pc, sp, r0
    5354:	streq	pc, [r8, #-2271]	; 0xfffff721
    5358:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    535c:	ldm	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5360:	strtmi	r9, [r9], -r8, lsl #16
    5364:	rscscc	pc, pc, #79	; 0x4f
    5368:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    536c:	cfstr32ls	mvfx14, [r6, #-880]	; 0xfffffc90
    5370:			; <UNDEFINED> instruction: 0xf0002d08
    5374:			; <UNDEFINED> instruction: 0xf8df81d4
    5378:	strtmi	r0, [r9], -ip, ror #9
    537c:			; <UNDEFINED> instruction: 0xe7ed4478
    5380:	stccs	13, cr9, [r8, #-24]	; 0xffffffe8
    5384:	andhi	pc, ip, #0
    5388:	ldrbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    538c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    5390:			; <UNDEFINED> instruction: 0xf8dfe7e4
    5394:			; <UNDEFINED> instruction: 0x461104d8
    5398:			; <UNDEFINED> instruction: 0xf7fd4478
    539c:	stmdbls	r6, {r1, r2, r4, r6, r7, fp, sp, lr, pc}
    53a0:			; <UNDEFINED> instruction: 0xf04f9808
    53a4:			; <UNDEFINED> instruction: 0xf7fd32ff
    53a8:	ldr	lr, [sp, #2524]!	; 0x9dc
    53ac:	strbeq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    53b0:			; <UNDEFINED> instruction: 0xf7fd4478
    53b4:	stmdbls	r6, {r3, r8, fp, sp, lr, pc}
    53b8:			; <UNDEFINED> instruction: 0xf04f9808
    53bc:			; <UNDEFINED> instruction: 0xf7fd32ff
    53c0:	ldr	lr, [r1, #2282]!	; 0x8ea
    53c4:	bls	1ac7ec <set_scsi_pt_cdb@plt+0x1a9ff0>
    53c8:	ldmdbeq	fp, {r0, r1, r3, r5, fp, ip, sp, lr}
    53cc:	svclt	0x00082a12
    53d0:	svclt	0x00142b01
    53d4:	bleq	81518 <set_scsi_pt_cdb@plt+0x7ed1c>
    53d8:	bleq	4151c <set_scsi_pt_cdb@plt+0x3ed20>
    53dc:	rschi	pc, r2, r0
    53e0:	ldreq	pc, [r0], #2271	; 0x8df
    53e4:			; <UNDEFINED> instruction: 0xf7fd4478
    53e8:	stmdbls	r6, {r4, r5, r7, fp, sp, lr, pc}
    53ec:	andcs	r4, r0, #40, 12	; 0x2800000
    53f0:	ldmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    53f4:	blls	1bea5c <set_scsi_pt_cdb@plt+0x1bc260>
    53f8:			; <UNDEFINED> instruction: 0xf0002b10
    53fc:	blls	1a56d0 <set_scsi_pt_cdb@plt+0x1a2ed4>
    5400:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    5404:	svclt	0x00042b08
    5408:	strcs	r9, [r3, #-2568]	; 0xfffff5f8
    540c:	addshi	pc, sp, r0, asr #32
    5410:	andcs	r7, r1, r3, asr r8
    5414:	ldmvc	r2, {r0, r4, fp, ip, sp, lr}
    5418:	b	10c5c8c <set_scsi_pt_cdb@plt+0x10c3490>
    541c:			; <UNDEFINED> instruction: 0xf8df4301
    5420:	tstmi	sl, #88, 8	; 0x58000000
    5424:			; <UNDEFINED> instruction: 0xf7fd4479
    5428:	blls	23f920 <set_scsi_pt_cdb@plt+0x23d124>
    542c:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5430:	ldmdbne	sl, {r0, sp}^
    5434:	ldrbtmi	r5, [r9], #-2907	; 0xfffff4a5
    5438:	ldrdcs	pc, [r2], -r2
    543c:	blt	4b3db0 <set_scsi_pt_cdb@plt+0x4b15b4>
    5440:			; <UNDEFINED> instruction: 0xf7fdb29b
    5444:	blls	1bf904 <set_scsi_pt_cdb@plt+0x1bd108>
    5448:			; <UNDEFINED> instruction: 0xf0002b0c
    544c:			; <UNDEFINED> instruction: 0xf8df809d
    5450:	andcs	r1, r1, r0, lsr r4
    5454:			; <UNDEFINED> instruction: 0xf7fd4479
    5458:	blls	1bf8f0 <set_scsi_pt_cdb@plt+0x1bd0f4>
    545c:			; <UNDEFINED> instruction: 0xf8dfb1db
    5460:	cdp	4, 0, cr11, cr8, cr4, {1}
    5464:	blls	227cac <set_scsi_pt_cdb@plt+0x2254b0>
    5468:			; <UNDEFINED> instruction: 0x960444fb
    546c:	bcc	1880 <raise@plt-0xc04>
    5470:	ssatmi	r4, #4, r8, asr #13
    5474:	ldrmi	r9, [lr], -r6, lsl #24
    5478:	strcc	r4, [r2, #-1621]	; 0xfffff9ab
    547c:	svccs	0x0001f81a
    5480:	strbmi	r1, [r1], -sp, lsr #23
    5484:			; <UNDEFINED> instruction: 0xf7fd2001
    5488:	adcmi	lr, r5, #12, 18	; 0x30000
    548c:	vmov.s16	sp, d24[1]
    5490:			; <UNDEFINED> instruction: 0x465c8a10
    5494:	ldmmi	ip!, {r2, r9, sl, fp, ip, pc}^
    5498:			; <UNDEFINED> instruction: 0xf7fd4478
    549c:	strb	lr, [r3, #-2196]	; 0xfffff76c
    54a0:	ldrbtmi	r4, [r8], #-2298	; 0xfffff706
    54a4:	ldmmi	sl!, {r0, r2, r7, r8, r9, sl, sp, lr, pc}^
    54a8:	uxtab	r4, lr, r8, ror #8
    54ac:	ldrbtmi	r4, [r8], #-2297	; 0xfffff707
    54b0:	stm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    54b4:	stcls	6, cr14, [r8, #-980]	; 0xfffffc2c
    54b8:	ldmibmi	r7!, {r0, sp}^
    54bc:	ldrbtmi	r7, [r9], #-2090	; 0xfffff7d6
    54c0:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    54c4:	stmdavc	sl!, {r0, r2, r4, r5, r6, r7, r8, fp, lr}^
    54c8:	ldrbtmi	r2, [r9], #-1
    54cc:	stmia	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    54d0:	ldmibmi	r3!, {r1, r3, r5, r6, fp, ip, sp, lr}^
    54d4:			; <UNDEFINED> instruction: 0xf0022001
    54d8:	ldrbtmi	r0, [r9], #-775	; 0xfffffcf9
    54dc:			; <UNDEFINED> instruction: 0xf7fd08d2
    54e0:	str	lr, [r1, #-2272]!	; 0xfffff720
    54e4:	andeq	pc, r8, #1073741864	; 0x40000028
    54e8:	strtmi	r4, [fp], -lr, ror #19
    54ec:	movwcc	r2, #32769	; 0x8001
    54f0:			; <UNDEFINED> instruction: 0xf7fd4479
    54f4:	ldr	lr, [r7, #-2262]	; 0xfffff72a
    54f8:	andcs	r9, r1, r8, lsl #26
    54fc:	stmdavc	sl!, {r1, r3, r5, r6, r7, r8, fp, lr}
    5500:			; <UNDEFINED> instruction: 0xf0024479
    5504:			; <UNDEFINED> instruction: 0xf7fd027f
    5508:	stmibmi	r8!, {r2, r3, r6, r7, fp, sp, lr, pc}^
    550c:	andcs	r7, r1, sl, lsr #17
    5510:			; <UNDEFINED> instruction: 0xf7fd4479
    5514:	str	lr, [r7, #-2246]	; 0xfffff73a
    5518:	andcs	r9, r1, r8, lsl #22
    551c:	ldmdahi	sl, {r2, r5, r6, r7, r8, fp, lr}^
    5520:	blt	149670c <set_scsi_pt_cdb@plt+0x1493f10>
    5524:			; <UNDEFINED> instruction: 0xf7fdb292
    5528:	ldrbt	lr, [sp], #2236	; 0x8bc
    552c:	andcs	r9, r1, r8, lsl #22
    5530:	ldmdahi	sl, {r5, r6, r7, r8, fp, lr}^
    5534:	blt	1496720 <set_scsi_pt_cdb@plt+0x1493f24>
    5538:			; <UNDEFINED> instruction: 0xf7fdb292
    553c:	ldrbt	lr, [r3], #2226	; 0x8b2
    5540:	ldrbtmi	r4, [r8], #-2269	; 0xfffff723
    5544:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5548:	ldmmi	ip, {r0, r1, r4, r5, r6, r9, sl, sp, lr, pc}^
    554c:			; <UNDEFINED> instruction: 0xe69c4478
    5550:	andcs	r9, r1, r8, lsl #22
    5554:	ldmdahi	sl, {r1, r3, r4, r6, r7, r8, fp, lr}^
    5558:	blt	1496744 <set_scsi_pt_cdb@plt+0x1493f48>
    555c:			; <UNDEFINED> instruction: 0xf7fdb292
    5560:	strbt	lr, [r1], #2208	; 0x8a0
    5564:	blge	32bd8c <set_scsi_pt_cdb@plt+0x329590>
    5568:	ldmdavs	r0, {r0, r1, r3, r8, sl, sp}
    556c:	movwgt	r6, #14417	; 0x3851
    5570:	ldmib	sp, {r2, r4, r6, r7, r8, fp, lr}^
    5574:	stmdals	r4, {r2, r3, r9, ip, sp}
    5578:	blt	496764 <set_scsi_pt_cdb@plt+0x493f68>
    557c:			; <UNDEFINED> instruction: 0xf7fdba1b
    5580:	bls	23f7c8 <set_scsi_pt_cdb@plt+0x23cfcc>
    5584:	strb	r3, [r3, -r8, lsl #4]
    5588:	andcs	r9, r1, r8, lsl #22
    558c:	ldmvs	sl, {r1, r2, r3, r6, r7, r8, fp, lr}
    5590:	blt	49677c <set_scsi_pt_cdb@plt+0x493f80>
    5594:	stm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5598:	andcs	r4, r1, ip, asr #19
    559c:			; <UNDEFINED> instruction: 0xf7fd4479
    55a0:	ldrb	lr, [ip, -r0, lsl #17]
    55a4:	stmdals	r4, {r1, r3, r6, r7, r8, fp, lr}
    55a8:			; <UNDEFINED> instruction: 0xf8df4479
    55ac:			; <UNDEFINED> instruction: 0xf7fda328
    55b0:	stcls	8, cr14, [r8, #-480]	; 0xfffffe20
    55b4:	strcc	r4, [r1, #-1274]	; 0xfffffb06
    55b8:	movweq	pc, #8235	; 0x202b	; <UNPREDICTABLE>
    55bc:			; <UNDEFINED> instruction: 0xf0333b04
    55c0:	tstle	r2, r4, lsl #6
    55c4:			; <UNDEFINED> instruction: 0xf7fd202d
    55c8:			; <UNDEFINED> instruction: 0xf815e860
    55cc:			; <UNDEFINED> instruction: 0xf10b2f01
    55d0:	ldrbmi	r0, [r1], -r1, lsl #22
    55d4:			; <UNDEFINED> instruction: 0xf7fd2001
    55d8:			; <UNDEFINED> instruction: 0xf1bbe864
    55dc:	mvnle	r0, r0, lsl pc
    55e0:	cfstr32ls	mvfx14, [r8, #-784]	; 0xfffffcf0
    55e4:	vst3.8	{d0,d2,d4}, [r3], fp
    55e8:			; <UNDEFINED> instruction: 0xf04f0370
    55ec:			; <UNDEFINED> instruction: 0xf1050b00
    55f0:			; <UNDEFINED> instruction: 0xf1050e03
    55f4:	stmiavc	sl!, {r0, r1, r2, sl, fp}
    55f8:	stmiavc	r9!, {r3, r5, r6, fp, ip, sp, lr}^
    55fc:	tsteq	r2, r5, ror r6
    5600:	andcc	lr, r0, #270336	; 0x42000
    5604:	andeq	pc, pc, r1
    5608:	andsne	lr, r1, #270336	; 0x42000
    560c:	blx	17d6f78 <set_scsi_pt_cdb@plt+0x17d477c>
    5610:	tstmi	sl, #128, 20	; 0x80000	; <UNPREDICTABLE>
    5614:			; <UNDEFINED> instruction: 0xf8154650
    5618:	andeq	sl, fp, #1, 30
    561c:	tstvs	r0, #274432	; 0x43000
    5620:	b	1296bbc <set_scsi_pt_cdb@plt+0x12943c0>
    5624:	ldrmi	r2, [r9], -r0
    5628:	stmib	sp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    562c:	andcs	r0, r1, r4, lsl #2
    5630:			; <UNDEFINED> instruction: 0xf8df49a9
    5634:	ldrbtmi	fp, [r9], #-680	; 0xfffffd58
    5638:	ldmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    563c:	ldmib	sp, {r3, r5, r7, r8, fp, lr}^
    5640:	andcs	r2, r1, r4, lsl #6
    5644:	ldrbtmi	r4, [fp], #1145	; 0x479
    5648:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    564c:	blge	32ba74 <set_scsi_pt_cdb@plt+0x329278>
    5650:			; <UNDEFINED> instruction: 0xf1011e4d
    5654:	strmi	r0, [sl], -pc, lsl #20
    5658:	svceq	0x0008f852
    565c:	movwgt	r6, #14417	; 0x3851
    5660:	ldmib	sp, {r0, sp}^
    5664:	ldmibmi	pc, {r2, r3, r9, ip, sp}	; <UNPREDICTABLE>
    5668:	blt	4b3edc <set_scsi_pt_cdb@plt+0x4b16e0>
    566c:			; <UNDEFINED> instruction: 0xf7fd4479
    5670:	ldmibmi	sp, {r3, r4, fp, sp, lr, pc}
    5674:	ldrbtmi	r2, [r9], #-1
    5678:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    567c:	svccs	0x0001f815
    5680:	andcs	r4, r1, r9, asr r6
    5684:	stmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5688:	mvnsle	r4, r5, asr r5
    568c:	stcls	7, cr14, [r8, #-12]
    5690:	vst3.8	{d0,d2,d4}, [r3], fp
    5694:			; <UNDEFINED> instruction: 0xf04f0370
    5698:			; <UNDEFINED> instruction: 0xf1050b00
    569c:	strcc	r0, [r7, #-3587]	; 0xfffff1fd
    56a0:	stccs	8, cr15, [r5], {21}
    56a4:	stceq	8, cr15, [r6], {21}
    56a8:	stcne	8, cr15, [r4], {21}
    56ac:	tsteq	r2, ip, lsr #13
    56b0:	b	10aaac8 <set_scsi_pt_cdb@plt+0x10a82cc>
    56b4:			; <UNDEFINED> instruction: 0xf0013200
    56b8:	b	10856fc <set_scsi_pt_cdb@plt+0x1082f00>
    56bc:			; <UNDEFINED> instruction: 0x46751211
    56c0:	blx	fe044044 <set_scsi_pt_cdb@plt+0xfe041848>
    56c4:			; <UNDEFINED> instruction: 0xf815431a
    56c8:	b	13c92d4 <set_scsi_pt_cdb@plt+0x13c6ad8>
    56cc:	b	10ce300 <set_scsi_pt_cdb@plt+0x10cbb04>
    56d0:	strmi	r6, [ip, #794]!	; 0x31a
    56d4:	bcs	2bffdc <set_scsi_pt_cdb@plt+0x2bd7e0>
    56d8:			; <UNDEFINED> instruction: 0xd1f4469b
    56dc:	andcs	r4, r1, r3, lsl #19
    56e0:	ldrbtmi	r9, [r9], #-2824	; 0xfffff4f8
    56e4:			; <UNDEFINED> instruction: 0xf7fc1e5d
    56e8:	stmibmi	r1, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    56ec:			; <UNDEFINED> instruction: 0x465b4652
    56f0:	ldrbtmi	r2, [r9], #-1
    56f4:	ldrsbge	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
    56f8:	svc	0x00d2f7fc
    56fc:	andcs	r4, r1, lr, ror r9
    5700:	ldrbtmi	r4, [r9], #-1274	; 0xfffffb06
    5704:	svc	0x00ccf7fc
    5708:			; <UNDEFINED> instruction: 0xb010f8dd
    570c:	svccs	0x0001f815
    5710:	andcs	r4, r1, r1, asr r6
    5714:	svc	0x00c4f7fc
    5718:	mvnsle	r4, fp, lsr #11
    571c:	bls	23f210 <set_scsi_pt_cdb@plt+0x23ca14>
    5720:	vst1.8	{d0-d3}, [r3], fp
    5724:	andcs	r6, r1, r0, ror lr
    5728:			; <UNDEFINED> instruction: 0x461378d5
    572c:			; <UNDEFINED> instruction: 0xf8927891
    5730:	eoreq	sl, sp, #6
    5734:	mulgt	r5, r3, r8
    5738:	strmi	lr, [r1, #-2629]	; 0xfffff5bb
    573c:	ldmdavc	r2, {r0, r3, r4, r8, fp, ip, sp, lr}^
    5740:	bcs	2c0084 <set_scsi_pt_cdb@plt+0x2bd888>
    5744:	stmdbmi	sp!, {r0, r2, r3, r8, r9, lr}^
    5748:	b	10a3ebc <set_scsi_pt_cdb@plt+0x10a16c0>
    574c:	b	1285f8c <set_scsi_pt_cdb@plt+0x1283790>
    5750:	ldrbtmi	r4, [r9], #-2572	; 0xfffff5f4
    5754:	beq	100084 <set_scsi_pt_cdb@plt+0xfd888>
    5758:	svc	0x00a2f7fc
    575c:	strtmi	r4, [sl], -r8, ror #18
    5760:	stclmi	0, cr2, [r8, #-4]!
    5764:			; <UNDEFINED> instruction: 0xf7fc4479
    5768:	stmdbmi	r7!, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    576c:	andcs	r4, r1, r2, asr r6
    5770:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
    5774:	svc	0x0094f7fc
    5778:	blls	217d10 <set_scsi_pt_cdb@plt+0x215514>
    577c:	ldrbtmi	r2, [r9], #-1
    5780:	blcc	1b94 <raise@plt-0x8f0>
    5784:	svc	0x008cf7fc
    5788:			; <UNDEFINED> instruction: 0xf1039b08
    578c:			; <UNDEFINED> instruction: 0xf81b0a07
    5790:	strtmi	r2, [r9], -r1, lsl #30
    5794:			; <UNDEFINED> instruction: 0xf7fc2001
    5798:	ldrbmi	lr, [sl, #3972]	; 0xf84
    579c:			; <UNDEFINED> instruction: 0xe67ad1f7
    57a0:	blls	217914 <set_scsi_pt_cdb@plt+0x215118>
    57a4:			; <UNDEFINED> instruction: 0xf8df4478
    57a8:	logneez	f3, #4.0
    57ac:	svc	0x000af7fc
    57b0:	andcs	r4, r1, r9, asr r9
    57b4:	ldrbtmi	r9, [fp], #2824	; 0xb08
    57b8:			; <UNDEFINED> instruction: 0xf1034479
    57bc:			; <UNDEFINED> instruction: 0xf7fc0a07
    57c0:			; <UNDEFINED> instruction: 0xf815ef70
    57c4:	ldrbmi	r2, [r9], -r1, lsl #30
    57c8:			; <UNDEFINED> instruction: 0xf7fc2001
    57cc:	strmi	lr, [sl, #3946]!	; 0xf6a
    57d0:			; <UNDEFINED> instruction: 0xe660d1f7
    57d4:	mrc	7, 5, APSR_nzcv, cr0, cr12, {7}
    57d8:			; <UNDEFINED> instruction: 0x46594850
    57dc:	ldrb	r4, [ip, #1144]	; 0x478
    57e0:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    57e4:	andeq	r0, r0, r4, asr #2
    57e8:	andeq	lr, r1, r8, asr #30
    57ec:	andeq	r5, r0, ip, lsl #4
    57f0:	andeq	r5, r0, lr, asr #4
    57f4:	andeq	r5, r0, r2, asr r2
    57f8:	andeq	r5, r0, sl, asr #4
    57fc:	andeq	r5, r0, lr, lsl #2
    5800:	ldrdeq	r5, [r0], -r4
    5804:	andeq	r5, r0, ip, asr #1
    5808:	andeq	r5, r0, r4, asr #1
    580c:	andeq	r5, r0, r0, lsl #18
    5810:	andeq	r5, r0, r8, lsl r1
    5814:	andeq	r5, r0, r8, asr r8
    5818:	muleq	r0, lr, r1
    581c:	andeq	r5, r0, r4, asr #3
    5820:			; <UNDEFINED> instruction: 0x000051ba
    5824:			; <UNDEFINED> instruction: 0x00004bb2
    5828:	muleq	r0, lr, r1
    582c:	andeq	r4, r0, ip, lsr #23
    5830:	andeq	r5, r0, lr, asr r2
    5834:	andeq	r4, r0, r2, lsr ip
    5838:	andeq	r4, r0, lr, ror fp
    583c:	andeq	r5, r0, r2, lsl r5
    5840:	andeq	r5, r0, sl, lsl r5
    5844:	andeq	r4, r0, r6, lsr #22
    5848:	andeq	r4, r0, r0, lsl ip
    584c:	andeq	r5, r0, ip, ror #11
    5850:	andeq	r4, r0, r6, lsl #31
    5854:			; <UNDEFINED> instruction: 0x00004fb0
    5858:	andeq	r4, r0, r0, lsl #30
    585c:	muleq	r0, r2, r2
    5860:	andeq	r5, r0, sl, ror #3
    5864:	ldrdeq	r5, [r0], -r8
    5868:	andeq	r5, r0, lr, asr r1
    586c:	andeq	r5, r0, r4, asr #5
    5870:	andeq	r4, r0, r0, lsr #30
    5874:	andeq	r5, r0, r4, asr r5
    5878:	andeq	r4, r0, r8, ror pc
    587c:	andeq	r4, r0, r6, lsl #31
    5880:			; <UNDEFINED> instruction: 0x00004fb8
    5884:	muleq	r0, r8, r8
    5888:	ldrdeq	r9, [r0], -ip
    588c:	andeq	r5, r0, sl, asr r2
    5890:	andeq	r4, r0, r4, asr #20
    5894:			; <UNDEFINED> instruction: 0x000052be
    5898:	andeq	r5, r0, r2, ror #6
    589c:	andeq	r5, r0, r2, lsl #7
    58a0:	muleq	r0, r6, r3
    58a4:	andeq	r4, r0, r0, asr #27
    58a8:	ldrdeq	r5, [r0], -ip
    58ac:	andeq	r5, r0, ip, ror #5
    58b0:			; <UNDEFINED> instruction: 0x000051bc
    58b4:	andeq	r5, r0, r4, ror #2
    58b8:	ldrdeq	r5, [r0], -lr
    58bc:	andeq	r4, r0, ip, lsl lr
    58c0:	andeq	r5, r0, r4, ror #2
    58c4:	andeq	r4, r0, ip, asr #27
    58c8:	andeq	r4, r0, r0, ror #28
    58cc:	andeq	r4, r0, r0, ror lr
    58d0:	andeq	r5, r0, ip, asr #7
    58d4:	andeq	r4, r0, ip, asr #14
    58d8:	andeq	r4, r0, lr, asr #31
    58dc:			; <UNDEFINED> instruction: 0x000046ba
    58e0:	andeq	r4, r0, ip, asr pc
    58e4:			; <UNDEFINED> instruction: 0x00004fbc
    58e8:	muleq	r0, r6, sp
    58ec:	muleq	r0, sl, lr
    58f0:	andeq	r4, r0, lr, lsr #29
    58f4:	andeq	r4, r0, r0, lsl #12
    58f8:	andeq	r4, r0, sl, lsl #26
    58fc:	andeq	r4, r0, sl, lsr sp
    5900:	andeq	r4, r0, r8, lsr ip
    5904:	andeq	r4, r0, lr, lsl #11
    5908:	andeq	r4, r0, r0, asr sp
    590c:	andeq	r4, r0, lr, lsl #25
    5910:	andeq	r4, r0, r0, lsl #27
    5914:	andeq	r4, r0, sl, asr #10
    5918:	andeq	r4, r0, r4, asr ip
    591c:	andeq	r4, r0, r8, lsl r9
    5920:	cmplt	r8, r8, lsl #10
    5924:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    5928:	mcr	7, 0, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    592c:	pop	{r3, fp, lr}
    5930:	ldrbtmi	r4, [r8], #-8
    5934:	mcrlt	7, 0, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    5938:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    593c:	mcr	7, 0, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    5940:	pop	{r0, r2, fp, lr}
    5944:	ldrbtmi	r4, [r8], #-8
    5948:	ldcllt	7, cr15, [ip, #1008]!	; 0x3f0
    594c:	muleq	r0, r6, r0
    5950:	muleq	r0, sl, r1
    5954:	andeq	r5, r0, r2, asr #19
    5958:	andeq	r5, r0, lr, lsl #22
    595c:	svcmi	0x00f0e92d
    5960:	bmi	fed971c0 <set_scsi_pt_cdb@plt+0xfed949c4>
    5964:	blmi	fedb1b80 <set_scsi_pt_cdb@plt+0xfedaf384>
    5968:	ldrbtmi	sl, [sl], #-3842	; 0xfffff0fe
    596c:	sbcslt	pc, r4, #14614528	; 0xdf0000
    5970:	sbcshi	pc, r4, #14614528	; 0xdf0000
    5974:			; <UNDEFINED> instruction: 0xf8df4604
    5978:	ldrbtmi	sl, [fp], #724	; 0x2d4
    597c:	ldrbtmi	r5, [r8], #2259	; 0x8d3
    5980:	sbcls	pc, ip, #14614528	; 0xdf0000
    5984:			; <UNDEFINED> instruction: 0xf50b44fa
    5988:	strmi	r7, [sp], -lr, lsr #22
    598c:	movwls	r6, #14363	; 0x381b
    5990:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5994:			; <UNDEFINED> instruction: 0x465b44f9
    5998:	ldrtmi	r4, [r1], -r2, asr #12
    599c:	strls	r4, [r0, -r8, lsr #12]
    59a0:	stceq	0, cr15, [r0], {79}	; 0x4f
    59a4:	andgt	pc, r8, sp, asr #17
    59a8:	mcr	7, 1, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    59ac:			; <UNDEFINED> instruction: 0xf0001c43
    59b0:			; <UNDEFINED> instruction: 0xf1a08117
    59b4:	blcs	e466b8 <set_scsi_pt_cdb@plt+0xe43ebc>
    59b8:	rscshi	pc, r5, r0, lsl #4
    59bc:			; <UNDEFINED> instruction: 0xf852a202
    59c0:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    59c4:	svclt	0x00004710
    59c8:	ldrdeq	r0, [r0], -r1
    59cc:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    59d0:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    59d4:			; <UNDEFINED> instruction: 0x000001bb
    59d8:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    59dc:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    59e0:	andeq	r0, r0, fp, lsr #3
    59e4:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    59e8:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    59ec:	andeq	r0, r0, r3, lsr #3
    59f0:	muleq	r0, r7, r1
    59f4:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    59f8:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    59fc:	andeq	r0, r0, pc, lsl #3
    5a00:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a04:			; <UNDEFINED> instruction: 0xffffffcf
    5a08:	andeq	r0, r0, r3, ror r1
    5a0c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a10:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a14:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a18:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a1c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a20:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a24:	andeq	r0, r0, sp, ror #2
    5a28:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a2c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a30:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a34:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a38:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a3c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a40:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a44:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a48:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a4c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a50:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a54:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a58:	andeq	r0, r0, r5, ror #2
    5a5c:	andeq	r0, r0, pc, asr r1
    5a60:	andeq	r0, r0, r9, asr r1
    5a64:	andeq	r0, r0, r3, asr r1
    5a68:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a6c:	andeq	r0, r0, fp, asr #2
    5a70:	andeq	r0, r0, fp, lsr r1
    5a74:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a78:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a7c:	andeq	r0, r0, r1, lsr #2
    5a80:	andeq	r0, r0, r1, lsr #2
    5a84:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a88:	andeq	r0, r0, fp, lsl r1
    5a8c:	andeq	r0, r0, fp, lsl #2
    5a90:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a94:	andeq	r0, r0, r3, lsl #2
    5a98:	strdeq	r0, [r0], -fp
    5a9c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5aa0:	strdeq	r0, [r0], -r5
    5aa4:	andeq	r0, r0, r9, ror #1
    5aa8:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5aac:	andeq	r0, r0, fp, lsr #3
    5ab0:	andcs	r6, r1, #667648	; 0xa3000
    5ab4:	ldrmi	r7, [r3], #-418	; 0xfffffe5e
    5ab8:	strb	r6, [ip, -r3, lsr #5]!
    5abc:	rscvc	r2, r3, r1, lsl #6
    5ac0:	bvs	18ff86c <set_scsi_pt_cdb@plt+0x18fd070>
    5ac4:	rsbvs	r3, r3, #67108864	; 0x4000000
    5ac8:	bvs	8ff864 <set_scsi_pt_cdb@plt+0x8fd068>
    5acc:	eorvs	r3, r3, #67108864	; 0x4000000
    5ad0:	blmi	183f85c <set_scsi_pt_cdb@plt+0x183d060>
    5ad4:			; <UNDEFINED> instruction: 0xf8592201
    5ad8:	rsbvc	r3, r2, #3
    5adc:	mvnvs	r6, #1769472	; 0x1b0000
    5ae0:	movwcs	lr, #5977	; 0x1759
    5ae4:	ldrb	r7, [r6, -r3, ror #2]
    5ae8:			; <UNDEFINED> instruction: 0xf8594b5a
    5aec:	ldmdavs	r8, {r0, r1, ip, sp}
    5af0:	mrc	7, 1, APSR_nzcv, cr0, cr12, {7}
    5af4:	mvnsvc	pc, #82837504	; 0x4f00000
    5af8:	vqsub.s8	d4, d16, d8
    5afc:	rscvs	r8, r0, #146	; 0x92
    5b00:	movwcs	lr, #5961	; 0x1749
    5b04:	orrcs	r7, r3, #99	; 0x63
    5b08:	vcgt.s8	d22, d0, d19
    5b0c:			; <UNDEFINED> instruction: 0x81231301
    5b10:	stmdbvs	r3!, {r0, r6, r8, r9, sl, sp, lr, pc}^
    5b14:	cmnvs	r3, r1, lsl #6
    5b18:	movwcs	lr, #5949	; 0x173d
    5b1c:	ldr	r7, [sl, -r3, lsr #2]!
    5b20:	eorvc	r2, r3, #67108864	; 0x4000000
    5b24:	movwcs	lr, #5943	; 0x1737
    5b28:	ldr	r7, [r4, -r3, lsr #1]!
    5b2c:	movwcc	r6, #6435	; 0x1923
    5b30:	ldr	r6, [r0, -r3, lsr #2]!
    5b34:	mvnvc	r2, r1, lsl #6
    5b38:	andcs	lr, r0, sp, lsr #14
    5b3c:	subeq	pc, r8, r4, lsl #17
    5b40:	blmi	fd845c <set_scsi_pt_cdb@plt+0xfd5c60>
    5b44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5b48:	blls	dfbb8 <set_scsi_pt_cdb@plt+0xdd3bc>
    5b4c:	cmnle	r2, sl, asr r0
    5b50:	pop	{r0, r2, ip, sp, pc}
    5b54:	stmibvs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    5b58:	mvnvs	r3, r1, lsl #6
    5b5c:	blmi	f7f7d0 <set_scsi_pt_cdb@plt+0xf7cfd4>
    5b60:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5b64:	strbtvs	r6, [r3], #-2075	; 0xfffff7e5
    5b68:	stmibvs	r3!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}
    5b6c:			; <UNDEFINED> instruction: 0x61a33301
    5b70:	movwcs	lr, #5905	; 0x1711
    5b74:	orrcs	r7, r6, #99	; 0x63
    5b78:	vcgt.s8	d22, d0, d19
    5b7c:			; <UNDEFINED> instruction: 0x81231301
    5b80:	blmi	d3f7ac <set_scsi_pt_cdb@plt+0xd3cfb0>
    5b84:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5b88:	stmdavc	r3, {r3, r4, fp, sp, lr}
    5b8c:	tstle	r9, sp, lsr #22
    5b90:	rscscc	pc, pc, pc, asr #32
    5b94:	ldrbt	r6, [lr], r0, ror #1
    5b98:	blcs	2012c <set_scsi_pt_cdb@plt+0x1d930>
    5b9c:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {3}
    5ba0:	cmnvs	r3, r1, lsl #6
    5ba4:			; <UNDEFINED> instruction: 0x4602e6f7
    5ba8:	ldrbmi	r4, [r0], -r1, lsl #12
    5bac:	stcl	7, cr15, [ip], {252}	; 0xfc
    5bb0:	blcs	20144 <set_scsi_pt_cdb@plt+0x1d948>
    5bb4:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    5bb8:	umaaleq	pc, r8, r4, r8	; <UNPREDICTABLE>
    5bbc:	mrc2	7, 5, pc, cr0, cr15, {7}
    5bc0:	ldr	r2, [sp, r1]!
    5bc4:	stcl	7, cr15, [r6, #1008]	; 0x3f0
    5bc8:	stmible	r3!, {r0, fp, sp}^
    5bcc:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    5bd0:	ldc	7, cr15, [sl], #1008	; 0x3f0
    5bd4:	umaaleq	pc, r8, r4, r8	; <UNPREDICTABLE>
    5bd8:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    5bdc:	str	r2, [pc, r1]!
    5be0:			; <UNDEFINED> instruction: 0xf8594b1f
    5be4:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    5be8:	ble	61669c <set_scsi_pt_cdb@plt+0x613ea0>
    5bec:	cmnlt	sl, r2, lsr #24
    5bf0:	ldrsbthi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5bf4:	strd	r4, [r7], -r8
    5bf8:	eorne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    5bfc:			; <UNDEFINED> instruction: 0xf7fc4640
    5c00:	ldmdavs	fp!, {r2, r5, r7, sl, fp, sp, lr, pc}
    5c04:	eorsvs	r3, fp, r1, lsl #6
    5c08:	adcmi	r6, fp, #3866624	; 0x3b0000
    5c0c:			; <UNDEFINED> instruction: 0xe7d3dbf4
    5c10:	eorcs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    5c14:	adcmi	r3, fp, #67108864	; 0x4000000
    5c18:	strtvs	r6, [r2], #-59	; 0xffffffc5
    5c1c:	andcs	sp, r0, r8, ror #23
    5c20:	ldmdami	r1, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    5c24:			; <UNDEFINED> instruction: 0xf7fc4478
    5c28:			; <UNDEFINED> instruction: 0xf894ec90
    5c2c:			; <UNDEFINED> instruction: 0xf7ff0048
    5c30:	andcs	pc, r1, r7, ror lr	; <UNPREDICTABLE>
    5c34:			; <UNDEFINED> instruction: 0xf7fce784
    5c38:	svclt	0x0000ec80
    5c3c:	andeq	lr, r1, sl, lsr #10
    5c40:	andeq	r0, r0, r4, asr #2
    5c44:	andeq	lr, r1, sl, lsl #13
    5c48:	andeq	r6, r0, r6, lsr #1
    5c4c:	andeq	r6, r0, r4, lsl #2
    5c50:	andeq	lr, r1, r0, lsl #10
    5c54:	andeq	r0, r0, r4, ror #2
    5c58:	andeq	lr, r1, r0, asr r3
    5c5c:	andeq	r5, r0, r6, ror lr
    5c60:	andeq	r0, r0, r8, asr #2
    5c64:			; <UNDEFINED> instruction: 0x00005eb8
    5c68:	andeq	r5, r0, r8, asr #28
    5c6c:	svcmi	0x00f0e92d
    5c70:	ldmibmi	r9, {r1, r2, r3, r9, sl, lr}^
    5c74:	blmi	ff651480 <set_scsi_pt_cdb@plt+0xff64ec84>
    5c78:	ldrbtmi	fp, [r9], #-135	; 0xffffff79
    5c7c:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    5c80:			; <UNDEFINED> instruction: 0xf04f9305
    5c84:	vcgt.u8	d16, d0, d0
    5c88:	blmi	ff566198 <set_scsi_pt_cdb@plt+0xff56399c>
    5c8c:	ldrmi	r4, [r5], -r1, lsl #13
    5c90:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5c94:	movwls	r4, #9339	; 0x247b
    5c98:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    5c9c:	blmi	ff4aa8a8 <set_scsi_pt_cdb@plt+0xff4a80ac>
    5ca0:	movwls	r4, #13435	; 0x347b
    5ca4:			; <UNDEFINED> instruction: 0xf8d9e00b
    5ca8:	stmdbcs	r0, {r6, ip}
    5cac:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    5cb0:	submi	pc, r0, r9, asr #17
    5cb4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    5cb8:			; <UNDEFINED> instruction: 0xf0004546
    5cbc:			; <UNDEFINED> instruction: 0xf8558128
    5cc0:	strtmi	r4, [r0], -r4, lsl #30
    5cc4:	stc	7, cr15, [r2], #1008	; 0x3f0
    5cc8:	rscsle	r2, r3, r0, lsl #16
    5ccc:	blcs	b63d60 <set_scsi_pt_cdb@plt+0xb61564>
    5cd0:	sqtnedz	f5, #1.0
    5cd4:	beq	820ec <set_scsi_pt_cdb@plt+0x7f8f0>
    5cd8:	andcs	sp, r1, #236	; 0xec
    5cdc:	andne	pc, r1, r0, asr #4
    5ce0:			; <UNDEFINED> instruction: 0xf04f2788
    5ce4:			; <UNDEFINED> instruction: 0xf04f0cc0
    5ce8:			; <UNDEFINED> instruction: 0xf89a0e87
    5cec:	ldmdbcc	r3!, {ip}
    5cf0:	stmdale	r9!, {r0, r2, r6, r8, fp, sp}
    5cf4:			; <UNDEFINED> instruction: 0xf001e8df
    5cf8:	stmdacs	r8!, {r0, r1, r5, fp, sp}
    5cfc:	stmdacs	r8!, {r3, r5, fp, sp}
    5d00:	stmdacs	r8!, {r3, r5, fp, sp}
    5d04:	ldmdacs	r4, {r0, r2, r3, r6, fp, sp}^
    5d08:	stmdacs	r8!, {r3, r5, fp, sp}
    5d0c:	stmdacs	r8!, {r3, r5, r9, lr}
    5d10:	strbpl	r7, [r8, -r8, lsr #4]!
    5d14:	stmdacs	r8!, {r0, r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    5d18:	stc	8, cr2, [r8], #-160	; 0xffffff60
    5d1c:	stmdacs	r8!, {r3, r5, fp, sp}
    5d20:	stmdacs	r8!, {r3, r5, fp, sp}
    5d24:	strble	r2, [r0, #2088]!	; 0x828
    5d28:	ldrlt	fp, [sl, r2, asr #27]!
    5d2c:	stmiacs	ip!, {r3, r5, r9, lr}
    5d30:	stmiacs	r1!, {r3, r5, fp, sp}
    5d34:	stmdals	r8!, {r1, r2, r3, r4, r7, fp, sp}
    5d38:	orrhi	r2, fp, #9306112	; 0x8e0000
    5d3c:			; <UNDEFINED> instruction: 0xf89a7828
    5d40:	ldmdbcs	r6!, {r0, ip}
    5d44:	sbcshi	pc, ip, r0
    5d48:	mulcc	r0, sl, r8
    5d4c:			; <UNDEFINED> instruction: 0xf0402b42
    5d50:			; <UNDEFINED> instruction: 0xf89a80cc
    5d54:	blcs	f51d60 <set_scsi_pt_cdb@plt+0xf4f564>
    5d58:	sbchi	pc, r7, r0, asr #32
    5d5c:			; <UNDEFINED> instruction: 0xf10a9902
    5d60:	bge	105d70 <set_scsi_pt_cdb@plt+0x103574>
    5d64:	ldcl	7, cr15, [ip], #-1008	; 0xfffffc10
    5d68:			; <UNDEFINED> instruction: 0xf0402801
    5d6c:	blls	1261d8 <set_scsi_pt_cdb@plt+0x1239dc>
    5d70:	vqdmulh.s<illegal width 8>	d2, d0, d1
    5d74:			; <UNDEFINED> instruction: 0xf8c98115
    5d78:	ldr	r3, [fp, ip]
    5d7c:			; <UNDEFINED> instruction: 0x1018f8d9
    5d80:			; <UNDEFINED> instruction: 0xf8c93101
    5d84:	blcc	49dec <set_scsi_pt_cdb@plt+0x475f0>
    5d88:	beq	821b8 <set_scsi_pt_cdb@plt+0x7f9bc>
    5d8c:	vstmiale	ip!, {d2-d1}
    5d90:			; <UNDEFINED> instruction: 0xf8d9e790
    5d94:	stmdbcs	r0, {r2, r4, ip}
    5d98:			; <UNDEFINED> instruction: 0xf8c9d1f5
    5d9c:			; <UNDEFINED> instruction: 0xe7f22014
    5da0:	andcs	pc, r0, r9, lsl #17
    5da4:	strcs	lr, [r0], #-2031	; 0xfffff811
    5da8:			; <UNDEFINED> instruction: 0xf8892301
    5dac:	bmi	fe3d1ed4 <set_scsi_pt_cdb@plt+0xfe3cf6d8>
    5db0:	ldrbtmi	r4, [sl], #-2954	; 0xfffff476
    5db4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5db8:	subsmi	r9, sl, r5, lsl #22
    5dbc:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
    5dc0:	andlt	r4, r7, r0, lsr #12
    5dc4:	svchi	0x00f0e8bd
    5dc8:	ldrsbtne	pc, [r8], -r9	; <UNPREDICTABLE>
    5dcc:	eors	pc, r0, r9, asr #17
    5dd0:			; <UNDEFINED> instruction: 0xf8a93101
    5dd4:			; <UNDEFINED> instruction: 0xf8c90008
    5dd8:			; <UNDEFINED> instruction: 0xe7d41038
    5ddc:			; <UNDEFINED> instruction: 0x101cf8d9
    5de0:			; <UNDEFINED> instruction: 0xf8c93101
    5de4:	bfi	r1, ip, #0, #15
    5de8:	ldrsbtne	pc, [r8], -r9	; <UNPREDICTABLE>
    5dec:			; <UNDEFINED> instruction: 0xf8a92486
    5df0:	tstcc	r1, r8
    5df4:	eorsmi	pc, r0, r9, asr #17
    5df8:	eorsne	pc, r8, r9, asr #17
    5dfc:			; <UNDEFINED> instruction: 0xf8d9e7c3
    5e00:			; <UNDEFINED> instruction: 0xf8891028
    5e04:	tstcc	r1, r6
    5e08:	eorne	pc, r8, r9, asr #17
    5e0c:			; <UNDEFINED> instruction: 0xf889e7bb
    5e10:	ldr	r2, [r8, r3]!
    5e14:	ldrsbtne	pc, [r8], -r9	; <UNPREDICTABLE>
    5e18:	eorsvc	pc, r0, r9, asr #17
    5e1c:			; <UNDEFINED> instruction: 0xf8a93101
    5e20:			; <UNDEFINED> instruction: 0xf8c90008
    5e24:			; <UNDEFINED> instruction: 0xe7ae1038
    5e28:	ldrdne	pc, [r0], -r9	; <UNPREDICTABLE>
    5e2c:			; <UNDEFINED> instruction: 0xf8c93101
    5e30:	str	r1, [r8, r0, lsr #32]!
    5e34:	andcs	pc, r5, r9, lsl #17
    5e38:			; <UNDEFINED> instruction: 0xf8d9e7a5
    5e3c:	strcs	r1, [r5], #56	; 0x38
    5e40:	andeq	pc, r8, r9, lsr #17
    5e44:			; <UNDEFINED> instruction: 0xf8c93101
    5e48:			; <UNDEFINED> instruction: 0xf8c94030
    5e4c:			; <UNDEFINED> instruction: 0xe79a1038
    5e50:	ldrsbtne	pc, [r8], -r9	; <UNPREDICTABLE>
    5e54:			; <UNDEFINED> instruction: 0xf8a92483
    5e58:	tstcc	r1, r8
    5e5c:	eorsmi	pc, r0, r9, asr #17
    5e60:	eorsne	pc, r8, r9, asr #17
    5e64:			; <UNDEFINED> instruction: 0xf889e78f
    5e68:	str	r2, [ip, r4]
    5e6c:	andcs	pc, r8, r9, lsl #17
    5e70:			; <UNDEFINED> instruction: 0xf889e789
    5e74:			; <UNDEFINED> instruction: 0xf8892002
    5e78:	str	r2, [r4, r1]
    5e7c:			; <UNDEFINED> instruction: 0x1010f8d9
    5e80:	bleq	8228c <set_scsi_pt_cdb@plt+0x7fa90>
    5e84:	andslt	pc, r0, r9, asr #17
    5e88:	mullt	r1, sl, r8
    5e8c:	svceq	0x006cf1bb
    5e90:	svcge	0x0079f47f
    5e94:	blcc	522a4 <set_scsi_pt_cdb@plt+0x4faa8>
    5e98:	beq	822c8 <set_scsi_pt_cdb@plt+0x7facc>
    5e9c:	andsne	pc, r0, r9, asr #17
    5ea0:			; <UNDEFINED> instruction: 0xf8d9e771
    5ea4:	ldrtcs	r1, [r0], #56	; 0x38
    5ea8:	andeq	pc, r8, r9, lsr #17
    5eac:			; <UNDEFINED> instruction: 0xf8c93101
    5eb0:			; <UNDEFINED> instruction: 0xf8c94030
    5eb4:			; <UNDEFINED> instruction: 0xe7661038
    5eb8:	ldrsbtne	pc, [r8], -r9	; <UNPREDICTABLE>
    5ebc:	bleq	fe282000 <set_scsi_pt_cdb@plt+0xfe27f804>
    5ec0:	andeq	pc, r8, r9, lsr #17
    5ec4:			; <UNDEFINED> instruction: 0xf8c93101
    5ec8:			; <UNDEFINED> instruction: 0xf8c9b030
    5ecc:	smmlar	sl, r8, r0, r1
    5ed0:	andcs	pc, r7, r9, lsl #17
    5ed4:			; <UNDEFINED> instruction: 0xf8d9e757
    5ed8:			; <UNDEFINED> instruction: 0xf8c91038
    5edc:	tstcc	r1, r0, lsr r0
    5ee0:	andeq	pc, r8, r9, lsr #17
    5ee4:	eorsne	pc, r8, r9, asr #17
    5ee8:	stmdals	r1, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    5eec:	ldrbmi	r2, [r1], -r2, lsl #4
    5ef0:	stcl	7, cr15, [r0], #-1008	; 0xfffffc10
    5ef4:			; <UNDEFINED> instruction: 0xf10ab968
    5ef8:			; <UNDEFINED> instruction: 0xf8c90102
    5efc:	ldrb	r1, [r9], r4, asr #32
    5f00:	blcc	4e398 <set_scsi_pt_cdb@plt+0x4bb9c>
    5f04:	beq	82334 <set_scsi_pt_cdb@plt+0x7fb38>
    5f08:	eorne	pc, ip, r9, asr #17
    5f0c:	strcs	lr, [r0], #-1851	; 0xfffff8c5
    5f10:	stmdals	r3, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    5f14:	ldrbmi	r2, [r1], -r2, lsl #4
    5f18:	mcrr	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    5f1c:	ldmdami	r4!, {r4, r5, r6, r8, ip, sp, pc}
    5f20:	ldrbmi	r2, [r1], -r2, lsl #4
    5f24:			; <UNDEFINED> instruction: 0xf7fc4478
    5f28:	bllt	a41048 <set_scsi_pt_cdb@plt+0xa3e84c>
    5f2c:	movweq	pc, #8458	; 0x210a	; <UNPREDICTABLE>
    5f30:	eorscc	pc, ip, r9, asr #17
    5f34:			; <UNDEFINED> instruction: 0xf8892301
    5f38:	ldrt	r3, [fp], r9
    5f3c:			; <UNDEFINED> instruction: 0xf10a492d
    5f40:	bge	105f50 <set_scsi_pt_cdb@plt+0x103754>
    5f44:			; <UNDEFINED> instruction: 0xf7fc4479
    5f48:	stmdacs	r1, {r2, r3, r7, r8, r9, fp, sp, lr, pc}
    5f4c:	blls	13a41c <set_scsi_pt_cdb@plt+0x137c20>
    5f50:	vstmdble	pc!, {d2-d1}
    5f54:	addeq	pc, r0, #76, 4	; 0xc0000004
    5f58:	lfmle	f4, 4, [r5], #-588	; 0xfffffdb4
    5f5c:	eorcc	pc, ip, r9, asr #17
    5f60:	stmdami	r5!, {r3, r5, r7, r9, sl, sp, lr, pc}
    5f64:	strcs	r4, [r1], #-1570	; 0xfffff9de
    5f68:			; <UNDEFINED> instruction: 0xf7fc4478
    5f6c:			; <UNDEFINED> instruction: 0xf899eaee
    5f70:			; <UNDEFINED> instruction: 0xf7ff0048
    5f74:			; <UNDEFINED> instruction: 0xe71afcd5
    5f78:	andcs	r4, r4, #32, 16	; 0x200000
    5f7c:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    5f80:	ldc	7, cr15, [r8], {252}	; 0xfc
    5f84:			; <UNDEFINED> instruction: 0xf43f2800
    5f88:	ldmdami	sp, {r0, r2, r4, r7, r9, sl, fp, sp, pc}
    5f8c:	strcs	r4, [r1], #-1617	; 0xfffff9af
    5f90:			; <UNDEFINED> instruction: 0xf7fc4478
    5f94:			; <UNDEFINED> instruction: 0xf899eada
    5f98:			; <UNDEFINED> instruction: 0xf7ff0048
    5f9c:	str	pc, [r6, -r1, asr #25]
    5fa0:	strcs	r4, [r1], #-2072	; 0xfffff7e8
    5fa4:			; <UNDEFINED> instruction: 0xf7fc4478
    5fa8:			; <UNDEFINED> instruction: 0xf899ead0
    5fac:			; <UNDEFINED> instruction: 0xf7ff0048
    5fb0:			; <UNDEFINED> instruction: 0xe6fcfcb7
    5fb4:	strcs	r4, [r1], #-2068	; 0xfffff7ec
    5fb8:			; <UNDEFINED> instruction: 0xf7fc4478
    5fbc:			; <UNDEFINED> instruction: 0xf899eac6
    5fc0:			; <UNDEFINED> instruction: 0xf7ff0048
    5fc4:	ldrbt	pc, [r2], sp, lsr #25	; <UNPREDICTABLE>
    5fc8:	ldmdami	r0, {r2, r9, sl, lr}
    5fcc:			; <UNDEFINED> instruction: 0xf7fc4478
    5fd0:			; <UNDEFINED> instruction: 0xe6eceabc
    5fd4:	b	fec43fcc <set_scsi_pt_cdb@plt+0xfec417d0>
    5fd8:	andeq	lr, r1, sl, lsl r2
    5fdc:	andeq	r0, r0, r4, asr #2
    5fe0:	andeq	r5, r0, r8, lsr lr
    5fe4:	andeq	r5, r0, r2, asr lr
    5fe8:	andeq	r5, r0, r0, asr lr
    5fec:	andeq	lr, r1, r2, ror #1
    5ff0:	andeq	r5, r0, ip, lsl ip
    5ff4:	andeq	r5, r0, r8, lsl #23
    5ff8:	andeq	r5, r0, r0, lsl #24
    5ffc:	andeq	r5, r0, r6, asr #23
    6000:			; <UNDEFINED> instruction: 0x00005bbc
    6004:	andeq	r5, r0, ip, lsr #22
    6008:	andeq	r5, r0, ip, lsr fp
    600c:	andeq	r5, r0, r0, asr fp
    6010:			; <UNDEFINED> instruction: 0x4606b570
    6014:	cmplt	fp, sp, lsl #12
    6018:	vstrle.16	s4, [r8, #-0]	; <UNPREDICTABLE>
    601c:	cdpne	14, 4, cr1, cr4, cr13, {2}
    6020:			; <UNDEFINED> instruction: 0xf8144405
    6024:			; <UNDEFINED> instruction: 0xf7fc0f01
    6028:	adcmi	lr, ip, #48, 22	; 0xc000
    602c:	ldfltp	f5, [r0, #-996]!	; 0xfffffc1c
    6030:			; <UNDEFINED> instruction: 0x46146813
    6034:	rscsle	r2, sl, r0, lsl #22
    6038:			; <UNDEFINED> instruction: 0xdc0f2b02
    603c:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    6040:	b	ff044038 <set_scsi_pt_cdb@plt+0xff04183c>
    6044:	strtmi	r6, [r9], -r2, lsr #16
    6048:			; <UNDEFINED> instruction: 0xf1a24630
    604c:	blx	fec8685c <set_scsi_pt_cdb@plt+0xfec84060>
    6050:	pop	{r1, r7, r9, ip, sp, lr, pc}
    6054:	ldmdbeq	r2, {r4, r5, r6, lr}^
    6058:	blt	fe6c4050 <set_scsi_pt_cdb@plt+0xfe6c1854>
    605c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    6060:	rscscc	pc, pc, #79	; 0x4f
    6064:	blt	fe54405c <set_scsi_pt_cdb@plt+0xfe541860>
    6068:	andeq	r5, r0, sl, asr fp
    606c:	svcmi	0x00f0e92d
    6070:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
    6074:	ldrmi	r8, [sp], -r4, lsl #22
    6078:	strmi	r4, [r4], -fp, asr #21
    607c:	strmi	r4, [fp], fp, asr #23
    6080:			; <UNDEFINED> instruction: 0xf04f447a
    6084:	addslt	r0, r3, r0, lsl #16
    6088:	ldmib	sp, {r0, r1, r4, r6, r7, fp, ip, lr}^
    608c:	ldmdavs	fp, {r5, r8, fp, ip, sp, lr}
    6090:			; <UNDEFINED> instruction: 0xf04f9311
    6094:			; <UNDEFINED> instruction: 0xf8d90300
    6098:			; <UNDEFINED> instruction: 0xf7fc6028
    609c:			; <UNDEFINED> instruction: 0x4620eb7a
    60a0:	ldrtmi	r4, [sl], -r9, lsr #12
    60a4:	andlt	pc, r4, sl, asr #17
    60a8:	eorhi	pc, r8, sl, asr #17
    60ac:	b	2440a4 <set_scsi_pt_cdb@plt+0x2418a8>
    60b0:	stmdbge	sp, {r5, r9, sl, lr}
    60b4:			; <UNDEFINED> instruction: 0xf7fc2210
    60b8:	strtmi	lr, [r0], -r4, lsr #22
    60bc:	subcs	r4, r8, #84934656	; 0x5100000
    60c0:	bl	fe7440b8 <set_scsi_pt_cdb@plt+0xfe7418bc>
    60c4:	ldrtmi	r4, [r3], -r0, lsr #12
    60c8:			; <UNDEFINED> instruction: 0xf04f4642
    60cc:			; <UNDEFINED> instruction: 0xf7fc31ff
    60d0:			; <UNDEFINED> instruction: 0x2e02eab0
    60d4:	ldcle	6, cr4, [fp], {4}
    60d8:			; <UNDEFINED> instruction: 0xf8d9bb1c
    60dc:			; <UNDEFINED> instruction: 0xf8d93020
    60e0:	tstmi	sl, #24
    60e4:			; <UNDEFINED> instruction: 0xf109d02a
    60e8:			; <UNDEFINED> instruction: 0x46390218
    60ec:			; <UNDEFINED> instruction: 0xf7ff4628
    60f0:	bmi	fec05f34 <set_scsi_pt_cdb@plt+0xfec03738>
    60f4:	ldrbtmi	r4, [sl], #-2989	; 0xfffff453
    60f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    60fc:	subsmi	r9, sl, r1, lsl fp
    6100:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
    6104:	andslt	r4, r3, r0, lsr #12
    6108:	blhi	141404 <set_scsi_pt_cdb@plt+0x13ec08>
    610c:	svchi	0x00f0e8bd
    6110:	strmi	r4, [r2], -r8, lsr #19
    6114:	ldrbtmi	r4, [r9], #-2216	; 0xfffff758
    6118:			; <UNDEFINED> instruction: 0xf7fc4478
    611c:			; <UNDEFINED> instruction: 0x2c00ea16
    6120:	stccs	0, cr13, [r1], {219}	; 0xdb
    6124:	stccs	0, cr13, [r2], {229}	; 0xe5
    6128:	strtcs	fp, [r1], #-3848	; 0xfffff0f8
    612c:	stccs	0, cr13, [r0], {225}	; 0xe1
    6130:	rsbmi	sp, r0, #913408	; 0xdf000
    6134:	b	ff4c412c <set_scsi_pt_cdb@plt+0xff4c1930>
    6138:	ldrb	r4, [sl, r4, lsl #12]
    613c:	cdpge	8, 0, cr6, cr10, cr8, {1}
    6140:	strtmi	r6, [ip], r9, ror #16
    6144:	ldrtmi	r7, [r2], -ip, lsr #29
    6148:	beq	1a42564 <set_scsi_pt_cdb@plt+0x1a3fd68>
    614c:	andgt	r4, r3, #53477376	; 0x3300000
    6150:	andeq	pc, pc, #4
    6154:	svceq	0x0078f85c
    6158:	ldreq	pc, [r0, -r5, lsl #2]
    615c:	cdpvc	2, 6, cr9, cr10, cr5, {0}
    6160:	ldrdne	pc, [r4], -ip
    6164:	strhi	lr, [sl], #-2525	; 0xfffff623
    6168:			; <UNDEFINED> instruction: 0xf8d99204
    616c:	movwgt	r2, #12316	; 0x301c
    6170:	blls	297ab8 <set_scsi_pt_cdb@plt+0x2952bc>
    6174:	andls	r2, r8, #16, 2
    6178:	blt	6ec9ac <set_scsi_pt_cdb@plt+0x6ea1b0>
    617c:	blt	4aada0 <set_scsi_pt_cdb@plt+0x4a85a4>
    6180:			; <UNDEFINED> instruction: 0xf7fc9206
    6184:	bls	140dbc <set_scsi_pt_cdb@plt+0x13e5c0>
    6188:	movweq	pc, #33029	; 0x8105	; <UNPREDICTABLE>
    618c:	bleq	8259c <set_scsi_pt_cdb@plt+0x7fda0>
    6190:			; <UNDEFINED> instruction: 0xf0002800
    6194:	ldmdavs	r8, {r1, r3, r5, r7, pc}
    6198:	ldmdavs	r9, {r2, r4, r5, r7, r9, sl, lr}^
    619c:	strtmi	r4, [r3], -r2, asr #12
    61a0:	andeq	lr, r3, ip, lsr #17
    61a4:	ldmib	sp, {r0, sp}^
    61a8:	stmibmi	r4, {r1, r3, r9, fp, ip, pc}
    61ac:	bls	408e8 <set_scsi_pt_cdb@plt+0x3e0ec>
    61b0:			; <UNDEFINED> instruction: 0xf7fc4479
    61b4:	ldmdavs	r8!, {r1, r2, r4, r5, r6, r9, fp, sp, lr, pc}
    61b8:			; <UNDEFINED> instruction: 0xc6036879
    61bc:	stmibmi	r0, {r0, sp}
    61c0:	movwcs	lr, #43485	; 0xa9dd
    61c4:			; <UNDEFINED> instruction: 0xf7fc4479
    61c8:	blls	240b80 <set_scsi_pt_cdb@plt+0x23e384>
    61cc:			; <UNDEFINED> instruction: 0xf0402b00
    61d0:	ldmib	sp, {r0, r3, r4, r6, r7, pc}^
    61d4:	tstmi	r3, #402653184	; 0x18000000
    61d8:	sbchi	pc, ip, r0, asr #32
    61dc:			; <UNDEFINED> instruction: 0x465a4979
    61e0:			; <UNDEFINED> instruction: 0xf1052001
    61e4:	ldrbtmi	r0, [r9], #-2944	; 0xfffff480
    61e8:			; <UNDEFINED> instruction: 0xf7fc46c2
    61ec:	ldmdbmi	r6!, {r1, r3, r4, r6, r9, fp, sp, lr, pc}^
    61f0:	andcs	r9, r1, r5, lsl #20
    61f4:	smlsdxcs	r0, r9, r4, r4
    61f8:	b	14c41f0 <set_scsi_pt_cdb@plt+0x14c19f4>
    61fc:	bmi	1d18fd0 <set_scsi_pt_cdb@plt+0x1d167d4>
    6200:	ldrbtmi	r4, [fp], #-1752	; 0xfffff928
    6204:	ldrbtmi	r3, [sl], #-788	; 0xfffffcec
    6208:	bcc	fe441a34 <set_scsi_pt_cdb@plt+0xfe43f238>
    620c:	vmov.16	d8[1], r4
    6210:	ldrbtmi	r2, [fp], #-2704	; 0xfffff570
    6214:	bcc	441a40 <set_scsi_pt_cdb@plt+0x43f244>
    6218:	andcs	lr, sl, r9, asr r0
    621c:	b	d44214 <set_scsi_pt_cdb@plt+0xd41a18>
    6220:	ldrdpl	pc, [r0], -r8
    6224:	smlabtmi	r7, r5, r3, pc	; <UNPREDICTABLE>
    6228:	ldmdbmi	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    622c:			; <UNDEFINED> instruction: 0xf019b2ab
    6230:	vmls.f16	s0, s17, s1
    6234:			; <UNDEFINED> instruction: 0xf0403a10
    6238:	strcs	r8, [r1], -lr, lsl #1
    623c:	ldmib	r3, {r1, r2, r4, r6, r8, r9, sp, pc}^
    6240:	addmi	r2, lr, r0, lsl #6
    6244:	blge	2c50e4 <set_scsi_pt_cdb@plt+0x2c28e8>
    6248:	bllt	144e68 <set_scsi_pt_cdb@plt+0x14266c>
    624c:			; <UNDEFINED> instruction: 0x46594650
    6250:	blx	ff4c2264 <set_scsi_pt_cdb@plt+0xff4bfa68>
    6254:	ldmib	r3, {r1, r4, r6, r8, r9, sp, pc}^
    6258:	strmi	r2, [r4], r0, lsl #6
    625c:	ldrbmi	r4, [r0], -ip, lsl #12
    6260:	usatmi	r4, #2, r9, asr #12
    6264:	blx	ff242278 <set_scsi_pt_cdb@plt+0xff23fa7c>
    6268:	movweq	pc, #4096	; 0x1000	; <UNPREDICTABLE>
    626c:	stmdbcc	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    6270:	movwcs	lr, #10717	; 0x29dd
    6274:	andle	r4, r3, r3, lsl r3
    6278:	beq	826e8 <set_scsi_pt_cdb@plt+0x7feec>
    627c:	streq	pc, [r0], #-324	; 0xfffffebc
    6280:			; <UNDEFINED> instruction: 0x46324955
    6284:	vaddl.u8	q9, d5, d1
    6288:	ldrbtmi	r6, [r9], #-1281	; 0xfffffaff
    628c:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    6290:	b	1c4288 <set_scsi_pt_cdb@plt+0x1c1a8c>
    6294:			; <UNDEFINED> instruction: 0x46234951
    6298:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
    629c:			; <UNDEFINED> instruction: 0xf7fc2001
    62a0:	stmdbmi	pc, {r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    62a4:	bcs	441b0c <set_scsi_pt_cdb@plt+0x43f310>
    62a8:	ldrbtmi	r2, [r9], #-1
    62ac:	ldmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    62b0:	stmdbmi	sp, {r2, r3, r6, r9, fp, lr}^
    62b4:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    62b8:	ldrbtmi	r2, [r9], #-1
    62bc:	eorcs	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    62c0:	stmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    62c4:			; <UNDEFINED> instruction: 0x1c7b9a04
    62c8:	ldrhle	r4, [r1], #-42	; 0xffffffd6
    62cc:	mrc	6, 0, r4, cr8, cr15, {0}
    62d0:			; <UNDEFINED> instruction: 0x463a1a90
    62d4:			; <UNDEFINED> instruction: 0xf7fc2001
    62d8:	blls	180a70 <set_scsi_pt_cdb@plt+0x17e274>
    62dc:			; <UNDEFINED> instruction: 0xd19c42bb
    62e0:	beq	441b4c <set_scsi_pt_cdb@plt+0x43f350>
    62e4:	stmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    62e8:	ldmdavs	r8, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    62ec:	ldmdavs	r9, {r2, r4, r5, r7, r9, sl, lr}^
    62f0:			; <UNDEFINED> instruction: 0xf8cd4642
    62f4:	strtmi	sl, [r3], -r0, lsr #32
    62f8:	andeq	lr, r3, ip, lsr #17
    62fc:	cmneq	r7, r5, lsl #2	; <UNPREDICTABLE>
    6300:	bls	2c0a7c <set_scsi_pt_cdb@plt+0x2be280>
    6304:	tstls	r9, r1
    6308:	stmib	sp, {r3, r4, r5, r8, fp, lr}^
    630c:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
    6310:	stmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6314:	ldmdavs	r9!, {r3, r4, r5, fp, sp, lr}^
    6318:			; <UNDEFINED> instruction: 0xc6034f35
    631c:	ldmdbmi	r5!, {r0, sp}
    6320:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    6324:	ldrbtmi	r2, [r9], #-778	; 0xfffffcf6
    6328:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    632c:			; <UNDEFINED> instruction: 0xf8954932
    6330:	andcs	r2, r1, r8, rrx
    6334:			; <UNDEFINED> instruction: 0xf7fc4479
    6338:	ldmib	sp, {r2, r4, r5, r7, r8, fp, sp, lr, pc}^
    633c:			; <UNDEFINED> instruction: 0xf81aa908
    6340:	ldrtmi	r2, [r9], -r1, lsl #30
    6344:			; <UNDEFINED> instruction: 0xf7fc2001
    6348:	ldrbmi	lr, [r1, #2476]	; 0x9ac
    634c:	strdcs	sp, [sl], -r7
    6350:	ldmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6354:	stmdami	r9!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    6358:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx10
    635c:			; <UNDEFINED> instruction: 0xf1081a90
    6360:	ldrbtmi	r0, [r8], #-2052	; 0xfffff7fc
    6364:	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6368:			; <UNDEFINED> instruction: 0x1c7b9a04
    636c:			; <UNDEFINED> instruction: 0xd1ad42ba
    6370:	ldrt	r2, [lr], r0, lsl #8
    6374:	andcs	r4, r1, r2, lsr #18
    6378:	movwcs	lr, #27101	; 0x69dd
    637c:			; <UNDEFINED> instruction: 0xf7fc4479
    6380:			; <UNDEFINED> instruction: 0xe72be990
    6384:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    6388:	ldmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    638c:			; <UNDEFINED> instruction: 0xf7fce721
    6390:	svclt	0x0000e8d4
    6394:	andhi	pc, r0, pc, lsr #7
    6398:	blcc	fe6b8ba0 <set_scsi_pt_cdb@plt+0xfe6b63a4>
    639c:	andeq	r0, r0, r0
    63a0:	cfstr64ne	mvdx6, [sp]
    63a4:	andeq	r0, r0, r0
    63a8:	andeq	sp, r1, r4, lsl lr
    63ac:	andeq	r0, r0, r4, asr #2
    63b0:	muleq	r1, lr, sp
    63b4:	andeq	r9, r0, sl, lsl fp
    63b8:	muleq	r0, r0, sl
    63bc:	muleq	r0, r4, fp
    63c0:			; <UNDEFINED> instruction: 0x00005bb0
    63c4:	andeq	r5, r0, r6, lsl #20
    63c8:	andeq	r5, r0, r8, lsl sl
    63cc:	andeq	r9, r0, lr, lsr #20
    63d0:	andeq	r5, r0, lr, lsl sl
    63d4:	andeq	r5, r0, lr, lsr #20
    63d8:	andeq	r5, r0, r2, lsr #20
    63dc:	andeq	r5, r0, r6, lsr sl
    63e0:	andeq	r5, r0, r2, asr sl
    63e4:	andeq	sp, r1, sl, lsr r8
    63e8:	andeq	r5, r0, r2, ror #20
    63ec:	andeq	r5, r0, r6, lsr sl
    63f0:	andeq	r3, r0, r0, ror #19
    63f4:	andeq	r5, r0, lr, asr #20
    63f8:	andeq	r5, r0, r8, ror #20
    63fc:	andeq	r5, r0, sl, ror #17
    6400:	andeq	r5, r0, ip, asr r8
    6404:	andeq	r5, r0, r2, asr #16
    6408:	cmnle	r3, r0, lsl #20
    640c:	push	{r0, r1, r8, fp, sp}
    6410:			; <UNDEFINED> instruction: 0x460b43f8
    6414:	stmiavc	r6, {r2, r3, r4, r5, r6, r8, sl, fp, ip, lr, pc}^
    6418:	stmdavc	r5, {r2, r9, sl, lr}
    641c:	adcsmi	r3, r1, #4, 12	; 0x400000
    6420:	ldreq	pc, [pc, #-5]	; 6423 <set_scsi_pt_cdb@plt+0x3c27>
    6424:	ldmdami	sp!, {r2, r3, r5, r6, r8, r9, fp, ip, lr, pc}
    6428:			; <UNDEFINED> instruction: 0xf7fc4478
    642c:	cdpcs	8, 0, cr14, cr4, cr12, {6}
    6430:			; <UNDEFINED> instruction: 0xf8dfd02c
    6434:	cdpne	0, 6, cr9, cr2, cr12, {7}
    6438:	ldrmi	r4, [r6], #-3898	; 0xfffff0c6
    643c:	ldrdhi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    6440:	ldrbtmi	r4, [pc], #-1273	; 6448 <set_scsi_pt_cdb@plt+0x3c4c>
    6444:	ldrbtmi	r3, [r8], #1027	; 0x403
    6448:	svccs	0x0001f814
    644c:	movseq	pc, #-2147483608	; 0x80000028
    6450:	ldmdble	sp, {r0, r1, r2, r3, r8, r9, fp, sp}
    6454:	andcs	r4, r0, r5, lsr fp
    6458:	ldrbtmi	r4, [fp], #-1537	; 0xfffff9ff
    645c:	and	r3, r4, ip, lsl r3
    6460:	stmdbcs	r0!, {r0, r8, ip, sp}
    6464:			; <UNDEFINED> instruction: 0xf853d02d
    6468:	addmi	r0, r2, #12, 24	; 0xc00
    646c:	movweq	pc, #49411	; 0xc103	; <UNPREDICTABLE>
    6470:	blmi	bfac50 <set_scsi_pt_cdb@plt+0xbf8454>
    6474:	ldrbtmi	r2, [fp], #-12
    6478:	tstcc	r1, r0, lsl #22	; <UNPREDICTABLE>
    647c:	movwlt	r6, #14731	; 0x398b
    6480:	andcs	r4, r1, r9, lsr r6
    6484:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6488:	ldrhle	r4, [sp, #36]	; 0x24
    648c:	mvnshi	lr, #12386304	; 0xbd0000
    6490:	tsteq	r0, r8, lsl #2	; <UNPREDICTABLE>
    6494:	strmi	r2, [r3], -r0
    6498:	and	r4, r4, ip, lsl #13
    649c:	blcs	8130a8 <set_scsi_pt_cdb@plt+0x8108ac>
    64a0:			; <UNDEFINED> instruction: 0xf85cd014
    64a4:	addmi	r0, r2, #12, 30	; 0x30
    64a8:			; <UNDEFINED> instruction: 0xf8dcd1f8
    64ac:	addmi	r0, r5, #4
    64b0:	stmdbmi	r0!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    64b4:	ldrbtmi	r2, [r9], #-12
    64b8:	movwne	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
    64bc:	blcs	20b30 <set_scsi_pt_cdb@plt+0x1e334>
    64c0:			; <UNDEFINED> instruction: 0x4649d1de
    64c4:			; <UNDEFINED> instruction: 0xf7fc2001
    64c8:	ldrb	lr, [sp, ip, ror #17]
    64cc:	strmi	r2, [r3], -r0
    64d0:	movwcc	lr, #4100	; 0x1004
    64d4:	rscsle	r2, r4, r0, lsr #22
    64d8:	svceq	0x000cf851
    64dc:	mvnsle	r4, r2, lsl #5
    64e0:	stmdacs	r0, {r3, r6, fp, sp, lr}
    64e4:	ldmdbmi	r4, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    64e8:	ldrbtmi	r2, [r9], #-12
    64ec:	movwne	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
    64f0:	bfi	r6, fp, (invalid: 19:4)
    64f4:	svclt	0x00183a01
    64f8:	rscscc	pc, pc, #79	; 0x4f
    64fc:	stmdalt	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6500:	ldrtmi	r4, [r1], -lr, lsl #16
    6504:			; <UNDEFINED> instruction: 0x461e461a
    6508:			; <UNDEFINED> instruction: 0xf7fc4478
    650c:	usada8	sl, lr, r8, lr
    6510:	pop	{r0, r1, r3, fp, lr}
    6514:	ldrbtmi	r4, [r8], #-1016	; 0xfffffc08
    6518:	ldmdalt	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    651c:			; <UNDEFINED> instruction: 0x000059bc
    6520:	andeq	r5, r0, ip, asr #19
    6524:			; <UNDEFINED> instruction: 0x000059ba
    6528:	andeq	sp, r1, sl, lsr #13
    652c:	muleq	r1, r6, r6
    6530:	andeq	sp, r1, sl, ror r6
    6534:	andeq	sp, r1, sl, lsr r6
    6538:	andeq	sp, r1, r6, lsl #12
    653c:			; <UNDEFINED> instruction: 0x000036bc
    6540:	muleq	r0, sl, r8
    6544:	ldrbmi	lr, [r0, sp, lsr #18]!
    6548:	ldmdbmi	r7, {r0, r2, r3, r9, sl, lr}^
    654c:	blmi	15d7dc4 <set_scsi_pt_cdb@plt+0x15d55c8>
    6550:	ldrbtmi	fp, [r9], #-136	; 0xffffff78
    6554:	svcls	0x00111e06
    6558:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    655c:			; <UNDEFINED> instruction: 0xf04f9307
    6560:	blle	1487168 <set_scsi_pt_cdb@plt+0x148496c>
    6564:	orreq	pc, r0, #76, 4	; 0xc0000004
    6568:	lfmle	f4, 2, [r7], #-624	; 0xfffffd90
    656c:			; <UNDEFINED> instruction: 0x2c009b10
    6570:	beq	6429ac <set_scsi_pt_cdb@plt+0x6401b0>
    6574:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
    6578:	strtmi	fp, [r0], ip, asr #31
    657c:	ldmeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    6580:	teqcs	ip, #4, 6	; 0x10000000
    6584:	ldrmi	r9, [r1], r3, lsl #2
    6588:	bcc	80cc4 <set_scsi_pt_cdb@plt+0x7e4c8>
    658c:			; <UNDEFINED> instruction: 0xf8cd462b
    6590:			; <UNDEFINED> instruction: 0xf7fb8000
    6594:	bllt	1a42394 <set_scsi_pt_cdb@plt+0x1a3fb98>
    6598:	bl	fea2c9b8 <set_scsi_pt_cdb@plt+0xfea2a1bc>
    659c:	stmdbcs	r3, {r0, r8}
    65a0:	stmdavc	fp!, {r1, r4, r5, r6, r8, sl, fp, ip, lr, pc}^
    65a4:			; <UNDEFINED> instruction: 0xd1614599
    65a8:	svceq	0x0080f1b9
    65ac:	stccs	0, cr13, [r0], {74}	; 0x4a
    65b0:			; <UNDEFINED> instruction: 0xf8b5db40
    65b4:	blx	fe6265c4 <set_scsi_pt_cdb@plt+0xfe623dc8>
    65b8:	blx	804820 <set_scsi_pt_cdb@plt+0x802024>
    65bc:			; <UNDEFINED> instruction: 0xf108f888
    65c0:	strbmi	r0, [r1, #-2052]	; 0xfffff7fc
    65c4:			; <UNDEFINED> instruction: 0x2c00da58
    65c8:	vand	d29, d12, d26
    65cc:	ldrmi	r0, [r0, #640]	; 0x280
    65d0:	blls	43d758 <set_scsi_pt_cdb@plt+0x43af5c>
    65d4:	ldrtcs	r2, [ip], #-257	; 0xfffffeff
    65d8:	ldrtmi	r4, [r0], -sl, asr #12
    65dc:	andge	pc, r8, sp, asr #17
    65e0:	strtmi	r9, [fp], -r4, lsl #6
    65e4:	andhi	pc, r0, sp, asr #17
    65e8:	strls	r9, [r1], #-259	; 0xfffffefd
    65ec:	svc	0x0050f7fb
    65f0:	suble	r2, r4, r0, lsl #16
    65f4:	blmi	b58eb4 <set_scsi_pt_cdb@plt+0xb566b8>
    65f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    65fc:	blls	1e066c <set_scsi_pt_cdb@plt+0x1dde70>
    6600:	qdaddle	r4, sl, lr
    6604:	pop	{r3, ip, sp, pc}
    6608:	stmdahi	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}^
    660c:	blt	1b6d254 <set_scsi_pt_cdb@plt+0x1b6aa58>
    6610:	strcc	fp, [r4, #-685]	; 0xfffffd53
    6614:	adcmi	fp, ip, #-1073741810	; 0xc000000e
    6618:	stmdami	r6!, {r0, r2, r9, fp, ip, lr, pc}
    661c:	strtmi	r4, [r9], -r2, lsr #12
    6620:			; <UNDEFINED> instruction: 0xf7fb4478
    6624:	adcmi	lr, ip, #584	; 0x248
    6628:	andeq	pc, r0, pc, asr #32
    662c:	strtmi	fp, [ip], -r8, lsr #31
    6630:			; <UNDEFINED> instruction: 0xe7df603c
    6634:	mulhi	r3, r5, r8
    6638:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    663c:	ble	6d7b48 <set_scsi_pt_cdb@plt+0x6d534c>
    6640:			; <UNDEFINED> instruction: 0xe7d76039
    6644:	blcs	a48f8 <set_scsi_pt_cdb@plt+0xa20fc>
    6648:	stmiavc	fp!, {r0, r4, r5, r7, r8, ip, lr, pc}^
    664c:			; <UNDEFINED> instruction: 0xd1ae2b02
    6650:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    6654:	svc	0x0078f7fb
    6658:	strb	r2, [fp, r1, rrx]
    665c:			; <UNDEFINED> instruction: 0x461a4817
    6660:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    6664:	svc	0x0070f7fb
    6668:	strb	r2, [r3, r1]
    666c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    6670:	svc	0x006af7fb
    6674:	ldr	r2, [sp, r1, rrx]!
    6678:	andhi	pc, r0, r7, asr #17
    667c:	blls	1c056c <set_scsi_pt_cdb@plt+0x1bdd70>
    6680:	movweq	lr, #15272	; 0x3ba8
    6684:			; <UNDEFINED> instruction: 0xe7b5603b
    6688:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    668c:	svc	0x005cf7fb
    6690:	str	r2, [pc, r1, rrx]!
    6694:	strbmi	r4, [r1], -ip, lsl #16
    6698:			; <UNDEFINED> instruction: 0xf7fb4478
    669c:	rsbcs	lr, r1, r6, asr pc
    66a0:			; <UNDEFINED> instruction: 0xf7fbe7a8
    66a4:	svclt	0x0000ef4a
    66a8:	andeq	sp, r1, r2, asr #18
    66ac:	andeq	r0, r0, r4, asr #2
    66b0:	muleq	r1, ip, r8
    66b4:	strdeq	r5, [r0], -r8
    66b8:	andeq	r5, r0, sl, lsl #17
    66bc:	strdeq	r5, [r0], -sl
    66c0:	andeq	r5, r0, r2, lsr r8
    66c4:	strdeq	r5, [r0], -r2
    66c8:	muleq	r0, r4, r8
    66cc:	mvnsmi	lr, sp, lsr #18
    66d0:	stmdami	fp, {r0, r2, r9, sl, lr}^
    66d4:	bmi	12d811c <set_scsi_pt_cdb@plt+0x12d5920>
    66d8:	ldrbtmi	r4, [r8], #-1548	; 0xfffff9f4
    66dc:	bvs	25940c <set_scsi_pt_cdb@plt+0x256c10>
    66e0:	stmpl	r2, {r2, r5, r7, ip, sp, pc}
    66e4:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    66e8:	eorls	r6, r3, #1179648	; 0x120000
    66ec:	andeq	pc, r0, #79	; 0x4f
    66f0:	stmibvs	r3!, {r0, r4, r8, fp, ip, sp, pc}
    66f4:	vldrle	d18, [lr, #-4]
    66f8:	ble	891b00 <set_scsi_pt_cdb@plt+0x88f304>
    66fc:	bvs	fe8e88fc <set_scsi_pt_cdb@plt+0xfe8e6100>
    6700:	adcslt	fp, r6, #483328	; 0x76000
    6704:	strls	r3, [r2], -r4, lsl #12
    6708:	strbmi	fp, [r6, #-267]	; 0xfffffef5
    670c:	bvs	8fd7f4 <set_scsi_pt_cdb@plt+0x8faff8>
    6710:	eorsle	r2, sp, r0, lsl #22
    6714:			; <UNDEFINED> instruction: 0x462c1e7d
    6718:			; <UNDEFINED> instruction: 0xf8153402
    671c:	blne	ff90a328 <set_scsi_pt_cdb@plt+0xff907b2c>
    6720:	svc	0x00b2f7fb
    6724:	lfmle	f4, 2, [r6], #664	; 0x298
    6728:	bmi	e0fb30 <set_scsi_pt_cdb@plt+0xe0d334>
    672c:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    6730:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6734:	subsmi	r9, sl, r3, lsr #22
    6738:			; <UNDEFINED> instruction: 0x4628d15f
    673c:	pop	{r2, r5, ip, sp, pc}
    6740:	rscscs	r8, ip, #240, 2	; 0x3c
    6744:	ldrtmi	r2, [r8], -r0, lsl #2
    6748:	svc	0x0096f7fb
    674c:	bvs	ff8e11dc <set_scsi_pt_cdb@plt+0xff8de9e0>
    6750:	ldrtmi	r4, [r9], -r8, lsr #12
    6754:	bge	aaf5c <set_scsi_pt_cdb@plt+0xa8760>
    6758:	blvs	8aaf64 <set_scsi_pt_cdb@plt+0x8a8768>
    675c:	mrc2	7, 7, pc, cr2, cr15, {7}
    6760:	orrslt	r4, r8, r5, lsl #12
    6764:	suble	r2, r3, r5, lsl #16
    6768:			; <UNDEFINED> instruction: 0xac036aa3
    676c:	strtmi	r2, [r2], -r0, lsl #3
    6770:	svc	0x00eaf7fb
    6774:	strtmi	r4, [r1], -r6, lsr #16
    6778:			; <UNDEFINED> instruction: 0xf7fb4478
    677c:	ldrb	lr, [r4, r6, ror #29]
    6780:	strbmi	r4, [r2], -r4, lsr #16
    6784:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    6788:	mrc	7, 6, APSR_nzcv, cr14, cr11, {7}
    678c:	ldmdblt	r3!, {r0, r1, r5, r9, fp, sp, lr}^
    6790:	teqlt	sp, #37888	; 0x9400
    6794:	stmiblt	fp!, {r0, r1, r5, r7, r9, fp, sp, lr}
    6798:	ldrtmi	r6, [r8], -r2, lsr #19
    679c:	strcs	r9, [r0, #-2306]	; 0xfffff6fe
    67a0:	svclt	0x00183a01
    67a4:	rscscc	pc, pc, #79	; 0x4f
    67a8:	mrc	7, 7, APSR_nzcv, cr4, cr11, {7}
    67ac:	mcrls	7, 0, lr, cr2, cr13, {5}
    67b0:	stcle	14, cr2, [pc]	; 67b8 <set_scsi_pt_cdb@plt+0x3fbc>
    67b4:	ldmdbmi	r8, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    67b8:	blvs	88e7c4 <set_scsi_pt_cdb@plt+0x88bfc8>
    67bc:			; <UNDEFINED> instruction: 0xf7fb4479
    67c0:			; <UNDEFINED> instruction: 0xe799ef70
    67c4:	bge	e48ac <set_scsi_pt_cdb@plt+0xe20b0>
    67c8:			; <UNDEFINED> instruction: 0xf0002180
    67cc:			; <UNDEFINED> instruction: 0xf7fb001f
    67d0:	ldmdavc	sl!, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    67d4:	ldmdbeq	r2, {r0, r4, r8, fp, lr}^
    67d8:			; <UNDEFINED> instruction: 0x46034479
    67dc:			; <UNDEFINED> instruction: 0xf7fb2001
    67e0:	ldrb	lr, [r9, r0, ror #30]
    67e4:	ldrtmi	r6, [r8], -r2, lsr #19
    67e8:			; <UNDEFINED> instruction: 0xf7ff9902
    67ec:	ldr	pc, [ip, sp, lsl #28]
    67f0:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    67f4:	mcr	7, 5, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    67f8:			; <UNDEFINED> instruction: 0xf7fbe797
    67fc:	svclt	0x0000ee9e
    6800:			; <UNDEFINED> instruction: 0x0001d7ba
    6804:	andeq	r0, r0, r4, asr #2
    6808:	andeq	lr, r1, r4, lsl #25
    680c:	andeq	sp, r1, r6, ror #14
    6810:	andeq	r5, r0, ip, asr r8
    6814:	muleq	r0, r2, r6
    6818:	muleq	r0, r4, r7
    681c:	muleq	r0, r8, r7
    6820:	andeq	r5, r0, sl, lsr #15
    6824:	svcmi	0x00f0e92d
    6828:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    682c:	ldrmi	r8, [r0], r4, lsl #22
    6830:	blne	ff344bb4 <set_scsi_pt_cdb@plt+0xff3423b8>
    6834:			; <UNDEFINED> instruction: 0xf8df1e07
    6838:	ldrbtmi	r2, [r9], #-3020	; 0xfffff434
    683c:	blcc	ff244bc0 <set_scsi_pt_cdb@plt+0xff2423c4>
    6840:	lfmmi	f7, 1, [ip, #-692]!	; 0xfffffd4c
    6844:	ldrsbtls	pc, [r0], -r5	; <UNPREDICTABLE>
    6848:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    684c:	ldrdge	pc, [r8], -r5	; <UNPREDICTABLE>
    6850:	ldmdavs	r2, {r1, r2, r3, r4, fp, sp, lr}
    6854:	ldrtcs	pc, [r4], #-2253	; 0xfffff733	; <UNPREDICTABLE>
    6858:	andeq	pc, r0, #79	; 0x4f
    685c:			; <UNDEFINED> instruction: 0xf8d5bfa8
    6860:	vaddl.s8	<illegal reg q13.5>, d0, d28
    6864:	stmdbvc	sl!, {r1, r7, pc}
    6868:	subsle	r2, r6, r0, lsl #20
    686c:	svceq	0x0000f1b9
    6870:			; <UNDEFINED> instruction: 0xf1a9d056
    6874:	blcs	124767c <set_scsi_pt_cdb@plt+0x1244e80>
    6878:	subshi	pc, r9, #0, 4
    687c:	vqdmulh.s<illegal width 8>	q1, q0, <illegal reg q4.5>
    6880:	ldm	pc, {r1, r2, r4, r6, r9, pc}^	; <UNPREDICTABLE>
    6884:	orrseq	pc, lr, r3, lsl r0	; <UNPREDICTABLE>
    6888:	subseq	r0, r4, #84, 4	; 0x40000005
    688c:	cmneq	fp, sl, ror r2
    6890:	andeq	r0, lr, #268435459	; 0x10000003
    6894:	smulwbeq	sl, r7, r2
    6898:	sbceq	r0, sl, #402653185	; 0x18000001
    689c:	subseq	r0, r4, #84, 4	; 0x40000005
    68a0:	subseq	r0, r4, #84, 4	; 0x40000005
    68a4:	subseq	r0, r4, #84, 4	; 0x40000005
    68a8:			; <UNDEFINED> instruction: 0x03230254
    68ac:	subseq	r0, r4, #84, 4	; 0x40000005
    68b0:	subseq	r0, r4, #84, 4	; 0x40000005
    68b4:	subseq	r0, r4, #84, 4	; 0x40000005
    68b8:	subseq	r0, r4, #84, 4	; 0x40000005
    68bc:	subseq	r0, r4, #84, 4	; 0x40000005
    68c0:	subseq	r0, r4, #84, 4	; 0x40000005
    68c4:	subseq	r0, r4, #84, 4	; 0x40000005
    68c8:	subseq	r0, r4, #84, 4	; 0x40000005
    68cc:	subseq	r0, r4, #84, 4	; 0x40000005
    68d0:	subseq	r0, r4, #84, 4	; 0x40000005
    68d4:	subseq	r0, r4, #84, 4	; 0x40000005
    68d8:	subseq	r0, r4, #84, 4	; 0x40000005
    68dc:	subseq	r0, r4, #84, 4	; 0x40000005
    68e0:	subseq	r0, r4, #84, 4	; 0x40000005
    68e4:	cmpeq	sp, r4, asr r2
    68e8:	ldrdeq	r0, [r9, #22]
    68ec:	subseq	r0, r4, #-805306354	; 0xd000000e
    68f0:	subseq	r0, r4, #84, 4	; 0x40000005
    68f4:	subseq	r0, r4, #84, 4	; 0x40000005
    68f8:	subseq	r0, r4, #84, 4	; 0x40000005
    68fc:	subseq	r0, r4, #84, 4	; 0x40000005
    6900:	subseq	r0, r4, #84, 4	; 0x40000005
    6904:	tsteq	sl, r4, asr r2
    6908:	rsceq	r0, r9, r4, asr r2
    690c:	subseq	r0, r4, #84, 4	; 0x40000005
    6910:	subseq	r0, r4, #84, 4	; 0x40000005
    6914:	subseq	r0, r4, #84, 4	; 0x40000005
    6918:			; <UNDEFINED> instruction: 0xf1b900c8
    691c:			; <UNDEFINED> instruction: 0xd1290f00
    6920:	blcs	211d4 <set_scsi_pt_cdb@plt+0x1e9d8>
    6924:	teqhi	r6, #0	; <UNPREDICTABLE>
    6928:			; <UNDEFINED> instruction: 0x465b4638
    692c:	andcs	sl, r0, #9, 30	; 0x24
    6930:			; <UNDEFINED> instruction: 0xf8cd4631
    6934:	strls	sl, [r1, -r0]
    6938:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    693c:	stmdacs	r0, {r2, r9, sl, lr}
    6940:	bvs	afae48 <set_scsi_pt_cdb@plt+0xaf864c>
    6944:	ldrdhi	pc, [r0], -r7
    6948:			; <UNDEFINED> instruction: 0xf0402b00
    694c:	stmibvs	pc!, {r5, r8, r9, pc}	; <UNPREDICTABLE>
    6950:			; <UNDEFINED> instruction: 0xf0012f00
    6954:	mrcne	3, 3, r8, cr10, cr14, {3}
    6958:	ldrtmi	r4, [r0], -r1, asr #12
    695c:	svclt	0x0018461f
    6960:	rscscc	pc, pc, #79	; 0x4f
    6964:	mrc	7, 0, APSR_nzcv, cr6, cr11, {7}
    6968:	ldclne	0, cr14, [r9], #-240	; 0xffffff10
    696c:			; <UNDEFINED> instruction: 0xf43f46c3
    6970:			; <UNDEFINED> instruction: 0xe778af7d
    6974:	ldrtmi	sl, [r8], -r9, lsl #22
    6978:	andge	pc, r0, sp, asr #17
    697c:			; <UNDEFINED> instruction: 0x465b4619
    6980:	tstls	r1, r5, lsl #2
    6984:			; <UNDEFINED> instruction: 0xf7ff4631
    6988:			; <UNDEFINED> instruction: 0x4604fddd
    698c:	stmdbls	r5, {r4, r6, r7, r8, fp, ip, sp, pc}
    6990:			; <UNDEFINED> instruction: 0x464a4653
    6994:	stmdavs	r9, {r4, r5, r9, sl, lr}
    6998:	mcr2	7, 3, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    699c:			; <UNDEFINED> instruction: 0xf47f2800
    69a0:			; <UNDEFINED> instruction: 0xf1baaf68
    69a4:			; <UNDEFINED> instruction: 0xf0410f00
    69a8:	eorcs	r8, r1, r4, lsl #4
    69ac:	mrc	7, 4, APSR_nzcv, cr6, cr11, {7}
    69b0:	ldmdblt	r8!, {r2, r9, sl, lr}
    69b4:	ands	r2, r5, r0, lsl #14
    69b8:			; <UNDEFINED> instruction: 0xf8dfb923
    69bc:	ldrbtmi	r0, [r8], #-2640	; 0xfffff5b0
    69c0:	stcl	7, cr15, [r2, #1004]	; 0x3ec
    69c4:	eorle	r2, r0, r5, lsl #24
    69c8:	cmpcs	r0, sp, lsl #26
    69cc:			; <UNDEFINED> instruction: 0x46204653
    69d0:			; <UNDEFINED> instruction: 0xf7fb462a
    69d4:			; <UNDEFINED> instruction: 0xf8dfeeba
    69d8:			; <UNDEFINED> instruction: 0x46290a38
    69dc:			; <UNDEFINED> instruction: 0xf7fb4478
    69e0:			; <UNDEFINED> instruction: 0x4627edb4
    69e4:	bcs	b44d68 <set_scsi_pt_cdb@plt+0xb4256c>
    69e8:	bcc	644d6c <set_scsi_pt_cdb@plt+0x642570>
    69ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    69f0:			; <UNDEFINED> instruction: 0xf8dd681a
    69f4:	subsmi	r3, sl, r4, lsr r4
    69f8:	ldrbthi	pc, [r2], r1, asr #32	; <UNPREDICTABLE>
    69fc:	vmin.s8	d4, d13, d24
    6a00:	ldc	13, cr4, [sp], #240	; 0xf0
    6a04:	pop	{r2, r8, r9, fp, pc}
    6a08:			; <UNDEFINED> instruction: 0xf8df8ff0
    6a0c:	ldrbtmi	r0, [r8], #-2572	; 0xfffff5f4
    6a10:	ldc	7, cr15, [sl, #1004]	; 0x3ec
    6a14:	bvs	b009b0 <set_scsi_pt_cdb@plt+0xafe1b4>
    6a18:	stmibvs	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    6a1c:	vqrdmulh.s<illegal width 8>	d18, d1, d1
    6a20:			; <UNDEFINED> instruction: 0x463881b3
    6a24:	mvnscc	pc, #79	; 0x4f
    6a28:	sbccs	sl, r9, #9, 30	; 0x24
    6a2c:			; <UNDEFINED> instruction: 0xf8cd4631
    6a30:	strls	sl, [r1, -r0]
    6a34:	stc2	7, cr15, [r6, #1020]	; 0x3fc
    6a38:	stmdacs	r0, {r2, r9, sl, lr}
    6a3c:	bvs	afb14c <set_scsi_pt_cdb@plt+0xaf8950>
    6a40:	ldrdhi	pc, [r0], -r7
    6a44:			; <UNDEFINED> instruction: 0xf000b92b
    6a48:	ldcpl	13, cr11, [r0, #-388]!	; 0xfffffe7c
    6a4c:			; <UNDEFINED> instruction: 0xf7fb3401
    6a50:	strbmi	lr, [r4, #-3612]	; 0xfffff1e4
    6a54:			; <UNDEFINED> instruction: 0xe7addbf9
    6a58:	ldmdblt	fp, {r0, r1, r3, r5, r9, fp, sp, lr}
    6a5c:	blcs	61110 <set_scsi_pt_cdb@plt+0x5e914>
    6a60:	cmnhi	r6, r1, asr #6	; <UNPREDICTABLE>
    6a64:			; <UNDEFINED> instruction: 0xf04f4638
    6a68:	svcge	0x000933ff
    6a6c:	ldrtmi	r2, [r1], -r2, asr #5
    6a70:	andge	pc, r0, sp, asr #17
    6a74:			; <UNDEFINED> instruction: 0xf7ff9701
    6a78:	strmi	pc, [r4], -r5, ror #26
    6a7c:			; <UNDEFINED> instruction: 0xd1a12800
    6a80:			; <UNDEFINED> instruction: 0xf8d76a2b
    6a84:	stmdblt	fp!, {pc}
    6a88:	svclt	0x0058f000
    6a8c:	strcc	r5, [r1], #-3376	; 0xfffff2d0
    6a90:	ldcl	7, cr15, [sl, #1004]!	; 0x3ec
    6a94:	blle	ffe57fac <set_scsi_pt_cdb@plt+0xffe557b0>
    6a98:	bvs	b008d0 <set_scsi_pt_cdb@plt+0xafe0d4>
    6a9c:	stmibvs	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    6aa0:	vqrdmulh.s<illegal width 8>	d18, d1, d1
    6aa4:			; <UNDEFINED> instruction: 0x46388139
    6aa8:	mvnscc	pc, #79	; 0x4f
    6aac:	sbccs	sl, r0, #9, 30	; 0x24
    6ab0:			; <UNDEFINED> instruction: 0xf8cd4631
    6ab4:	strls	sl, [r1, -r0]
    6ab8:	stc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
    6abc:	stmdacs	r0, {r2, r9, sl, lr}
    6ac0:	bvs	afb0c8 <set_scsi_pt_cdb@plt+0xaf88cc>
    6ac4:	ldrdhi	pc, [r0], -r7
    6ac8:	bic	fp, r5, #573440	; 0x8c000
    6acc:	strcc	r5, [r1], #-3376	; 0xfffff2d0
    6ad0:	ldcl	7, cr15, [sl, #1004]	; 0x3ec
    6ad4:	blle	ffe57fec <set_scsi_pt_cdb@plt+0xffe557f0>
    6ad8:	bvs	b00890 <set_scsi_pt_cdb@plt+0xafe094>
    6adc:	stmibvs	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    6ae0:	vqrdmulh.s<illegal width 8>	d18, d1, d1
    6ae4:			; <UNDEFINED> instruction: 0xf10d8120
    6ae8:	ldrbmi	r0, [fp], -r4, lsr #16
    6aec:	addcs	r4, r8, #56, 12	; 0x3800000
    6af0:			; <UNDEFINED> instruction: 0xf8cd4631
    6af4:			; <UNDEFINED> instruction: 0xf8cda000
    6af8:			; <UNDEFINED> instruction: 0xf7ff8004
    6afc:	strmi	pc, [r4], -r3, lsr #26
    6b00:			; <UNDEFINED> instruction: 0xf47f2800
    6b04:	bvs	bf2888 <set_scsi_pt_cdb@plt+0xbf008c>
    6b08:	ldrdhi	pc, [r0], -r8
    6b0c:			; <UNDEFINED> instruction: 0xf000b92f
    6b10:	ldcpl	15, cr11, [r0, #-712]!	; 0xfffffd38
    6b14:			; <UNDEFINED> instruction: 0xf7fb3401
    6b18:	strbmi	lr, [r4, #-3512]	; 0xfffff248
    6b1c:			; <UNDEFINED> instruction: 0xe749dbf9
    6b20:			; <UNDEFINED> instruction: 0xf10d465b
    6b24:	ldrtmi	r0, [r8], -r4, lsr #16
    6b28:			; <UNDEFINED> instruction: 0x463122b0
    6b2c:	andge	pc, r0, sp, asr #17
    6b30:	andhi	pc, r4, sp, asr #17
    6b34:	stc2	7, cr15, [r6, #-1020]	; 0xfffffc04
    6b38:	strmi	r6, [r4], -fp, lsr #20
    6b3c:			; <UNDEFINED> instruction: 0xf0402800
    6b40:	blcs	27844 <set_scsi_pt_cdb@plt+0x25048>
    6b44:	cmphi	r9, #64	; 0x40	; <UNPREDICTABLE>
    6b48:	svccs	0x000169af
    6b4c:	bicshi	pc, r1, r1, asr #6
    6b50:	ldrdmi	pc, [r0], -r8
    6b54:			; <UNDEFINED> instruction: 0xf0402f00
    6b58:	ldmdavc	r2!, {r0, r1, r4, r5, r6, r8, r9, pc}
    6b5c:	andseq	pc, pc, #2
    6b60:	vpmax.s8	d2, d0, d8
    6b64:	ldm	pc, {r0, r1, r2, r4, r7, r9, pc}^	; <UNPREDICTABLE>
    6b68:	eoreq	pc, r3, #18
    6b6c:	addseq	r0, r5, #152, 4	; 0x80000009
    6b70:	eoreq	r0, r3, #1342177289	; 0x50000009
    6b74:	addseq	r0, r5, #1342177289	; 0x50000009
    6b78:	addseq	r0, r8, #805306370	; 0x30000002
    6b7c:	ldmdblt	fp, {r0, r1, r3, r5, r9, fp, sp, lr}
    6b80:	blcs	61234 <set_scsi_pt_cdb@plt+0x5ea38>
    6b84:	sbcshi	pc, r6, r1, asr #6
    6b88:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    6b8c:			; <UNDEFINED> instruction: 0x4638465b
    6b90:	ldrtmi	r2, [r1], -r4, lsl #5
    6b94:	andge	pc, r0, sp, asr #17
    6b98:	andhi	pc, r4, sp, asr #17
    6b9c:	ldc2l	7, cr15, [r2], {255}	; 0xff
    6ba0:	stmdacs	r0, {r2, r9, sl, lr}
    6ba4:	svcge	0x000ef47f
    6ba8:			; <UNDEFINED> instruction: 0xf8d86a2f
    6bac:	stmdblt	pc!, {pc}	; <UNPREDICTABLE>
    6bb0:	cdplt	0, 4, cr15, cr7, cr0, {0}
    6bb4:	strcc	r5, [r1], #-3376	; 0xfffff2d0
    6bb8:	stcl	7, cr15, [r6, #-1004]!	; 0xfffffc14
    6bbc:	blle	ffe580d4 <set_scsi_pt_cdb@plt+0xffe558d8>
    6bc0:	bvs	b007a8 <set_scsi_pt_cdb@plt+0xafdfac>
    6bc4:	stmiavc	fp!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}^
    6bc8:	stmibvs	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    6bcc:	vqrdmulh.s<illegal width 8>	d18, d1, d1
    6bd0:			; <UNDEFINED> instruction: 0xf10d825c
    6bd4:	ldrbmi	r0, [fp], -r4, lsr #16
    6bd8:	addcs	r4, r0, #56, 12	; 0x3800000
    6bdc:			; <UNDEFINED> instruction: 0xf8cd4631
    6be0:			; <UNDEFINED> instruction: 0xf8cda000
    6be4:			; <UNDEFINED> instruction: 0xf7ff8004
    6be8:	strmi	pc, [r4], -sp, lsr #25
    6bec:			; <UNDEFINED> instruction: 0xf47f2800
    6bf0:	bvs	bf279c <set_scsi_pt_cdb@plt+0xbeffa0>
    6bf4:	ldrdls	pc, [r0], -r8
    6bf8:			; <UNDEFINED> instruction: 0xf0402f00
    6bfc:	stmibvs	r9!, {r0, r6, r7, r8, pc}
    6c00:			; <UNDEFINED> instruction: 0xf0012900
    6c04:	mcrne	1, 2, r8, cr10, cr7, {6}
    6c08:			; <UNDEFINED> instruction: 0x46494630
    6c0c:			; <UNDEFINED> instruction: 0xf04fbf18
    6c10:			; <UNDEFINED> instruction: 0xf7fb32ff
    6c14:	strbt	lr, [r5], r0, asr #25
    6c18:	ldmdblt	fp, {r0, r1, r3, r5, r9, fp, sp, lr}
    6c1c:	blcs	612d0 <set_scsi_pt_cdb@plt+0x5ead4>
    6c20:	rsbshi	pc, r3, r1, asr #6
    6c24:			; <UNDEFINED> instruction: 0x46424638
    6c28:			; <UNDEFINED> instruction: 0xf7ff4629
    6c2c:	strmi	pc, [r7], -pc, asr #26
    6c30:			; <UNDEFINED> instruction: 0x465be6d8
    6c34:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    6c38:	adcscs	r4, r1, #56, 12	; 0x3800000
    6c3c:			; <UNDEFINED> instruction: 0xf8cd4631
    6c40:			; <UNDEFINED> instruction: 0xf8cda000
    6c44:			; <UNDEFINED> instruction: 0xf7ff8004
    6c48:	bvs	b05e44 <set_scsi_pt_cdb@plt+0xb03648>
    6c4c:	stmdacs	r0, {r2, r9, sl, lr}
    6c50:	mrcge	4, 5, APSR_nzcv, cr2, cr15, {3}
    6c54:			; <UNDEFINED> instruction: 0xf0402b00
    6c58:	stmibvs	pc!, {r0, r2, r6, r7, r9, pc}	; <UNPREDICTABLE>
    6c5c:	vpmax.f32	d18, d1, d1
    6c60:			; <UNDEFINED> instruction: 0xf8d880f7
    6c64:	svccs	0x00004000
    6c68:	rschi	pc, sl, #64	; 0x40
    6c6c:			; <UNDEFINED> instruction: 0xf0027832
    6c70:	bcs	4874f4 <set_scsi_pt_cdb@plt+0x484cf8>
    6c74:	orrshi	pc, r8, r0, lsl #4
    6c78:			; <UNDEFINED> instruction: 0xf012e8df
    6c7c:	andseq	r0, r7, #-268435455	; 0xf0000001
    6c80:			; <UNDEFINED> instruction: 0x01960196
    6c84:	orrseq	r0, r6, pc, lsl r2
    6c88:	andseq	r0, pc, #-2147483611	; 0x80000025
    6c8c:	orrseq	r0, r6, r7, lsl r2
    6c90:			; <UNDEFINED> instruction: 0x01960196
    6c94:			; <UNDEFINED> instruction: 0x01960196
    6c98:			; <UNDEFINED> instruction: 0x01960196
    6c9c:			; <UNDEFINED> instruction: 0x01960196
    6ca0:	bvs	ac7504 <set_scsi_pt_cdb@plt+0xac4d08>
    6ca4:	stmibvs	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    6ca8:	vqrdmulh.s<illegal width 8>	d18, d1, d1
    6cac:			; <UNDEFINED> instruction: 0xf10d8074
    6cb0:	ldrbmi	r0, [fp], -r4, lsr #16
    6cb4:	addcs	r4, r6, #56, 12	; 0x3800000
    6cb8:			; <UNDEFINED> instruction: 0xf8cd4631
    6cbc:			; <UNDEFINED> instruction: 0xf8cda000
    6cc0:			; <UNDEFINED> instruction: 0xf7ff8004
    6cc4:			; <UNDEFINED> instruction: 0x4604fc3f
    6cc8:			; <UNDEFINED> instruction: 0xf47f2800
    6ccc:	bvs	bf26c0 <set_scsi_pt_cdb@plt+0xbefec4>
    6cd0:	ldrdhi	pc, [r0], -r8
    6cd4:			; <UNDEFINED> instruction: 0xf000b92f
    6cd8:	ldcpl	12, cr11, [r0, #-856]!	; 0xfffffca8
    6cdc:			; <UNDEFINED> instruction: 0xf7fb3401
    6ce0:	strbmi	lr, [r4, #-3284]	; 0xfffff32c
    6ce4:			; <UNDEFINED> instruction: 0xe665dbf9
    6ce8:	ldmdblt	fp, {r0, r1, r3, r5, r9, fp, sp, lr}
    6cec:	blcs	613a0 <set_scsi_pt_cdb@plt+0x5eba4>
    6cf0:	subshi	pc, r8, r1, asr #6
    6cf4:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    6cf8:			; <UNDEFINED> instruction: 0x4638465b
    6cfc:	ldrtmi	r2, [r1], -r5, lsl #5
    6d00:	andge	pc, r0, sp, asr #17
    6d04:	andhi	pc, r4, sp, asr #17
    6d08:	ldc2	7, cr15, [ip], {255}	; 0xff
    6d0c:	stmdacs	r0, {r2, r9, sl, lr}
    6d10:	mrcge	4, 2, APSR_nzcv, cr8, cr15, {3}
    6d14:			; <UNDEFINED> instruction: 0xf8d86a2f
    6d18:	stmdblt	pc!, {pc}	; <UNPREDICTABLE>
    6d1c:	ldclt	0, cr15, [ip]
    6d20:	strcc	r5, [r1], #-3376	; 0xfffff2d0
    6d24:	ldc	7, cr15, [r0], #1004	; 0x3ec
    6d28:	blle	ffe58240 <set_scsi_pt_cdb@plt+0xffe55a44>
    6d2c:			; <UNDEFINED> instruction: 0xf109e642
    6d30:	blcs	1f93d34 <set_scsi_pt_cdb@plt+0x1f91538>
    6d34:	subhi	pc, sp, #0, 4
    6d38:	ldmdblt	fp, {r0, r1, r3, r5, r9, fp, sp, lr}
    6d3c:	blcs	613f0 <set_scsi_pt_cdb@plt+0x5ebf4>
    6d40:	teqhi	r0, r1, asr #6	; <UNPREDICTABLE>
    6d44:			; <UNDEFINED> instruction: 0x465b4638
    6d48:	strbmi	sl, [sl], -r9, lsl #30
    6d4c:			; <UNDEFINED> instruction: 0xf8cd4631
    6d50:	strls	sl, [r1, -r0]
    6d54:	blx	ffdc4d5a <set_scsi_pt_cdb@plt+0xffdc255e>
    6d58:	stmdacs	r0, {r2, r9, sl, lr}
    6d5c:	mrcge	4, 1, APSR_nzcv, cr2, cr15, {3}
    6d60:			; <UNDEFINED> instruction: 0xf8d76a2b
    6d64:	stmdblt	fp!, {pc}
    6d68:	stmdalt	sl!, {r0, ip, sp, lr, pc}
    6d6c:	strcc	r5, [r1], #-3376	; 0xfffff2d0
    6d70:	stc	7, cr15, [sl], {251}	; 0xfb
    6d74:	blle	ffe5828c <set_scsi_pt_cdb@plt+0xffe55a90>
    6d78:	bvs	b005f0 <set_scsi_pt_cdb@plt+0xafddf4>
    6d7c:	stmiavc	fp!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}^
    6d80:	stmibvs	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    6d84:	vqrdmulh.s<illegal width 8>	d18, d1, d2
    6d88:			; <UNDEFINED> instruction: 0xf10d815e
    6d8c:	ldrbmi	r0, [fp], -r4, lsr #16
    6d90:	addcs	r4, r3, #56, 12	; 0x3800000
    6d94:			; <UNDEFINED> instruction: 0xf8cd4631
    6d98:			; <UNDEFINED> instruction: 0xf8cda000
    6d9c:			; <UNDEFINED> instruction: 0xf7ff8004
    6da0:			; <UNDEFINED> instruction: 0x4604fbd1
    6da4:			; <UNDEFINED> instruction: 0xf47f2800
    6da8:	bvs	bf25e4 <set_scsi_pt_cdb@plt+0xbefde8>
    6dac:	ldrdhi	pc, [r0], -r8
    6db0:			; <UNDEFINED> instruction: 0xf0402f00
    6db4:	stmibvs	fp!, {r1, r2, r3, r4, r6, r7, pc}
    6db8:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    6dbc:	stmiavc	r9!, {r4, r7, r8, r9, sl, pc}^
    6dc0:	stmdbcs	r0, {r1, r3, r5, r7, r9, fp, sp, lr}
    6dc4:	rschi	pc, r0, r1
    6dc8:	smlatbeq	r4, r8, r1, pc	; <UNPREDICTABLE>
    6dcc:			; <UNDEFINED> instruction: 0xf7fd1d30
    6dd0:	str	pc, [r7], -r9, lsl #25
    6dd4:	ldmdblt	fp, {r0, r1, r3, r5, r9, fp, sp, lr}
    6dd8:	blcs	6148c <set_scsi_pt_cdb@plt+0x5ec90>
    6ddc:	ldrhi	pc, [r1, r0, asr #6]!
    6de0:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    6de4:			; <UNDEFINED> instruction: 0x4638465b
    6de8:	ldrtmi	r2, [r1], -r7, lsl #5
    6dec:	andge	pc, r0, sp, asr #17
    6df0:	andhi	pc, r4, sp, asr #17
    6df4:	blx	fe9c4dfa <set_scsi_pt_cdb@plt+0xfe9c25fe>
    6df8:	stmdacs	r0, {r2, r9, sl, lr}
    6dfc:	cfstrdge	mvd15, [r2, #508]!	; 0x1fc
    6e00:			; <UNDEFINED> instruction: 0xf8d86a2f
    6e04:	stmdblt	pc!, {ip, pc}	; <UNPREDICTABLE>
    6e08:	cdplt	0, 11, cr15, cr7, cr0, {0}
    6e0c:	strcc	r5, [r1], #-3376	; 0xfffff2d0
    6e10:	ldc	7, cr15, [sl], #-1004	; 0xfffffc14
    6e14:	blle	ffe5834c <set_scsi_pt_cdb@plt+0xffe55b50>
    6e18:	bvs	b00550 <set_scsi_pt_cdb@plt+0xafdd54>
    6e1c:	stmibvs	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    6e20:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    6e24:			; <UNDEFINED> instruction: 0xf10d879c
    6e28:	ldrbmi	r0, [fp], -r4, lsr #16
    6e2c:	addcs	r4, sl, #56, 12	; 0x3800000
    6e30:			; <UNDEFINED> instruction: 0xf8cd4631
    6e34:			; <UNDEFINED> instruction: 0xf8cda000
    6e38:			; <UNDEFINED> instruction: 0xf7ff8004
    6e3c:	strmi	pc, [r4], -r3, lsl #23
    6e40:			; <UNDEFINED> instruction: 0xf47f2800
    6e44:	bvs	bf2548 <set_scsi_pt_cdb@plt+0xbefd4c>
    6e48:	ldrdhi	pc, [r0], -r8
    6e4c:			; <UNDEFINED> instruction: 0xf000b92f
    6e50:	ldcpl	13, cr11, [r0, #-756]!	; 0xfffffd0c
    6e54:			; <UNDEFINED> instruction: 0xf7fb3401
    6e58:	strbmi	lr, [r4, #-3096]	; 0xfffff3e8
    6e5c:	str	sp, [r9, #3065]!	; 0xbf9
    6e60:			; <UNDEFINED> instruction: 0xf10d465b
    6e64:	ldrtmi	r0, [r8], -r4, lsr #16
    6e68:			; <UNDEFINED> instruction: 0x463122b3
    6e6c:	andge	pc, r0, sp, asr #17
    6e70:	andhi	pc, r4, sp, asr #17
    6e74:	blx	19c4e7a <set_scsi_pt_cdb@plt+0x19c267e>
    6e78:	strmi	r6, [r4], -fp, lsr #20
    6e7c:			; <UNDEFINED> instruction: 0xf0402800
    6e80:	blcs	274e4 <set_scsi_pt_cdb@plt+0x24ce8>
    6e84:	bichi	pc, r4, r0, asr #32
    6e88:	svccs	0x000169af
    6e8c:	andshi	pc, r7, r1, asr #6
    6e90:	ldrdmi	pc, [r0], -r8
    6e94:			; <UNDEFINED> instruction: 0xf0402f00
    6e98:	ldmdavc	r3!, {r0, r1, r4, r6, r7, r8, pc}
    6e9c:	svceq	0x0018f013
    6ea0:	andseq	pc, pc, #3
    6ea4:	andcs	sp, r1, r6, lsl #2
    6ea8:	vpmax.u8	d15, d2, d0
    6eac:	svceq	0x0091f013
    6eb0:	sbcshi	pc, r8, r1, asr #32
    6eb4:	strbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    6eb8:	andcs	r4, r1, r9, ror r4
    6ebc:	bl	ffc44eb0 <set_scsi_pt_cdb@plt+0xffc426b4>
    6ec0:	ldrtmi	r4, [r0], -r1, lsr #12
    6ec4:			; <UNDEFINED> instruction: 0xf7fb2200
    6ec8:	str	lr, [fp, #2918]	; 0xb66
    6ecc:	ldmdblt	fp, {r0, r1, r3, r5, r9, fp, sp, lr}
    6ed0:	blcs	61584 <set_scsi_pt_cdb@plt+0x5ed88>
    6ed4:	strbhi	pc, [sl, -r0, asr #6]	; <UNPREDICTABLE>
    6ed8:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    6edc:			; <UNDEFINED> instruction: 0x4638465b
    6ee0:			; <UNDEFINED> instruction: 0x46312292
    6ee4:	andge	pc, r0, sp, asr #17
    6ee8:	andhi	pc, r4, sp, asr #17
    6eec:	blx	ac4ef2 <set_scsi_pt_cdb@plt+0xac26f6>
    6ef0:	stmdacs	r0, {r2, r9, sl, lr}
    6ef4:	cfstrdge	mvd15, [r6, #-508]!	; 0xfffffe04
    6ef8:			; <UNDEFINED> instruction: 0xf8d86a2f
    6efc:	stmdblt	pc!, {pc}	; <UNPREDICTABLE>
    6f00:	cdplt	0, 8, cr15, cr11, cr0, {0}
    6f04:	strcc	r5, [r1], #-3376	; 0xfffff2d0
    6f08:	bl	fefc4efc <set_scsi_pt_cdb@plt+0xfefc2700>
    6f0c:	blle	ffe58424 <set_scsi_pt_cdb@plt+0xffe55c28>
    6f10:	bvs	b00458 <set_scsi_pt_cdb@plt+0xafdc5c>
    6f14:	stmibvs	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    6f18:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    6f1c:			; <UNDEFINED> instruction: 0xf10d872e
    6f20:	ldrbmi	r0, [fp], -r4, lsr #16
    6f24:	addcs	r4, r9, #56, 12	; 0x3800000
    6f28:			; <UNDEFINED> instruction: 0xf8cd4631
    6f2c:			; <UNDEFINED> instruction: 0xf8cda000
    6f30:			; <UNDEFINED> instruction: 0xf7ff8004
    6f34:	strmi	pc, [r4], -r7, lsl #22
    6f38:			; <UNDEFINED> instruction: 0xf47f2800
    6f3c:	bvs	bf2450 <set_scsi_pt_cdb@plt+0xbefc54>
    6f40:			; <UNDEFINED> instruction: 0xf0002f02
    6f44:			; <UNDEFINED> instruction: 0xf8d58170
    6f48:			; <UNDEFINED> instruction: 0xf1b99018
    6f4c:			; <UNDEFINED> instruction: 0xf0000f03
    6f50:			; <UNDEFINED> instruction: 0xf8d8816a
    6f54:	stmdblt	pc!, {ip, lr}	; <UNPREDICTABLE>
    6f58:	stmdalt	r7, {r0, ip, sp, lr, pc}
    6f5c:	strcc	r5, [r1], #-3376	; 0xfffff2d0
    6f60:	bl	fe4c4f54 <set_scsi_pt_cdb@plt+0xfe4c2758>
    6f64:	blle	ffe57a1c <set_scsi_pt_cdb@plt+0xffe55220>
    6f68:	cfldr32pl	mvfx14, [r0, #-144]!	; 0xffffff70
    6f6c:			; <UNDEFINED> instruction: 0xf7fb3401
    6f70:	strbmi	lr, [r4, #-2956]	; 0xfffff474
    6f74:	ldr	sp, [sp, #-3065]	; 0xfffff407
    6f78:	strcc	r5, [r1], #-3376	; 0xfffff2d0
    6f7c:	bl	fe144f70 <set_scsi_pt_cdb@plt+0xfe142774>
    6f80:	blle	ffe584b8 <set_scsi_pt_cdb@plt+0xffe55cbc>
    6f84:	cfldr32pl	mvfx14, [r0, #-88]!	; 0xffffffa8
    6f88:			; <UNDEFINED> instruction: 0xf7fb3401
    6f8c:	strbmi	lr, [r4, #-2942]	; 0xfffff482
    6f90:	str	sp, [pc, #-3065]	; 639f <set_scsi_pt_cdb@plt+0x3ba3>
    6f94:	blcs	61648 <set_scsi_pt_cdb@plt+0x5ee4c>
    6f98:	stclge	7, cr15, [r6], {63}	; 0x3f
    6f9c:	streq	pc, [r0], #2271	; 0x8df
    6fa0:			; <UNDEFINED> instruction: 0xf7fb4478
    6fa4:	ldrt	lr, [pc], #2832	; 6fac <set_scsi_pt_cdb@plt+0x47b0>
    6fa8:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6fac:			; <UNDEFINED> instruction: 0xe7844479
    6fb0:			; <UNDEFINED> instruction: 0xf3412c0f
    6fb4:	ldmdbvc	r5!, {r2, r3, r6, r7, r8, r9, pc}^
    6fb8:			; <UNDEFINED> instruction: 0xf8df2001
    6fbc:	ldrbtmi	r1, [r9], #-1132	; 0xfffffb94
    6fc0:	bl	1bc4fb4 <set_scsi_pt_cdb@plt+0x1bc27b8>
    6fc4:			; <UNDEFINED> instruction: 0xf0412d00
    6fc8:			; <UNDEFINED> instruction: 0xf8df83ba
    6fcc:	ldrbtmi	r0, [r8], #-1120	; 0xfffffba0
    6fd0:	b	ffe44fc4 <set_scsi_pt_cdb@plt+0xffe427c8>
    6fd4:	strdcs	r8, [r1], -r5
    6fd8:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6fdc:	ldrbtmi	fp, [r9], #-2669	; 0xfffff593
    6fe0:			; <UNDEFINED> instruction: 0xf7fbb2ad
    6fe4:	vstrcs	d14, [r0, #-376]	; 0xfffffe88
    6fe8:			; <UNDEFINED> instruction: 0x83a1f041
    6fec:	strbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6ff0:			; <UNDEFINED> instruction: 0xf7fb4478
    6ff4:	ldmvs	r5!, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    6ff8:			; <UNDEFINED> instruction: 0xf8df2001
    6ffc:	blt	b4c0f4 <set_scsi_pt_cdb@plt+0xb498f8>
    7000:			; <UNDEFINED> instruction: 0xf7fb4479
    7004:	vstrcs	d14, [r0, #-312]	; 0xfffffec8
    7008:	orrhi	pc, r9, #65	; 0x41
    700c:	strteq	pc, [ip], #-2271	; 0xfffff721
    7010:			; <UNDEFINED> instruction: 0xf7fb4478
    7014:	ldmvs	r5!, {r3, r4, r6, r7, r9, fp, sp, lr, pc}^
    7018:			; <UNDEFINED> instruction: 0xf8df2001
    701c:	blt	b4c0b4 <set_scsi_pt_cdb@plt+0xb498b8>
    7020:			; <UNDEFINED> instruction: 0xf7fb4479
    7024:	vstrcs	d14, [r0, #-248]	; 0xffffff08
    7028:	cmnhi	r1, #65	; 0x41	; <UNPREDICTABLE>
    702c:	ldreq	pc, [r4], #-2271	; 0xfffff721
    7030:			; <UNDEFINED> instruction: 0xf7fb4478
    7034:			; <UNDEFINED> instruction: 0x2c13eac8
    7038:	strthi	pc, [r2], #-769	; 0xfffffcff
    703c:	vqrdmlsh.s<illegal width 8>	d2, d1, d11
    7040:	cfstrscs	mvf8, [r3], #-336	; 0xfffffeb0
    7044:	strthi	pc, [fp], #-769	; 0xfffffcff
    7048:			; <UNDEFINED> instruction: 0xf3012c2b
    704c:	stccs	3, cr8, [ip], #-1016	; 0xfffffc08
    7050:	bichi	pc, pc, #67108864	; 0x4000000
    7054:			; <UNDEFINED> instruction: 0xf77f2c38
    7058:	blvs	fed32314 <set_scsi_pt_cdb@plt+0xfed2fb18>
    705c:	ldmibmi	sl!, {r0, sp}^
    7060:	ldrbtmi	fp, [r9], #-2596	; 0xfffff5dc
    7064:	bl	745058 <set_scsi_pt_cdb@plt+0x74285c>
    7068:			; <UNDEFINED> instruction: 0xf0412c00
    706c:	ldmmi	r7!, {r1, r4, r5, r6, sl, pc}^
    7070:			; <UNDEFINED> instruction: 0xf7fb4478
    7074:	blvs	ffd41b1c <set_scsi_pt_cdb@plt+0xffd3f320>
    7078:	ldmibmi	r5!, {r0, sp}^
    707c:	ldrbtmi	fp, [r9], #-2596	; 0xfffff5dc
    7080:	bl	3c5074 <set_scsi_pt_cdb@plt+0x3c2878>
    7084:			; <UNDEFINED> instruction: 0xf0412c00
    7088:	ldmmi	r2!, {r2, r3, r4, r6, sl, pc}^
    708c:			; <UNDEFINED> instruction: 0xf7fb4478
    7090:	strt	lr, [r7], #2714	; 0xa9a
    7094:	ldrbtmi	r4, [r9], #-2544	; 0xfffff610
    7098:	ldmdbvc	r2!, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    709c:	stmibmi	pc!, {r0, sp}^	; <UNPREDICTABLE>
    70a0:	ldrbtmi	r4, [r9], #-2
    70a4:	b	fff45098 <set_scsi_pt_cdb@plt+0xfff4289c>
    70a8:	stmibmi	sp!, {r2, r3, r4, r7, sl, sp, lr, pc}^
    70ac:	svcne	0x00221d33
    70b0:	ldrbtmi	r2, [r9], #-1
    70b4:	b	ffd450a8 <set_scsi_pt_cdb@plt+0xffd428ac>
    70b8:	cfldrscs	mvf14, [pc], #-592	; 6e70 <set_scsi_pt_cdb@plt+0x4674>
    70bc:	orrhi	pc, r3, #67108865	; 0x4000001
    70c0:	blt	14a9390 <set_scsi_pt_cdb@plt+0x14a6b94>
    70c4:	bcs	33b14 <set_scsi_pt_cdb@plt+0x31318>
    70c8:	cmnhi	r7, #1	; <UNPREDICTABLE>
    70cc:			; <UNDEFINED> instruction: 0xf0012a01
    70d0:	vld3.16	{d24-d26}, [pc :64], r0
    70d4:	ldmdbne	r3, {r7, r8, sl, sp, lr}^
    70d8:	mvnscc	pc, pc, asr #12
    70dc:	addmi	fp, fp, #-1342177271	; 0xb0000009
    70e0:	orrhi	pc, r0, #268435460	; 0x10000004
    70e4:	ldrdcs	r4, [r1], -pc	; <UNPREDICTABLE>
    70e8:			; <UNDEFINED> instruction: 0xf7fb4479
    70ec:	ldmibmi	lr, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
    70f0:	ldmibvc	r2!, {r0, sp}
    70f4:			; <UNDEFINED> instruction: 0xf7fb4479
    70f8:	ldmibvc	r2!, {r2, r4, r6, r7, r9, fp, sp, lr, pc}^
    70fc:	ldrdcs	r4, [r1], -fp
    7100:	ldmibeq	r2, {r0, r3, r4, r5, r6, sl, lr}
    7104:	b	ff3450f8 <set_scsi_pt_cdb@plt+0xff3428fc>
    7108:	ldmibmi	r9, {r1, r4, r5, r6, r7, r8, fp, ip, sp, lr}^
    710c:	vaddl.u8	q9, d2, d1
    7110:	ldrbtmi	r1, [r9], #-513	; 0xfffffdff
    7114:	b	ff145108 <set_scsi_pt_cdb@plt+0xff14290c>
    7118:	ldmibmi	r6, {r2, r4, r5, r6, r7, r8, fp, ip, sp, lr}^
    711c:			; <UNDEFINED> instruction: 0xf0042001
    7120:	ldrbtmi	r0, [r9], #-1039	; 0xfffffbf1
    7124:	b	fef45118 <set_scsi_pt_cdb@plt+0xfef4291c>
    7128:			; <UNDEFINED> instruction: 0xf2012c05
    712c:	ldm	pc, {r1, r2, r7, sl, pc}^	; <UNPREDICTABLE>
    7130:	ldrcc	pc, [sl, #-4]!
    7134:			; <UNDEFINED> instruction: 0x03262b30
    7138:	ldrbtmi	r4, [r8], #-2255	; 0xfffff731
    713c:	b	10c5130 <set_scsi_pt_cdb@plt+0x10c2934>
    7140:	andcs	r7, r1, r2, lsr sl
    7144:	vmul.f<illegal width 8>	q10, q9, d1[3]
    7148:	ldrbtmi	r1, [r9], #-513	; 0xfffffdff
    714c:	b	fea45140 <set_scsi_pt_cdb@plt+0xfea42944>
    7150:	stmibmi	fp, {r1, r4, r5, r9, fp, ip, sp, lr}^
    7154:			; <UNDEFINED> instruction: 0xf0022001
    7158:	ldrbtmi	r0, [r9], #-514	; 0xfffffdfe
    715c:	b	fe845150 <set_scsi_pt_cdb@plt+0xfe842954>
    7160:	stmibmi	r8, {r1, r4, r5, r9, fp, ip, sp, lr}^
    7164:	andmi	r2, r2, r1
    7168:			; <UNDEFINED> instruction: 0xf7fb4479
    716c:	ldmvs	r2!, {r1, r3, r4, r7, r9, fp, sp, lr, pc}^
    7170:	andcs	r4, r1, r5, asr #19
    7174:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    7178:	b	fe4c516c <set_scsi_pt_cdb@plt+0xfe4c2970>
    717c:	stmiami	r3, {r1, r4, r5, sl, sp, lr, pc}^
    7180:			; <UNDEFINED> instruction: 0xf7fb4478
    7184:	ldrb	lr, [fp, r0, lsr #20]
    7188:	ldrbtmi	r4, [r8], #-2241	; 0xfffff73f
    718c:	b	6c5180 <set_scsi_pt_cdb@plt+0x6c2984>
    7190:	stmiami	r0, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    7194:			; <UNDEFINED> instruction: 0xf7fb4478
    7198:	bfi	lr, r6, (invalid: 20:17)
    719c:	ldrbtmi	r4, [r8], #-2238	; 0xfffff742
    71a0:	b	445194 <set_scsi_pt_cdb@plt+0x442998>
    71a4:	popmi	{r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    71a8:			; <UNDEFINED> instruction: 0xf7fb4478
    71ac:	strb	lr, [r7, ip, lsl #20]
    71b0:			; <UNDEFINED> instruction: 0xf47f2b00
    71b4:	ldmmi	sl!, {r0, r1, r2, sl, fp, sp, pc}
    71b8:			; <UNDEFINED> instruction: 0xf7fb4478
    71bc:	str	lr, [r1], #-2502	; 0xfffff63a
    71c0:			; <UNDEFINED> instruction: 0xf47f2b00
    71c4:	ldmmi	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, pc}
    71c8:			; <UNDEFINED> instruction: 0xf7fb4478
    71cc:			; <UNDEFINED> instruction: 0xf7ffe9be
    71d0:	stmibvs	fp!, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    71d4:			; <UNDEFINED> instruction: 0xf73f2b01
    71d8:	ldmmi	r3!, {r0, r2, r5, r8, sl, fp, sp, pc}
    71dc:			; <UNDEFINED> instruction: 0xf7fb4478
    71e0:	ldr	lr, [pc, #-2484]	; 6834 <set_scsi_pt_cdb@plt+0x4038>
    71e4:	ldrdpl	pc, [r0], -r8
    71e8:	ldcpl	0, cr14, [r0, #-12]!
    71ec:			; <UNDEFINED> instruction: 0xf7fb3401
    71f0:	adcmi	lr, r5, #76, 20	; 0x4c000
    71f4:			; <UNDEFINED> instruction: 0xf7ffdcf9
    71f8:			; <UNDEFINED> instruction: 0xf8d8bbdd
    71fc:	and	r5, r3, r0
    7200:	strcc	r5, [r1], #-3376	; 0xfffff2d0
    7204:	b	10451f8 <set_scsi_pt_cdb@plt+0x10429fc>
    7208:	lfmle	f4, 2, [r9], #660	; 0x294
    720c:	bllt	ff4c5210 <set_scsi_pt_cdb@plt+0xff4c2a14>
    7210:	ldrdpl	pc, [r0], -r8
    7214:	ldcpl	0, cr14, [r0, #-12]!
    7218:			; <UNDEFINED> instruction: 0xf7fb3401
    721c:	adcmi	lr, r5, #221184	; 0x36000
    7220:			; <UNDEFINED> instruction: 0xf7ffdcf9
    7224:			; <UNDEFINED> instruction: 0xf7fbbbc7
    7228:			; <UNDEFINED> instruction: 0xf06fea7e
    722c:	vst1.8	{d16-d19}, [pc], r1
    7230:	strmi	r7, [r3], -r0, lsl #3
    7234:	eorseq	pc, ip, r6, lsl #2
    7238:	stmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    723c:	bllt	feec5240 <set_scsi_pt_cdb@plt+0xfeec2a44>
    7240:			; <UNDEFINED> instruction: 0x46211e7a
    7244:			; <UNDEFINED> instruction: 0xf04f4630
    7248:	svclt	0x00180700
    724c:	rscscc	pc, pc, #79	; 0x4f
    7250:	stmib	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7254:	bllt	ff1c5258 <set_scsi_pt_cdb@plt+0xff1c2a5c>
    7258:	svceq	0x0002f1b8
    725c:	cmphi	fp, r1, asr #6	; <UNPREDICTABLE>
    7260:	svccs	0x000069af
    7264:	strbhi	pc, [r3, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    7268:	stmdbcs	r0, {r0, r4, r5, r6, r9, fp, ip, sp, lr}
    726c:	cmnhi	r9, r1, asr #32	; <UNPREDICTABLE>
    7270:	andcs	r4, r1, lr, lsl #19
    7274:	eorshi	pc, r8, #14614528	; 0xdf0000
    7278:	streq	pc, [r9], #-262	; 0xfffffefa
    727c:			; <UNDEFINED> instruction: 0xf1064479
    7280:			; <UNDEFINED> instruction: 0xf7fb0519
    7284:	ldrbtmi	lr, [r8], #2574	; 0xa0e
    7288:	svccs	0x0001f814
    728c:	andcs	r4, r1, r1, asr #12
    7290:	b	1c5284 <set_scsi_pt_cdb@plt+0x1c2a88>
    7294:	mvnsle	r4, r5, lsr #5
    7298:			; <UNDEFINED> instruction: 0xf64f200a
    729c:			; <UNDEFINED> instruction: 0xf7fb75cf
    72a0:	stmibmi	r4, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    72a4:	ldrbvc	pc, [pc, #1743]!	; 797b <set_scsi_pt_cdb@plt+0x517f>	; <UNPREDICTABLE>
    72a8:	ldrbtmi	r2, [r9], #-1
    72ac:			; <UNDEFINED> instruction: 0xf7fb4634
    72b0:	blne	feb81a98 <set_scsi_pt_cdb@plt+0xfeb7f29c>
    72b4:	svchi	0x0031f814
    72b8:			; <UNDEFINED> instruction: 0xf814e003
    72bc:			; <UNDEFINED> instruction: 0xf7fb0f01
    72c0:	stmdbne	fp!, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
    72c4:	cfldr64le	mvdx4, [r8], #608	; 0x260
    72c8:			; <UNDEFINED> instruction: 0xf7fb200a
    72cc:	ldmdbmi	sl!, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
    72d0:	ldrbtmi	r2, [r9], #-1
    72d4:	stmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72d8:	bcs	a57a8 <set_scsi_pt_cdb@plt+0xa2fac>
    72dc:	msrhi	R12_fiq, r1
    72e0:	andcs	r4, r1, r6, ror r9
    72e4:			; <UNDEFINED> instruction: 0xf7fb4479
    72e8:	ldmdbmi	r5!, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
    72ec:	ldrbtmi	r2, [r9], #-1
    72f0:	ldmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72f4:	bcs	65bc4 <set_scsi_pt_cdb@plt+0x633c8>
    72f8:			; <UNDEFINED> instruction: 0x81adf241
    72fc:	andcs	r4, r1, r1, ror r9
    7300:			; <UNDEFINED> instruction: 0xf7fb4479
    7304:	ldmdbmi	r0!, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}^
    7308:	ldmibvc	r2!, {r0, sp}^
    730c:			; <UNDEFINED> instruction: 0xf7fb4479
    7310:	stmdbmi	lr!, {r3, r6, r7, r8, fp, sp, lr, pc}^
    7314:	ldrbtmi	r2, [r9], #-1
    7318:	stmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    731c:	bcs	658ec <set_scsi_pt_cdb@plt+0x630f0>
    7320:	orrhi	pc, lr, r1, asr #4
    7324:	andcs	r4, r1, sl, ror #18
    7328:			; <UNDEFINED> instruction: 0xf7fb4479
    732c:			; <UNDEFINED> instruction: 0xf996e9ba
    7330:	ldmibvc	r3!, {r1, r2, sp}
    7334:	vmlsl.s8	q9, d1, d0
    7338:	bmi	19a7938 <set_scsi_pt_cdb@plt+0x19a513c>
    733c:			; <UNDEFINED> instruction: 0x065c447a
    7340:	tsthi	r5, r1, lsl #2	; <UNPREDICTABLE>
    7344:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
    7348:	andcs	r4, r1, r4, ror #18
    734c:			; <UNDEFINED> instruction: 0xf7fb4479
    7350:	ldmibvc	r4!, {r3, r5, r7, r8, fp, sp, lr, pc}
    7354:	andcs	r4, r1, r2, ror #22
    7358:	strne	pc, [r1], #-964	; 0xfffffc3c
    735c:	ldrbtmi	r4, [fp], #-2401	; 0xfffff69f
    7360:	orreq	lr, r4, #3072	; 0xc00
    7364:			; <UNDEFINED> instruction: 0xf8d34479
    7368:			; <UNDEFINED> instruction: 0xf7fb2244
    736c:			; <UNDEFINED> instruction: 0x2c02e99a
    7370:	orrhi	pc, pc, r1
    7374:	andcs	r4, r1, ip, asr r9
    7378:	ldrsbhi	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    737c:	ldreq	pc, [pc], #-262	; 7384 <set_scsi_pt_cdb@plt+0x4b88>
    7380:			; <UNDEFINED> instruction: 0xf1064479
    7384:			; <UNDEFINED> instruction: 0xf7fb052f
    7388:	ldrbtmi	lr, [r8], #2444	; 0x98c
    738c:	svccs	0x0001f814
    7390:	andcs	r4, r1, r1, asr #12
    7394:	stmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7398:	mvnsle	r4, r5, lsr #5
    739c:			; <UNDEFINED> instruction: 0xf7fb200a
    73a0:	svcvc	0x0031e974
    73a4:	blmi	148f3b0 <set_scsi_pt_cdb@plt+0x148cbb4>
    73a8:	tsteq	pc, r1	; <UNPREDICTABLE>
    73ac:	ldrbtmi	r7, [fp], #-4020	; 0xfffff04c
    73b0:	bl	e6f80 <set_scsi_pt_cdb@plt+0xe4784>
    73b4:	stmdbmi	pc, {r0, r7, r8, r9}^	; <UNPREDICTABLE>
    73b8:	streq	pc, [r4, #-4]
    73bc:	subscc	pc, r4, #13828096	; 0xd30000
    73c0:			; <UNDEFINED> instruction: 0xf7fb4479
    73c4:	streq	lr, [r0, -lr, ror #18]!
    73c8:	sbchi	pc, r6, r1, lsl #2
    73cc:	ldrbtmi	r4, [sl], #-2634	; 0xfffff5b6
    73d0:			; <UNDEFINED> instruction: 0xf0412d00
    73d4:	blmi	126766c <set_scsi_pt_cdb@plt+0x1264e70>
    73d8:	stmdbmi	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    73dc:	ldrbtmi	r2, [r9], #-1
    73e0:	ldmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    73e4:	mlascc	r0, r6, r8, pc	; <UNPREDICTABLE>
    73e8:	vqdmulh.s<illegal width 8>	d18, d1, d1
    73ec:	bmi	1167840 <set_scsi_pt_cdb@plt+0x1165044>
    73f0:	stmdbmi	r5, {r1, r3, r4, r5, r6, sl, lr}^
    73f4:	ldrbtmi	r2, [r9], #-1
    73f8:	ldmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    73fc:	blt	ffcc5400 <set_scsi_pt_cdb@plt+0xffcc2c04>
    7400:	andeq	sp, r1, sl, asr r6
    7404:	andeq	r0, r0, r4, asr #2
    7408:	andeq	lr, r1, lr, lsl fp
    740c:	andeq	r6, r0, sl, lsl r8
    7410:	strdeq	r5, [r0], -r8
    7414:	andeq	sp, r1, r8, lsr #9
    7418:	andeq	r5, r0, lr, lsl #11
    741c:	andeq	r6, r0, ip, lsr #32
    7420:	andeq	r5, r0, ip, lsl #2
    7424:	andeq	r5, r0, r8, lsr pc
    7428:	andeq	r5, r0, r6, ror #23
    742c:	strdeq	r5, [r0], -lr
    7430:	andeq	r5, r0, lr, lsl ip
    7434:	andeq	r5, r0, r4, lsr ip
    7438:	andeq	r5, r0, ip, lsr ip
    743c:	andeq	r5, r0, r4, lsl ip
    7440:	andeq	r5, r0, r8, lsr ip
    7444:	strdeq	r5, [r0], -r4
    7448:	andeq	r5, r0, lr, ror #27
    744c:			; <UNDEFINED> instruction: 0x00005bb4
    7450:	andeq	r5, r0, sl, lsl #28
    7454:	andeq	r5, r0, r0, lsr #28
    7458:	andeq	r5, r0, lr, asr #28
    745c:	andeq	r5, r0, r6, lsr lr
    7460:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    7464:	andeq	r5, r0, ip, lsl #31
    7468:			; <UNDEFINED> instruction: 0x00005fb8
    746c:	andeq	r5, r0, r0, asr #31
    7470:			; <UNDEFINED> instruction: 0x00005fbe
    7474:			; <UNDEFINED> instruction: 0x00005fbe
    7478:	strdeq	r5, [r0], -lr
    747c:	andeq	r6, r0, r6, lsl r0
    7480:	andeq	r6, r0, r2, lsl r0
    7484:	andeq	r6, r0, r0, lsl r0
    7488:	andeq	r6, r0, lr
    748c:	andeq	r5, r0, ip, lsr #31
    7490:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    7494:	andeq	r5, r0, r0, lsl #31
    7498:	andeq	r5, r0, sl, ror #30
    749c:	andeq	r5, r0, r0, asr pc
    74a0:	andeq	r6, r0, r4, asr r1
    74a4:	andeq	r5, r0, r4, asr #26
    74a8:	strdeq	r6, [r0], -r0
    74ac:	andeq	r6, r0, ip, lsr r1
    74b0:	andeq	r2, r0, sl, ror sl
    74b4:	andeq	r6, r0, sl, lsl r1
    74b8:	andeq	r6, r0, sl, lsl #2
    74bc:	andeq	r6, r0, r8, lsl #2
    74c0:	andeq	r6, r0, lr, lsl #2
    74c4:	andeq	r6, r0, r8, lsl r1
    74c8:	andeq	r6, r0, ip, lsl r1
    74cc:	andeq	r6, r0, r6, lsr #2
    74d0:	andeq	r6, r0, r4, asr #1
    74d4:	ldrdeq	r4, [r0], -r0
    74d8:	andeq	r4, r0, lr, asr #25
    74dc:	andeq	r6, r0, r4, lsl #2
    74e0:	muleq	r1, r2, r7
    74e4:	andeq	r6, r0, ip, lsl #2
    74e8:	andeq	r6, r0, r0, lsr r1
    74ec:	andeq	r2, r0, r6, ror r9
    74f0:	andeq	ip, r1, r2, asr #14
    74f4:	andeq	r6, r0, r4, lsl #2
    74f8:	andeq	r4, r0, r6, ror #24
    74fc:	andeq	r4, r0, r4, ror ip
    7500:	andeq	r6, r0, lr, lsl #2
    7504:	andeq	r4, r0, r4, ror #24
    7508:	andeq	r6, r0, sl, lsr #2
    750c:	svceq	0x0002f1b8
    7510:	strbthi	pc, [ip], -r0, asr #6	; <UNPREDICTABLE>
    7514:	svccs	0x000069af
    7518:	mvnhi	pc, #64	; 0x40
    751c:	ldmibvc	r1!, {r4, r5, r8, fp, ip, sp, lr}^
    7520:	andle	r2, r6, r6, ror r8
    7524:	bcs	1865af4 <set_scsi_pt_cdb@plt+0x18632f8>
    7528:	ldmibvc	r3!, {r0, r1, ip, lr, pc}
    752c:			; <UNDEFINED> instruction: 0xf0412b63
    7530:	ldmdbcs	r1!, {r0, r2, r3, r5, r8, pc}
    7534:			; <UNDEFINED> instruction: 0xf8dfd004
    7538:	ldrbtmi	r0, [r8], #-3268	; 0xfffff33c
    753c:	stmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7540:			; <UNDEFINED> instruction: 0xf0037a33
    7544:	blcs	ff8084cc <set_scsi_pt_cdb@plt+0xff805cd0>
    7548:	eorhi	pc, r7, r1
    754c:	ldcne	8, cr15, [r0], #892	; 0x37c
    7550:	ldrbtmi	r2, [r9], #-1
    7554:	stmia	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7558:	mulcc	r8, r6, r9
    755c:	vqdmlsl.s<illegal width 8>	q9, d1, d0
    7560:			; <UNDEFINED> instruction: 0xf8df8089
    7564:	ldrbtmi	r0, [r8], #-3232	; 0xfffff360
    7568:	stmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    756c:	ldcne	8, cr15, [r8], {223}	; 0xdf
    7570:	ldrbtmi	r2, [r9], #-1
    7574:	ldm	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7578:			; <UNDEFINED> instruction: 0x07da7a33
    757c:	ldrbhi	pc, [fp, #320]!	; 0x140	; <UNPREDICTABLE>
    7580:	stceq	8, cr15, [r8], {223}	; 0xdf
    7584:			; <UNDEFINED> instruction: 0xf7fb4478
    7588:	bvc	d01608 <set_scsi_pt_cdb@plt+0xcfee0c>
    758c:			; <UNDEFINED> instruction: 0xf140071b
    7590:	blvc	ffca8d04 <set_scsi_pt_cdb@plt+0xffca6508>
    7594:			; <UNDEFINED> instruction: 0xf8df2001
    7598:			; <UNDEFINED> instruction: 0xf0021c78
    759c:	ldrbtmi	r0, [r9], #-527	; 0xfffffdf1
    75a0:	ldmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75a4:			; <UNDEFINED> instruction: 0xf0037bf3
    75a8:	blcs	481ec <set_scsi_pt_cdb@plt+0x459f0>
    75ac:	sbcshi	pc, ip, r1
    75b0:			; <UNDEFINED> instruction: 0xf0012b02
    75b4:			; <UNDEFINED> instruction: 0xf8df80d3
    75b8:	ldrbtmi	r0, [r8], #-3164	; 0xfffff3a4
    75bc:	stmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    75c0:	mrrcne	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    75c4:	ldrbtmi	r2, [r9], #-1
    75c8:	stmda	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75cc:			; <UNDEFINED> instruction: 0xf0037bb3
    75d0:	blcc	5082c8 <set_scsi_pt_cdb@plt+0x505acc>
    75d4:	stmdale	ip, {r2, r4, r8, r9, fp, sp}
    75d8:			; <UNDEFINED> instruction: 0xf003e8df
    75dc:	bleq	2ca320 <set_scsi_pt_cdb@plt+0x2c7b24>
    75e0:	bleq	2ca30c <set_scsi_pt_cdb@plt+0x2c7b10>
    75e4:	bleq	2ca218 <set_scsi_pt_cdb@plt+0x2c7a1c>
    75e8:	bleq	2ca21c <set_scsi_pt_cdb@plt+0x2c7a20>
    75ec:	bleq	2ca300 <set_scsi_pt_cdb@plt+0x2c7b04>
    75f0:			; <UNDEFINED> instruction: 0xf8df003d
    75f4:	ldrbtmi	r0, [r8], #-3112	; 0xfffff3d8
    75f8:	svc	0x00e4f7fa
    75fc:	stcne	8, cr15, [r0], #-892	; 0xfffffc84
    7600:	ldrbtmi	r2, [r9], #-1
    7604:	stmda	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7608:			; <UNDEFINED> instruction: 0xf0037bb3
    760c:	blcs	48220 <set_scsi_pt_cdb@plt+0x45a24>
    7610:	sbchi	pc, sl, r1
    7614:			; <UNDEFINED> instruction: 0xf0012b02
    7618:			; <UNDEFINED> instruction: 0xf8df80c1
    761c:	ldrbtmi	r0, [r8], #-3080	; 0xfffff3f8
    7620:	svc	0x00d0f7fa
    7624:	mulcc	r8, r6, r9
    7628:			; <UNDEFINED> instruction: 0xf6bf2b00
    762c:			; <UNDEFINED> instruction: 0xf8dfa9c3
    7630:	ldrbtmi	r0, [r8], #-3064	; 0xfffff408
    7634:	svc	0x00c6f7fa
    7638:	bvc	fec26204 <set_scsi_pt_cdb@plt+0xfec23a08>
    763c:			; <UNDEFINED> instruction: 0xff68f7fc
    7640:	bleq	ffa459c4 <set_scsi_pt_cdb@plt+0xffa431c8>
    7644:			; <UNDEFINED> instruction: 0xf7fa4478
    7648:	blvc	1c83548 <set_scsi_pt_cdb@plt+0x1c80d4c>
    764c:			; <UNDEFINED> instruction: 0xf7fc7b30
    7650:			; <UNDEFINED> instruction: 0xf7ffff5f
    7654:			; <UNDEFINED> instruction: 0xf8dfb9c7
    7658:	ldrbtmi	r0, [r8], #-3032	; 0xfffff428
    765c:	svc	0x00b2f7fa
    7660:			; <UNDEFINED> instruction: 0xf8dfe7cc
    7664:	ldrbtmi	r0, [r8], #-3024	; 0xfffff430
    7668:	svc	0x00acf7fa
    766c:			; <UNDEFINED> instruction: 0xf8dfe7c6
    7670:	ldrbtmi	r0, [r8], #-3016	; 0xfffff438
    7674:	svc	0x00a6f7fa
    7678:			; <UNDEFINED> instruction: 0xf8dfe7c0
    767c:	ldrbtmi	r0, [r8], #-3008	; 0xfffff440
    7680:	svc	0x00a0f7fa
    7684:			; <UNDEFINED> instruction: 0xf1b8e7ba
    7688:	vpmax.f32	d16, d0, d6
    768c:	stmibvs	sl!, {r3, r5, r7, r8, sl, pc}
    7690:			; <UNDEFINED> instruction: 0xf0402a00
    7694:	ldmdbvc	r2!, {r2, r3, r6, r7, pc}
    7698:			; <UNDEFINED> instruction: 0xf8df2001
    769c:	b	8e534 <set_scsi_pt_cdb@plt+0x8bd38>
    76a0:	movwls	r0, #8960	; 0x2300
    76a4:	vmvn.i32	q10, #11075584	; 0x00a90000
    76a8:	movwls	r0, #4928	; 0x1340
    76ac:	orreq	pc, r0, #134217731	; 0x8000003
    76b0:	vsubw.u8	<illegal reg q12.5>, q1, d0
    76b4:	ldmibeq	r2, {r1, r6, r7, r8, r9}
    76b8:	svc	0x00f2f7fa
    76bc:			; <UNDEFINED> instruction: 0xf8df7972
    76c0:	andcs	r1, r1, r4, lsl #23
    76c4:	movweq	lr, #2562	; 0xa02
    76c8:	ldrbtmi	r9, [r9], #-771	; 0xfffffcfd
    76cc:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    76d0:	vsubw.u8	<illegal reg q12.5>, q1, d2
    76d4:	movwls	r0, #4992	; 0x1380
    76d8:	biceq	pc, r0, #134217731	; 0x8000003
    76dc:	vsubw.u8	<illegal reg q12.5>, q1, d0
    76e0:	vsubw.u8	<illegal reg q8.5>, q1, d0
    76e4:			; <UNDEFINED> instruction: 0xf7fa1240
    76e8:	ldmibvc	r2!, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    76ec:	blne	1645a70 <set_scsi_pt_cdb@plt+0x1643274>
    76f0:	b	8f6fc <set_scsi_pt_cdb@plt+0x8cf00>
    76f4:	movwls	r0, #4864	; 0x1300
    76f8:	vmvn.i32	q10, #11075584	; 0x00a90000
    76fc:	movwls	r0, #832	; 0x340
    7700:	orreq	pc, r0, #134217731	; 0x8000003
    7704:	sbceq	pc, r0, #134217731	; 0x8000003
    7708:	svc	0x00caf7fa
    770c:			; <UNDEFINED> instruction: 0xf8df79f2
    7710:	andcs	r1, r1, ip, lsr fp
    7714:	movweq	lr, #2562	; 0xa02
    7718:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    771c:	movwne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    7720:	subne	pc, r0, #134217731	; 0x8000003
    7724:	svc	0x00bcf7fa
    7728:			; <UNDEFINED> instruction: 0xf8df7a32
    772c:	andcs	r1, r1, r4, lsr #22
    7730:	movweq	lr, #2562	; 0xa02
    7734:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    7738:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    773c:	vsubw.u8	<illegal reg q12.5>, q1, d1
    7740:	movwls	r0, #960	; 0x3c0
    7744:	movwne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    7748:			; <UNDEFINED> instruction: 0xf7fa0952
    774c:	bvc	1cc35fc <set_scsi_pt_cdb@plt+0x1cc0e00>
    7750:	blne	45ad4 <set_scsi_pt_cdb@plt+0x432d8>
    7754:			; <UNDEFINED> instruction: 0xf0022001
    7758:	ldrbtmi	r0, [r9], #-527	; 0xfffffdf1
    775c:	svc	0x00a0f7fa
    7760:			; <UNDEFINED> instruction: 0xf8df8972
    7764:	strdcs	r1, [r1], -r4
    7768:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    776c:			; <UNDEFINED> instruction: 0xf7fab292
    7770:	blvc	cc35d8 <set_scsi_pt_cdb@plt+0xcc0ddc>
    7774:	bne	ff945af8 <set_scsi_pt_cdb@plt+0xff9432fc>
    7778:	vaddl.u8	q9, d2, d1
    777c:	movwls	r1, #4864	; 0x1300
    7780:	vmvn.i32	q10, #11075584	; 0x00a90000
    7784:	movwls	r1, #832	; 0x340
    7788:	orrne	pc, r0, #134217731	; 0x8000003
    778c:			; <UNDEFINED> instruction: 0xf7fa09d2
    7790:			; <UNDEFINED> instruction: 0xf8dfef88
    7794:	blvc	1c8e2cc <set_scsi_pt_cdb@plt+0x1c8bad0>
    7798:	ldrbtmi	r2, [r9], #-1
    779c:	svc	0x0080f7fa
    77a0:			; <UNDEFINED> instruction: 0xf8df7bb2
    77a4:	andcs	r1, r1, r0, asr #21
    77a8:	movweq	lr, #2562	; 0xa02
    77ac:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    77b0:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    77b4:	vsubw.u8	<illegal reg q12.5>, q1, d1
    77b8:	movwls	r0, #896	; 0x380
    77bc:	orrne	pc, r0, #134217731	; 0x8000003
    77c0:			; <UNDEFINED> instruction: 0xf7fa09d2
    77c4:			; <UNDEFINED> instruction: 0xf8b6ef6e
    77c8:			; <UNDEFINED> instruction: 0xf8df200f
    77cc:	mulcs	r1, ip, sl
    77d0:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    77d4:			; <UNDEFINED> instruction: 0xf7fab292
    77d8:			; <UNDEFINED> instruction: 0xf8b6ef64
    77dc:			; <UNDEFINED> instruction: 0xf8df2011
    77e0:	andcs	r1, r1, ip, lsl #21
    77e4:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    77e8:			; <UNDEFINED> instruction: 0xf7fab292
    77ec:	ldclvc	15, cr14, [r2], #360	; 0x168
    77f0:	bne	1f45b74 <set_scsi_pt_cdb@plt+0x1f43378>
    77f4:	vaddl.u8	q9, d2, d1
    77f8:	movwls	r1, #4864	; 0x1300
    77fc:	vmvn.i32	q10, #11075584	; 0x00a90000
    7800:	movwls	r1, #832	; 0x340
    7804:	orrne	pc, r0, #134217731	; 0x8000003
    7808:			; <UNDEFINED> instruction: 0xf7fa09d2
    780c:	ldclvc	15, cr14, [r2], #296	; 0x128
    7810:	bne	1845b94 <set_scsi_pt_cdb@plt+0x1843398>
    7814:	vaddl.u8	q9, d2, d1
    7818:	vmls.i<illegal width 8>	q8, q1, d0[0]
    781c:	ldrbtmi	r0, [r9], #-896	; 0xfffffc80
    7820:	sbceq	pc, r0, #134217731	; 0x8000003
    7824:			; <UNDEFINED> instruction: 0xf7fa9400
    7828:			; <UNDEFINED> instruction: 0xf7ffef3c
    782c:	bcc	75ba0 <set_scsi_pt_cdb@plt+0x733a4>
    7830:	ldrtmi	r4, [r0], -r1, asr #12
    7834:			; <UNDEFINED> instruction: 0xf04fbf18
    7838:			; <UNDEFINED> instruction: 0xf7fa32ff
    783c:			; <UNDEFINED> instruction: 0xf7ffeeac
    7840:	stmibvs	sl!, {r0, r4, r6, r7, fp, ip, sp, pc}
    7844:	mvnsle	r2, r0, lsl #20
    7848:	bpl	b45bcc <set_scsi_pt_cdb@plt+0xb433d0>
    784c:	stmdaeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
    7850:	ldrbtmi	r3, [sp], #-1540	; 0xfffff9fc
    7854:			; <UNDEFINED> instruction: 0xf816e019
    7858:	strtmi	r3, [r9], -r2, lsl #24
    785c:	stccs	8, cr15, [r5], {22}
    7860:			; <UNDEFINED> instruction: 0xf8162001
    7864:			; <UNDEFINED> instruction: 0xf1a87c03
    7868:			; <UNDEFINED> instruction: 0xf8160806
    786c:	andseq	r4, fp, #1536	; 0x600
    7870:	b	10c80c0 <set_scsi_pt_cdb@plt+0x10c58c4>
    7874:			; <UNDEFINED> instruction: 0xf8164307
    7878:	b	10a6884 <set_scsi_pt_cdb@plt+0x10a4088>
    787c:			; <UNDEFINED> instruction: 0xf8164204
    7880:	teqmi	fp, #4, 24	; 0x400
    7884:			; <UNDEFINED> instruction: 0xf7fa4322
    7888:			; <UNDEFINED> instruction: 0xf1b8ef0c
    788c:			; <UNDEFINED> instruction: 0xf1060f05
    7890:	stclle	6, cr0, [r0], #24
    7894:	stmlt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7898:	svceq	0x0003f1b8
    789c:	ldrhi	pc, [r0], #832	; 0x340
    78a0:	blcs	a1f54 <set_scsi_pt_cdb@plt+0x9f758>
    78a4:	vmin.u8	d4, d0, d10
    78a8:			; <UNDEFINED> instruction: 0xf8df821a
    78ac:			; <UNDEFINED> instruction: 0x463d39d0
    78b0:	stmibls	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    78b4:	streq	pc, [r4], #-424	; 0xfffffe58
    78b8:	stmiblt	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    78bc:	smlsdxls	r6, fp, r4, r4
    78c0:	ldrbtmi	r3, [r9], #1540	; 0x604
    78c4:	mcr	4, 0, r4, cr8, cr11, {7}
    78c8:			; <UNDEFINED> instruction: 0x46173a10
    78cc:			; <UNDEFINED> instruction: 0xf8dfe00b
    78d0:	ldrbtmi	r0, [r8], #-2488	; 0xfffff648
    78d4:	mrc	7, 3, APSR_nzcv, cr6, cr10, {7}
    78d8:	strtmi	r9, [r8], -r5, lsl #18
    78dc:			; <UNDEFINED> instruction: 0xf7fa2200
    78e0:	strbmi	lr, [r6], #-3674	; 0xfffff1a6
    78e4:	adcmi	r4, ip, #89128960	; 0x5500000
    78e8:	stmdage	r4!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    78ec:			; <UNDEFINED> instruction: 0x46597833
    78f0:			; <UNDEFINED> instruction: 0xf0032001
    78f4:	vmov.i32	d16, #49151	; 0x0000bfff
    78f8:	bl	24c604 <set_scsi_pt_cdb@plt+0x249e08>
    78fc:	bl	24ab34 <set_scsi_pt_cdb@plt+0x248338>
    7900:			; <UNDEFINED> instruction: 0xf8dc0283
    7904:			; <UNDEFINED> instruction: 0xf8d23190
    7908:			; <UNDEFINED> instruction: 0xf7fa2210
    790c:	ldmdahi	r1!, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}^
    7910:	addlt	fp, r9, #299008	; 0x49000
    7914:	stmdaeq	r4, {r0, r8, ip, sp, lr, pc}
    7918:	beq	182540 <set_scsi_pt_cdb@plt+0x17fd44>
    791c:	vorr.i32	q10, #262144	; 0x00040000
    7920:	smlabtls	r5, lr, r3, r8
    7924:	sbcsle	r2, ip, r0, lsl #18
    7928:	svccs	0x00001d35
    792c:	mnf<illegal precision>m	f5, #10.0
    7930:			; <UNDEFINED> instruction: 0x462a1a10
    7934:			; <UNDEFINED> instruction: 0xf7fa2001
    7938:			; <UNDEFINED> instruction: 0xe7d2eeb4
    793c:	svceq	0x0002f1b8
    7940:	strbhi	pc, [r5], #-832	; 0xfffffcc0	; <UNPREDICTABLE>
    7944:	svccs	0x000069af
    7948:	bicshi	pc, r1, r0, asr #32
    794c:	ldmdbcs	r3!, {r0, r4, r5, r8, fp, ip, sp, lr}^
    7950:	ldmdbvc	r2!, {r1, r2, ip, lr, pc}^
    7954:	andle	r2, r3, r7, ror sl
    7958:	blcs	1ca602c <set_scsi_pt_cdb@plt+0x1ca3830>
    795c:	strbhi	pc, [pc], r0, asr #32	; <UNPREDICTABLE>
    7960:			; <UNDEFINED> instruction: 0x20017ab4
    7964:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7968:	bvc	ca633c <set_scsi_pt_cdb@plt+0xca3b40>
    796c:	strls	r4, [r0], #-1145	; 0xfffffb87
    7970:	mrc	7, 4, APSR_nzcv, cr6, cr10, {7}
    7974:			; <UNDEFINED> instruction: 0xf8df7b74
    7978:	andcs	r1, r1, r8, lsl r9
    797c:	bvc	ffca6650 <set_scsi_pt_cdb@plt+0xffca3e54>
    7980:	strls	r4, [r0], #-1145	; 0xfffffb87
    7984:	mcr	7, 4, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    7988:	stmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    798c:	ldrbtmi	r2, [r9], #-1
    7990:	mcr	7, 4, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    7994:			; <UNDEFINED> instruction: 0x07d97bb3
    7998:	strthi	pc, [r9], -r0, lsl #2
    799c:			; <UNDEFINED> instruction: 0xf100079a
    79a0:	smmlaeq	sp, sp, r6, r8
    79a4:	ldrhi	pc, [r1], -r0, lsl #2
    79a8:			; <UNDEFINED> instruction: 0xf100071c
    79ac:	ldrbeq	r8, [r8], r5, lsl #12
    79b0:	ldrbhi	pc, [sl, #256]!	; 0x100	; <UNPREDICTABLE>
    79b4:			; <UNDEFINED> instruction: 0xf7fa200a
    79b8:			; <UNDEFINED> instruction: 0xf8dfee68
    79bc:	blvc	ffc8dd34 <set_scsi_pt_cdb@plt+0xffc8b538>
    79c0:	ldrbtmi	r2, [r9], #-1
    79c4:	mcr	7, 3, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    79c8:	stmdalt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    79cc:	svceq	0x0011f1b8
    79d0:	mvnhi	pc, #64, 6
    79d4:	bcs	22084 <set_scsi_pt_cdb@plt+0x1f888>
    79d8:	svcge	0x0029f47f
    79dc:	andcs	r7, r1, r3, ror r9
    79e0:	b	e5eb0 <set_scsi_pt_cdb@plt+0xe36b4>
    79e4:	mrsls	r0, (UNDEF: 18)
    79e8:	orreq	pc, r0, r3, asr #7
    79ec:			; <UNDEFINED> instruction: 0xf8df9100
    79f0:	vmlal.u8	<illegal reg q8.5>, d19, d28
    79f4:	b	88afc <set_scsi_pt_cdb@plt+0x86300>
    79f8:	strls	r0, [r1], #-768	; 0xfffffd00
    79fc:	subeq	pc, r0, #134217731	; 0x8000003
    7a00:			; <UNDEFINED> instruction: 0xf7fa4479
    7a04:	ldmhi	r2!, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}^
    7a08:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7a0c:	blt	148fa18 <set_scsi_pt_cdb@plt+0x148d21c>
    7a10:	addslt	r4, r2, #2030043136	; 0x79000000
    7a14:	mcr	7, 2, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    7a18:			; <UNDEFINED> instruction: 0xf8df8932
    7a1c:	andcs	r1, r1, r8, lsl #17
    7a20:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    7a24:			; <UNDEFINED> instruction: 0xf7fab292
    7a28:	ldmdbhi	r2!, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
    7a2c:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7a30:	blt	148fa3c <set_scsi_pt_cdb@plt+0x148d240>
    7a34:	addslt	r4, r2, #2030043136	; 0x79000000
    7a38:	mrc	7, 1, APSR_nzcv, cr2, cr10, {7}
    7a3c:			; <UNDEFINED> instruction: 0xf8df89b2
    7a40:	andcs	r1, r1, ip, ror #16
    7a44:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    7a48:			; <UNDEFINED> instruction: 0xf7fab292
    7a4c:	ldmibhi	r2!, {r1, r3, r5, r9, sl, fp, sp, lr, pc}^
    7a50:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7a54:	blt	148fa60 <set_scsi_pt_cdb@plt+0x148d264>
    7a58:	addslt	r4, r2, #2030043136	; 0x79000000
    7a5c:	mcr	7, 1, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    7a60:			; <UNDEFINED> instruction: 0xf8df8a32
    7a64:	andcs	r1, r1, r0, asr r8
    7a68:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    7a6c:			; <UNDEFINED> instruction: 0xf7fab292
    7a70:			; <UNDEFINED> instruction: 0xf7feee18
    7a74:			; <UNDEFINED> instruction: 0xf1b8bfb7
    7a78:	vpmax.f32	d16, d0, d3
    7a7c:	stmibvs	fp!, {r2, r3, r7, r8, r9, pc}
    7a80:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    7a84:	bvs	feaa7f3c <set_scsi_pt_cdb@plt+0xfeaa5740>
    7a88:			; <UNDEFINED> instruction: 0xf8df2b01
    7a8c:	ldrtmi	fp, [sl], ip, lsr #16
    7a90:			; <UNDEFINED> instruction: 0xf1a89707
    7a94:	andls	r0, r6, #4, 16	; 0x40000
    7a98:	andcs	fp, r1, #12, 30	; 0x30
    7a9c:	rscscc	pc, pc, #79	; 0x4f
    7aa0:	stmdbeq	r4, {r1, r2, r8, ip, sp, lr, pc}
    7aa4:	bcs	4432cc <set_scsi_pt_cdb@plt+0x440ad0>
    7aa8:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7aac:			; <UNDEFINED> instruction: 0x461f44fb
    7ab0:	mcr	4, 0, r4, cr8, cr10, {3}
    7ab4:			; <UNDEFINED> instruction: 0xf8df2a90
    7ab8:	ldrbtmi	r2, [sl], #-2056	; 0xfffff7f8
    7abc:	bcs	4432e8 <set_scsi_pt_cdb@plt+0x440aec>
    7ac0:	strcc	lr, [r4], #-3
    7ac4:	strtmi	r4, [sl], #1061	; 0x425
    7ac8:	ldrbmi	r4, [r0, #1193]	; 0x4a9
    7acc:	svcge	0x0072f77e
    7ad0:			; <UNDEFINED> instruction: 0x2002f8b9
    7ad4:	andcs	r4, r1, r9, asr r6
    7ad8:	addslt	fp, r2, #335872	; 0x52000
    7adc:	stcl	7, cr15, [r0, #1000]!	; 0x3e8
    7ae0:			; <UNDEFINED> instruction: 0x6006f8b9
    7ae4:	adcslt	fp, r6, #483328	; 0x76000
    7ae8:	streq	pc, [r8, #-262]	; 0xfffffefa
    7aec:	streq	lr, [sl], #-2821	; 0xfffff4fb
    7af0:	vabal.s8	q10, d16, d16
    7af4:	cmnlt	lr, r6, asr #6
    7af8:	movweq	pc, #33033	; 0x8109	; <UNPREDICTABLE>
    7afc:			; <UNDEFINED> instruction: 0xf8dfb357
    7b00:	movwls	r0, #22468	; 0x57c4
    7b04:			; <UNDEFINED> instruction: 0xf7fa4478
    7b08:	blls	183088 <set_scsi_pt_cdb@plt+0x18088c>
    7b0c:	bcs	443374 <set_scsi_pt_cdb@plt+0x440b78>
    7b10:			; <UNDEFINED> instruction: 0x46184631
    7b14:	ldc	7, cr15, [lr, #-1000]!	; 0xfffffc18
    7b18:	movweq	lr, #27401	; 0x6b09
    7b1c:	blt	14aa08c <set_scsi_pt_cdb@plt+0x14a7890>
    7b20:	vmov.i16	d15, #41984	; 0xa400
    7b24:	movwcc	fp, #12948	; 0x3294
    7b28:	vqrshl.u8	d20, d8, d16
    7b2c:	cfstrscs	mvf8, [r0], {237}	; 0xed
    7b30:			; <UNDEFINED> instruction: 0xf8dfd0c7
    7b34:			; <UNDEFINED> instruction: 0x360c0794
    7b38:			; <UNDEFINED> instruction: 0xf7fa4478
    7b3c:	bl	283054 <set_scsi_pt_cdb@plt+0x280858>
    7b40:	svccs	0x00000006
    7b44:	andhi	pc, r5, #0
    7b48:	bcs	4433b0 <set_scsi_pt_cdb@plt+0x440bb4>
    7b4c:			; <UNDEFINED> instruction: 0xf7fa4621
    7b50:	ldr	lr, [r6, r2, lsr #26]!
    7b54:	mrc	6, 0, r4, cr8, cr9, {0}
    7b58:	blge	34a5a0 <set_scsi_pt_cdb@plt+0x347da4>
    7b5c:	addvs	pc, r0, #1325400064	; 0x4f000000
    7b60:	movwcs	lr, #2509	; 0x9cd
    7b64:	movwcs	r4, #5682	; 0x1632
    7b68:	stc	7, cr15, [r0, #-1000]	; 0xfffffc18
    7b6c:	bne	4433d8 <set_scsi_pt_cdb@plt+0x440bdc>
    7b70:	andcs	r4, r1, r2, lsl #12
    7b74:	ldc	7, cr15, [r4, #1000]	; 0x3e8
    7b78:			; <UNDEFINED> instruction: 0xf1b9e7ce
    7b7c:	vpmax.f32	d16, d0, d3
    7b80:			; <UNDEFINED> instruction: 0xf8d58311
    7b84:			; <UNDEFINED> instruction: 0xf1b88018
    7b88:	vpmax.f32	d0, d0, d2
    7b8c:			; <UNDEFINED> instruction: 0xf8df84fe
    7b90:			; <UNDEFINED> instruction: 0xf1b8373c
    7b94:			; <UNDEFINED> instruction: 0xf8df0f01
    7b98:			; <UNDEFINED> instruction: 0xf1a9b738
    7b9c:			; <UNDEFINED> instruction: 0xf8df0404
    7ba0:	ldrbtmi	sl, [fp], #-1844	; 0xfffff8cc
    7ba4:	smladxls	r5, sl, r6, r4
    7ba8:	streq	pc, [r4], -r6, lsl #2
    7bac:	ldrbtmi	r4, [fp], #1607	; 0x647
    7bb0:	svclt	0x000c44fa
    7bb4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7bb8:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7bbc:	mul	r6, r8, r6
    7bc0:	tstcs	r4, sl, asr #12
    7bc4:			; <UNDEFINED> instruction: 0xf7fa4630
    7bc8:	strcc	lr, [r4], -r6, ror #25
    7bcc:	addsmi	r4, r4, #44040192	; 0x2a00000
    7bd0:	mrcge	7, 7, APSR_nzcv, cr0, cr14, {3}
    7bd4:	adcmi	r1, ip, #1344	; 0x540
    7bd8:	rsbshi	pc, sl, #192, 4
    7bdc:	mvnle	r2, r0, lsl #30
    7be0:			; <UNDEFINED> instruction: 0x46597832
    7be4:			; <UNDEFINED> instruction: 0xf0022001
    7be8:			; <UNDEFINED> instruction: 0xf7fa023f
    7bec:	ldmdavc	r2!, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}^
    7bf0:	rsbsle	r2, r0, r0, lsl #20
    7bf4:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    7bf8:	ldrbtmi	r2, [r9], #-1
    7bfc:	ldcl	7, cr15, [r0, #-1000]	; 0xfffffc18
    7c00:			; <UNDEFINED> instruction: 0x465178b2
    7c04:			; <UNDEFINED> instruction: 0xf0022001
    7c08:	ldmibeq	r2, {r0, r1, r8, r9}^
    7c0c:	orreq	lr, r3, #8, 22	; 0x2000
    7c10:	eorcc	pc, r0, #13828096	; 0xd30000
    7c14:	stcl	7, cr15, [r4, #-1000]	; 0xfffffc18
    7c18:	stmibvs	sl!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7c1c:			; <UNDEFINED> instruction: 0xf0002a01
    7c20:	bcs	a8538 <set_scsi_pt_cdb@plt+0xa5d3c>
    7c24:	subhi	pc, r1, #0, 6
    7c28:	svceq	0x0003f1b8
    7c2c:	ldrbthi	pc, [fp], #832	; 0x340	; <UNPREDICTABLE>
    7c30:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    7c34:	streq	pc, [r8], #-424	; 0xfffffe58
    7c38:	ssatlt	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    7c3c:			; <UNDEFINED> instruction: 0xf8df3608
    7c40:	ldrbtmi	r1, [fp], #-1700	; 0xfffff95c
    7c44:			; <UNDEFINED> instruction: 0x463a44fb
    7c48:			; <UNDEFINED> instruction: 0x469a4479
    7c4c:	strne	lr, [r5, -sp, asr #19]
    7c50:	andcs	lr, r1, #6
    7c54:	ldrtmi	r2, [r0], -r2, lsl #2
    7c58:	ldc	7, cr15, [ip], {250}	; 0xfa
    7c5c:	strbmi	r3, [r2], -r2, lsl #12
    7c60:	vqsub.u8	d20, d16, d4
    7c64:			; <UNDEFINED> instruction: 0xf1028243
    7c68:	strbmi	r0, [r4, #-2050]	; 0xfffff7fe
    7c6c:	subhi	pc, r1, #192, 4
    7c70:	stmdbcs	r2, {r0, r3, r5, r7, r8, fp, sp, lr}
    7c74:	stclle	0, cr13, [ip], #164	; 0xa4
    7c78:			; <UNDEFINED> instruction: 0x9000f8b6
    7c7c:	bvs	fea328b8 <set_scsi_pt_cdb@plt+0xfea300bc>
    7c80:	blx	fe650588 <set_scsi_pt_cdb@plt+0xfe64dd8c>
    7c84:			; <UNDEFINED> instruction: 0xf06ff999
    7c88:	svcge	0x000a0101
    7c8c:	blx	7ed894 <set_scsi_pt_cdb@plt+0x7eb098>
    7c90:	andls	pc, r1, r9, lsl #19
    7c94:			; <UNDEFINED> instruction: 0xf7fa4648
    7c98:	ldrbmi	lr, [r9], -r4, ror #24
    7c9c:	andcs	r4, r1, r2, lsl #12
    7ca0:	ldcl	7, cr15, [lr], #1000	; 0x3e8
    7ca4:	stmdacs	r1, {r3, r5, r7, r9, fp, sp, lr}
    7ca8:	mvnshi	pc, r0
    7cac:	mvnshi	pc, r0, asr #6
    7cb0:	blcs	25da4 <set_scsi_pt_cdb@plt+0x235a8>
    7cb4:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    7cb8:			; <UNDEFINED> instruction: 0x362cf8df
    7cbc:			; <UNDEFINED> instruction: 0x464a447b
    7cc0:	andcs	r4, r1, r1, asr r6
    7cc4:	stcl	7, cr15, [ip], #1000	; 0x3e8
    7cc8:			; <UNDEFINED> instruction: 0xf106e7c8
    7ccc:	andcs	r0, r1, #8
    7cd0:	stcl	7, cr15, [r0], #-1000	; 0xfffffc18
    7cd4:	andcs	lr, sl, r2, asr #15
    7cd8:	ldcl	7, cr15, [r6], {250}	; 0xfa
    7cdc:			; <UNDEFINED> instruction: 0x4641e790
    7ce0:			; <UNDEFINED> instruction: 0xf04f4630
    7ce4:			; <UNDEFINED> instruction: 0xf7fa32ff
    7ce8:			; <UNDEFINED> instruction: 0xf7feec56
    7cec:	svccs	0x0001be7b
    7cf0:	ldrtmi	r4, [r0], -r1, asr #12
    7cf4:	svclt	0x000c9305
    7cf8:			; <UNDEFINED> instruction: 0xf04f463a
    7cfc:			; <UNDEFINED> instruction: 0xf7fa32ff
    7d00:	blls	182e30 <set_scsi_pt_cdb@plt+0x180634>
    7d04:			; <UNDEFINED> instruction: 0xf7fe461f
    7d08:			; <UNDEFINED> instruction: 0xf8dfbe6d
    7d0c:	ldrbtmi	r0, [r8], #-1504	; 0xfffffa20
    7d10:	ldc	7, cr15, [sl], {250}	; 0xfa
    7d14:	svclt	0x0086f7fe
    7d18:	ldrbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    7d1c:			; <UNDEFINED> instruction: 0xf7fa4478
    7d20:			; <UNDEFINED> instruction: 0xf7feec52
    7d24:			; <UNDEFINED> instruction: 0xf8dfbec0
    7d28:	ldrbtmi	r0, [r8], #-1484	; 0xfffffa34
    7d2c:	mcrr	7, 15, pc, sl, cr10	; <UNPREDICTABLE>
    7d30:	mrclt	7, 6, APSR_nzcv, cr9, cr14, {7}
    7d34:	strbeq	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    7d38:			; <UNDEFINED> instruction: 0xf7fa4478
    7d3c:			; <UNDEFINED> instruction: 0xf7feec44
    7d40:			; <UNDEFINED> instruction: 0xf8dfbf23
    7d44:	ldrbtmi	r0, [r8], #-1464	; 0xfffffa48
    7d48:	ldc	7, cr15, [ip], #-1000	; 0xfffffc18
    7d4c:	stmdalt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d50:	streq	pc, [ip, #2271]!	; 0x8df
    7d54:			; <UNDEFINED> instruction: 0xf7fa4478
    7d58:			; <UNDEFINED> instruction: 0xf7feec36
    7d5c:			; <UNDEFINED> instruction: 0xf8dfbe83
    7d60:	ldrbtmi	r0, [r8], #-1444	; 0xfffffa5c
    7d64:	stc	7, cr15, [lr], #-1000	; 0xfffffc18
    7d68:	ldmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d6c:	ldreq	pc, [r8, #2271]	; 0x8df
    7d70:			; <UNDEFINED> instruction: 0xf7fa4478
    7d74:			; <UNDEFINED> instruction: 0xf7ffec28
    7d78:			; <UNDEFINED> instruction: 0xf8dfb8af
    7d7c:	ldrbtmi	r0, [r8], #-1424	; 0xfffffa70
    7d80:	stc	7, cr15, [r0], #-1000	; 0xfffffc18
    7d84:	stmialt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d88:	streq	pc, [r4, #2271]	; 0x8df
    7d8c:			; <UNDEFINED> instruction: 0xf7fa4478
    7d90:			; <UNDEFINED> instruction: 0xf7feec1a
    7d94:			; <UNDEFINED> instruction: 0xf8dfbe46
    7d98:	ldrbtmi	r0, [r8], #-1404	; 0xfffffa84
    7d9c:	ldc	7, cr15, [r2], {250}	; 0xfa
    7da0:	svclt	0x0085f7fe
    7da4:	ldrbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    7da8:			; <UNDEFINED> instruction: 0xf7fa4478
    7dac:			; <UNDEFINED> instruction: 0xf7feec0c
    7db0:			; <UNDEFINED> instruction: 0xf8dfbfa1
    7db4:	ldrbtmi	r0, [r8], #-1384	; 0xfffffa98
    7db8:	bl	ff1c5da8 <set_scsi_pt_cdb@plt+0xff1c35ac>
    7dbc:	ldcllt	7, cr15, [r5, #1016]!	; 0x3f8
    7dc0:	svccs	0x000069af
    7dc4:	cfstrdge	mvd15, [r7, #504]	; 0x1f8
    7dc8:	svceq	0x0003f1b8
    7dcc:	ldrhi	pc, [r0], #832	; 0x340
    7dd0:	svceq	0x0004f1b8
    7dd4:	cfstrdge	mvd15, [lr, #248]!	; 0xf8
    7dd8:	mulls	r4, r6, r8
    7ddc:			; <UNDEFINED> instruction: 0xf8df1d75
    7de0:			; <UNDEFINED> instruction: 0xf04fa540
    7de4:			; <UNDEFINED> instruction: 0xf1090b00
    7de8:	strls	r0, [r5], -r4, lsl #6
    7dec:	ldrbtmi	r4, [sl], #1347	; 0x543
    7df0:			; <UNDEFINED> instruction: 0xf1a8bfa8
    7df4:	ands	r0, r3, r5, lsl #18
    7df8:	streq	lr, [fp], -r9, lsr #23
    7dfc:	strtmi	r2, [r8], -r0, lsl #2
    7e00:			; <UNDEFINED> instruction: 0xf7fa4632
    7e04:	strmi	lr, [r4], -r0, ror #24
    7e08:			; <UNDEFINED> instruction: 0xf0002800
    7e0c:			; <UNDEFINED> instruction: 0x462a83f9
    7e10:	andcs	r4, r1, r1, asr r6
    7e14:			; <UNDEFINED> instruction: 0xf7fa1b64
    7e18:	strcc	lr, [r1], #-3140	; 0xfffff3bc
    7e1c:	strtmi	r4, [r5], #-1187	; 0xfffffb5d
    7e20:	cfstr64le	mvdx4, [r9], #868	; 0x364
    7e24:			; <UNDEFINED> instruction: 0xf1099e05
    7e28:	bl	18a244 <set_scsi_pt_cdb@plt+0x187a48>
    7e2c:	strbmi	r0, [lr], #-776	; 0xfffffcf8
    7e30:			; <UNDEFINED> instruction: 0xf4be429e
    7e34:			; <UNDEFINED> instruction: 0xf8dfadbf
    7e38:	ldrbtmi	r0, [r8], #-1260	; 0xfffffb14
    7e3c:	bl	ff0c5e2c <set_scsi_pt_cdb@plt+0xff0c3630>
    7e40:	smlatbeq	r9, r8, fp, lr
    7e44:	andcs	r4, r0, #48, 12	; 0x3000000
    7e48:	bl	fe945e38 <set_scsi_pt_cdb@plt+0xfe94363c>
    7e4c:	stcllt	7, cr15, [sl, #1016]	; 0x3f8
    7e50:			; <UNDEFINED> instruction: 0xf0037833
    7e54:	blcs	488ad8 <set_scsi_pt_cdb@plt+0x4862dc>
    7e58:	ldm	pc, {r0, r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    7e5c:	cdpne	0, 1, cr15, cr8, cr3, {0}
    7e60:	beq	60a690 <set_scsi_pt_cdb@plt+0x607e94>
    7e64:	beq	78de94 <set_scsi_pt_cdb@plt+0x78b698>
    7e68:	beq	28a698 <set_scsi_pt_cdb@plt+0x287e9c>
    7e6c:	bcs	28a69c <set_scsi_pt_cdb@plt+0x287ea0>
    7e70:			; <UNDEFINED> instruction: 0xf8df0024
    7e74:	adcscs	r1, r1, #180, 8	; 0xb4000000
    7e78:	ldrbtmi	r2, [r9], #-1
    7e7c:	ldc	7, cr15, [r0], {250}	; 0xfa
    7e80:	blcs	22734 <set_scsi_pt_cdb@plt+0x1ff38>
    7e84:	stmibge	lr!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    7e88:			; <UNDEFINED> instruction: 0xf7fe69af
    7e8c:			; <UNDEFINED> instruction: 0xf8dfbeea
    7e90:	ldrbtmi	r0, [r8], #-1180	; 0xfffffb64
    7e94:	bl	fe5c5e84 <set_scsi_pt_cdb@plt+0xfe5c3688>
    7e98:			; <UNDEFINED> instruction: 0xf8dfe7f2
    7e9c:	ldrbtmi	r0, [r8], #-1172	; 0xfffffb6c
    7ea0:	bl	fe445e90 <set_scsi_pt_cdb@plt+0xfe443694>
    7ea4:			; <UNDEFINED> instruction: 0xf8dfe7ec
    7ea8:	ldrbtmi	r0, [r8], #-1164	; 0xfffffb74
    7eac:	bl	fe2c5e9c <set_scsi_pt_cdb@plt+0xfe2c36a0>
    7eb0:			; <UNDEFINED> instruction: 0xf8dfe7e6
    7eb4:	ldrbtmi	r0, [r8], #-1156	; 0xfffffb7c
    7eb8:	bl	fe145ea8 <set_scsi_pt_cdb@plt+0xfe1436ac>
    7ebc:	ldmdavc	r2!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7ec0:	svceq	0x0018f012
    7ec4:	tsteq	pc, #2	; <UNPREDICTABLE>
    7ec8:	andcs	sp, r1, #1073741825	; 0x40000001
    7ecc:			; <UNDEFINED> instruction: 0xf012409a
    7ed0:			; <UNDEFINED> instruction: 0xf0400f91
    7ed4:			; <UNDEFINED> instruction: 0xf8df8106
    7ed8:	adcscs	r1, r3, #100, 8	; 0x64000000
    7edc:	ldrbtmi	r2, [r9], #-1
    7ee0:	bl	ff7c5ed0 <set_scsi_pt_cdb@plt+0xff7c36d4>
    7ee4:	blcs	22798 <set_scsi_pt_cdb@plt+0x1ff9c>
    7ee8:	ldmibge	r2, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    7eec:			; <UNDEFINED> instruction: 0xf7fe69af
    7ef0:	ldmdavc	r3!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    7ef4:	tsteq	pc, #3	; <UNPREDICTABLE>
    7ef8:	stmdale	sl, {r0, r4, r8, r9, fp, sp}
    7efc:			; <UNDEFINED> instruction: 0xf003e8df
    7f00:	stmdbeq	r9, {r0, r1, r2, r4, r8, sl, fp, ip}
    7f04:	smladne	r9, r7, r9, r0
    7f08:	stmdbeq	r9, {r0, r2, r3, r4, r8, fp}
    7f0c:	stmdbeq	r9, {r0, r3, r8, fp}
    7f10:			; <UNDEFINED> instruction: 0xf8df2309
    7f14:	adcscs	r1, r0, #44, 8	; 0x2c000000
    7f18:	ldrbtmi	r2, [r9], #-1
    7f1c:	bl	ff045f0c <set_scsi_pt_cdb@plt+0xff043710>
    7f20:	blcs	227d4 <set_scsi_pt_cdb@plt+0x1ffd8>
    7f24:	stmdbge	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    7f28:			; <UNDEFINED> instruction: 0xf7fe69af
    7f2c:			; <UNDEFINED> instruction: 0xf8dfbe11
    7f30:	ldrbtmi	r0, [r8], #-1044	; 0xfffffbec
    7f34:	bl	11c5f24 <set_scsi_pt_cdb@plt+0x11c3728>
    7f38:			; <UNDEFINED> instruction: 0xf8dfe7f2
    7f3c:	ldrbtmi	r0, [r8], #-1036	; 0xfffffbf4
    7f40:	bl	1045f30 <set_scsi_pt_cdb@plt+0x1043734>
    7f44:			; <UNDEFINED> instruction: 0xf8dfe7ec
    7f48:	ldrbtmi	r0, [r8], #-1028	; 0xfffffbfc
    7f4c:	bl	ec5f3c <set_scsi_pt_cdb@plt+0xec3740>
    7f50:	blls	1c1ef0 <set_scsi_pt_cdb@plt+0x1bf6f4>
    7f54:	ldmmi	lr!, {r0, r9, sl, lr}^
    7f58:	movwls	r4, #1570	; 0x622
    7f5c:			; <UNDEFINED> instruction: 0x463b4478
    7f60:			; <UNDEFINED> instruction: 0xffc4f7fc
    7f64:	blls	181620 <set_scsi_pt_cdb@plt+0x17ee24>
    7f68:	stccs	6, cr14, [r3, #-676]!	; 0xfffffd5c
    7f6c:			; <UNDEFINED> instruction: 0x83a3f340
    7f70:	movweq	pc, #8249	; 0x2039	; <UNPREDICTABLE>
    7f74:	andshi	pc, lr, #0
    7f78:	ldrtmi	r4, [r0], -r9, lsr #12
    7f7c:	rscscc	pc, pc, #79	; 0x4f
    7f80:	bl	245f70 <set_scsi_pt_cdb@plt+0x243774>
    7f84:	stclt	7, cr15, [lr, #-1016]!	; 0xfffffc08
    7f88:	svceq	0x0003f1b8
    7f8c:	sbchi	pc, ip, #64, 6
    7f90:	ldcne	8, cr4, [r1, #-960]!	; 0xfffffc40
    7f94:			; <UNDEFINED> instruction: 0xf1a89200
    7f98:	ldrbtmi	r0, [r8], #-516	; 0xfffffdfc
    7f9c:			; <UNDEFINED> instruction: 0xffa6f7fc
    7fa0:	stclt	7, cr15, [r0, #-1016]!	; 0xfffffc08
    7fa4:	strbmi	r4, [sl], -ip, ror #19
    7fa8:	ldrbtmi	r2, [r9], #-1
    7fac:	bl	1e45f9c <set_scsi_pt_cdb@plt+0x1e437a0>
    7fb0:	mcrlt	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    7fb4:	rscscs	sl, ip, #3328	; 0xd00
    7fb8:			; <UNDEFINED> instruction: 0xf7fa4620
    7fbc:			; <UNDEFINED> instruction: 0xf1a9eb5e
    7fc0:	blcs	ffec8bd8 <set_scsi_pt_cdb@plt+0xffec63dc>
    7fc4:	tsteq	r4, r6, lsl #2	; <UNPREDICTABLE>
    7fc8:	svclt	0x00c84620
    7fcc:			; <UNDEFINED> instruction: 0xf8c823fb
    7fd0:			; <UNDEFINED> instruction: 0xf8d83000
    7fd4:	mvnscs	r7, #0
    7fd8:			; <UNDEFINED> instruction: 0xf7fa463a
    7fdc:	stmiavc	fp!, {r2, r4, r6, r7, r9, fp, sp, lr, pc}^
    7fe0:			; <UNDEFINED> instruction: 0xf0002b00
    7fe4:	ldrtmi	r8, [r9], -pc, lsl #1
    7fe8:			; <UNDEFINED> instruction: 0xf7fc4620
    7fec:			; <UNDEFINED> instruction: 0x1e07f9d9
    7ff0:	stclge	7, cr15, [r0], #504	; 0x1f8
    7ff4:	ldrdcs	r4, [r1], -r9
    7ff8:	msrhi	SPSR_s, #14614528	; 0xdf0000
    7ffc:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    8000:	msrls	SPSR_, #14614528	; 0xdf0000
    8004:	bl	1345ff4 <set_scsi_pt_cdb@plt+0x13437f8>
    8008:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    800c:	blpl	86064 <set_scsi_pt_cdb@plt+0x83868>
    8010:	nopeq	{37}	; 0x25
    8014:	blcs	656d20 <set_scsi_pt_cdb@plt+0x654524>
    8018:			; <UNDEFINED> instruction: 0xf1a5d90a
    801c:	blcs	248ce4 <set_scsi_pt_cdb@plt+0x2464e8>
    8020:	strtmi	sp, [r9], -r6, lsl #18
    8024:			; <UNDEFINED> instruction: 0xf7fa4640
    8028:	stmdacs	r0, {r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    802c:	bicshi	pc, r2, #0
    8030:			; <UNDEFINED> instruction: 0xf7fa4628
    8034:	strcc	lr, [r1], -sl, lsr #22
    8038:	strhle	r4, [r7, #39]!	; 0x27
    803c:			; <UNDEFINED> instruction: 0xf7fa200a
    8040:			; <UNDEFINED> instruction: 0xf7feeb24
    8044:	stmiami	r8, {r0, r1, r2, r4, r5, r7, sl, fp, ip, sp, pc}^
    8048:			; <UNDEFINED> instruction: 0xf7fa4478
    804c:			; <UNDEFINED> instruction: 0xf7feeabc
    8050:	ldmdavc	r2!, {r2, r3, r4, r7, r9, sl, fp, ip, sp, pc}
    8054:	ldrtmi	r4, [r0], -r1, asr #12
    8058:	andseq	pc, pc, #2
    805c:			; <UNDEFINED> instruction: 0xf9d4f7fe
    8060:	stcllt	7, cr15, [r0], {254}	; 0xfe
    8064:			; <UNDEFINED> instruction: 0xf3402c0f
    8068:	ldmvs	r3!, {r2, r3, r4, r5, r8, r9, pc}
    806c:	blcs	368dc <set_scsi_pt_cdb@plt+0x340e0>
    8070:	teqhi	r0, #0	; <UNPREDICTABLE>
    8074:	blt	2e2440 <set_scsi_pt_cdb@plt+0x2dfc44>
    8078:			; <UNDEFINED> instruction: 0xf0402900
    807c:	ldmmi	fp!, {r2, r5, r8, r9, pc}
    8080:			; <UNDEFINED> instruction: 0xf7fa4478
    8084:			; <UNDEFINED> instruction: 0xf7feeaa0
    8088:	ldmmi	r9!, {r0, r2, r3, r5, r7, sl, fp, ip, sp, pc}
    808c:			; <UNDEFINED> instruction: 0xf7fa4478
    8090:			; <UNDEFINED> instruction: 0xf7feea9a
    8094:	mulcs	sl, lr, sp
    8098:	b	ffdc6088 <set_scsi_pt_cdb@plt+0xffdc388c>
    809c:	ldmibmi	r5!, {r1, r2, r3, r4, r6, r7, r8, sl, sp, lr, pc}
    80a0:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
    80a4:	b	fff46094 <set_scsi_pt_cdb@plt+0xfff43898>
    80a8:	bcs	81810 <set_scsi_pt_cdb@plt+0x7f014>
    80ac:	ldrtmi	r4, [r0], -r1, asr #12
    80b0:			; <UNDEFINED> instruction: 0xf04fbf18
    80b4:			; <UNDEFINED> instruction: 0xf7fa32ff
    80b8:			; <UNDEFINED> instruction: 0xf7feea6e
    80bc:	stmiami	lr!, {r0, r1, r4, r7, sl, fp, ip, sp, pc}
    80c0:	strbmi	r1, [r1], -r2, ror #22
    80c4:	ldrbtmi	r9, [r8], #-3846	; 0xfffff0fa
    80c8:	b	fc60b8 <set_scsi_pt_cdb@plt+0xfc38bc>
    80cc:	stclt	7, cr15, [sl], {254}	; 0xfe
    80d0:	bne	fe89a380 <set_scsi_pt_cdb@plt+0xfe897b84>
    80d4:	svcls	0x00052104
    80d8:			; <UNDEFINED> instruction: 0xf7fa4478
    80dc:			; <UNDEFINED> instruction: 0xf7feea36
    80e0:	stmiami	r7!, {r0, r7, sl, fp, ip, sp, pc}
    80e4:			; <UNDEFINED> instruction: 0xf7fa4478
    80e8:	ldrbt	lr, [fp], lr, ror #20
    80ec:			; <UNDEFINED> instruction: 0xf7fe9f06
    80f0:	stmiami	r4!, {r0, r3, r4, r5, r6, sl, fp, ip, sp, pc}
    80f4:	smlatbcs	r2, r2, sl, r1
    80f8:	ldrbtmi	r9, [r8], #-3846	; 0xfffff0fa
    80fc:	b	9460ec <set_scsi_pt_cdb@plt+0x9438f0>
    8100:	ldcllt	7, cr15, [r0], #-1016	; 0xfffffc08
    8104:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8108:			; <UNDEFINED> instruction: 0x461d4699
    810c:	blcs	4012c <set_scsi_pt_cdb@plt+0x3d930>
    8110:	cmphi	r0, #64	; 0x40	; <UNPREDICTABLE>
    8114:	movwcs	r4, #5706	; 0x164a
    8118:	ldrmi	r3, [r1], r1, lsl #10
    811c:	vhsub.u8	d20, d16, d31
    8120:	sfmpl	f0, 3, [r6, #-156]!	; 0xffffff64
    8124:	rscsle	r2, r2, r0, lsl #28
    8128:	b	1ac6118 <set_scsi_pt_cdb@plt+0x1ac391c>
    812c:	andeq	pc, r1, #1073741826	; 0x40000002
    8130:			; <UNDEFINED> instruction: 0xf8336803
    8134:			; <UNDEFINED> instruction: 0xf4133016
    8138:	svclt	0x00164380
    813c:	andvs	pc, r9, r4, lsl #16
    8140:	andhi	pc, r9, r4, lsl #16
    8144:	strb	r2, [r7, r0, lsl #6]!
    8148:	andcs	r7, r1, r2, ror sl
    814c:			; <UNDEFINED> instruction: 0xf002498e
    8150:	ldrbtmi	r0, [r9], #-527	; 0xfffffdf1
    8154:	b	fe946144 <set_scsi_pt_cdb@plt+0xfe943948>
    8158:			; <UNDEFINED> instruction: 0xf0037a73
    815c:	blcs	48da0 <set_scsi_pt_cdb@plt+0x465a4>
    8160:	movwhi	pc, #57344	; 0xe000	; <UNPREDICTABLE>
    8164:			; <UNDEFINED> instruction: 0xf0002b02
    8168:	stmmi	r8, {r0, r2, r8, r9, pc}
    816c:			; <UNDEFINED> instruction: 0xf7fa4478
    8170:			; <UNDEFINED> instruction: 0xf7ffea2a
    8174:	stmmi	r6, {r0, r1, r2, r4, r6, r9, fp, ip, sp, pc}
    8178:			; <UNDEFINED> instruction: 0xf7fa4478
    817c:			; <UNDEFINED> instruction: 0xf7ffea24
    8180:	stmmi	r4, {r2, r9, fp, ip, sp, pc}
    8184:	andeq	lr, sl, #168, 22	; 0x2a000
    8188:	svcls	0x00074629
    818c:			; <UNDEFINED> instruction: 0xf7fa4478
    8190:			; <UNDEFINED> instruction: 0xf7fee9dc
    8194:	stmmi	r0, {r0, r1, r2, r5, sl, fp, ip, sp, pc}
    8198:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    819c:	ldmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    81a0:	stclt	7, cr15, [r0], #-1016	; 0xfffffc08
    81a4:			; <UNDEFINED> instruction: 0x4649487d
    81a8:			; <UNDEFINED> instruction: 0xf7fa4478
    81ac:			; <UNDEFINED> instruction: 0xf7fee9ce
    81b0:	ldmdami	fp!, {r0, r3, r4, sl, fp, ip, sp, pc}^
    81b4:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    81b8:	stmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    81bc:	ldclt	7, cr15, [r2], {254}	; 0xfe
    81c0:			; <UNDEFINED> instruction: 0x46414878
    81c4:			; <UNDEFINED> instruction: 0xf7fa4478
    81c8:			; <UNDEFINED> instruction: 0xf7fee9c0
    81cc:	ldmdami	r6!, {r0, r1, r3, sl, fp, ip, sp, pc}^
    81d0:	ldrmi	r4, [pc], -r1, asr #12
    81d4:			; <UNDEFINED> instruction: 0xf7fa4478
    81d8:			; <UNDEFINED> instruction: 0xf7fee9b8
    81dc:	ldmdami	r3!, {r0, r1, sl, fp, ip, sp, pc}^
    81e0:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    81e4:	ldmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    81e8:	bllt	fff461e8 <set_scsi_pt_cdb@plt+0xfff439ec>
    81ec:			; <UNDEFINED> instruction: 0x46414870
    81f0:	ldrbtmi	r4, [r8], #-1567	; 0xfffff9e1
    81f4:	stmib	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    81f8:	bllt	ffd461f8 <set_scsi_pt_cdb@plt+0xffd439fc>
    81fc:	andeq	r6, r0, lr, asr #3
    8200:	andeq	r6, r0, r2, lsl #4
    8204:	andeq	r6, r0, r2, lsl r2
    8208:	andeq	r6, r0, r2, lsl r2
    820c:	andeq	r6, r0, r8, lsl r2
    8210:	andeq	r6, r0, sl, lsr #4
    8214:	andeq	r6, r0, lr, asr #4
    8218:	andeq	r6, r0, lr, asr #4
    821c:	andeq	r6, r0, sl, lsr #5
    8220:	andeq	r6, r0, sl, lsr #5
    8224:	andeq	r6, r0, r2, lsl #5
    8228:	muleq	r0, r2, r2
    822c:	andeq	r6, r0, ip, lsr #5
    8230:	andeq	r6, r0, lr, lsr r2
    8234:	andeq	r6, r0, r6, lsl r2
    8238:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    823c:			; <UNDEFINED> instruction: 0x000061ba
    8240:	muleq	r0, r8, sp
    8244:			; <UNDEFINED> instruction: 0x00004db6
    8248:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    824c:	andeq	r4, r0, r2, ror #27
    8250:	andeq	r4, r0, lr, ror #27
    8254:	andeq	r4, r0, sl, lsl #28
    8258:	andeq	r4, r0, r6, lsr #28
    825c:	andeq	r4, r0, ip, lsr lr
    8260:	andeq	r4, r0, r6, asr lr
    8264:	andeq	r4, r0, lr, ror #28
    8268:	andeq	r4, r0, r2, ror lr
    826c:	andeq	r4, r0, r2, lsl #29
    8270:	muleq	r0, r0, lr
    8274:	muleq	r0, lr, lr
    8278:	andeq	r4, r0, r2, lsl #19
    827c:	andeq	r2, r0, r8, lsl #2
    8280:	andeq	ip, r1, lr, lsr #4
    8284:	andeq	r4, r0, r0, asr #19
    8288:	andeq	r4, r0, r6, lsl sl
    828c:	andeq	r5, r0, r0, ror #24
    8290:	andeq	r5, r0, r0, ror ip
    8294:	andeq	r5, r0, r6, lsl #25
    8298:	andeq	r5, r0, lr, asr #25
    829c:	ldrdeq	r4, [r0], -r0
    82a0:	strdeq	r4, [r0], -ip
    82a4:	andeq	r4, r0, r6, lsl pc
    82a8:	andeq	r4, r0, r4, lsr pc
    82ac:	andeq	r4, r0, r2, asr pc
    82b0:	andeq	r4, r0, ip, ror #30
    82b4:	andeq	r4, r0, r6, lsl #31
    82b8:	andeq	r5, r0, r0, asr #29
    82bc:	andeq	r6, r0, r4, lsr r2
    82c0:	andeq	r4, r0, lr, ror #31
    82c4:			; <UNDEFINED> instruction: 0x00005eb8
    82c8:	andeq	r5, r0, r4, ror #29
    82cc:	andeq	fp, r1, lr, asr #30
    82d0:	andeq	r4, r0, r2, ror #15
    82d4:	andeq	r4, r0, r4, lsl r8
    82d8:			; <UNDEFINED> instruction: 0x000047b2
    82dc:	andeq	r4, r0, r6, ror lr
    82e0:	andeq	r4, r0, r0, ror #28
    82e4:	andeq	r4, r0, r8, lsr #7
    82e8:	andeq	r4, r0, ip, lsr r3
    82ec:	andeq	r5, r0, r2, ror #9
    82f0:	andeq	r5, r0, r8, lsl #12
    82f4:	strdeq	r5, [r0], -r6
    82f8:	andeq	r4, r0, r8, ror #8
    82fc:			; <UNDEFINED> instruction: 0x000045ba
    8300:	andeq	r5, r0, r4, ror #15
    8304:	andeq	r4, r0, sl, lsl fp
    8308:	andeq	r4, r0, ip, lsr #25
    830c:	andeq	r4, r0, r2, ror #18
    8310:	andeq	r5, r0, ip, lsl r9
    8314:	andeq	r4, r0, r6, asr #12
    8318:	andeq	r4, r0, r0, ror r4
    831c:	andeq	r4, r0, sl, lsr #5
    8320:			; <UNDEFINED> instruction: 0x00001bbe
    8324:	andeq	r5, r0, lr, ror #24
    8328:	ldrdeq	r4, [r0], -sl
    832c:	muleq	r0, r2, r0
    8330:	strheq	r5, [r0], -lr
    8334:	andeq	r5, r0, r6, lsl #2
    8338:	ldrdeq	r5, [r0], -sl
    833c:	andeq	r4, r0, r6, ror ip
    8340:	andeq	r4, r0, sl, lsr ip
    8344:	muleq	r0, sl, fp
    8348:			; <UNDEFINED> instruction: 0x00004bb6
    834c:	andeq	r4, r0, r6, ror #23
    8350:	ldrdeq	r5, [r0], -ip
    8354:	andeq	r4, r0, lr, ror #3
    8358:	muleq	r0, sl, sl
    835c:	strdeq	r4, [r0], -lr
    8360:	andeq	r1, r0, r4, ror #25
    8364:	andeq	r1, r0, lr, ror #25
    8368:	andeq	r4, r0, r4, ror #1
    836c:	andeq	r5, r0, r4, lsr #4
    8370:	andeq	r4, r0, r8, asr #32
    8374:	andeq	r4, r0, sl, lsl #20
    8378:	ldrdeq	r4, [r0], -r6
    837c:	andeq	r4, r0, r8, ror r2
    8380:	andeq	r5, r0, r4, asr r1
    8384:	andeq	r4, r0, r2, ror r9
    8388:	andeq	r5, r0, r6, ror r6
    838c:	muleq	r0, ip, r6
    8390:	andeq	r5, r0, r8, lsr r6
    8394:	strdeq	r5, [r0], -r4
    8398:	andeq	r5, r0, r6, lsr #15
    839c:	andeq	r4, r0, r8, ror r1
    83a0:	andeq	r4, r0, sl, ror #13
    83a4:	andeq	r4, r0, r4, lsl #1
    83a8:	andeq	r5, r0, ip, lsl #7
    83ac:	andeq	r4, r0, r6, lsr #4
    83b0:	andeq	r5, r0, r2, ror #9
    83b4:	stcge	6, cr4, [sp], {49}	; 0x31
    83b8:	svceq	0x0008f851
    83bc:	strtmi	r4, [r2], -r3, lsr #12
    83c0:	movwgt	r6, #14409	; 0x3849
    83c4:			; <UNDEFINED> instruction: 0xf8df2001
    83c8:	eorvc	r1, r7, #132, 12	; 0x8400000
    83cc:			; <UNDEFINED> instruction: 0xf7fa4479
    83d0:	ldrtmi	lr, [r3], -r8, ror #18
    83d4:	svceq	0x0010f853
    83d8:	ldmdavs	r9, {r2, r5, r7, r9, sl, lr}^
    83dc:	ldmvs	fp, {r1, r3, r4, r7, fp, sp, lr}^
    83e0:	andeq	lr, pc, ip, lsr #17
    83e4:			; <UNDEFINED> instruction: 0xf8df4622
    83e8:	andcs	r1, r1, r8, ror #12
    83ec:	ldrbtmi	r7, [r9], #-1063	; 0xfffffbd9
    83f0:	ldmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    83f4:			; <UNDEFINED> instruction: 0xf8df6a33
    83f8:			; <UNDEFINED> instruction: 0x4622165c
    83fc:			; <UNDEFINED> instruction: 0x71272001
    8400:	eorvs	r4, r3, r9, ror r4
    8404:	stmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8408:			; <UNDEFINED> instruction: 0xf77e2d37
    840c:			; <UNDEFINED> instruction: 0xf8dfaaeb
    8410:	ldrbtmi	r0, [r8], #-1608	; 0xfffff9b8
    8414:	ldm	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8418:	eoreq	pc, r4, r6, lsl #2
    841c:	tstcs	r4, r1, lsl #4
    8420:	ldm	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8424:			; <UNDEFINED> instruction: 0xf77e2d3b
    8428:			; <UNDEFINED> instruction: 0xf7faaadd
    842c:			; <UNDEFINED> instruction: 0xf896e97c
    8430:	bcs	ffb10518 <set_scsi_pt_cdb@plt+0xffb0dd1c>
    8434:			; <UNDEFINED> instruction: 0xf0004603
    8438:	bcs	fe868fb0 <set_scsi_pt_cdb@plt+0xfe8667b4>
    843c:	sbcshi	pc, r3, #64	; 0x40
    8440:			; <UNDEFINED> instruction: 0x2618f8df
    8444:			; <UNDEFINED> instruction: 0xf8df447a
    8448:			; <UNDEFINED> instruction: 0xf1061618
    844c:	andcs	r0, r1, ip, lsr r8
    8450:	ldrbtmi	r9, [r9], #-773	; 0xfffffcfb
    8454:	beq	44598 <set_scsi_pt_cdb@plt+0x41d9c>
    8458:	stmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    845c:	andscs	r9, r4, #5120	; 0x1400
    8460:			; <UNDEFINED> instruction: 0x4640211b
    8464:			; <UNDEFINED> instruction: 0xf7fa9400
    8468:			; <UNDEFINED> instruction: 0xf8dfe9b2
    846c:			; <UNDEFINED> instruction: 0x462215f8
    8470:	sxtab16mi	r4, r4, r9, ror #8
    8474:			; <UNDEFINED> instruction: 0xf8042001
    8478:			; <UNDEFINED> instruction: 0xf7faa00c
    847c:	andcs	lr, sl, #294912	; 0x48000
    8480:	ldrmi	r9, [r1], -r5, lsl #22
    8484:	strls	r4, [r0], #-1600	; 0xfffff9c0
    8488:	stmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    848c:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    8490:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    8494:	andcs	r4, r1, r4, lsl #13
    8498:	andge	pc, ip, r4, lsl #16
    849c:	stmdb	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84a0:	andcs	r9, r4, #5120	; 0x1400
    84a4:			; <UNDEFINED> instruction: 0x46402117
    84a8:			; <UNDEFINED> instruction: 0xf7fa9400
    84ac:			; <UNDEFINED> instruction: 0xf8dfe990
    84b0:			; <UNDEFINED> instruction: 0x462215bc
    84b4:			; <UNDEFINED> instruction: 0x46034479
    84b8:			; <UNDEFINED> instruction: 0xf8042001
    84bc:			; <UNDEFINED> instruction: 0xf7faa003
    84c0:			; <UNDEFINED> instruction: 0xf8dfe8f0
    84c4:	ldrbtmi	r0, [r8], #-1452	; 0xfffffa54
    84c8:	ldmda	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    84cc:	svcvc	0x000ff5b5
    84d0:	bge	fe2460d0 <set_scsi_pt_cdb@plt+0xfe2438d4>
    84d4:	svceq	0x0002f1b9
    84d8:	ldrteq	pc, [ip], -r6, lsl #2	; <UNPREDICTABLE>
    84dc:	addhi	pc, pc, #0
    84e0:	stmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84e4:	vst1.8	{d18-d21}, [pc], r0
    84e8:	strmi	r7, [r3], -r0, lsl #3
    84ec:			; <UNDEFINED> instruction: 0xf7fa4630
    84f0:			; <UNDEFINED> instruction: 0xf7fee832
    84f4:			; <UNDEFINED> instruction: 0xf8dfba77
    84f8:			; <UNDEFINED> instruction: 0x4641057c
    84fc:	ldrbtmi	r4, [r8], #-1567	; 0xfffff9e1
    8500:	stmda	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8504:	blt	1bc6504 <set_scsi_pt_cdb@plt+0x1bc3d08>
    8508:	strbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    850c:	andeq	lr, sl, #168, 22	; 0x2a000
    8510:	svcls	0x00074629
    8514:			; <UNDEFINED> instruction: 0xf7fa4478
    8518:			; <UNDEFINED> instruction: 0xf7fee818
    851c:			; <UNDEFINED> instruction: 0xf8dfba63
    8520:	ldrbtmi	r3, [fp], #-1372	; 0xfffffaa4
    8524:	svclt	0x0059f7fe
    8528:	ldrbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    852c:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    8530:	stmda	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8534:	blt	15c6534 <set_scsi_pt_cdb@plt+0x15c3d38>
    8538:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    853c:	bl	d9730 <set_scsi_pt_cdb@plt+0xd6f34>
    8540:			; <UNDEFINED> instruction: 0xf8d30382
    8544:			; <UNDEFINED> instruction: 0xf7fa0230
    8548:			; <UNDEFINED> instruction: 0xf7fee83e
    854c:			; <UNDEFINED> instruction: 0xf8dfbece
    8550:	ldrbtmi	r3, [fp], #-1336	; 0xfffffac8
    8554:	mrclt	7, 7, APSR_nzcv, cr8, cr14, {7}
    8558:	ldrcs	pc, [r0, #-2271]!	; 0xfffff721
    855c:			; <UNDEFINED> instruction: 0xf7fe447a
    8560:			; <UNDEFINED> instruction: 0xf8dfbf37
    8564:	ldrbtmi	r0, [r8], #-1324	; 0xfffffad4
    8568:	svc	0x00eef7f9
    856c:	blt	ec656c <set_scsi_pt_cdb@plt+0xec3d70>
    8570:	svceq	0x0000f1b9
    8574:	bge	7c5674 <set_scsi_pt_cdb@plt+0x7c2e78>
    8578:	ldrne	pc, [r8, #-2271]	; 0xfffff721
    857c:	andcs	r4, r1, r2, lsr #12
    8580:			; <UNDEFINED> instruction: 0xf7fa4479
    8584:			; <UNDEFINED> instruction: 0xf7fee88e
    8588:			; <UNDEFINED> instruction: 0x4649ba15
    858c:			; <UNDEFINED> instruction: 0xf04f4630
    8590:			; <UNDEFINED> instruction: 0xf7fa32ff
    8594:			; <UNDEFINED> instruction: 0xf7fee800
    8598:			; <UNDEFINED> instruction: 0xf8dfba25
    859c:	ldrbtmi	r0, [r8], #-1276	; 0xfffffb04
    85a0:	ldmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    85a4:	svclt	0x00e2f7fe
    85a8:	ldrbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    85ac:	ldrbtmi	r2, [r9], #-1
    85b0:	ldmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    85b4:	ldmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    85b8:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    85bc:	ldrbtmi	r2, [r9], #-1
    85c0:	stmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    85c4:			; <UNDEFINED> instruction: 0xf7ff7bb3
    85c8:			; <UNDEFINED> instruction: 0xf8dfb9f2
    85cc:	ldrdcs	r1, [r1], -r8
    85d0:			; <UNDEFINED> instruction: 0xf7fa4479
    85d4:	blvc	fed02774 <set_scsi_pt_cdb@plt+0xfecfff78>
    85d8:	stmiblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    85dc:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    85e0:	ldrbtmi	r2, [r9], #-1
    85e4:	ldmda	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    85e8:			; <UNDEFINED> instruction: 0xf7ff7bb3
    85ec:			; <UNDEFINED> instruction: 0xf8dfb9da
    85f0:			; <UNDEFINED> instruction: 0x200114bc
    85f4:			; <UNDEFINED> instruction: 0xf7fa4479
    85f8:	blvc	fed02750 <set_scsi_pt_cdb@plt+0xfecfff54>
    85fc:	stmiblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8600:	strtne	pc, [ip], #2271	; 0x8df
    8604:			; <UNDEFINED> instruction: 0x462b4632
    8608:	ldrbtmi	r2, [r9], #-1
    860c:			; <UNDEFINED> instruction: 0xf7fa9e05
    8610:	str	lr, [r8], #-2120	; 0xfffff7b8
    8614:	ldrcs	pc, [ip], #2271	; 0x8df
    8618:	bl	99808 <set_scsi_pt_cdb@plt+0x9700c>
    861c:			; <UNDEFINED> instruction: 0xf8d30383
    8620:			; <UNDEFINED> instruction: 0xf7fe2294
    8624:			; <UNDEFINED> instruction: 0xf8dfbee6
    8628:			; <UNDEFINED> instruction: 0x46410490
    862c:			; <UNDEFINED> instruction: 0xf7f94478
    8630:			; <UNDEFINED> instruction: 0xf7feef8c
    8634:			; <UNDEFINED> instruction: 0xf8dfb9d7
    8638:	ldrbtmi	r2, [sl], #-1156	; 0xfffffb7c
    863c:	mrclt	7, 3, APSR_nzcv, cr15, cr14, {7}
    8640:	ldrbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8644:	bl	d9838 <set_scsi_pt_cdb@plt+0xd703c>
    8648:			; <UNDEFINED> instruction: 0xf8d30382
    864c:			; <UNDEFINED> instruction: 0xf7f9023c
    8650:			; <UNDEFINED> instruction: 0xf7feefba
    8654:			; <UNDEFINED> instruction: 0xf8dfbe6c
    8658:	andcs	r3, r1, ip, ror #8
    865c:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8660:	bl	d9854 <set_scsi_pt_cdb@plt+0xd7058>
    8664:	ldrbtmi	r0, [r9], #-898	; 0xfffffc7e
    8668:	eorscs	pc, ip, #13828096	; 0xd30000
    866c:	ldmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8670:	mcrlt	7, 2, pc, cr9, cr14, {7}	; <UNPREDICTABLE>
    8674:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8678:	ldrbtmi	r2, [r9], #-1
    867c:	ldmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8680:			; <UNDEFINED> instruction: 0x06597a33
    8684:	cmphi	r7, r0, lsl #2	; <UNPREDICTABLE>
    8688:			; <UNDEFINED> instruction: 0xf7f9200a
    868c:			; <UNDEFINED> instruction: 0xf7feeffe
    8690:			; <UNDEFINED> instruction: 0xf896bf6d
    8694:	andcs	r1, r1, pc, lsr #32
    8698:	mlacc	sp, r6, r8, pc	; <UNPREDICTABLE>
    869c:	mlacs	ip, r6, r8, pc	; <UNPREDICTABLE>
    86a0:			; <UNDEFINED> instruction: 0xf8969101
    86a4:			; <UNDEFINED> instruction: 0xf8df402e
    86a8:	strls	r1, [r0], #-1064	; 0xfffffbd8
    86ac:			; <UNDEFINED> instruction: 0xf7f94479
    86b0:			; <UNDEFINED> instruction: 0xf7feeff8
    86b4:			; <UNDEFINED> instruction: 0xf8dfbe76
    86b8:			; <UNDEFINED> instruction: 0x4629041c
    86bc:			; <UNDEFINED> instruction: 0xf7f94478
    86c0:			; <UNDEFINED> instruction: 0xf7feef44
    86c4:			; <UNDEFINED> instruction: 0xf8dfb98f
    86c8:	ldrbtmi	r1, [r9], #-1040	; 0xfffffbf0
    86cc:	svc	0x00e8f7f9
    86d0:	stmiblt	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86d4:	streq	pc, [r4], #-2271	; 0xfffff721
    86d8:			; <UNDEFINED> instruction: 0xf7f94478
    86dc:			; <UNDEFINED> instruction: 0xf7feef74
    86e0:	ldmmi	pc!, {r0, r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    86e4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    86e8:	svc	0x002ef7f9
    86ec:	ldmdblt	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86f0:			; <UNDEFINED> instruction: 0x464148fc
    86f4:			; <UNDEFINED> instruction: 0xf7f94478
    86f8:			; <UNDEFINED> instruction: 0xf7feef28
    86fc:	ldmibvc	r4!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}^
    8700:	strls	r4, [r0], #-2297	; 0xfffff707
    8704:			; <UNDEFINED> instruction: 0xf7f94478
    8708:			; <UNDEFINED> instruction: 0xf7feef20
    870c:	ldmibmi	r7!, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}^
    8710:	andcs	r4, r1, sl, lsr #12
    8714:			; <UNDEFINED> instruction: 0xf7f94479
    8718:			; <UNDEFINED> instruction: 0xf7feefc4
    871c:	ldmibmi	r4!, {r2, r3, r7, sl, fp, ip, sp, pc}^
    8720:	andcs	r4, r1, sl, lsr #12
    8724:			; <UNDEFINED> instruction: 0xf7f94479
    8728:			; <UNDEFINED> instruction: 0xf7feefbc
    872c:	ldmibmi	r1!, {r2, r4, r5, r6, sl, fp, ip, sp, pc}^
    8730:	andcs	r4, r1, sl, lsr #12
    8734:			; <UNDEFINED> instruction: 0xf7f94479
    8738:			; <UNDEFINED> instruction: 0xf7feefb4
    873c:	stmibmi	lr!, {r2, r3, r4, r6, sl, fp, ip, sp, pc}^
    8740:	ldmdbvc	r2!, {r0, sp}^
    8744:			; <UNDEFINED> instruction: 0xf7f94479
    8748:			; <UNDEFINED> instruction: 0xf7feefac
    874c:	stmiami	fp!, {r0, r1, r6, sl, fp, ip, sp, pc}^
    8750:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    8754:	mrc	7, 7, APSR_nzcv, cr8, cr9, {7}
    8758:	stmdblt	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    875c:	ldrbtmi	r4, [r8], #-2280	; 0xfffff718
    8760:	svc	0x0030f7f9
    8764:	svclt	0x002cf7fe
    8768:	ldrbtmi	r4, [r8], #-2278	; 0xfffff71a
    876c:	svc	0x002af7f9
    8770:	svclt	0x0026f7fe
    8774:	ldrbtmi	r4, [r8], #-2276	; 0xfffff71c
    8778:	svc	0x0024f7f9
    877c:	svclt	0x0052f7fe
    8780:	ldrbtmi	r4, [r8], #-2274	; 0xfffff71e
    8784:	svc	0x001ef7f9
    8788:	svclt	0x004cf7fe
    878c:	strmi	r9, [r1], -r0, lsl #2
    8790:	ldrbtmi	r4, [r8], #-2271	; 0xfffff721
    8794:	mrc	7, 6, APSR_nzcv, cr8, cr9, {7}
    8798:	stmdblt	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    879c:	ldrbtmi	r4, [r8], #-2269	; 0xfffff723
    87a0:	svc	0x0010f7f9
    87a4:	svclt	0x003ef7fe
    87a8:	ldrbtmi	r4, [r8], #-2267	; 0xfffff725
    87ac:	svc	0x000af7f9
    87b0:	svclt	0x0038f7fe
    87b4:	andvs	pc, r9, r4, lsl #16
    87b8:	ldmmi	r8, {r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
    87bc:			; <UNDEFINED> instruction: 0xf7f94478
    87c0:			; <UNDEFINED> instruction: 0xf7feef02
    87c4:	ldmmi	r6, {r2, r4, r7, sl, fp, ip, sp, pc}^
    87c8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    87cc:	mrc	7, 5, APSR_nzcv, cr12, cr9, {7}
    87d0:	stmdblt	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    87d4:	strbmi	r4, [r9], -sl, lsr #12
    87d8:			; <UNDEFINED> instruction: 0xf7f92001
    87dc:	strt	lr, [sl], #-3938	; 0xfffff09e
    87e0:	mcr	7, 5, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    87e4:	andcs	r4, r1, pc, asr #19
    87e8:			; <UNDEFINED> instruction: 0xf7f94479
    87ec:			; <UNDEFINED> instruction: 0xf7feef5a
    87f0:	bvs	ffd779f0 <set_scsi_pt_cdb@plt+0xffd751f4>
    87f4:	stmibmi	ip, {r0, sp}^
    87f8:	ldrbtmi	fp, [r9], #-2605	; 0xfffff5d3
    87fc:	svc	0x0050f7f9
    8800:			; <UNDEFINED> instruction: 0xf0402d00
    8804:	stmiami	r9, {r0, r1, r3, r6, r7, pc}^
    8808:			; <UNDEFINED> instruction: 0xf7f94478
    880c:	blvs	d84384 <set_scsi_pt_cdb@plt+0xd81b88>
    8810:	stmibmi	r7, {r0, sp}^
    8814:	ldrbtmi	fp, [r9], #-2605	; 0xfffff5d3
    8818:	svc	0x0042f7f9
    881c:			; <UNDEFINED> instruction: 0xf0402d00
    8820:	stmiami	r4, {r1, r2, r4, r5, r7, pc}^
    8824:			; <UNDEFINED> instruction: 0xf7f94478
    8828:	blvs	1d84368 <set_scsi_pt_cdb@plt+0x1d81b6c>
    882c:	stmibmi	r2, {r0, sp}^
    8830:	ldrbtmi	fp, [r9], #-2605	; 0xfffff5d3
    8834:	svc	0x0034f7f9
    8838:			; <UNDEFINED> instruction: 0xf0402d00
    883c:	ldmmi	pc!, {r5, r7, pc}	; <UNPREDICTABLE>
    8840:			; <UNDEFINED> instruction: 0xf7f94478
    8844:			; <UNDEFINED> instruction: 0xf7feeec0
    8848:	ldrtmi	fp, [r1], -r5, lsl #24
    884c:			; <UNDEFINED> instruction: 0xf851ab0a
    8850:	ldrmi	r0, [sl], -r4, lsr #30
    8854:	blx	fe462980 <set_scsi_pt_cdb@plt+0xfe460184>
    8858:	andgt	pc, r3, #8454144	; 0x810000
    885c:	bls	290868 <set_scsi_pt_cdb@plt+0x28e06c>
    8860:	blx	fe49af44 <set_scsi_pt_cdb@plt+0xfe498748>
    8864:	ldrbtmi	pc, [r9], #-2434	; 0xfffff67e	; <UNPREDICTABLE>
    8868:	svc	0x001af7f9
    886c:	movweq	lr, #39512	; 0x9a58
    8870:	addshi	pc, fp, r0, asr #32
    8874:	ldrbtmi	r4, [r8], #-2227	; 0xfffff74d
    8878:	mcr	7, 5, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    887c:	bllt	ffa0687c <set_scsi_pt_cdb@plt+0xffa04080>
    8880:	andcs	r6, r1, r5, lsr r9
    8884:	blt	b5af4c <set_scsi_pt_cdb@plt+0xb58750>
    8888:			; <UNDEFINED> instruction: 0xf7f94479
    888c:	stccs	15, cr14, [r0, #-40]	; 0xffffffd8
    8890:	stmiami	lr!, {r0, r1, r2, r5, r6, r8, ip, lr, pc}
    8894:			; <UNDEFINED> instruction: 0xf7f94478
    8898:			; <UNDEFINED> instruction: 0xf7feee96
    889c:	ldmibvs	r5!, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, pc}^
    88a0:	stmibmi	fp!, {r0, sp}
    88a4:	ldrbtmi	fp, [r9], #-2605	; 0xfffff5d3
    88a8:	mrc	7, 7, APSR_nzcv, cr10, cr9, {7}
    88ac:			; <UNDEFINED> instruction: 0xf0402d00
    88b0:	stmiami	r8!, {r0, r1, r4, r7, pc}
    88b4:			; <UNDEFINED> instruction: 0xf7f94478
    88b8:			; <UNDEFINED> instruction: 0xf996ee86
    88bc:	blcs	14944 <set_scsi_pt_cdb@plt+0x12148>
    88c0:	bmi	fe97f6b8 <set_scsi_pt_cdb@plt+0xfe97cebc>
    88c4:	stmibmi	r5!, {r0, sp}
    88c8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    88cc:	mcr	7, 7, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    88d0:	blmi	fe8e31a0 <set_scsi_pt_cdb@plt+0xfe8e09a4>
    88d4:	ldrbtmi	fp, [fp], #-2578	; 0xfffff5ee
    88d8:	andmi	pc, r0, #34	; 0x22
    88dc:	andcs	r4, r1, r1, lsr #19
    88e0:			; <UNDEFINED> instruction: 0xf7f94479
    88e4:			; <UNDEFINED> instruction: 0xf7feeede
    88e8:	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, pc}^
    88ec:	ldmibmi	lr, {r0, sp}
    88f0:	ldrbtmi	fp, [r9], #-2605	; 0xfffff5d3
    88f4:	mrc	7, 6, APSR_nzcv, cr4, cr9, {7}
    88f8:			; <UNDEFINED> instruction: 0xf0002d00
    88fc:	stclne	0, cr8, [sl], #-612	; 0xfffffd9c
    8900:	addshi	pc, r1, r0
    8904:			; <UNDEFINED> instruction: 0x462a4999
    8908:	ldrbtmi	r2, [r9], #-1
    890c:	mcr	7, 6, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    8910:			; <UNDEFINED> instruction: 0x200169b5
    8914:	blt	b5af74 <set_scsi_pt_cdb@plt+0xb58778>
    8918:			; <UNDEFINED> instruction: 0xf7f94479
    891c:	stccs	14, cr14, [r0, #-776]	; 0xfffffcf8
    8920:	stclne	0, cr13, [fp], #-492	; 0xfffffe14
    8924:	ldmibmi	r3, {r0, r1, r4, r5, r6, ip, lr, pc}
    8928:	andcs	r4, r1, sl, lsr #12
    892c:			; <UNDEFINED> instruction: 0xf7f94479
    8930:			; <UNDEFINED> instruction: 0xf7feeeb8
    8934:	ldmibmi	r0, {r1, r2, r7, r8, r9, fp, ip, sp, pc}
    8938:	ldrbtmi	r2, [r9], #-1
    893c:	mrc	7, 5, APSR_nzcv, cr0, cr9, {7}
    8940:	stmibmi	lr, {r1, r5, r7, r9, sl, sp, lr, pc}
    8944:	andcs	r4, r1, r2, lsr #12
    8948:			; <UNDEFINED> instruction: 0xf7f94479
    894c:			; <UNDEFINED> instruction: 0xf7feeeaa
    8950:	stmibmi	fp, {r0, r3, r6, fp, ip, sp, pc}
    8954:	andcs	r4, r1, r2, lsr #12
    8958:			; <UNDEFINED> instruction: 0xf7f94479
    895c:			; <UNDEFINED> instruction: 0xf7feeea2
    8960:	stmibmi	r8, {r1, r3, r7, r8, r9, fp, ip, sp, pc}
    8964:	andcs	r4, r1, sl, lsr #12
    8968:			; <UNDEFINED> instruction: 0xf7f94479
    896c:			; <UNDEFINED> instruction: 0xf7feee9a
    8970:	stmmi	r5, {r0, r2, r5, r6, r8, r9, fp, ip, sp, pc}
    8974:			; <UNDEFINED> instruction: 0xf7f94478
    8978:			; <UNDEFINED> instruction: 0xf7feee26
    897c:	stmibmi	r3, {r3, r4, r5, r7, r8, r9, fp, ip, sp, pc}
    8980:	andcs	r4, r1, sl, lsr #12
    8984:			; <UNDEFINED> instruction: 0xf7f94479
    8988:			; <UNDEFINED> instruction: 0xf7feee8c
    898c:	stmibmi	r0, {r0, r1, r5, r6, r8, r9, fp, ip, sp, pc}
    8990:	andcs	r4, r1, sl, lsr #12
    8994:			; <UNDEFINED> instruction: 0xf7f94479
    8998:	strb	lr, [r6, -r4, lsl #29]
    899c:			; <UNDEFINED> instruction: 0x462a497d
    89a0:	ldrbtmi	r2, [r9], #-1
    89a4:	mrc	7, 3, APSR_nzcv, cr12, cr9, {7}
    89a8:	ldmdbmi	fp!, {r0, r4, r5, r8, r9, sl, sp, lr, pc}^
    89ac:	strbmi	r4, [fp], -r2, asr #12
    89b0:	ldrbtmi	r2, [r9], #-1
    89b4:	mrc	7, 3, APSR_nzcv, cr4, cr9, {7}
    89b8:	bllt	12869b8 <set_scsi_pt_cdb@plt+0x12841bc>
    89bc:	andcs	r4, r1, r7, ror sl
    89c0:	ldrbtmi	r4, [sl], #-2423	; 0xfffff689
    89c4:			; <UNDEFINED> instruction: 0xf7f94479
    89c8:	bvs	cc4380 <set_scsi_pt_cdb@plt+0xcc1b84>
    89cc:	blt	49b7a8 <set_scsi_pt_cdb@plt+0x498fac>
    89d0:			; <UNDEFINED> instruction: 0xf022447b
    89d4:	str	r4, [r1, r0, lsl #4]
    89d8:			; <UNDEFINED> instruction: 0x462a4973
    89dc:	ldrbtmi	r2, [r9], #-1
    89e0:	mrc	7, 2, APSR_nzcv, cr14, cr9, {7}
    89e4:	ldmdbmi	r1!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    89e8:	ldrbtmi	r2, [r9], #-1
    89ec:	mrc	7, 2, APSR_nzcv, cr8, cr9, {7}
    89f0:	bcs	fe881fa8 <set_scsi_pt_cdb@plt+0xfe87f7ac>
    89f4:	cfstrsge	mvf15, [r4, #-252]!	; 0xffffff04
    89f8:	ldrbtmi	r4, [sl], #-2669	; 0xfffff593
    89fc:	ldrtmi	lr, [r0], -r3, lsr #10
    8a00:	vst1.8	{d18-d21}, [pc], r0
    8a04:			; <UNDEFINED> instruction: 0xf7f97100
    8a08:			; <UNDEFINED> instruction: 0xf7fdedc6
    8a0c:	stmdami	r9!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    8a10:			; <UNDEFINED> instruction: 0xf7f94478
    8a14:			; <UNDEFINED> instruction: 0xf7feedd8
    8a18:	stmdami	r7!, {r2, r4, r8, r9, fp, ip, sp, pc}^
    8a1c:			; <UNDEFINED> instruction: 0xf7f94478
    8a20:			; <UNDEFINED> instruction: 0xf7feedd2
    8a24:	stmdami	r5!, {r1, r2, r3, r8, r9, fp, ip, sp, pc}^
    8a28:			; <UNDEFINED> instruction: 0xf7f94478
    8a2c:	strb	lr, [pc, -ip, asr #27]!
    8a30:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
    8a34:	stcl	7, cr15, [r6, #996]	; 0x3e4
    8a38:	stmdbmi	r2!, {r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    8a3c:	andcs	r4, r1, r2, lsr #12
    8a40:			; <UNDEFINED> instruction: 0xf7f94479
    8a44:			; <UNDEFINED> instruction: 0xf7feee2e
    8a48:	svclt	0x0000bb7b
    8a4c:	andeq	r4, r0, r8, ror #6
    8a50:	andeq	r4, r0, sl, ror #6
    8a54:	andeq	r4, r0, ip, ror r3
    8a58:	andeq	r4, r0, lr, lsl #7
    8a5c:	andeq	r3, r0, r4, lsr #23
    8a60:	andeq	r4, r0, r2, ror r3
    8a64:	andeq	r4, r0, r8, lsl #7
    8a68:	andeq	r4, r0, r6, ror r3
    8a6c:	andeq	r4, r0, ip, ror #6
    8a70:	andeq	r4, r0, r6, ror r3
    8a74:	andeq	r4, r0, r2, asr lr
    8a78:	andeq	r5, r0, r8, asr #9
    8a7c:	andeq	r3, r0, lr, lsl fp
    8a80:	andeq	r3, r0, r6, lsr #24
    8a84:			; <UNDEFINED> instruction: 0x0001b5b4
    8a88:	andeq	r3, r0, r6, asr #21
    8a8c:	andeq	r3, r0, r8, asr #21
    8a90:	andeq	r4, r0, sl, lsl lr
    8a94:	muleq	r0, r0, fp
    8a98:	muleq	r0, r6, r1
    8a9c:	strheq	r5, [r0], -lr
    8aa0:	muleq	r0, sl, r0
    8aa4:	andeq	r5, r0, ip, rrx
    8aa8:	andeq	r5, r0, lr, asr #32
    8aac:	andeq	r5, r0, ip, lsr #32
    8ab0:	andeq	r2, r0, sl, asr r1
    8ab4:	ldrdeq	fp, [r1], -r8
    8ab8:	andeq	r4, r0, r0, lsl r4
    8abc:	ldrdeq	r3, [r0], -r6
    8ac0:	andeq	fp, r1, ip, lsr #9
    8ac4:	muleq	r1, r0, r4
    8ac8:	andeq	r4, r0, r2, asr #8
    8acc:	andeq	r5, r0, lr, asr #1
    8ad0:	andeq	r4, r0, r4, ror #27
    8ad4:	andeq	r4, r0, r8, asr #32
    8ad8:	andeq	r4, r0, r6, lsl ip
    8adc:			; <UNDEFINED> instruction: 0x00004bb0
    8ae0:	andeq	r4, r0, sl, ror fp
    8ae4:	andeq	r5, r0, r4, lsl #7
    8ae8:	andeq	r4, r0, ip, lsl #29
    8aec:	ldrdeq	r4, [r0], -ip
    8af0:	andeq	r4, r0, ip, asr #9
    8af4:			; <UNDEFINED> instruction: 0x000044bc
    8af8:	andeq	r4, r0, ip, lsr #9
    8afc:	andeq	r4, r0, r6, lsr #8
    8b00:	muleq	r0, r6, r0
    8b04:	andeq	r5, r0, r6, ror r0
    8b08:	andeq	r5, r0, lr, ror r0
    8b0c:	andeq	r5, r0, lr, asr r0
    8b10:	strdeq	r4, [r0], -lr
    8b14:	andeq	r4, r0, sl, lsr #31
    8b18:	andeq	r4, r0, lr, asr #31
    8b1c:	andeq	r4, r0, r4, ror #16
    8b20:	andeq	r4, r0, sl, lsl r8
    8b24:	andeq	r4, r0, r0, lsr #17
    8b28:	andeq	r4, r0, sl, lsr #11
    8b2c:	andeq	r4, r0, ip, lsl r4
    8b30:			; <UNDEFINED> instruction: 0x000045b2
    8b34:			; <UNDEFINED> instruction: 0x000045bc
    8b38:	ldrdeq	r4, [r0], -r6
    8b3c:	strdeq	r4, [r0], -r0
    8b40:	andeq	r4, r0, lr, lsl #10
    8b44:	andeq	r4, r0, lr, lsr #7
    8b48:	andeq	r4, r0, ip, ror #7
    8b4c:	andeq	r4, r0, r8, lsl #8
    8b50:	andeq	r4, r0, r6, lsl #9
    8b54:	andeq	r4, r0, r0, ror r3
    8b58:	andeq	r3, r0, r0, lsr r7
    8b5c:	andeq	r5, r0, r6, asr r2
    8b60:	andeq	r3, r0, sl, lsr #14
    8b64:	andeq	r4, r0, ip, ror #8
    8b68:			; <UNDEFINED> instruction: 0x000043be
    8b6c:	andeq	r3, r0, r6, lsl r3
    8b70:	andeq	r4, r0, r8, ror #7
    8b74:	strdeq	r3, [r0], -r4
    8b78:	andeq	r4, r0, r2, lsr #28
    8b7c:	andeq	r4, r0, r8, lsr #5
    8b80:	muleq	r0, r8, r2
    8b84:	andeq	r4, r0, r8, lsl #5
    8b88:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    8b8c:	muleq	r0, ip, r2
    8b90:	andeq	r3, r0, ip, lsl #5
    8b94:	andeq	r4, r0, lr, asr #4
    8b98:	andeq	r4, r0, r2, ror #7
    8b9c:	andeq	r3, r0, lr, lsr #12
    8ba0:	andeq	r5, r0, ip, asr r1
    8ba4:	andeq	r4, r0, r0, ror #26
    8ba8:	andeq	r4, r0, r2, lsl r2
    8bac:	andeq	r3, r0, r6, ror #28
    8bb0:	andeq	r4, r0, r6, lsr sp
    8bb4:	andeq	r4, r0, r0, ror #5
    8bb8:			; <UNDEFINED> instruction: 0x000042b0
    8bbc:	andeq	r4, r0, r8, asr #5
    8bc0:	muleq	r0, sl, r2
    8bc4:	andeq	r4, r0, r0, lsl r7
    8bc8:	svcmi	0x00f0e92d
    8bcc:	strmi	fp, [r5], -r3, lsl #1
    8bd0:			; <UNDEFINED> instruction: 0xf7f9460f
    8bd4:			; <UNDEFINED> instruction: 0xf8dfed16
    8bd8:			; <UNDEFINED> instruction: 0xf8df8060
    8bdc:	svccc	0x0001b060
    8be0:	ldrbtmi	r4, [r8], #1071	; 0x42f
    8be4:	cfstrscc	mvf4, [r1, #-1004]	; 0xfffffc14
    8be8:	vshl.s8	d18, d0, d4
    8bec:	strmi	r0, [r1], r1, lsl #20
    8bf0:	svcgt	0x0001f815
    8bf4:	andeq	lr, r8, r4, lsl #22
    8bf8:	ldrdvs	pc, [r0], -r9
    8bfc:			; <UNDEFINED> instruction: 0xf04f465b
    8c00:	strdcs	r3, [r1, -pc]
    8c04:	andsvs	pc, ip, r6, lsr r8	; <UNPREDICTABLE>
    8c08:	streq	lr, [r6], -sl, lsl #20
    8c0c:	svcmi	0x0080f5b6
    8c10:			; <UNDEFINED> instruction: 0xf804bf04
    8c14:	strcc	ip, [r1], #-8
    8c18:			; <UNDEFINED> instruction: 0xf8cdd004
    8c1c:	strcc	ip, [r4], #-0
    8c20:	ldc	7, cr15, [r8, #-996]	; 0xfffffc1c
    8c24:	mvnle	r4, pc, lsr #5
    8c28:	andcs	r4, r0, #5120	; 0x1400
    8c2c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    8c30:	andlt	r5, r3, r2, ror #9
    8c34:	svchi	0x00f0e8bd
    8c38:	andeq	r8, r2, r2, lsl r8
    8c3c:	andeq	r1, r0, r4, lsl r1
    8c40:	andeq	r8, r2, r6, asr #15
    8c44:	svcmi	0x00f0e92d
    8c48:			; <UNDEFINED> instruction: 0xf8dfb09d
    8c4c:			; <UNDEFINED> instruction: 0xf10d75a0
    8c50:			; <UNDEFINED> instruction: 0xf8df081c
    8c54:			; <UNDEFINED> instruction: 0x4606459c
    8c58:			; <UNDEFINED> instruction: 0xf8df447f
    8c5c:			; <UNDEFINED> instruction: 0x460d3598
    8c60:	ldmdbpl	ip!, {r6, r9, sl, lr}
    8c64:	eorcs	r4, r0, #2063597568	; 0x7b000000
    8c68:	stmdavs	r4!, {r8, sp}
    8c6c:			; <UNDEFINED> instruction: 0xf04f941b
    8c70:	ldmdavs	ip, {sl}
    8c74:	stc	7, cr15, [r0, #-996]	; 0xfffffc1c
    8c78:			; <UNDEFINED> instruction: 0xf8df6a33
    8c7c:	ldrbtmi	r9, [r9], #1404	; 0x57c
    8c80:	cmple	r3, r0, lsl #22
    8c84:	svccs	0x000069b7
    8c88:	ldmvc	r3!, {r1, r3, r4, r5, r8, ip, lr, pc}^
    8c8c:	mulge	r0, r4, r8
    8c90:			; <UNDEFINED> instruction: 0xf0002b00
    8c94:			; <UNDEFINED> instruction: 0xf00a80bf
    8c98:	stmdbvc	r2!, {r0, r1, r2, r3, r4, r9, fp}^
    8c9c:			; <UNDEFINED> instruction: 0xf8df2001
    8ca0:	vorr.i32	<illegal reg q8.5>, #11272192	; 0x00ac0000
    8ca4:	ldrbtmi	r1, [r9], #-513	; 0xfffffdff
    8ca8:	ldcl	7, cr15, [sl], #996	; 0x3e4
    8cac:	ldrbmi	sl, [r0], -pc, lsl #20
    8cb0:			; <UNDEFINED> instruction: 0xf7f92130
    8cb4:	stmdavc	r3, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
    8cb8:	cmple	r2, r0, lsl #22
    8cbc:	mcrrle	13, 0, r2, r8, cr8
    8cc0:	bllt	ae7094 <set_scsi_pt_cdb@plt+0xae4898>
    8cc4:	ldrne	pc, [r8, #-2271]!	; 0xfffff721
    8cc8:	andcs	r4, r1, sl, lsr #12
    8ccc:			; <UNDEFINED> instruction: 0xf7f94479
    8cd0:	ldmvc	r3!, {r3, r5, r6, r7, sl, fp, sp, lr, pc}^
    8cd4:	bvs	ffcf7468 <set_scsi_pt_cdb@plt+0xffcf4c6c>
    8cd8:			; <UNDEFINED> instruction: 0xf8dfb933
    8cdc:	ldrbtmi	r2, [sl], #-1320	; 0xfffffad8
    8ce0:	blcs	26d34 <set_scsi_pt_cdb@plt+0x24538>
    8ce4:	subhi	pc, ip, #64	; 0x40
    8ce8:			; <UNDEFINED> instruction: 0xb18b78b3
    8cec:	cdpcs	14, 0, cr9, cr0, cr7, {0}
    8cf0:	orrhi	pc, sl, r0, asr #32
    8cf4:	ldreq	pc, [r0, #-2271]	; 0xfffff721
    8cf8:			; <UNDEFINED> instruction: 0xf7f94478
    8cfc:	and	lr, r7, r4, ror #24
    8d00:			; <UNDEFINED> instruction: 0x46291e7a
    8d04:	svclt	0x00184620
    8d08:	rscscc	pc, pc, #79	; 0x4f
    8d0c:	mcrr	7, 15, pc, r2, cr9	; <UNPREDICTABLE>
    8d10:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    8d14:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    8d18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8d1c:	blls	6e2d8c <set_scsi_pt_cdb@plt+0x6e0590>
    8d20:			; <UNDEFINED> instruction: 0xf040405a
    8d24:	andslt	r8, sp, r1, ror #4
    8d28:	svchi	0x00f0e8bd
    8d2c:	stclle	13, cr2, [pc]	; 8d34 <set_scsi_pt_cdb@plt+0x6538>
    8d30:	strtmi	r3, [r5], #-3073	; 0xfffff3ff
    8d34:	svceq	0x0001f814
    8d38:	stc	7, cr15, [r6], #996	; 0x3e4
    8d3c:	mvnsle	r4, r5, lsr #5
    8d40:			; <UNDEFINED> instruction: 0xf8dfe7e6
    8d44:	strmi	r1, [r2], -ip, asr #9
    8d48:	ldrbtmi	r2, [r9], #-1
    8d4c:	stc	7, cr15, [r8], #996	; 0x3e4
    8d50:			; <UNDEFINED> instruction: 0x46a2e7b4
    8d54:	ldrtgt	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    8d58:	svceq	0x0008f85a
    8d5c:	cdpeq	0, 2, cr15, cr0, cr15, {2}
    8d60:			; <UNDEFINED> instruction: 0xf8da44fc
    8d64:	strbtmi	r1, [r2], -r4
    8d68:	stmia	ip!, {r0, r1, r5, r6, r9, sl, lr}
    8d6c:	tstcs	r0, r3
    8d70:			; <UNDEFINED> instruction: 0xf8137211
    8d74:	bcs	253980 <set_scsi_pt_cdb@plt+0x251184>
    8d78:			; <UNDEFINED> instruction: 0xf803bf08
    8d7c:	ldrmi	lr, [ip, #3073]	; 0xc01
    8d80:	ldmvc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    8d84:			; <UNDEFINED> instruction: 0xf0002b00
    8d88:			; <UNDEFINED> instruction: 0xf8df8137
    8d8c:	smlabbcs	r8, ip, r4, fp
    8d90:			; <UNDEFINED> instruction: 0x465844fb
    8d94:	blx	146d8a <set_scsi_pt_cdb@plt+0x14458e>
    8d98:	vsub.i8	d2, d0, d0
    8d9c:	ldfcsd	f0, [r0, #-388]	; 0xfffffe7c
    8da0:	cmnhi	r4, r0, lsl #6	; <UNPREDICTABLE>
    8da4:	blcs	27178 <set_scsi_pt_cdb@plt+0x2497c>
    8da8:	mvnshi	pc, r0
    8dac:	strhlt	r7, [r3, #-131]!	; 0xffffff7d
    8db0:	eorscs	r4, sl, #68157440	; 0x4100000
    8db4:	addsmi	r1, sp, #21248	; 0x5300
    8db8:	bpl	fe9003ec <set_scsi_pt_cdb@plt+0xfe8fdbf0>
    8dbc:	bcs	12955cc <set_scsi_pt_cdb@plt+0x1292dd0>
    8dc0:	addslt	fp, fp, #372736	; 0x5b000
    8dc4:	blcc	146ed0 <set_scsi_pt_cdb@plt+0x1446d4>
    8dc8:	bvs	1cfd5a0 <set_scsi_pt_cdb@plt+0x1cfada4>
    8dcc:	vstrle	d2, [r0, #4]
    8dd0:			; <UNDEFINED> instruction: 0xf77f2d60
    8dd4:			; <UNDEFINED> instruction: 0xf8dfaf7e
    8dd8:	cfstrdcc	mvd10, [r0, #-272]!	; 0xfffffef0
    8ddc:	orreq	pc, r1, #76, 4	; 0xc0000004
    8de0:	msreq	SPSR_, r4, lsl #2
    8de4:			; <UNDEFINED> instruction: 0x462a44fa
    8de8:			; <UNDEFINED> instruction: 0xf7f94650
    8dec:	ldmvc	r3!, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}^
    8df0:			; <UNDEFINED> instruction: 0xf0002b00
    8df4:	strtmi	r8, [r9], -fp, ror #3
    8df8:			; <UNDEFINED> instruction: 0xf7fb4650
    8dfc:	stmdacs	r0, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    8e00:	svcge	0x0067f77f
    8e04:	ldrne	pc, [r8], #-2271	; 0xfffff721
    8e08:	andcs	r4, r1, r2, asr r6
    8e0c:			; <UNDEFINED> instruction: 0xf7f94479
    8e10:	ldrb	lr, [lr, -r8, asr #24]
    8e14:	strne	pc, [ip], #-2271	; 0xfffff721
    8e18:	b	13d0e24 <set_scsi_pt_cdb@plt+0x13ce628>
    8e1c:	andls	r1, r4, #-1610612731	; 0xa0000005
    8e20:			; <UNDEFINED> instruction: 0xf7f94479
    8e24:	bls	143f24 <set_scsi_pt_cdb@plt+0x141728>
    8e28:			; <UNDEFINED> instruction: 0xf0002a00
    8e2c:	bcs	692dc <set_scsi_pt_cdb@plt+0x66ae0>
    8e30:			; <UNDEFINED> instruction: 0xf0009204
    8e34:	bcs	e9550 <set_scsi_pt_cdb@plt+0xe6d54>
    8e38:			; <UNDEFINED> instruction: 0x81b5f000
    8e3c:	strdcs	r4, [r1], -sl
    8e40:			; <UNDEFINED> instruction: 0xf7f94479
    8e44:	bls	143f04 <set_scsi_pt_cdb@plt+0x141708>
    8e48:	stmiavc	r3!, {r0, r5, r8, fp, ip, sp, lr}
    8e4c:	mulge	r0, r4, r8
    8e50:			; <UNDEFINED> instruction: 0xf8963105
    8e54:	tstls	r4, r3
    8e58:	beq	804e88 <set_scsi_pt_cdb@plt+0x80268c>
    8e5c:	tsteq	r7, r3	; <UNPREDICTABLE>
    8e60:			; <UNDEFINED> instruction: 0xf1bb9105
    8e64:			; <UNDEFINED> instruction: 0xf47f0f00
    8e68:	stmdavc	r1!, {r3, r4, r8, r9, sl, fp, sp, pc}^
    8e6c:	ldrbmi	r9, [r3], -r2, lsl #6
    8e70:	addne	pc, r0, r1, asr #7
    8e74:	stmibeq	r8, {r0, ip, pc}^
    8e78:	andls	r4, r0, ip, ror #19
    8e7c:	ldrbtmi	r2, [r9], #-1
    8e80:	stc	7, cr15, [lr], {249}	; 0xf9
    8e84:			; <UNDEFINED> instruction: 0xf88d4bea
    8e88:			; <UNDEFINED> instruction: 0xf10db06b
    8e8c:	stmdbls	r5, {r2, r3, r4, r5, r8, r9, fp}
    8e90:			; <UNDEFINED> instruction: 0xf859222f
    8e94:	ldrbmi	r3, [r8], -r3
    8e98:	eorne	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    8e9c:	bl	ffec6e88 <set_scsi_pt_cdb@plt+0xffec468c>
    8ea0:	ldrbmi	r4, [sl], -r4, ror #19
    8ea4:	ldrbtmi	r2, [r9], #-1
    8ea8:	bl	ffec6e94 <set_scsi_pt_cdb@plt+0xffec4698>
    8eac:			; <UNDEFINED> instruction: 0xf99478e2
    8eb0:	andcs	r3, r1, r5
    8eb4:	tsteq	pc, r2	; <UNPREDICTABLE>
    8eb8:	vaddw.u8	<illegal reg q12.5>, q1, d2
    8ebc:	mrsls	r1, (UNDEF: 17)
    8ec0:	smlalbtne	pc, r0, r2, r3	; <UNPREDICTABLE>
    8ec4:	ldmibmi	ip, {r8, ip, pc}^
    8ec8:	movwls	r0, #16347	; 0x3fdb
    8ecc:	orrne	pc, r0, #134217731	; 0x8000003
    8ed0:	ldmibeq	r2, {r0, r3, r4, r5, r6, sl, lr}^
    8ed4:	bl	ff946ec0 <set_scsi_pt_cdb@plt+0xff9446c4>
    8ed8:	ldmibmi	r8, {r1, r5, r6, r8, fp, ip, sp, lr}^
    8edc:	b	90ee8 <set_scsi_pt_cdb@plt+0x8e6ec>
    8ee0:	movwls	r0, #4864	; 0x1300
    8ee4:	vmvn.i32	q10, #11075584	; 0x00a90000
    8ee8:	movwls	r0, #960	; 0x3c0
    8eec:	movwne	pc, #5058	; 0x13c2	; <UNPREDICTABLE>
    8ef0:	addne	pc, r0, #134217731	; 0x8000003
    8ef4:	bl	ff546ee0 <set_scsi_pt_cdb@plt+0xff5446e4>
    8ef8:	ldmibmi	r1, {r1, r5, r7, r8, fp, ip, sp, lr}^
    8efc:	vaddl.u8	q9, d2, d1
    8f00:	ldrbtmi	r1, [r9], #-896	; 0xfffffc80
    8f04:			; <UNDEFINED> instruction: 0xf7f909d2
    8f08:	stmibvc	r2!, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    8f0c:	ldrble	r0, [lr, #-1747]	; 0xfffff92d
    8f10:	vmul.f<illegal width 8>	q10, q9, d0[3]
    8f14:	andcs	r1, r1, r0, asr #4
    8f18:			; <UNDEFINED> instruction: 0xf7f94479
    8f1c:			; <UNDEFINED> instruction: 0xf994ebc2
    8f20:	andcs	r3, r1, r7
    8f24:	stmibmi	r8, {r1, r5, r7, r8, fp, ip, sp, lr}^
    8f28:	movwls	r0, #8155	; 0x1fdb
    8f2c:	b	9a118 <set_scsi_pt_cdb@plt+0x9791c>
    8f30:	movwls	r0, #768	; 0x300
    8f34:	orreq	pc, r0, #134217731	; 0x8000003
    8f38:	sbceq	pc, r0, #134217731	; 0x8000003
    8f3c:	bl	fec46f28 <set_scsi_pt_cdb@plt+0xfec4472c>
    8f40:	stmibmi	r2, {r1, r5, r6, r7, r8, fp, ip, sp, lr}^
    8f44:	vaddl.u8	q9, d2, d1
    8f48:	movwls	r0, #4992	; 0x1380
    8f4c:	vmvn.i32	q10, #11075584	; 0x00a90000
    8f50:	movwls	r0, #960	; 0x3c0
    8f54:	movwne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    8f58:	subne	pc, r0, #134217731	; 0x8000003
    8f5c:	bl	fe846f48 <set_scsi_pt_cdb@plt+0xfe84474c>
    8f60:	ldmibmi	fp!, {r1, r5, r6, r7, r8, fp, ip, sp, lr}
    8f64:	vaddl.u8	q9, d2, d1
    8f68:	ldrbtmi	r0, [r9], #-576	; 0xfffffdc0
    8f6c:	bl	fe646f58 <set_scsi_pt_cdb@plt+0xfe64475c>
    8f70:	ldcle	13, cr2, [r2], #-224	; 0xffffff20
    8f74:	adcmi	r9, fp, #4, 22	; 0x1000
    8f78:	ldcle	6, cr4, [pc], {26}
    8f7c:			; <UNDEFINED> instruction: 0x200149b5
    8f80:			; <UNDEFINED> instruction: 0xf7f94479
    8f84:	blls	183dc4 <set_scsi_pt_cdb@plt+0x1815c8>
    8f88:	vstrle	d2, [r7, #-4]
    8f8c:	blcs	8efba4 <set_scsi_pt_cdb@plt+0x8ed3a8>
    8f90:	ldmibmi	r1!, {r2, sl, fp, ip, lr, pc}
    8f94:	ldrbtmi	r2, [r9], #-1
    8f98:	bl	fe0c6f84 <set_scsi_pt_cdb@plt+0xfe0c4788>
    8f9c:			; <UNDEFINED> instruction: 0x4650465a
    8fa0:			; <UNDEFINED> instruction: 0xf7f92130
    8fa4:	stmdavc	r3, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8fa8:			; <UNDEFINED> instruction: 0xf43f2b00
    8fac:	stmibmi	fp!, {r0, r1, r2, r7, r9, sl, fp, sp, pc}
    8fb0:	andcs	r4, r1, r2, lsl #12
    8fb4:			; <UNDEFINED> instruction: 0xf7f94479
    8fb8:			; <UNDEFINED> instruction: 0xe67feb74
    8fbc:	andcs	r9, r1, r4, lsl #22
    8fc0:	strls	r4, [r0, #-2471]	; 0xfffff659
    8fc4:			; <UNDEFINED> instruction: 0x461a4479
    8fc8:	bl	1ac6fb4 <set_scsi_pt_cdb@plt+0x1ac47b8>
    8fcc:	stmibmi	r5!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    8fd0:	ldrbtmi	r2, [r9], #-1
    8fd4:	bl	1946fc0 <set_scsi_pt_cdb@plt+0x19447c4>
    8fd8:			; <UNDEFINED> instruction: 0xf894e7a1
    8fdc:	andcs	r2, r1, r8, lsr r0
    8fe0:	b	9b66c <set_scsi_pt_cdb@plt+0x98e70>
    8fe4:	movwls	r0, #768	; 0x300
    8fe8:	vmvn.i32	q10, #11075584	; 0x00a90000
    8fec:			; <UNDEFINED> instruction: 0xf3c20340
    8ff0:			; <UNDEFINED> instruction: 0xf7f90281
    8ff4:	sbfx	lr, r6, #22, #30
    8ff8:	mulcs	r1, ip, sl
    8ffc:	ldrbtmi	r4, [sl], #-2460	; 0xfffff664
    9000:			; <UNDEFINED> instruction: 0xf7f94479
    9004:	strb	lr, [sl], lr, asr #22
    9008:	ldcmi	8, cr4, [fp, #616]	; 0x268
    900c:	cfldrsmi	mvf4, [fp], {120}	; 0x78
    9010:	b	ff646ffc <set_scsi_pt_cdb@plt+0xff644800>
    9014:	ldrbtmi	r4, [sp], #-2970	; 0xfffff466
    9018:			; <UNDEFINED> instruction: 0xf859447c
    901c:			; <UNDEFINED> instruction: 0xf8d99003
    9020:			; <UNDEFINED> instruction: 0xb1ba2004
    9024:	movweq	pc, #33033	; 0x8109	; <UNPREDICTABLE>
    9028:	ldcle	0, cr14, [r3], {3}
    902c:	movwcc	r6, #34906	; 0x885a
    9030:			; <UNDEFINED> instruction: 0xf853b182
    9034:	adcsmi	r1, r1, #8, 24	; 0x800
    9038:			; <UNDEFINED> instruction: 0x4621d1f7
    903c:			; <UNDEFINED> instruction: 0xf7f92001
    9040:	smladxcc	r1, r0, fp, lr
    9044:			; <UNDEFINED> instruction: 0xf43f2f08
    9048:			; <UNDEFINED> instruction: 0xf858ae63
    904c:	cdpcs	0, 0, cr6, cr0, cr7, {1}
    9050:	ldrb	sp, [sp], -r5, ror #3
    9054:			; <UNDEFINED> instruction: 0x46294632
    9058:			; <UNDEFINED> instruction: 0xf7f92001
    905c:	ldrb	lr, [r0, r2, lsr #22]!
    9060:	ldrbmi	r4, [sl], -r8, lsl #19
    9064:	ldrbtmi	r2, [r9], #-1
    9068:	bl	6c7054 <set_scsi_pt_cdb@plt+0x6c4858>
    906c:	tstcs	r8, r0, asr r6
    9070:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
    9074:	ldrbmi	r4, [sl], -r4, lsl #19
    9078:	ldrbtmi	r2, [r9], #-1
    907c:	bl	447068 <set_scsi_pt_cdb@plt+0x44486c>
    9080:	andcs	lr, sl, sp, lsl #13
    9084:	bl	47070 <set_scsi_pt_cdb@plt+0x44874>
    9088:	ldrb	r9, [sp], r4, lsl #20
    908c:			; <UNDEFINED> instruction: 0xf8df46a2
    9090:			; <UNDEFINED> instruction: 0xf85ab1fc
    9094:			; <UNDEFINED> instruction: 0xf04f0f10
    9098:	ldrbtmi	r0, [fp], #3584	; 0xe00
    909c:	ldrdcc	pc, [ip], -sl
    90a0:			; <UNDEFINED> instruction: 0xf8da46dc
    90a4:			; <UNDEFINED> instruction: 0xf8da1004
    90a8:	stmia	ip!, {r3, sp}
    90ac:			; <UNDEFINED> instruction: 0xf88b000f
    90b0:	ldmvc	r3!, {r4, sp, lr, pc}^
    90b4:	rsbsle	r2, ip, r0, lsl #22
    90b8:			; <UNDEFINED> instruction: 0x46582110
    90bc:			; <UNDEFINED> instruction: 0xf970f7fb
    90c0:	stcle	8, cr2, [pc, #-0]	; 90c8 <set_scsi_pt_cdb@plt+0x68cc>
    90c4:			; <UNDEFINED> instruction: 0x465a4972
    90c8:	ldrbtmi	r2, [r9], #-1
    90cc:	b	ffa470b8 <set_scsi_pt_cdb@plt+0xffa448bc>
    90d0:			; <UNDEFINED> instruction: 0x46502110
    90d4:	ldc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    90d8:	ldrbmi	r4, [sl], -lr, ror #18
    90dc:	ldrbtmi	r2, [r9], #-1
    90e0:	b	ff7c70cc <set_scsi_pt_cdb@plt+0xff7c48d0>
    90e4:	ldclle	13, cr2, [r5, #-128]	; 0xffffff80
    90e8:	ldrdge	pc, [ip, pc]!	; <UNPREDICTABLE>
    90ec:	bvs	8d18f4 <set_scsi_pt_cdb@plt+0x8cf0f8>
    90f0:			; <UNDEFINED> instruction: 0xf88a44fa
    90f4:			; <UNDEFINED> instruction: 0xf8ca2004
    90f8:	ldmvc	r3!, {ip, sp}^
    90fc:	eorsle	r2, r8, r0, lsl #22
    9100:	ldrbmi	r2, [r0], -r4, lsl #2
    9104:			; <UNDEFINED> instruction: 0xf94cf7fb
    9108:	stcle	8, cr2, [r5, #-0]
    910c:	ldrbmi	r4, [r2], -r3, ror #18
    9110:	ldrbtmi	r2, [r9], #-1
    9114:	b	ff147100 <set_scsi_pt_cdb@plt+0xff144904>
    9118:	blcs	23aec <set_scsi_pt_cdb@plt+0x212f0>
    911c:	mcrge	4, 2, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    9120:			; <UNDEFINED> instruction: 0xf77f2d24
    9124:			; <UNDEFINED> instruction: 0xf894ae43
    9128:			; <UNDEFINED> instruction: 0xf0133024
    912c:			; <UNDEFINED> instruction: 0xf43f0fdf
    9130:			; <UNDEFINED> instruction: 0xf8dfae3d
    9134:	ldfcsd	f2, [r8, #-432]!	; 0xfffffe50
    9138:	vmax.s8	d20, d12, d26
    913c:	ldrbtmi	r0, [sl], #897	; 0x381
    9140:	eorscs	fp, r8, #168, 30	; 0x2a0
    9144:	msreq	CPSR_s, r4, lsl #2
    9148:	ldrbmi	r3, [r0], -r4, lsr #20
    914c:	b	6c7138 <set_scsi_pt_cdb@plt+0x6c493c>
    9150:	blcs	27524 <set_scsi_pt_cdb@plt+0x24d28>
    9154:	tstcs	r4, r1, asr #32
    9158:			; <UNDEFINED> instruction: 0xf7fb4650
    915c:	stmdacs	r0, {r0, r5, r8, fp, ip, sp, lr, pc}
    9160:	mcrge	7, 1, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    9164:	ldrbmi	r4, [r2], -pc, asr #18
    9168:	ldrbtmi	r2, [r9], #-1
    916c:	b	fe647158 <set_scsi_pt_cdb@plt+0xfe64495c>
    9170:	stmdbmi	sp, {r2, r3, r4, r9, sl, sp, lr, pc}^
    9174:	andcs	r4, r1, r2, asr r6
    9178:			; <UNDEFINED> instruction: 0xf7f94479
    917c:	bfi	lr, r2, (invalid: 21:11)
    9180:	andcs	r4, r1, sl, asr #18
    9184:			; <UNDEFINED> instruction: 0xf7f94479
    9188:	str	lr, [sp, #2700]!	; 0xa8c
    918c:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
    9190:	b	64717c <set_scsi_pt_cdb@plt+0x644980>
    9194:	blcs	27568 <set_scsi_pt_cdb@plt+0x24d6c>
    9198:	mcrge	4, 0, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    919c:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    91a0:	b	44718c <set_scsi_pt_cdb@plt+0x444990>
    91a4:	stmdami	r4, {r1, r9, sl, sp, lr, pc}^
    91a8:			; <UNDEFINED> instruction: 0xf7f94478
    91ac:	bls	1439e4 <set_scsi_pt_cdb@plt+0x1411e8>
    91b0:	stmdbmi	r2, {r1, r3, r6, r9, sl, sp, lr, pc}^
    91b4:	andcs	r4, r1, sl, asr r6
    91b8:			; <UNDEFINED> instruction: 0xf7f94479
    91bc:			; <UNDEFINED> instruction: 0xe791ea72
    91c0:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
    91c4:	ldmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    91c8:	ldrt	r9, [sp], -r4, lsl #20
    91cc:			; <UNDEFINED> instruction: 0x4652493d
    91d0:	ldrbtmi	r2, [r9], #-1
    91d4:	b	19471c0 <set_scsi_pt_cdb@plt+0x19449c4>
    91d8:	ldmdbmi	fp!, {r0, r1, r3, r4, r5, r6, r8, sl, sp, lr, pc}
    91dc:	andcs	r4, r1, r2, asr r6
    91e0:			; <UNDEFINED> instruction: 0xf7f94479
    91e4:	strb	lr, [r1, #2654]!	; 0xa5e
    91e8:	stmib	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    91ec:	andeq	fp, r1, ip, lsr r2
    91f0:	andeq	r0, r0, r4, asr #2
    91f4:	andeq	ip, r1, r4, lsl #14
    91f8:	andeq	fp, r1, r6, lsl r2
    91fc:	andeq	r4, r0, r6, asr #30
    9200:	andeq	r5, r0, r8, ror #2
    9204:	muleq	r1, r2, r6
    9208:	andeq	r5, r0, r0, asr #5
    920c:	andeq	fp, r1, ip, ror r1
    9210:			; <UNDEFINED> instruction: 0x00004eb2
    9214:	muleq	r2, r4, r6
    9218:	andeq	r8, r2, r4, ror #12
    921c:	andeq	r8, r2, r0, lsl r6
    9220:	andeq	r5, r0, r4, ror #2
    9224:	andeq	r4, r0, ip, lsr #26
    9228:	andeq	r4, r0, ip, ror sp
    922c:	andeq	r4, r0, lr, lsl #27
    9230:	andeq	r0, r0, ip, asr r1
    9234:	andeq	r4, r0, r6, lsr #27
    9238:	andeq	r4, r0, r4, lsl #27
    923c:	andeq	r4, r0, r0, asr #27
    9240:	andeq	r4, r0, sl, asr #27
    9244:	ldrdeq	r4, [r0], -r0
    9248:	ldrdeq	r4, [r0], -ip
    924c:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    9250:	andeq	r4, r0, r6, lsl #28
    9254:	andeq	r4, r0, r4, lsr #28
    9258:	andeq	r4, r0, r6, asr lr
    925c:	andeq	r4, r0, r0, ror #28
    9260:	strdeq	r4, [r0], -r8
    9264:	andeq	r4, r0, sl, lsr #26
    9268:	muleq	r0, r4, sp
    926c:	strdeq	r8, [r2], -r6
    9270:	muleq	r0, ip, lr
    9274:	ldrdeq	r4, [r0], -r0
    9278:	ldrdeq	r4, [r0], -lr
    927c:	andeq	r0, r0, ip, lsr #19
    9280:	andeq	r0, r0, r8, lsr r1
    9284:	andeq	r4, r0, r2, lsl lr
    9288:	andeq	r4, r0, lr, lsl #28
    928c:	andeq	r8, r2, sl, asr r3
    9290:	andeq	r4, r0, lr, lsl #28
    9294:	andeq	r4, r0, sl, lsl #28
    9298:	andeq	r8, r2, r4, lsl #6
    929c:	andeq	r4, r0, sl, lsr #28
    92a0:			; <UNDEFINED> instruction: 0x000282b6
    92a4:	andeq	r4, r0, r6, lsl #28
    92a8:	ldrdeq	r4, [r0], -r8
    92ac:	andeq	r4, r0, r8, lsl lr
    92b0:	andeq	r4, r0, sl, lsr #26
    92b4:	andeq	r4, r0, lr, ror sp
    92b8:	andeq	r4, r0, r4, ror #19
    92bc:	andeq	r4, r0, r4, asr #26
    92c0:	muleq	r0, lr, r9
    92c4:			; <UNDEFINED> instruction: 0x00004db2
    92c8:	andeq	r4, r0, r4, lsr #27
    92cc:	andeq	r0, r0, r0
    92d0:	svclt	0x00081e4a
    92d4:			; <UNDEFINED> instruction: 0xf0c04770
    92d8:	addmi	r8, r8, #36, 2
    92dc:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    92e0:			; <UNDEFINED> instruction: 0xf0004211
    92e4:	blx	fec29748 <set_scsi_pt_cdb@plt+0xfec26f4c>
    92e8:	blx	fec860f0 <set_scsi_pt_cdb@plt+0xfec838f4>
    92ec:	bl	fe8c5cf8 <set_scsi_pt_cdb@plt+0xfe8c34fc>
    92f0:			; <UNDEFINED> instruction: 0xf1c30303
    92f4:	andge	r0, r4, #2080374784	; 0x7c000000
    92f8:	movwne	lr, #15106	; 0x3b02
    92fc:	andeq	pc, r0, #79	; 0x4f
    9300:	svclt	0x0000469f
    9304:	andhi	pc, r0, pc, lsr #7
    9308:	svcvc	0x00c1ebb0
    930c:	bl	10b8f14 <set_scsi_pt_cdb@plt+0x10b6718>
    9310:	svclt	0x00280202
    9314:	sbcvc	lr, r1, r0, lsr #23
    9318:	svcvc	0x0081ebb0
    931c:	bl	10b8f24 <set_scsi_pt_cdb@plt+0x10b6728>
    9320:	svclt	0x00280202
    9324:	addvc	lr, r1, r0, lsr #23
    9328:	svcvc	0x0041ebb0
    932c:	bl	10b8f34 <set_scsi_pt_cdb@plt+0x10b6738>
    9330:	svclt	0x00280202
    9334:	subvc	lr, r1, r0, lsr #23
    9338:	svcvc	0x0001ebb0
    933c:	bl	10b8f44 <set_scsi_pt_cdb@plt+0x10b6748>
    9340:	svclt	0x00280202
    9344:	andvc	lr, r1, r0, lsr #23
    9348:	svcvs	0x00c1ebb0
    934c:	bl	10b8f54 <set_scsi_pt_cdb@plt+0x10b6758>
    9350:	svclt	0x00280202
    9354:	sbcvs	lr, r1, r0, lsr #23
    9358:	svcvs	0x0081ebb0
    935c:	bl	10b8f64 <set_scsi_pt_cdb@plt+0x10b6768>
    9360:	svclt	0x00280202
    9364:	addvs	lr, r1, r0, lsr #23
    9368:	svcvs	0x0041ebb0
    936c:	bl	10b8f74 <set_scsi_pt_cdb@plt+0x10b6778>
    9370:	svclt	0x00280202
    9374:	subvs	lr, r1, r0, lsr #23
    9378:	svcvs	0x0001ebb0
    937c:	bl	10b8f84 <set_scsi_pt_cdb@plt+0x10b6788>
    9380:	svclt	0x00280202
    9384:	andvs	lr, r1, r0, lsr #23
    9388:	svcpl	0x00c1ebb0
    938c:	bl	10b8f94 <set_scsi_pt_cdb@plt+0x10b6798>
    9390:	svclt	0x00280202
    9394:	sbcpl	lr, r1, r0, lsr #23
    9398:	svcpl	0x0081ebb0
    939c:	bl	10b8fa4 <set_scsi_pt_cdb@plt+0x10b67a8>
    93a0:	svclt	0x00280202
    93a4:	addpl	lr, r1, r0, lsr #23
    93a8:	svcpl	0x0041ebb0
    93ac:	bl	10b8fb4 <set_scsi_pt_cdb@plt+0x10b67b8>
    93b0:	svclt	0x00280202
    93b4:	subpl	lr, r1, r0, lsr #23
    93b8:	svcpl	0x0001ebb0
    93bc:	bl	10b8fc4 <set_scsi_pt_cdb@plt+0x10b67c8>
    93c0:	svclt	0x00280202
    93c4:	andpl	lr, r1, r0, lsr #23
    93c8:	svcmi	0x00c1ebb0
    93cc:	bl	10b8fd4 <set_scsi_pt_cdb@plt+0x10b67d8>
    93d0:	svclt	0x00280202
    93d4:	sbcmi	lr, r1, r0, lsr #23
    93d8:	svcmi	0x0081ebb0
    93dc:	bl	10b8fe4 <set_scsi_pt_cdb@plt+0x10b67e8>
    93e0:	svclt	0x00280202
    93e4:	addmi	lr, r1, r0, lsr #23
    93e8:	svcmi	0x0041ebb0
    93ec:	bl	10b8ff4 <set_scsi_pt_cdb@plt+0x10b67f8>
    93f0:	svclt	0x00280202
    93f4:	submi	lr, r1, r0, lsr #23
    93f8:	svcmi	0x0001ebb0
    93fc:	bl	10b9004 <set_scsi_pt_cdb@plt+0x10b6808>
    9400:	svclt	0x00280202
    9404:	andmi	lr, r1, r0, lsr #23
    9408:	svccc	0x00c1ebb0
    940c:	bl	10b9014 <set_scsi_pt_cdb@plt+0x10b6818>
    9410:	svclt	0x00280202
    9414:	sbccc	lr, r1, r0, lsr #23
    9418:	svccc	0x0081ebb0
    941c:	bl	10b9024 <set_scsi_pt_cdb@plt+0x10b6828>
    9420:	svclt	0x00280202
    9424:	addcc	lr, r1, r0, lsr #23
    9428:	svccc	0x0041ebb0
    942c:	bl	10b9034 <set_scsi_pt_cdb@plt+0x10b6838>
    9430:	svclt	0x00280202
    9434:	subcc	lr, r1, r0, lsr #23
    9438:	svccc	0x0001ebb0
    943c:	bl	10b9044 <set_scsi_pt_cdb@plt+0x10b6848>
    9440:	svclt	0x00280202
    9444:	andcc	lr, r1, r0, lsr #23
    9448:	svccs	0x00c1ebb0
    944c:	bl	10b9054 <set_scsi_pt_cdb@plt+0x10b6858>
    9450:	svclt	0x00280202
    9454:	sbccs	lr, r1, r0, lsr #23
    9458:	svccs	0x0081ebb0
    945c:	bl	10b9064 <set_scsi_pt_cdb@plt+0x10b6868>
    9460:	svclt	0x00280202
    9464:	addcs	lr, r1, r0, lsr #23
    9468:	svccs	0x0041ebb0
    946c:	bl	10b9074 <set_scsi_pt_cdb@plt+0x10b6878>
    9470:	svclt	0x00280202
    9474:	subcs	lr, r1, r0, lsr #23
    9478:	svccs	0x0001ebb0
    947c:	bl	10b9084 <set_scsi_pt_cdb@plt+0x10b6888>
    9480:	svclt	0x00280202
    9484:	andcs	lr, r1, r0, lsr #23
    9488:	svcne	0x00c1ebb0
    948c:	bl	10b9094 <set_scsi_pt_cdb@plt+0x10b6898>
    9490:	svclt	0x00280202
    9494:	sbcne	lr, r1, r0, lsr #23
    9498:	svcne	0x0081ebb0
    949c:	bl	10b90a4 <set_scsi_pt_cdb@plt+0x10b68a8>
    94a0:	svclt	0x00280202
    94a4:	addne	lr, r1, r0, lsr #23
    94a8:	svcne	0x0041ebb0
    94ac:	bl	10b90b4 <set_scsi_pt_cdb@plt+0x10b68b8>
    94b0:	svclt	0x00280202
    94b4:	subne	lr, r1, r0, lsr #23
    94b8:	svcne	0x0001ebb0
    94bc:	bl	10b90c4 <set_scsi_pt_cdb@plt+0x10b68c8>
    94c0:	svclt	0x00280202
    94c4:	andne	lr, r1, r0, lsr #23
    94c8:	svceq	0x00c1ebb0
    94cc:	bl	10b90d4 <set_scsi_pt_cdb@plt+0x10b68d8>
    94d0:	svclt	0x00280202
    94d4:	sbceq	lr, r1, r0, lsr #23
    94d8:	svceq	0x0081ebb0
    94dc:	bl	10b90e4 <set_scsi_pt_cdb@plt+0x10b68e8>
    94e0:	svclt	0x00280202
    94e4:	addeq	lr, r1, r0, lsr #23
    94e8:	svceq	0x0041ebb0
    94ec:	bl	10b90f4 <set_scsi_pt_cdb@plt+0x10b68f8>
    94f0:	svclt	0x00280202
    94f4:	subeq	lr, r1, r0, lsr #23
    94f8:	svceq	0x0001ebb0
    94fc:	bl	10b9104 <set_scsi_pt_cdb@plt+0x10b6908>
    9500:	svclt	0x00280202
    9504:	andeq	lr, r1, r0, lsr #23
    9508:			; <UNDEFINED> instruction: 0x47704610
    950c:	andcs	fp, r1, ip, lsl #30
    9510:	ldrbmi	r2, [r0, -r0]!
    9514:			; <UNDEFINED> instruction: 0xf281fab1
    9518:	andseq	pc, pc, #-2147483600	; 0x80000030
    951c:			; <UNDEFINED> instruction: 0xf002fa20
    9520:	tstlt	r8, r0, ror r7
    9524:	rscscc	pc, pc, pc, asr #32
    9528:	ldmdblt	lr!, {ip, sp, lr, pc}^
    952c:	rscsle	r2, r8, r0, lsl #18
    9530:	andmi	lr, r3, sp, lsr #18
    9534:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    9538:			; <UNDEFINED> instruction: 0x4006e8bd
    953c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    9540:	smlatbeq	r3, r1, fp, lr
    9544:	svclt	0x00004770
    9548:			; <UNDEFINED> instruction: 0xf0002900
    954c:	b	fe029a4c <set_scsi_pt_cdb@plt+0xfe027250>
    9550:	svclt	0x00480c01
    9554:	cdpne	2, 4, cr4, cr10, cr9, {2}
    9558:	tsthi	pc, r0	; <UNPREDICTABLE>
    955c:	svclt	0x00480003
    9560:	addmi	r4, fp, #805306372	; 0x30000004
    9564:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    9568:			; <UNDEFINED> instruction: 0xf0004211
    956c:	blx	fece9a00 <set_scsi_pt_cdb@plt+0xfece7204>
    9570:	blx	fec85f84 <set_scsi_pt_cdb@plt+0xfec83788>
    9574:	bl	fe845780 <set_scsi_pt_cdb@plt+0xfe842f84>
    9578:			; <UNDEFINED> instruction: 0xf1c20202
    957c:	andge	r0, r4, pc, lsl r2
    9580:	andne	lr, r2, #0, 22
    9584:	andeq	pc, r0, pc, asr #32
    9588:	svclt	0x00004697
    958c:	andhi	pc, r0, pc, lsr #7
    9590:	svcvc	0x00c1ebb3
    9594:	bl	103919c <set_scsi_pt_cdb@plt+0x10369a0>
    9598:	svclt	0x00280000
    959c:	bicvc	lr, r1, #166912	; 0x28c00
    95a0:	svcvc	0x0081ebb3
    95a4:	bl	10391ac <set_scsi_pt_cdb@plt+0x10369b0>
    95a8:	svclt	0x00280000
    95ac:	orrvc	lr, r1, #166912	; 0x28c00
    95b0:	svcvc	0x0041ebb3
    95b4:	bl	10391bc <set_scsi_pt_cdb@plt+0x10369c0>
    95b8:	svclt	0x00280000
    95bc:	movtvc	lr, #7075	; 0x1ba3
    95c0:	svcvc	0x0001ebb3
    95c4:	bl	10391cc <set_scsi_pt_cdb@plt+0x10369d0>
    95c8:	svclt	0x00280000
    95cc:	movwvc	lr, #7075	; 0x1ba3
    95d0:	svcvs	0x00c1ebb3
    95d4:	bl	10391dc <set_scsi_pt_cdb@plt+0x10369e0>
    95d8:	svclt	0x00280000
    95dc:	bicvs	lr, r1, #166912	; 0x28c00
    95e0:	svcvs	0x0081ebb3
    95e4:	bl	10391ec <set_scsi_pt_cdb@plt+0x10369f0>
    95e8:	svclt	0x00280000
    95ec:	orrvs	lr, r1, #166912	; 0x28c00
    95f0:	svcvs	0x0041ebb3
    95f4:	bl	10391fc <set_scsi_pt_cdb@plt+0x1036a00>
    95f8:	svclt	0x00280000
    95fc:	movtvs	lr, #7075	; 0x1ba3
    9600:	svcvs	0x0001ebb3
    9604:	bl	103920c <set_scsi_pt_cdb@plt+0x1036a10>
    9608:	svclt	0x00280000
    960c:	movwvs	lr, #7075	; 0x1ba3
    9610:	svcpl	0x00c1ebb3
    9614:	bl	103921c <set_scsi_pt_cdb@plt+0x1036a20>
    9618:	svclt	0x00280000
    961c:	bicpl	lr, r1, #166912	; 0x28c00
    9620:	svcpl	0x0081ebb3
    9624:	bl	103922c <set_scsi_pt_cdb@plt+0x1036a30>
    9628:	svclt	0x00280000
    962c:	orrpl	lr, r1, #166912	; 0x28c00
    9630:	svcpl	0x0041ebb3
    9634:	bl	103923c <set_scsi_pt_cdb@plt+0x1036a40>
    9638:	svclt	0x00280000
    963c:	movtpl	lr, #7075	; 0x1ba3
    9640:	svcpl	0x0001ebb3
    9644:	bl	103924c <set_scsi_pt_cdb@plt+0x1036a50>
    9648:	svclt	0x00280000
    964c:	movwpl	lr, #7075	; 0x1ba3
    9650:	svcmi	0x00c1ebb3
    9654:	bl	103925c <set_scsi_pt_cdb@plt+0x1036a60>
    9658:	svclt	0x00280000
    965c:	bicmi	lr, r1, #166912	; 0x28c00
    9660:	svcmi	0x0081ebb3
    9664:	bl	103926c <set_scsi_pt_cdb@plt+0x1036a70>
    9668:	svclt	0x00280000
    966c:	orrmi	lr, r1, #166912	; 0x28c00
    9670:	svcmi	0x0041ebb3
    9674:	bl	103927c <set_scsi_pt_cdb@plt+0x1036a80>
    9678:	svclt	0x00280000
    967c:	movtmi	lr, #7075	; 0x1ba3
    9680:	svcmi	0x0001ebb3
    9684:	bl	103928c <set_scsi_pt_cdb@plt+0x1036a90>
    9688:	svclt	0x00280000
    968c:	movwmi	lr, #7075	; 0x1ba3
    9690:	svccc	0x00c1ebb3
    9694:	bl	103929c <set_scsi_pt_cdb@plt+0x1036aa0>
    9698:	svclt	0x00280000
    969c:	biccc	lr, r1, #166912	; 0x28c00
    96a0:	svccc	0x0081ebb3
    96a4:	bl	10392ac <set_scsi_pt_cdb@plt+0x1036ab0>
    96a8:	svclt	0x00280000
    96ac:	orrcc	lr, r1, #166912	; 0x28c00
    96b0:	svccc	0x0041ebb3
    96b4:	bl	10392bc <set_scsi_pt_cdb@plt+0x1036ac0>
    96b8:	svclt	0x00280000
    96bc:	movtcc	lr, #7075	; 0x1ba3
    96c0:	svccc	0x0001ebb3
    96c4:	bl	10392cc <set_scsi_pt_cdb@plt+0x1036ad0>
    96c8:	svclt	0x00280000
    96cc:	movwcc	lr, #7075	; 0x1ba3
    96d0:	svccs	0x00c1ebb3
    96d4:	bl	10392dc <set_scsi_pt_cdb@plt+0x1036ae0>
    96d8:	svclt	0x00280000
    96dc:	biccs	lr, r1, #166912	; 0x28c00
    96e0:	svccs	0x0081ebb3
    96e4:	bl	10392ec <set_scsi_pt_cdb@plt+0x1036af0>
    96e8:	svclt	0x00280000
    96ec:	orrcs	lr, r1, #166912	; 0x28c00
    96f0:	svccs	0x0041ebb3
    96f4:	bl	10392fc <set_scsi_pt_cdb@plt+0x1036b00>
    96f8:	svclt	0x00280000
    96fc:	movtcs	lr, #7075	; 0x1ba3
    9700:	svccs	0x0001ebb3
    9704:	bl	103930c <set_scsi_pt_cdb@plt+0x1036b10>
    9708:	svclt	0x00280000
    970c:	movwcs	lr, #7075	; 0x1ba3
    9710:	svcne	0x00c1ebb3
    9714:	bl	103931c <set_scsi_pt_cdb@plt+0x1036b20>
    9718:	svclt	0x00280000
    971c:	bicne	lr, r1, #166912	; 0x28c00
    9720:	svcne	0x0081ebb3
    9724:	bl	103932c <set_scsi_pt_cdb@plt+0x1036b30>
    9728:	svclt	0x00280000
    972c:	orrne	lr, r1, #166912	; 0x28c00
    9730:	svcne	0x0041ebb3
    9734:	bl	103933c <set_scsi_pt_cdb@plt+0x1036b40>
    9738:	svclt	0x00280000
    973c:	movtne	lr, #7075	; 0x1ba3
    9740:	svcne	0x0001ebb3
    9744:	bl	103934c <set_scsi_pt_cdb@plt+0x1036b50>
    9748:	svclt	0x00280000
    974c:	movwne	lr, #7075	; 0x1ba3
    9750:	svceq	0x00c1ebb3
    9754:	bl	103935c <set_scsi_pt_cdb@plt+0x1036b60>
    9758:	svclt	0x00280000
    975c:	biceq	lr, r1, #166912	; 0x28c00
    9760:	svceq	0x0081ebb3
    9764:	bl	103936c <set_scsi_pt_cdb@plt+0x1036b70>
    9768:	svclt	0x00280000
    976c:	orreq	lr, r1, #166912	; 0x28c00
    9770:	svceq	0x0041ebb3
    9774:	bl	103937c <set_scsi_pt_cdb@plt+0x1036b80>
    9778:	svclt	0x00280000
    977c:	movteq	lr, #7075	; 0x1ba3
    9780:	svceq	0x0001ebb3
    9784:	bl	103938c <set_scsi_pt_cdb@plt+0x1036b90>
    9788:	svclt	0x00280000
    978c:	movweq	lr, #7075	; 0x1ba3
    9790:	svceq	0x0000f1bc
    9794:	submi	fp, r0, #72, 30	; 0x120
    9798:	b	fe71b560 <set_scsi_pt_cdb@plt+0xfe718d64>
    979c:	svclt	0x00480f00
    97a0:	ldrbmi	r4, [r0, -r0, asr #4]!
    97a4:	andcs	fp, r0, r8, lsr pc
    97a8:	b	13f93c0 <set_scsi_pt_cdb@plt+0x13f6bc4>
    97ac:			; <UNDEFINED> instruction: 0xf04070ec
    97b0:	ldrbmi	r0, [r0, -r1]!
    97b4:			; <UNDEFINED> instruction: 0xf281fab1
    97b8:	andseq	pc, pc, #-2147483600	; 0x80000030
    97bc:	svceq	0x0000f1bc
    97c0:			; <UNDEFINED> instruction: 0xf002fa23
    97c4:	submi	fp, r0, #72, 30	; 0x120
    97c8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    97cc:			; <UNDEFINED> instruction: 0xf06fbfc8
    97d0:	svclt	0x00b84000
    97d4:	andmi	pc, r0, pc, asr #32
    97d8:	stmdalt	r6!, {ip, sp, lr, pc}
    97dc:	rscsle	r2, r4, r0, lsl #18
    97e0:	andmi	lr, r3, sp, lsr #18
    97e4:	mrc2	7, 5, pc, cr3, cr15, {7}
    97e8:			; <UNDEFINED> instruction: 0x4006e8bd
    97ec:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    97f0:	smlatbeq	r3, r1, fp, lr
    97f4:	svclt	0x00004770
    97f8:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    97fc:	svclt	0x00082900
    9800:	svclt	0x001c2800
    9804:	mvnscc	pc, pc, asr #32
    9808:	rscscc	pc, pc, pc, asr #32
    980c:	stmdalt	ip, {ip, sp, lr, pc}
    9810:	stfeqd	f7, [r8], {173}	; 0xad
    9814:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    9818:			; <UNDEFINED> instruction: 0xf80cf000
    981c:	ldrd	pc, [r4], -sp
    9820:	movwcs	lr, #10717	; 0x29dd
    9824:	ldrbmi	fp, [r0, -r4]!
    9828:			; <UNDEFINED> instruction: 0xf04fb502
    982c:			; <UNDEFINED> instruction: 0xf7f80008
    9830:	stclt	14, cr14, [r2, #-168]	; 0xffffff58
    9834:	svclt	0x00084299
    9838:	push	{r4, r7, r9, lr}
    983c:			; <UNDEFINED> instruction: 0x46044ff0
    9840:	andcs	fp, r0, r8, lsr pc
    9844:			; <UNDEFINED> instruction: 0xf8dd460d
    9848:	svclt	0x0038c024
    984c:	cmnle	fp, #1048576	; 0x100000
    9850:			; <UNDEFINED> instruction: 0x46994690
    9854:			; <UNDEFINED> instruction: 0xf283fab3
    9858:	rsbsle	r2, r0, r0, lsl #22
    985c:			; <UNDEFINED> instruction: 0xf385fab5
    9860:	rsble	r2, r8, r0, lsl #26
    9864:			; <UNDEFINED> instruction: 0xf1a21ad2
    9868:	blx	24d0f0 <set_scsi_pt_cdb@plt+0x24a8f4>
    986c:	blx	24847c <set_scsi_pt_cdb@plt+0x245c80>
    9870:			; <UNDEFINED> instruction: 0xf1c2f30e
    9874:	b	12cb4fc <set_scsi_pt_cdb@plt+0x12c8d00>
    9878:	blx	a0c48c <set_scsi_pt_cdb@plt+0xa09c90>
    987c:	b	13064a0 <set_scsi_pt_cdb@plt+0x1303ca4>
    9880:	blx	20c494 <set_scsi_pt_cdb@plt+0x209c98>
    9884:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    9888:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    988c:	andcs	fp, r0, ip, lsr pc
    9890:	movwle	r4, #42497	; 0xa601
    9894:	bl	fed118a0 <set_scsi_pt_cdb@plt+0xfed0f0a4>
    9898:	blx	a8c8 <set_scsi_pt_cdb@plt+0x80cc>
    989c:	blx	845cdc <set_scsi_pt_cdb@plt+0x8434e0>
    98a0:	bl	19864c4 <set_scsi_pt_cdb@plt+0x1983cc8>
    98a4:	tstmi	r9, #46137344	; 0x2c00000
    98a8:	bcs	19af0 <set_scsi_pt_cdb@plt+0x172f4>
    98ac:	b	13fd9a4 <set_scsi_pt_cdb@plt+0x13fb1a8>
    98b0:	b	13cba20 <set_scsi_pt_cdb@plt+0x13c9224>
    98b4:	b	120be28 <set_scsi_pt_cdb@plt+0x120962c>
    98b8:	ldrmi	r7, [r6], -fp, asr #17
    98bc:	bl	fed418f0 <set_scsi_pt_cdb@plt+0xfed3f0f4>
    98c0:	bl	194a4e8 <set_scsi_pt_cdb@plt+0x1947cec>
    98c4:	ldmne	fp, {r0, r3, r9, fp}^
    98c8:	beq	2c45f8 <set_scsi_pt_cdb@plt+0x2c1dfc>
    98cc:			; <UNDEFINED> instruction: 0xf14a1c5c
    98d0:	cfsh32cc	mvfx0, mvfx1, #0
    98d4:	strbmi	sp, [sp, #-7]
    98d8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    98dc:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    98e0:	adfccsz	f4, f1, #5.0
    98e4:	blx	17e0c8 <set_scsi_pt_cdb@plt+0x17b8cc>
    98e8:	blx	94750c <set_scsi_pt_cdb@plt+0x944d10>
    98ec:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    98f0:	vseleq.f32	s30, s28, s11
    98f4:	blx	94fcfc <set_scsi_pt_cdb@plt+0x94d500>
    98f8:	b	1107908 <set_scsi_pt_cdb@plt+0x110510c>
    98fc:			; <UNDEFINED> instruction: 0xf1a2040e
    9900:			; <UNDEFINED> instruction: 0xf1c20720
    9904:	blx	20b18c <set_scsi_pt_cdb@plt+0x208990>
    9908:	blx	146518 <set_scsi_pt_cdb@plt+0x143d1c>
    990c:	blx	147530 <set_scsi_pt_cdb@plt+0x144d34>
    9910:	b	1106120 <set_scsi_pt_cdb@plt+0x1103924>
    9914:	blx	90a538 <set_scsi_pt_cdb@plt+0x907d3c>
    9918:	bl	1187138 <set_scsi_pt_cdb@plt+0x118493c>
    991c:	teqmi	r3, #1073741824	; 0x40000000
    9920:	strbmi	r1, [r5], -r0, lsl #21
    9924:	tsteq	r3, r1, ror #22
    9928:	svceq	0x0000f1bc
    992c:	stmib	ip, {r0, ip, lr, pc}^
    9930:	pop	{r8, sl, lr}
    9934:	blx	fed2d8fc <set_scsi_pt_cdb@plt+0xfed2b100>
    9938:	msrcc	CPSR_, #132, 6	; 0x10000002
    993c:	blx	fee4378c <set_scsi_pt_cdb@plt+0xfee40f90>
    9940:	blx	fed86368 <set_scsi_pt_cdb@plt+0xfed83b6c>
    9944:	eorcc	pc, r0, #335544322	; 0x14000002
    9948:	orrle	r2, fp, r0, lsl #26
    994c:	svclt	0x0000e7f3
    9950:	mvnsmi	lr, #737280	; 0xb4000
    9954:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    9958:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    995c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    9960:	stc	7, cr15, [r0, #992]	; 0x3e0
    9964:	blne	1d9ab60 <set_scsi_pt_cdb@plt+0x1d98364>
    9968:	strhle	r1, [sl], -r6
    996c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    9970:	svccc	0x0004f855
    9974:	strbmi	r3, [sl], -r1, lsl #8
    9978:	ldrtmi	r4, [r8], -r1, asr #12
    997c:	adcmi	r4, r6, #152, 14	; 0x2600000
    9980:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    9984:	svclt	0x000083f8
    9988:	andeq	sl, r1, lr, lsl #3
    998c:	andeq	sl, r1, r4, lsl #3
    9990:	svclt	0x00004770

Disassembly of section .fini:

00009994 <.fini>:
    9994:	push	{r3, lr}
    9998:	pop	{r3, pc}
