# AND Gate in VHDL & Verilog