
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 2842.75

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vs2.internal_data[5]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    1.12    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.03    0.01 1000.01 v input30/A (BUFx6f_ASAP7_75t_R)
     1    8.76   11.09   12.96 1012.97 v input30/Y (BUFx6f_ASAP7_75t_R)
                                         net30 (net)
                 11.09    0.14 1013.11 v _282_/A (CKINVDCx20_ASAP7_75t_R)
    44   46.20   23.76   13.04 1026.14 ^ _282_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _044_ (net)
                 23.77    0.38 1026.52 ^ stage_vs2.internal_data[5]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1026.52   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_vs2.internal_data[5]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         14.23   14.23   library removal time
                                 14.23   data required time
-----------------------------------------------------------------------------
                                 14.23   data required time
                               -1026.52   data arrival time
-----------------------------------------------------------------------------
                               1012.29   slack (MET)


Startpoint: stage_is_add.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_add.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     2    1.70   19.99   39.98   39.98 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _038_ (net)
                 20.00    0.03   40.02 ^ _356_/A1 (OAI21x1_ASAP7_75t_R)
     1    0.61    5.88    7.26   47.27 v _356_/Y (OAI21x1_ASAP7_75t_R)
                                         _050_ (net)
                  5.88    0.01   47.28 v stage_is_add.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 47.28   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          9.31    9.31   library hold time
                                  9.31   data required time
-----------------------------------------------------------------------------
                                  9.31   data required time
                                -47.28   data arrival time
-----------------------------------------------------------------------------
                                 37.97   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_is_xor.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    1.40    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.04    0.01 1000.01 v input30/A (BUFx6f_ASAP7_75t_R)
     1   13.31   15.03   14.99 1015.01 v input30/Y (BUFx6f_ASAP7_75t_R)
                                         net30 (net)
                 15.03    0.21 1015.21 v _282_/A (CKINVDCx20_ASAP7_75t_R)
    44   57.34   29.48   15.87 1031.09 ^ _282_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _044_ (net)
                 33.25    5.56 1036.64 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1036.64   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         -1.34 4998.66   library recovery time
                               4998.66   data required time
-----------------------------------------------------------------------------
                               4998.66   data required time
                               -1036.64   data arrival time
-----------------------------------------------------------------------------
                               3962.02   slack (MET)


Startpoint: instruction_id[1] (input port clocked by clk)
Endpoint: int_rf_wr_en_id (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    0.70    0.00    0.00 1000.00 ^ instruction_id[1] (in)
                                         instruction_id[1] (net)
                  0.03    0.01 1000.01 ^ input11/A (BUFx2_ASAP7_75t_R)
     1    1.13    6.57   10.80 1010.81 ^ input11/Y (BUFx2_ASAP7_75t_R)
                                         net11 (net)
                  6.57    0.01 1010.82 ^ _268_/A (NAND2x1_ASAP7_75t_R)
     1    0.60    6.41    6.47 1017.29 v _268_/Y (NAND2x1_ASAP7_75t_R)
                                         _096_ (net)
                  6.41    0.01 1017.30 v _269_/E (OR5x2_ASAP7_75t_R)
    11   10.37   45.88   65.22 1082.52 v _269_/Y (OR5x2_ASAP7_75t_R)
                                         _097_ (net)
                 45.90    0.84 1083.36 v _275_/A (OR2x2_ASAP7_75t_R)
     2    1.28    9.42   28.22 1111.58 v _275_/Y (OR2x2_ASAP7_75t_R)
                                         _103_ (net)
                  9.42    0.01 1111.59 v _280_/B (OR3x1_ASAP7_75t_R)
     2    1.47   13.92   26.73 1138.32 v _280_/Y (OR3x1_ASAP7_75t_R)
                                         _108_ (net)
                 13.92    0.03 1138.35 v _281_/A (INVx1_ASAP7_75t_R)
     1    0.65    8.04    7.19 1145.54 ^ _281_/Y (INVx1_ASAP7_75t_R)
                                         net37 (net)
                  8.04    0.01 1145.55 ^ output37/A (BUFx2_ASAP7_75t_R)
     1    0.15    3.98   11.70 1157.25 ^ output37/Y (BUFx2_ASAP7_75t_R)
                                         int_rf_wr_en_id (net)
                  3.98    0.00 1157.25 ^ int_rf_wr_en_id (out)
                               1157.25   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1157.25   data arrival time
-----------------------------------------------------------------------------
                               2842.75   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_is_xor.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    1.40    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.04    0.01 1000.01 v input30/A (BUFx6f_ASAP7_75t_R)
     1   13.31   15.03   14.99 1015.01 v input30/Y (BUFx6f_ASAP7_75t_R)
                                         net30 (net)
                 15.03    0.21 1015.21 v _282_/A (CKINVDCx20_ASAP7_75t_R)
    44   57.34   29.48   15.87 1031.09 ^ _282_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _044_ (net)
                 33.25    5.56 1036.64 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1036.64   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                               5000.00 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         -1.34 4998.66   library recovery time
                               4998.66   data required time
-----------------------------------------------------------------------------
                               4998.66   data required time
                               -1036.64   data arrival time
-----------------------------------------------------------------------------
                               3962.02   slack (MET)


Startpoint: instruction_id[1] (input port clocked by clk)
Endpoint: int_rf_wr_en_id (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    0.70    0.00    0.00 1000.00 ^ instruction_id[1] (in)
                                         instruction_id[1] (net)
                  0.03    0.01 1000.01 ^ input11/A (BUFx2_ASAP7_75t_R)
     1    1.13    6.57   10.80 1010.81 ^ input11/Y (BUFx2_ASAP7_75t_R)
                                         net11 (net)
                  6.57    0.01 1010.82 ^ _268_/A (NAND2x1_ASAP7_75t_R)
     1    0.60    6.41    6.47 1017.29 v _268_/Y (NAND2x1_ASAP7_75t_R)
                                         _096_ (net)
                  6.41    0.01 1017.30 v _269_/E (OR5x2_ASAP7_75t_R)
    11   10.37   45.88   65.22 1082.52 v _269_/Y (OR5x2_ASAP7_75t_R)
                                         _097_ (net)
                 45.90    0.84 1083.36 v _275_/A (OR2x2_ASAP7_75t_R)
     2    1.28    9.42   28.22 1111.58 v _275_/Y (OR2x2_ASAP7_75t_R)
                                         _103_ (net)
                  9.42    0.01 1111.59 v _280_/B (OR3x1_ASAP7_75t_R)
     2    1.47   13.92   26.73 1138.32 v _280_/Y (OR3x1_ASAP7_75t_R)
                                         _108_ (net)
                 13.92    0.03 1138.35 v _281_/A (INVx1_ASAP7_75t_R)
     1    0.65    8.04    7.19 1145.54 ^ _281_/Y (INVx1_ASAP7_75t_R)
                                         net37 (net)
                  8.04    0.01 1145.55 ^ output37/A (BUFx2_ASAP7_75t_R)
     1    0.15    3.98   11.70 1157.25 ^ output37/Y (BUFx2_ASAP7_75t_R)
                                         int_rf_wr_en_id (net)
                  3.98    0.00 1157.25 ^ int_rf_wr_en_id (out)
                               1157.25   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1157.25   data arrival time
-----------------------------------------------------------------------------
                               2842.75   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
187.62945556640625

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5863

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
21.399019241333008

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9288

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: stage_is_or.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_or.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ stage_is_or.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  77.39   77.39 v stage_is_or.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  18.15   95.54 ^ _445_/Y (OAI22x1_ASAP7_75t_R)
  14.82  110.36 ^ _446_/Y (AO21x1_ASAP7_75t_R)
   0.01  110.37 ^ stage_is_or.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         110.37   data arrival time

5000.00 5000.00   clock clk (rise edge)
   0.00 5000.00   clock network delay (ideal)
   0.00 5000.00   clock reconvergence pessimism
        5000.00 ^ stage_is_or.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
 -14.76 4985.24   library setup time
        4985.24   data required time
---------------------------------------------------------
        4985.24   data required time
        -110.37   data arrival time
---------------------------------------------------------
        4874.87   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_is_add.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_add.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  39.98   39.98 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
   7.29   47.27 v _356_/Y (OAI21x1_ASAP7_75t_R)
   0.01   47.28 v stage_is_add.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
          47.28   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ stage_is_add.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   9.31    9.31   library hold time
           9.31   data required time
---------------------------------------------------------
           9.31   data required time
         -47.28   data arrival time
---------------------------------------------------------
          37.97   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1157.2499

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
2842.7500

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
245.647029

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.15e-06   7.77e-08   4.25e-09   8.23e-06  60.3%
Combinational          2.56e-06   2.83e-06   3.33e-08   5.42e-06  39.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.07e-05   2.91e-06   3.76e-08   1.37e-05 100.0%
                          78.4%      21.3%       0.3%
