Starting Vivado...

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/iommu/Desktop/FPGA/binary_counter/work/project.tcl
# set projDir "/home/iommu/Desktop/FPGA/binary_counter/work/vivado"
# set projName "binary_counter"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "/home/iommu/Desktop/FPGA/binary_counter/work/verilog/au_top_0.v" "/home/iommu/Desktop/FPGA/binary_counter/work/verilog/reset_conditioner_1.v" "/home/iommu/Desktop/FPGA/binary_counter/work/verilog/binary_counter_2.v" "/home/iommu/Desktop/FPGA/binary_counter/work/verilog/counter_3.v" "/home/iommu/Desktop/FPGA/binary_counter/work/verilog/debounce_4.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc" "/usr/share/alchitry-labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 16
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Dec  3 10:30:47 2022] Launched synth_1...
Run output will be captured here: /home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/synth_1/runme.log
# wait_on_run synth_1
[Sat Dec  3 10:30:47 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 348895
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/iommu/Documents/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1929.895 ; gain = 371.738 ; free physical = 6407 ; free virtual = 18058
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.364; parent = 1156.585; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2883.465; parent = 1929.898; children = 953.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/au_top_0.v:1]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (0#1) [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'binary_counter_2' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/binary_counter_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter_3' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/counter_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce_4' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/debounce_4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'debounce_4' (0#1) [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/debounce_4.v:2]
WARNING: [Synth 8-7071] port 'button_state' of module 'debounce_4' is unconnected for instance 'debounce' [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/counter_3.v:6]
WARNING: [Synth 8-7023] instance 'debounce' of module 'debounce_4' has 5 connections declared, but only 4 given [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/counter_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'counter_3' (0#1) [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/counter_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'binary_counter_2' (0#1) [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/binary_counter_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (0#1) [/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.srcs/sources_1/imports/verilog/au_top_0.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1995.863 ; gain = 437.707 ; free physical = 6489 ; free virtual = 18141
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.364; parent = 1156.585; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2949.434; parent = 1995.867; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.707 ; gain = 452.551 ; free physical = 6488 ; free virtual = 18140
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.364; parent = 1156.585; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2964.277; parent = 2010.711; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2010.707 ; gain = 452.551 ; free physical = 6488 ; free virtual = 18140
Synthesis current peak Physical Memory [PSS] (MB): peak = 1366.364; parent = 1156.585; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2964.277; parent = 2010.711; children = 953.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.707 ; gain = 0.000 ; free physical = 6484 ; free virtual = 18136
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/usr/share/alchitry-labs/library/components/au.xdc]
Finished Parsing XDC File [/usr/share/alchitry-labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.488 ; gain = 0.000 ; free physical = 6305 ; free virtual = 17957
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.488 ; gain = 0.000 ; free physical = 6305 ; free virtual = 17957
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/iommu/Documents/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6435 ; free virtual = 18088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.868; parent = 1194.120; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6435 ; free virtual = 18088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.868; parent = 1194.120; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6435 ; free virtual = 18088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.868; parent = 1194.120; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6431 ; free virtual = 18085
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.868; parent = 1194.120; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6412 ; free virtual = 18069
Synthesis current peak Physical Memory [PSS] (MB): peak = 1403.868; parent = 1194.120; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6285 ; free virtual = 17942
Synthesis current peak Physical Memory [PSS] (MB): peak = 1473.118; parent = 1263.401; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6281 ; free virtual = 17938
Synthesis current peak Physical Memory [PSS] (MB): peak = 1473.860; parent = 1264.144; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6279 ; free virtual = 17936
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.009; parent = 1264.292; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6283 ; free virtual = 17940
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.126; parent = 1264.409; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6282 ; free virtual = 17940
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.142; parent = 1264.425; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6284 ; free virtual = 17941
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.157; parent = 1264.440; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6284 ; free virtual = 17941
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.235; parent = 1264.519; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6285 ; free virtual = 17942
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.235; parent = 1264.519; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6284 ; free virtual = 17942
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.251; parent = 1264.534; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     3|
|4     |LUT2   |     3|
|5     |LUT3   |     2|
|6     |LUT4   |     5|
|7     |LUT5   |     1|
|8     |LUT6   |     4|
|9     |FDRE   |    27|
|10    |IBUF   |     3|
|11    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6284 ; free virtual = 17942
Synthesis current peak Physical Memory [PSS] (MB): peak = 1474.282; parent = 1264.565; children = 209.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3079.043; parent = 2125.477; children = 953.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2157.488 ; gain = 452.551 ; free physical = 6341 ; free virtual = 17998
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2157.488 ; gain = 599.332 ; free physical = 6341 ; free virtual = 17998
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.488 ; gain = 0.000 ; free physical = 6327 ; free virtual = 17984
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.488 ; gain = 0.000 ; free physical = 6406 ; free virtual = 18063
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 63204019
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2157.488 ; gain = 843.746 ; free physical = 6613 ; free virtual = 18270
INFO: [Common 17-1381] The checkpoint '/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 10:31:20 2022...
[Sat Dec  3 10:31:31 2022] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1313.031 ; gain = 0.000 ; free physical = 7642 ; free virtual = 19293
# launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Dec  3 10:31:31 2022] Launched impl_1...
Run output will be captured here: /home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/runme.log
# wait_on_run impl_1
[Sat Dec  3 10:31:31 2022] Waiting for impl_1 to finish...

*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1560.844 ; gain = 0.000 ; free physical = 6887 ; free virtual = 18539
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/iommu/Desktop/FPGA/binary_counter/work/constraint/alchitry.xdc]
Parsing XDC File [/usr/share/alchitry-labs/library/components/au.xdc]
Finished Parsing XDC File [/usr/share/alchitry-labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1718.340 ; gain = 0.000 ; free physical = 6766 ; free virtual = 18416
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1806.152 ; gain = 83.844 ; free physical = 6741 ; free virtual = 18392

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1893c3100

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2229.012 ; gain = 422.859 ; free physical = 6331 ; free virtual = 17981

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1893c3100

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2508.902 ; gain = 0.000 ; free physical = 6109 ; free virtual = 17759
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1893c3100

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2508.902 ; gain = 0.000 ; free physical = 6109 ; free virtual = 17759
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20a6d68b7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2508.902 ; gain = 0.000 ; free physical = 6109 ; free virtual = 17759
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20a6d68b7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2540.918 ; gain = 32.016 ; free physical = 6109 ; free virtual = 17759
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20a6d68b7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2540.918 ; gain = 32.016 ; free physical = 6109 ; free virtual = 17759
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20a6d68b7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2540.918 ; gain = 32.016 ; free physical = 6109 ; free virtual = 17759
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.918 ; gain = 0.000 ; free physical = 6109 ; free virtual = 17759
Ending Logic Optimization Task | Checksum: 18426d04e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2540.918 ; gain = 32.016 ; free physical = 6109 ; free virtual = 17759

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18426d04e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.918 ; gain = 0.000 ; free physical = 6108 ; free virtual = 17758

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18426d04e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.918 ; gain = 0.000 ; free physical = 6108 ; free virtual = 17758

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.918 ; gain = 0.000 ; free physical = 6108 ; free virtual = 17758
Ending Netlist Obfuscation Task | Checksum: 18426d04e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.918 ; gain = 0.000 ; free physical = 6108 ; free virtual = 17758
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2540.918 ; gain = 818.609 ; free physical = 6108 ; free virtual = 17758
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2564.930 ; gain = 16.008 ; free physical = 6104 ; free virtual = 17754
INFO: [Common 17-1381] The checkpoint '/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/iommu/Documents/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6076 ; free virtual = 17726
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ccecbbb2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6076 ; free virtual = 17726
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6076 ; free virtual = 17726

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a21196cf

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6072 ; free virtual = 17722

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 103cf5628

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6080 ; free virtual = 17731

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 103cf5628

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6080 ; free virtual = 17731
Phase 1 Placer Initialization | Checksum: 103cf5628

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6080 ; free virtual = 17731

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1293cbc66

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6069 ; free virtual = 17719

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11f8ee099

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6068 ; free virtual = 17718

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11f8ee099

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6068 ; free virtual = 17718

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 11b47fdd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6043 ; free virtual = 17693

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6069 ; free virtual = 17719

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 11b47fdd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6069 ; free virtual = 17719
Phase 2.4 Global Placement Core | Checksum: 159769655

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6069 ; free virtual = 17720
Phase 2 Global Placement | Checksum: 159769655

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6069 ; free virtual = 17720

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1543cc439

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6069 ; free virtual = 17719

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c0456f2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6068 ; free virtual = 17719

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 186143ff1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6068 ; free virtual = 17719

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1429fb85b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6068 ; free virtual = 17719

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a9f3eedf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6074 ; free virtual = 17725

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 153a3d38c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6074 ; free virtual = 17725

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 110304bf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6074 ; free virtual = 17725
Phase 3 Detail Placement | Checksum: 110304bf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6074 ; free virtual = 17725

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e69b54f2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.787 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1699164f2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6070 ; free virtual = 17720
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 10f90d436

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6070 ; free virtual = 17720
Phase 4.1.1.1 BUFG Insertion | Checksum: e69b54f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6070 ; free virtual = 17720

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.787. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e3d46f2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6070 ; free virtual = 17720

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6070 ; free virtual = 17720
Phase 4.1 Post Commit Optimization | Checksum: e3d46f2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6070 ; free virtual = 17720

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e3d46f2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6070 ; free virtual = 17720

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e3d46f2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6070 ; free virtual = 17720
Phase 4.3 Placer Reporting | Checksum: e3d46f2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6070 ; free virtual = 17720

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6070 ; free virtual = 17720

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6070 ; free virtual = 17720
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1616c0840

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6070 ; free virtual = 17720
Ending Placer Task | Checksum: d5ee58af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6070 ; free virtual = 17720
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6082 ; free virtual = 17732
INFO: [Common 17-1381] The checkpoint '/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6086 ; free virtual = 17737
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6098 ; free virtual = 17749
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6082 ; free virtual = 17732
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2636.965 ; gain = 0.000 ; free physical = 6073 ; free virtual = 17724
INFO: [Common 17-1381] The checkpoint '/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3444049c ConstDB: 0 ShapeSum: a1aa5413 RouteDB: 0
Post Restoration Checksum: NetGraph: 6a7a6849 NumContArr: 7b66901f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e5e0f868

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.516 ; gain = 9.551 ; free physical = 5927 ; free virtual = 17578

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e5e0f868

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.516 ; gain = 40.551 ; free physical = 5889 ; free virtual = 17540

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e5e0f868

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.516 ; gain = 40.551 ; free physical = 5889 ; free virtual = 17540
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 180567b2c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2686.516 ; gain = 49.551 ; free physical = 5881 ; free virtual = 17532
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.753  | TNS=0.000  | WHS=-0.073 | THS=-0.346 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 39
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 39
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d1b2bcb2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2690.516 ; gain = 53.551 ; free physical = 5880 ; free virtual = 17531

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d1b2bcb2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2690.516 ; gain = 53.551 ; free physical = 5880 ; free virtual = 17531
Phase 3 Initial Routing | Checksum: 122f28e33

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.516 ; gain = 53.551 ; free physical = 5880 ; free virtual = 17531

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.546  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 119866528

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.516 ; gain = 53.551 ; free physical = 5879 ; free virtual = 17530
Phase 4 Rip-up And Reroute | Checksum: 119866528

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.516 ; gain = 53.551 ; free physical = 5879 ; free virtual = 17530

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11534ec17

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.516 ; gain = 53.551 ; free physical = 5879 ; free virtual = 17530
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.639  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 11534ec17

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.516 ; gain = 53.551 ; free physical = 5879 ; free virtual = 17530

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11534ec17

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.516 ; gain = 53.551 ; free physical = 5879 ; free virtual = 17530
Phase 5 Delay and Skew Optimization | Checksum: 11534ec17

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.516 ; gain = 53.551 ; free physical = 5879 ; free virtual = 17530

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bdf471a2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.516 ; gain = 53.551 ; free physical = 5879 ; free virtual = 17530
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.639  | TNS=0.000  | WHS=0.211  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 100fe4b58

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.516 ; gain = 53.551 ; free physical = 5879 ; free virtual = 17530
Phase 6 Post Hold Fix | Checksum: 100fe4b58

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.516 ; gain = 53.551 ; free physical = 5879 ; free virtual = 17530

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0080523 %
  Global Horizontal Routing Utilization  = 0.00702759 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1044e7fa2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.516 ; gain = 53.551 ; free physical = 5879 ; free virtual = 17530

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1044e7fa2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2690.516 ; gain = 53.551 ; free physical = 5879 ; free virtual = 17530

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13331a396

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2706.523 ; gain = 69.559 ; free physical = 5880 ; free virtual = 17531

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.639  | TNS=0.000  | WHS=0.211  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13331a396

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2706.523 ; gain = 69.559 ; free physical = 5880 ; free virtual = 17531
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2706.523 ; gain = 69.559 ; free physical = 5916 ; free virtual = 17567

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2706.523 ; gain = 69.559 ; free physical = 5916 ; free virtual = 17567
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2709.492 ; gain = 2.969 ; free physical = 5914 ; free virtual = 17565
INFO: [Common 17-1381] The checkpoint '/home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/iommu/Desktop/FPGA/binary_counter/work/vivado/binary_counter/binary_counter.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15710464 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 3042.590 ; gain = 224.293 ; free physical = 5864 ; free virtual = 17515
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 10:32:27 2022...
[Sat Dec  3 10:32:33 2022] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1313.031 ; gain = 0.000 ; free physical = 7606 ; free virtual = 19257
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 10:32:33 2022...
Vivado exited.

Finished building project.
