{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699958879983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699958879999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 11:47:59 2023 " "Processing started: Tue Nov 14 11:47:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699958879999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958879999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958879999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699958881178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699958881178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagen_lcd_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file imagen_lcd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGEN_LCD_tb " "Found entity 1: IMAGEN_LCD_tb" {  } { { "IMAGEN_LCD_tb.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958894814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958894814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_SYNC " "Found entity 1: LCD_SYNC" {  } { { "LCD_SYNC.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/LCD_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958894830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958894830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contnb.v 1 1 " "Found 1 design units, including 1 entities, in source file contnb.v" { { "Info" "ISGN_ENTITY_NAME" "1 contNb " "Found entity 1: contNb" {  } { { "contNb.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/contNb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958894845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958894845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ltm " "Found entity 1: pll_ltm" {  } { { "pll_ltm.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/pll_ltm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958894861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958894861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_sync_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_sync_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_SYNC_tb " "Found entity 1: LCD_SYNC_tb" {  } { { "LCD_SYNC_tb.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/LCD_SYNC_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958894861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958894861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barras_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file barras_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 barras_rgb " "Found entity 1: barras_rgb" {  } { { "barras_rgb.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/barras_rgb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958894877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958894877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barras_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file barras_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 barras_lcd " "Found entity 1: barras_lcd" {  } { { "barras_lcd.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/barras_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958894892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958894892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barras_lcd_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file barras_lcd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 barras_lcd_tb " "Found entity 1: barras_lcd_tb" {  } { { "barras_lcd_tb.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/barras_lcd_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958894908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958894908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "direccionamiento.v 1 1 " "Found 1 design units, including 1 entities, in source file direccionamiento.v" { { "Info" "ISGN_ENTITY_NAME" "1 Direccionamiento " "Found entity 1: Direccionamiento" {  } { { "Direccionamiento.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/Direccionamiento.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958894908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958894908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_image.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_image " "Found entity 1: ROM_image" {  } { { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958894924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958894924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagen_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file imagen_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGEN_LCD " "Found entity 1: IMAGEN_LCD" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958894939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958894939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datos_a_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file datos_a_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datos_a_rgb " "Found entity 1: datos_a_rgb" {  } { { "datos_a_rgb.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/datos_a_rgb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958894955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958894955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COLUMNA IMAGEN_LCD.v(11) " "Verilog HDL Implicit Net warning at IMAGEN_LCD.v(11): created implicit net for \"COLUMNA\"" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958894970 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FILA IMAGEN_LCD.v(11) " "Verilog HDL Implicit Net warning at IMAGEN_LCD.v(11): created implicit net for \"FILA\"" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958894970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IMAGEN_LCD " "Elaborating entity \"IMAGEN_LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699958895142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_SYNC LCD_SYNC:lcd_sync_module " "Elaborating entity \"LCD_SYNC\" for hierarchy \"LCD_SYNC:lcd_sync_module\"" {  } { { "IMAGEN_LCD.v" "lcd_sync_module" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958895142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ltm LCD_SYNC:lcd_sync_module\|pll_ltm:pll_timer " "Elaborating entity \"pll_ltm\" for hierarchy \"LCD_SYNC:lcd_sync_module\|pll_ltm:pll_timer\"" {  } { { "LCD_SYNC.v" "pll_timer" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/LCD_SYNC.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958895158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll LCD_SYNC:lcd_sync_module\|pll_ltm:pll_timer\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"LCD_SYNC:lcd_sync_module\|pll_ltm:pll_timer\|altpll:altpll_component\"" {  } { { "pll_ltm.v" "altpll_component" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/pll_ltm.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958895253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_SYNC:lcd_sync_module\|pll_ltm:pll_timer\|altpll:altpll_component " "Elaborated megafunction instantiation \"LCD_SYNC:lcd_sync_module\|pll_ltm:pll_timer\|altpll:altpll_component\"" {  } { { "pll_ltm.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/pll_ltm.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958895253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_SYNC:lcd_sync_module\|pll_ltm:pll_timer\|altpll:altpll_component " "Instantiated megafunction \"LCD_SYNC:lcd_sync_module\|pll_ltm:pll_timer\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_ltm " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_ltm\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895253 ""}  } { { "pll_ltm.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/pll_ltm.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699958895253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_ltm_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_ltm_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ltm_altpll " "Found entity 1: pll_ltm_altpll" {  } { { "db/pll_ltm_altpll.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/pll_ltm_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958895346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958895346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ltm_altpll LCD_SYNC:lcd_sync_module\|pll_ltm:pll_timer\|altpll:altpll_component\|pll_ltm_altpll:auto_generated " "Elaborating entity \"pll_ltm_altpll\" for hierarchy \"LCD_SYNC:lcd_sync_module\|pll_ltm:pll_timer\|altpll:altpll_component\|pll_ltm_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958895346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contNb LCD_SYNC:lcd_sync_module\|contNb:counterH " "Elaborating entity \"contNb\" for hierarchy \"LCD_SYNC:lcd_sync_module\|contNb:counterH\"" {  } { { "LCD_SYNC.v" "counterH" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/LCD_SYNC.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958895362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 contNb.v(30) " "Verilog HDL assignment warning at contNb.v(30): truncated value with size 32 to match size of target (11)" {  } { { "contNb.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/contNb.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699958895362 "|IMAGEN_LCD|LCD_SYNC:lcd_sync_module|contNb:counterH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 contNb.v(32) " "Verilog HDL assignment warning at contNb.v(32): truncated value with size 32 to match size of target (11)" {  } { { "contNb.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/contNb.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699958895362 "|IMAGEN_LCD|LCD_SYNC:lcd_sync_module|contNb:counterH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contNb LCD_SYNC:lcd_sync_module\|contNb:counterV " "Elaborating entity \"contNb\" for hierarchy \"LCD_SYNC:lcd_sync_module\|contNb:counterV\"" {  } { { "LCD_SYNC.v" "counterV" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/LCD_SYNC.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958895362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 contNb.v(30) " "Verilog HDL assignment warning at contNb.v(30): truncated value with size 32 to match size of target (10)" {  } { { "contNb.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/contNb.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699958895362 "|IMAGEN_LCD|LCD_SYNC:lcd_sync_module|contNb:counterV"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 contNb.v(32) " "Verilog HDL assignment warning at contNb.v(32): truncated value with size 32 to match size of target (10)" {  } { { "contNb.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/contNb.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699958895362 "|IMAGEN_LCD|LCD_SYNC:lcd_sync_module|contNb:counterV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Direccionamiento Direccionamiento:Dir_module " "Elaborating entity \"Direccionamiento\" for hierarchy \"Direccionamiento:Dir_module\"" {  } { { "IMAGEN_LCD.v" "Dir_module" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958895378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Direccionamiento.v(13) " "Verilog HDL assignment warning at Direccionamiento.v(13): truncated value with size 32 to match size of target (9)" {  } { { "Direccionamiento.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/Direccionamiento.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699958895378 "|IMAGEN_LCD|Direccionamiento:Dir_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Direccionamiento.v(14) " "Verilog HDL assignment warning at Direccionamiento.v(14): truncated value with size 32 to match size of target (10)" {  } { { "Direccionamiento.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/Direccionamiento.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699958895378 "|IMAGEN_LCD|Direccionamiento:Dir_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Direccionamiento.v(19) " "Verilog HDL assignment warning at Direccionamiento.v(19): truncated value with size 32 to match size of target (8)" {  } { { "Direccionamiento.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/Direccionamiento.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699958895378 "|IMAGEN_LCD|Direccionamiento:Dir_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Direccionamiento.v(20) " "Verilog HDL assignment warning at Direccionamiento.v(20): truncated value with size 32 to match size of target (9)" {  } { { "Direccionamiento.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/Direccionamiento.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699958895378 "|IMAGEN_LCD|Direccionamiento:Dir_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_image ROM_image:ROM_image_inst " "Elaborating entity \"ROM_image\" for hierarchy \"ROM_image:ROM_image_inst\"" {  } { { "IMAGEN_LCD.v" "ROM_image_inst" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958895393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_image:ROM_image_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_image.v" "altsyncram_component" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958895550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958895550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../imagen_rgb16_xy.hex " "Parameter \"init_file\" = \"../imagen_rgb16_xy.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 96000 " "Parameter \"numwords_a\" = \"96000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699958895550 ""}  } { { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699958895550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b3b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b3b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b3b1 " "Found entity 1: altsyncram_b3b1" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958895659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958895659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b3b1 ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated " "Elaborating entity \"altsyncram_b3b1\" for hierarchy \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958895659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0aa " "Found entity 1: decode_0aa" {  } { { "db/decode_0aa.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/decode_0aa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958895741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958895741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0aa ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|decode_0aa:rden_decode " "Elaborating entity \"decode_0aa\" for hierarchy \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|decode_0aa:rden_decode\"" {  } { { "db/altsyncram_b3b1.tdf" "rden_decode" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958895741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5qb " "Found entity 1: mux_5qb" {  } { { "db/mux_5qb.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/mux_5qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699958895816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958895816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5qb ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|mux_5qb:mux2 " "Elaborating entity \"mux_5qb\" for hierarchy \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|mux_5qb:mux2\"" {  } { { "db/altsyncram_b3b1.tdf" "mux2" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958895816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datos_a_rgb datos_a_rgb:datos_a_rgb_module " "Elaborating entity \"datos_a_rgb\" for hierarchy \"datos_a_rgb:datos_a_rgb_module\"" {  } { { "IMAGEN_LCD.v" "datos_a_rgb_module" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958896878 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a16 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a17 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a18 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a19 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a20 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a21 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a22 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a23 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a40 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a41 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a42 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a43 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a44 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a45 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a46 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a47 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a64 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a65 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a66 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a67 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a68 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a69 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1490 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a70 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a71 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a88 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a89 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1910 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a90 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a91 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a92 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a93 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a94 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a95 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a112 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a113 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a114 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a115 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a116 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a117 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a118 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a119 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a136 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a137 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2918 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a138 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a139 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2960 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a140 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a141 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a142 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a143 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a160 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a161 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a162 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a163 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a164 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a165 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3506 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a166 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a167 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a184 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a185 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3926 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a186 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a187 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a188 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3989 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a189 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4010 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a190 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a191 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4052 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a208 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4409 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a209 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a210 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a211 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a212 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a213 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a214 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a215 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a232 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a233 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a234 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a235 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a236 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a237 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a238 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a239 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a256 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a257 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a258 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a259 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5480 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a260 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a261 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a262 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a263 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a280 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a281 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5942 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a282 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a283 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5984 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a284 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 6005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a285 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 6026 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a286 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 6047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a287 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 6068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897160 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a287"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1699958897160 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1699958897160 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a0 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a1 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a2 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a3 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a4 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a5 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a6 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a7 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a8 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a9 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a10 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a11 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a12 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a13 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a14 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a15 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a24 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a25 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a26 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a27 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a28 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a29 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a30 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a31 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a32 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a33 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a34 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a35 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a36 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a37 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a38 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a39 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a48 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1049 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a49 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1070 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a50 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a51 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a52 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a53 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a54 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a55 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a56 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a57 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a58 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a59 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a60 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a61 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a62 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a63 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a72 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1553 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a73 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a74 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a75 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a76 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a77 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a78 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a79 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a80 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a81 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1742 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a82 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a83 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a84 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a85 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1826 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a86 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a87 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 1868 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a96 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a97 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a98 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a99 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a100 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a101 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a102 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a103 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a104 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a105 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a106 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a107 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a108 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a109 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2330 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a110 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a111 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a120 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a121 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2582 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a122 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a123 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a124 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a125 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a126 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a127 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a128 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a129 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a130 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a131 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2792 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a132 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2813 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a133 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2834 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a134 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a135 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a144 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3065 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a145 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3086 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a146 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a147 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a148 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a149 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a150 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a151 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a152 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a153 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a154 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a155 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a156 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a157 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a158 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a159 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a168 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a169 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3590 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a170 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a171 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a172 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a173 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3674 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a174 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a175 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a176 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a177 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a178 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a179 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3800 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a180 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a181 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3842 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a182 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a183 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 3884 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a192 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4073 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a193 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a194 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a195 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a196 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a197 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a198 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a199 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a200 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a201 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a202 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a203 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a204 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a205 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a206 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a207 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a216 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a217 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a218 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a219 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4640 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a220 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a221 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a222 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a223 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a224 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a225 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4766 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a226 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a227 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a228 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a229 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4850 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a230 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a231 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 4892 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a240 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a241 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a242 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a243 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a244 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a245 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a246 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a247 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a248 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a249 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5270 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a250 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a251 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a252 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a253 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a254 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a255 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a264 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a265 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5606 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a266 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a267 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a268 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a269 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a270 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a271 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5732 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a272 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a273 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a274 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a275 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a276 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5837 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a277 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5858 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a278 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a279 " "Synthesized away node \"ROM_image:ROM_image_inst\|altsyncram:altsyncram_component\|altsyncram_b3b1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_b3b1.tdf" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/db/altsyncram_b3b1.tdf" 5900 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_image.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/ROM_image.v" 81 0 0 } } { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699958897535 "|IMAGEN_LCD|ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_b3b1:auto_generated|ram_block1a279"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1699958897535 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1699958897535 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699958897941 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[1\] GND " "Pin \"R\[1\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[2\] GND " "Pin \"R\[2\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[3\] GND " "Pin \"R\[3\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[4\] GND " "Pin \"R\[4\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[5\] GND " "Pin \"R\[5\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[6\] GND " "Pin \"R\[6\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[7\] GND " "Pin \"R\[7\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] GND " "Pin \"G\[2\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] GND " "Pin \"G\[3\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[4\] GND " "Pin \"G\[4\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[5\] GND " "Pin \"G\[5\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[6\] GND " "Pin \"G\[6\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] GND " "Pin \"G\[7\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[4\] GND " "Pin \"B\[4\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[5\] GND " "Pin \"B\[5\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[6\] GND " "Pin \"B\[6\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[7\] GND " "Pin \"B\[7\]\" is stuck at GND" {  } { { "IMAGEN_LCD.v" "" { Text "C:/Users/alber/Desktop/Universidad/Sistemas digitales programables/Practicas/P2_SDPROG/P2_SDPROG/Practica2/IMAGEN_LCD.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699958897972 "|IMAGEN_LCD|B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699958897972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699958898050 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699958898644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699958898644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699958898738 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699958898738 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699958898738 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1699958898738 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699958898738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 329 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 329 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699958898801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 11:48:18 2023 " "Processing ended: Tue Nov 14 11:48:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699958898801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699958898801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699958898801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699958898801 ""}
