// Seed: 224013240
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  ;
  wire id_4;
  wire id_5;
  ;
  id_6 :
  assert property (@(posedge -1 or posedge 1) -1 - 1)
  else;
  assign id_4 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  logic id_7;
  nand primCall (id_6, id_5, id_4, id_7);
  module_0 modCall_1 (
      id_4,
      id_6
  );
  wire id_8;
  assign id_3[1 :-1] = 1;
endmodule
