

================================================================
== Vitis HLS Report for 'axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2'
================================================================
* Date:           Thu Jun 12 12:56:13 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        axis_gemv_fixed
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.650 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min |   max  |                      Type                     |
    +---------+---------+-----------+----------+-----+--------+-----------------------------------------------+
    |        5|   262149|  50.000 ns|  2.621 ms|    1|  262145|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+--------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- VITIS_LOOP_32_2  |        3|   262147|         4|          1|          1|  0 ~ 262144|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 0, i1 %strm_out_V_last_V, i1 0, i1 0, void @empty_2"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 0, i1 %strm_in_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_out_V_last_V, i4 %strm_out_V_strb_V, i4 %strm_out_V_keep_V, i32 %strm_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_in_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %strm_in_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %strm_in_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_0260_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %i_0260"   --->   Operation 15 'read' 'i_0260_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln23 = store i10 0, i10 %i" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 16 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.cond5" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:32]   --->   Operation 17 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:53]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.51ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:35]   --->   Operation 19 'read' 'empty' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast = extractvalue i41 %empty" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:35]   --->   Operation 20 'extractvalue' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmpi_last = extractvalue i41 %empty" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:35]   --->   Operation 21 'extractvalue' 'tmpi_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmpi_data = trunc i32 %p_cast" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:35]   --->   Operation 22 'trunc' 'tmpi_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %i_1" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:37]   --->   Operation 23 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%localmem_addr = getelementptr i25 %localmem, i64 0, i64 %zext_ln37" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:37]   --->   Operation 24 'getelementptr' 'localmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%localmem_load = load i9 %localmem_addr" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:37]   --->   Operation 25 'load' 'localmem_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 512> <RAM>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln41 = icmp_eq  i10 %i_1, i10 0" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:41]   --->   Operation 26 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %_ZN13ap_fixed_baseILi60ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i, void %if.then14" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:41]   --->   Operation 27 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%icmp_ln44 = icmp_eq  i10 %i_1, i10 %i_0260_read" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:44]   --->   Operation 28 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %if.else31, void %if.then19" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:44]   --->   Operation 29 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%i_2 = add i10 %i_1, i10 1" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:53]   --->   Operation 30 'add' 'i_2' <Predicate = (!icmp_ln44)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln23 = store i10 %i_2, i10 %i" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 31 'store' 'store_ln23' <Predicate = (!icmp_ln44)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end33"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln23 = store i10 0, i10 %i" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 33 'store' 'store_ln23' <Predicate = (icmp_ln44 & !tmpi_last)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln51 = br void %if.end33" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:51]   --->   Operation 34 'br' 'br_ln51' <Predicate = (icmp_ln44 & !tmpi_last)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.cond5" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:32]   --->   Operation 35 'br' 'br_ln32' <Predicate = (!tmpi_last) | (!icmp_ln44)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%localmem_load = load i9 %localmem_addr" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:37]   --->   Operation 36 'load' 'localmem_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 6.65>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23]   --->   Operation 37 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 262144, i64 131072" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:33]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:32]   --->   Operation 39 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i25 %localmem_load" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:39]   --->   Operation 40 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i25 %tmpi_data" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:39]   --->   Operation 41 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (6.65ns)   --->   "%mul_ln39 = mul i50 %sext_ln39, i50 %sext_ln39_1" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:39]   --->   Operation 42 'mul' 'mul_ln39' <Predicate = true> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.26>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%acc_load = load i59 %acc" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:42]   --->   Operation 43 'load' 'acc_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i50 %mul_ln39" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:42]   --->   Operation 44 'sext' 'sext_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (3.39ns)   --->   "%add_ln42 = add i59 %acc_load, i59 %sext_ln42" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:42]   --->   Operation 45 'add' 'add_ln42' <Predicate = (!icmp_ln41)> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end17"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 1.58>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i50 %mul_ln39" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:41]   --->   Operation 47 'sext' 'sext_ln41' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.58ns)   --->   "%br_ln41 = br void %if.end17" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:41]   --->   Operation 48 'br' 'br_ln41' <Predicate = (icmp_ln41)> <Delay = 1.58>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_13 = phi i59 %add_ln42, void %_ZN13ap_fixed_baseILi60ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i, i59 %sext_ln41, void %if.then14" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:42]   --->   Operation 49 'phi' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln41 = store i59 %empty_13, i59 %acc" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:41]   --->   Operation 50 'store' 'store_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmpo_data = partselect i32 @_ssdm_op_PartSelect.i32.i59.i32.i32, i59 %empty_13, i32 20, i32 51" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:47]   --->   Operation 51 'partselect' 'tmpo_data' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.29ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i32 %tmpo_data, i4 15, i4 15, i1 %tmpi_last" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:50]   --->   Operation 52 'write' 'write_ln50' <Predicate = (icmp_ln44)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %tmpi_last, void %if.then19.if.end33_crit_edge, void %if.then29.exitStub" [../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:51]   --->   Operation 53 'br' 'br_ln51' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln44 & tmpi_last)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.907ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln23', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23) of constant 0 on local variable 'i', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23 [21]  (1.588 ns)
	'load' operation 10 bit ('i', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:53) on local variable 'i', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23 [24]  (0.000 ns)
	'add' operation 10 bit ('i', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:53) [54]  (1.731 ns)
	'store' operation 0 bit ('store_ln23', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23) of variable 'i', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:53 on local variable 'i', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:23 [55]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 25 bit ('localmem_load', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:37) on array 'localmem' [34]  (3.254 ns)

 <State 3>: 6.650ns
The critical path consists of the following:
	'mul' operation 50 bit ('mul_ln39', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:39) [37]  (6.650 ns)

 <State 4>: 6.269ns
The critical path consists of the following:
	'load' operation 59 bit ('acc_load', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:42) on static variable 'acc' [41]  (0.000 ns)
	'add' operation 59 bit ('add_ln42', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:42) [43]  (3.391 ns)
	multiplexor before 'phi' operation 59 bit ('empty_13', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:42) with incoming values : ('add_ln42', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:42) ('sext_ln41', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:41) [49]  (1.588 ns)
	'phi' operation 59 bit ('empty_13', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:42) with incoming values : ('add_ln42', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:42) ('sext_ln41', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:41) [49]  (0.000 ns)
	axis write operation ('write_ln50', ../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:50) on port 'strm_out_V_data_V' (../../code/axis_gemv_fixed/axis_gemv_fixed.cpp:50) [59]  (1.290 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
