/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [4:0] _03_;
  wire [18:0] _04_;
  reg [2:0] _05_;
  reg [4:0] _06_;
  wire [18:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [34:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [11:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [8:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [18:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_44z;
  wire [4:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [24:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [6:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [9:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [6:0] celloutsig_0_62z;
  wire [17:0] celloutsig_0_66z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  reg [9:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire [27:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = celloutsig_0_19z ? celloutsig_0_6z[9] : celloutsig_0_13z;
  assign celloutsig_0_53z = celloutsig_0_48z[19] ? celloutsig_0_19z : celloutsig_0_26z;
  assign celloutsig_1_10z = celloutsig_1_8z ? celloutsig_1_7z[0] : celloutsig_1_0z;
  assign celloutsig_1_19z = celloutsig_1_13z[0] ? celloutsig_1_17z : celloutsig_1_6z;
  assign celloutsig_0_17z = _01_ ? celloutsig_0_0z[17] : _00_;
  assign celloutsig_0_21z = celloutsig_0_14z ? celloutsig_0_10z : celloutsig_0_4z;
  assign celloutsig_0_35z = ~((celloutsig_0_20z[3] | celloutsig_0_31z[0]) & celloutsig_0_20z[8]);
  assign celloutsig_0_40z = ~((celloutsig_0_16z | celloutsig_0_29z[3]) & celloutsig_0_17z);
  assign celloutsig_0_60z = ~((celloutsig_0_28z | in_data[67]) & celloutsig_0_26z);
  assign celloutsig_0_24z = celloutsig_0_11z | ~(celloutsig_0_0z[13]);
  assign celloutsig_0_49z = ~(celloutsig_0_42z ^ celloutsig_0_1z);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _03_ <= 5'h00;
    else _03_ <= celloutsig_0_52z[6:2];
  reg [18:0] _19_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _19_ <= 19'h00000;
    else _19_ <= { celloutsig_0_2z[33:31], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign { _04_[18:12], _01_, _04_[10:7], _02_, _04_[5], _00_, _04_[3:0] } = _19_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _05_ <= 3'h0;
    else _05_ <= celloutsig_1_1z[9:7];
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _06_ <= 5'h00;
    else _06_ <= { celloutsig_0_2z[10:8], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_36z = { celloutsig_0_0z[9:6], celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_34z } & celloutsig_0_6z;
  assign celloutsig_0_38z = celloutsig_0_0z[13:5] & { celloutsig_0_2z[23:18], celloutsig_0_37z, celloutsig_0_21z, celloutsig_0_28z };
  assign celloutsig_0_41z = { celloutsig_0_20z[7:1], celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_38z } & { celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_9z };
  assign celloutsig_0_48z = { _04_[17:12], _01_, _04_[10:7], _02_, _04_[5], _00_, _04_[3:2], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_42z, _06_ } & { celloutsig_0_2z[13:1], celloutsig_0_36z };
  assign celloutsig_0_62z = { in_data[55:54], celloutsig_0_30z } & celloutsig_0_20z[6:0];
  assign celloutsig_1_1z = in_data[134:116] & { in_data[176:159], celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[174:173], celloutsig_1_0z, celloutsig_1_0z } & celloutsig_1_2z[18:15];
  assign celloutsig_1_15z = { celloutsig_1_2z[1:0], celloutsig_1_6z } & celloutsig_1_11z[9:7];
  assign celloutsig_0_30z = { celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_19z } & _06_;
  assign celloutsig_0_66z = { celloutsig_0_45z[1], celloutsig_0_54z, celloutsig_0_60z, celloutsig_0_47z, celloutsig_0_62z, celloutsig_0_40z, celloutsig_0_45z, celloutsig_0_33z } / { 1'h1, celloutsig_0_56z[3], _03_, celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_30z };
  assign celloutsig_1_11z = { in_data[164:159], celloutsig_1_10z, _05_ } / { 1'h1, in_data[104:96] };
  assign celloutsig_0_20z = { celloutsig_0_0z[5:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_7z } / { 1'h1, in_data[20:12] };
  assign celloutsig_0_34z = { celloutsig_0_20z[8:5], celloutsig_0_19z, celloutsig_0_21z } >= { celloutsig_0_2z[19:15], celloutsig_0_17z };
  assign celloutsig_0_7z = celloutsig_0_6z >= celloutsig_0_2z[13:2];
  assign celloutsig_0_9z = { _04_[13:12], _01_, _04_[10:7], _02_, _04_[5], _00_, _04_[3:1], celloutsig_0_5z } >= { _04_[8], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_6z[9:6], celloutsig_0_3z } >= celloutsig_0_0z[9:5];
  assign celloutsig_1_16z = celloutsig_1_2z[13:10] >= { celloutsig_1_7z[2], celloutsig_1_15z };
  assign celloutsig_0_13z = { celloutsig_0_2z[19:3], celloutsig_0_4z } >= { _04_[16:14], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_33z = { in_data[38:35], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_14z } > { celloutsig_0_6z[11:5], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_24z };
  assign celloutsig_0_1z = celloutsig_0_0z[11:2] && celloutsig_0_0z[12:3];
  assign celloutsig_0_11z = in_data[38:36] && { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_15z = { _04_[18:12], _01_, _04_[10:7], _02_, _04_[5], _00_, _04_[3:1] } && celloutsig_0_2z[30:13];
  assign celloutsig_0_42z = ! { celloutsig_0_0z[9:6], celloutsig_0_38z };
  assign celloutsig_0_5z = ! celloutsig_0_0z[17:2];
  assign celloutsig_1_8z = ! celloutsig_1_4z[9:0];
  assign celloutsig_1_18z = ! { celloutsig_1_1z[9:7], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_23z = { celloutsig_0_9z, celloutsig_0_20z } || { celloutsig_0_2z[19:17], celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_21z };
  assign celloutsig_0_28z = { celloutsig_0_0z[13:7], celloutsig_0_14z, celloutsig_0_7z } || { celloutsig_0_2z[15], celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_7z, _06_ };
  assign celloutsig_0_4z = celloutsig_0_2z[3] & ~(celloutsig_0_2z[32]);
  assign celloutsig_0_88z = celloutsig_0_53z & ~(celloutsig_0_57z);
  assign celloutsig_0_16z = _06_[1] & ~(celloutsig_0_1z);
  assign celloutsig_0_25z = celloutsig_0_7z & ~(celloutsig_0_23z);
  assign celloutsig_0_44z = celloutsig_0_41z[18] ? celloutsig_0_6z[8:6] : { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_1_2z = celloutsig_1_1z[1] ? { in_data[146:141], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z[18:2], 1'h1, celloutsig_1_1z[0] } : { in_data[132:125], celloutsig_1_1z[18:2], 1'h0, celloutsig_1_1z[0], celloutsig_1_0z };
  assign celloutsig_0_29z = celloutsig_0_10z ? celloutsig_0_0z[16:12] : { celloutsig_0_0z[11:8], celloutsig_0_28z };
  assign celloutsig_0_31z = celloutsig_0_20z[4] ? { _06_[4:2], celloutsig_0_21z, celloutsig_0_3z } : { celloutsig_0_20z[7:5], 1'h0, celloutsig_0_20z[3] };
  assign celloutsig_0_0z = - in_data[48:30];
  assign celloutsig_0_52z = - { celloutsig_0_7z, celloutsig_0_31z, celloutsig_0_26z };
  assign celloutsig_0_6z = - { celloutsig_0_0z[17:7], celloutsig_0_3z };
  assign celloutsig_0_87z = - { celloutsig_0_66z[7:6], celloutsig_0_24z, celloutsig_0_28z };
  assign celloutsig_0_19z = { _06_[2:1], celloutsig_0_6z, celloutsig_0_14z } !== celloutsig_0_0z[17:3];
  assign celloutsig_0_27z = { celloutsig_0_0z[13:6], celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_10z } !== { in_data[88:84], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_25z };
  assign celloutsig_0_32z = { celloutsig_0_6z[3:2], celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_1z } !== { celloutsig_0_20z[9:1], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_37z = & { _02_, celloutsig_0_35z, _00_, _04_[9:7], _04_[5], _04_[3:1] };
  assign celloutsig_0_54z = & { celloutsig_0_49z, celloutsig_0_23z, celloutsig_0_16z, _04_[1], celloutsig_0_5z };
  assign celloutsig_0_57z = & { celloutsig_0_44z, celloutsig_0_19z, _04_[3:2] };
  assign celloutsig_1_0z = & in_data[112:108];
  assign celloutsig_1_6z = & { celloutsig_1_5z[3:1], _05_ };
  assign celloutsig_1_17z = & { celloutsig_1_16z, celloutsig_1_5z[3:0] };
  assign celloutsig_0_14z = & { _04_[1], celloutsig_0_5z };
  assign celloutsig_0_18z = & celloutsig_0_6z[10:8];
  assign celloutsig_0_22z = & { celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_15z, _04_[1], celloutsig_0_6z[10:8], celloutsig_0_5z, celloutsig_0_0z[11] };
  assign celloutsig_0_26z = & { celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_0z[17:16] };
  assign celloutsig_0_50z = | { celloutsig_0_0z[18:3], celloutsig_0_16z };
  assign celloutsig_0_3z = ^ in_data[33:30];
  assign celloutsig_0_56z = { in_data[15:8], celloutsig_0_22z, celloutsig_0_34z } - { celloutsig_0_0z[7:5], celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_50z, celloutsig_0_37z, celloutsig_0_27z, celloutsig_0_22z };
  assign celloutsig_1_4z = { in_data[144:137], _05_ } - { in_data[107:101], celloutsig_1_0z, _05_ };
  assign celloutsig_0_45z = { celloutsig_0_20z[5:3], celloutsig_0_34z, celloutsig_0_24z } ~^ { celloutsig_0_29z[3:0], celloutsig_0_9z };
  assign celloutsig_1_5z = celloutsig_1_4z[9:2] ~^ celloutsig_1_1z[18:11];
  assign celloutsig_0_2z = { celloutsig_0_0z[12:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } ~^ { in_data[78:65], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_13z = 10'h000;
    else if (!clkin_data[160]) celloutsig_1_13z = celloutsig_1_4z[9:0];
  assign { _04_[11], _04_[6], _04_[4] } = { _01_, _02_, _00_ };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
