

================================================================
== Vitis HLS Report for 'meta_merger'
================================================================
* Date:           Tue Aug 15 18:30:05 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.369 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  38.400 ns|  38.400 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i50 %rx_ackEventFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i50 %rx_ackEventFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i50 %rx_ackEventFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_appMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_appMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_appMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %tx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %tx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %tx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tx_ibhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tx_ibhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tx_ibhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %tx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tx_ibhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_appMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i50 %rx_ackEventFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln1782 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1782]   --->   Operation 32 'specpipeline' 'specpipeline_ln1782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i50P0A, i50 %rx_ackEventFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1795]   --->   Operation 33 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 50> <Depth = 4> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1795 = br i1 %tmp_i, void %if.else.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1795]   --->   Operation 34 'br' 'br_ln1795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %meta_merger.exit"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.33ns)   --->   "%rx_ackEventFifo_read = read i50 @_ssdm_op_Read.ap_fifo.volatile.i50P0A, i50 %rx_ackEventFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1797]   --->   Operation 36 'read' 'rx_ackEventFifo_read' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 50> <Depth = 4> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%aev_validPsn = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %rx_ackEventFifo_read, i32 48" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1797]   --->   Operation 37 'bitselect' 'aev_validPsn' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%aev_isNak = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %rx_ackEventFifo_read, i32 49" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1797]   --->   Operation 38 'bitselect' 'aev_isNak' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1797_5 = partselect i24 @_ssdm_op_PartSelect.i24.i50.i32.i32, i50 %rx_ackEventFifo_read, i32 24, i32 47" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1797]   --->   Operation 39 'partselect' 'trunc_ln1797_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i50 %rx_ackEventFifo_read"   --->   Operation 40 'trunc' 'trunc_ln628' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1801 = trunc i50 %rx_ackEventFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1801]   --->   Operation 41 'trunc' 'trunc_ln1801' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_149_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i162P0A, i162 %rx_readEvenFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1804]   --->   Operation 42 'nbreadreq' 'tmp_149_i' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 512> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1804 = br i1 %tmp_149_i, void %if.else19.i, void %if.then8.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1804]   --->   Operation 43 'br' 'br_ln1804' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end54.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!tmp_i & !tmp_149_i)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.33ns)   --->   "%rx_readEvenFifo_read = read i162 @_ssdm_op_Read.ap_fifo.volatile.i162P0A, i162 %rx_readEvenFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1806]   --->   Operation 45 'read' 'rx_readEvenFifo_read' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 512> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ev_op_code = trunc i162 %rx_readEvenFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1806]   --->   Operation 46 'trunc' 'ev_op_code' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i162.i32, i162 %rx_readEvenFifo_read, i32 160" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1806]   --->   Operation 47 'bitselect' 'tmp_39' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ev_qpn_V = partselect i24 @_ssdm_op_PartSelect.i24.i162.i32.i32, i162 %rx_readEvenFifo_read, i32 32, i32 55" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1806]   --->   Operation 48 'partselect' 'ev_qpn_V' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_s = partselect i16 @_ssdm_op_PartSelect.i16.i162.i32.i32, i162 %rx_readEvenFifo_read, i32 32, i32 47"   --->   Operation 49 'partselect' 'p_s' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i24 @_ssdm_op_PartSelect.i24.i162.i32.i32, i162 %rx_readEvenFifo_read, i32 136, i32 159" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1809]   --->   Operation 50 'partselect' 'tmp_6' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.85>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_151_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %tx_appMetaFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1812]   --->   Operation 51 'nbreadreq' 'tmp_151_i' <Predicate = (!tmp_i & !tmp_149_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln1812 = br i1 %tmp_151_i, void %if.end53.i, void %if.then21.i_ifconv" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1812]   --->   Operation 52 'br' 'br_ln1812' <Predicate = (!tmp_i & !tmp_149_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.33ns)   --->   "%tx_appMetaFifo_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %tx_appMetaFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1814]   --->   Operation 53 'read' 'tx_appMetaFifo_read' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%ev_op_code_1 = trunc i256 %tx_appMetaFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1814]   --->   Operation 54 'trunc' 'ev_op_code_1' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%ev_length_V = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tx_appMetaFifo_read, i32 128, i32 159" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1814]   --->   Operation 55 'partselect' 'ev_length_V' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ev_validPsn = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %tx_appMetaFifo_read, i256 192" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1814]   --->   Operation 56 'bitselect' 'ev_validPsn' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i32 %ev_length_V"   --->   Operation 57 'zext' 'zext_ln1495' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.51ns)   --->   "%ret_V = add i33 %zext_ln1495, i33 1407"   --->   Operation 58 'add' 'ret_V' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_12 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %tx_appMetaFifo_read, i32 32, i32 47"   --->   Operation 59 'partselect' 'p_12' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_143_i = partselect i24 @_ssdm_op_PartSelect.i24.i256.i32.i32, i256 %tx_appMetaFifo_read, i32 32, i32 55" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1825]   --->   Operation 60 'partselect' 'tmp_143_i' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1823 = br i1 %ev_validPsn, void %if.else45.i, void %if.then36.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1823]   --->   Operation 61 'br' 'br_ln1823' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_144_i = partselect i24 @_ssdm_op_PartSelect.i24.i256.i32.i32, i256 %tx_appMetaFifo_read, i32 160, i32 183" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1825]   --->   Operation 62 'partselect' 'tmp_144_i' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & ev_validPsn)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %tx_appMetaFifo_read, i256 200" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1831]   --->   Operation 63 'bitselect' 'tmp_41' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %tx_appMetaFifo_read, i256 192" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1831]   --->   Operation 64 'bitselect' 'tmp_42' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i56 @_ssdm_op_PartSelect.i56.i256.i32.i32, i256 %tx_appMetaFifo_read, i32 128, i32 183" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1831]   --->   Operation 65 'partselect' 'tmp_8' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i48 @_ssdm_op_PartSelect.i48.i256.i32.i32, i256 %tx_appMetaFifo_read, i32 64, i32 111" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1831]   --->   Operation 66 'partselect' 'tmp_9' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1831 = trunc i256 %tx_appMetaFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1831]   --->   Operation 67 'trunc' 'trunc_ln1831' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1513 = zext i33 %ret_V"   --->   Operation 68 'zext' 'zext_ln1513' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_4 : Operation 69 [3/3] (4.10ns)   --->   "%mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316"   --->   Operation 69 'mul' 'mul_ln1513' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.10>
ST_5 : Operation 70 [2/3] (4.10ns)   --->   "%mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316"   --->   Operation 70 'mul' 'mul_ln1513' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.10>
ST_6 : Operation 71 [1/3] (4.10ns)   --->   "%mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316"   --->   Operation 71 'mul' 'mul_ln1513' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.36>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node numPkg_V_1)   --->   "%numPkg_V = partselect i22 @_ssdm_op_PartSelect.i22.i66.i32.i32, i66 %mul_ln1513, i32 44, i32 65"   --->   Operation 72 'partselect' 'numPkg_V' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.26ns)   --->   "%icmp_ln1817 = icmp_eq  i32 %ev_op_code_1, i32 12" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817]   --->   Operation 73 'icmp' 'icmp_ln1817' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.26ns)   --->   "%icmp_ln1817_1 = icmp_eq  i32 %ev_op_code_1, i32 28" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817]   --->   Operation 74 'icmp' 'icmp_ln1817_1' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (1.26ns)   --->   "%icmp_ln1817_2 = icmp_eq  i32 %ev_op_code_1, i32 29" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817]   --->   Operation 75 'icmp' 'icmp_ln1817_2' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node numPkg_V_1)   --->   "%or_ln1817 = or i1 %icmp_ln1817_1, i1 %icmp_ln1817_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817]   --->   Operation 76 'or' 'or_ln1817' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node numPkg_V_1)   --->   "%or_ln1817_1 = or i1 %or_ln1817, i1 %icmp_ln1817" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817]   --->   Operation 77 'or' 'or_ln1817_1' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.77ns) (out node of the LUT)   --->   "%numPkg_V_1 = select i1 %or_ln1817_1, i22 %numPkg_V, i22 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817]   --->   Operation 78 'select' 'numPkg_V_1' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (2.33ns)   --->   "%write_ln1822 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %tx_ibhconnTable_req, i16 %p_12" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1822]   --->   Operation 79 'write' 'write_ln1822' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_154_i = bitconcatenate i182 @_ssdm_op_BitConcatenate.i182.i22.i72.i24.i32.i32, i22 %numPkg_V_1, i72 0, i24 %tmp_143_i, i32 0, i32 %ev_op_code_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1829]   --->   Operation 80 'bitconcatenate' 'tmp_154_i' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & !ev_validPsn)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1829 = zext i182 %tmp_154_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1829]   --->   Operation 81 'zext' 'zext_ln1829' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & !ev_validPsn)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (2.33ns)   --->   "%write_ln1829 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %tx_ibhMetaFifo, i192 %zext_ln1829" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1829]   --->   Operation 82 'write' 'write_ln1829' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & !ev_validPsn)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 8> <FIFO>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end52.i"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & !ev_validPsn)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1825_cast = bitconcatenate i161 @_ssdm_op_BitConcatenate.i161.i41.i24.i8.i24.i32.i32, i41 1099511628032, i24 %tmp_144_i, i8 0, i24 %tmp_143_i, i32 0, i32 %ev_op_code_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1825]   --->   Operation 84 'bitconcatenate' 'zext_ln1825_cast' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & ev_validPsn)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1825 = zext i161 %zext_ln1825_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1825]   --->   Operation 85 'zext' 'zext_ln1825' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & ev_validPsn)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (2.33ns)   --->   "%write_ln1825 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %tx_ibhMetaFifo, i192 %zext_ln1825" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1825]   --->   Operation 86 'write' 'write_ln1825' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & ev_validPsn)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 8> <FIFO>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln1826 = br void %if.end52.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1826]   --->   Operation 87 'br' 'br_ln1826' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & ev_validPsn)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%p_13 = bitconcatenate i162 @_ssdm_op_BitConcatenate.i162.i1.i1.i56.i48.i56, i1 %tmp_41, i1 %tmp_42, i56 %tmp_8, i48 %tmp_9, i56 %trunc_ln1831" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1831]   --->   Operation 88 'bitconcatenate' 'p_13' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (2.33ns)   --->   "%write_ln1831 = write void @_ssdm_op_Write.ap_fifo.volatile.i162P0A, i162 %tx_exhMetaFifo, i162 %p_13" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1831]   --->   Operation 89 'write' 'write_ln1831' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 4> <FIFO>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln1832 = br void %if.end53.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1832]   --->   Operation 90 'br' 'br_ln1832' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (2.33ns)   --->   "%write_ln1807 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %tx_ibhconnTable_req, i16 %p_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1807]   --->   Operation 91 'write' 'write_ln1807' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1809_cast = bitconcatenate i161 @_ssdm_op_BitConcatenate.i161.i32.i1.i8.i24.i8.i24.i32.i32, i32 2147483648, i1 %tmp_39, i8 0, i24 %tmp_6, i8 0, i24 %ev_qpn_V, i32 0, i32 %ev_op_code" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1809]   --->   Operation 92 'bitconcatenate' 'zext_ln1809_cast' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1809 = zext i161 %zext_ln1809_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1809]   --->   Operation 93 'zext' 'zext_ln1809' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (2.33ns)   --->   "%write_ln1809 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %tx_ibhMetaFifo, i192 %zext_ln1809" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1809]   --->   Operation 94 'write' 'write_ln1809' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 8> <FIFO>
ST_7 : Operation 95 [1/1] (2.33ns)   --->   "%write_ln1810 = write void @_ssdm_op_Write.ap_fifo.volatile.i162P0A, i162 %tx_exhMetaFifo, i162 %rx_readEvenFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1810]   --->   Operation 95 'write' 'write_ln1810' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 4> <FIFO>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln1811 = br void %if.end54.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1811]   --->   Operation 96 'br' 'br_ln1811' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (2.33ns)   --->   "%write_ln1799 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %tx_ibhconnTable_req, i16 %trunc_ln628" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1799]   --->   Operation 97 'write' 'write_ln1799' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln1801_1 = bitconcatenate i129 @_ssdm_op_BitConcatenate.i129.i1.i8.i24.i8.i24.i64, i1 %aev_validPsn, i8 0, i24 %trunc_ln1797_5, i8 0, i24 %trunc_ln1801, i64 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1801]   --->   Operation 98 'bitconcatenate' 'or_ln1801_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln1801 = or i129 %or_ln1801_1, i129 17" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1801]   --->   Operation 99 'or' 'or_ln1801' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1801_cast = bitconcatenate i161 @_ssdm_op_BitConcatenate.i161.i32.i129, i32 2147483648, i129 %or_ln1801" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1801]   --->   Operation 100 'bitconcatenate' 'zext_ln1801_cast' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1801 = zext i161 %zext_ln1801_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1801]   --->   Operation 101 'zext' 'zext_ln1801' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (2.33ns)   --->   "%write_ln1801 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %tx_ibhMetaFifo, i192 %zext_ln1801" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1801]   --->   Operation 102 'write' 'write_ln1801' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 8> <FIFO>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln1802_2 = bitconcatenate i201 @_ssdm_op_BitConcatenate.i201.i1.i7.i1.i8.i24.i104.i24.i32, i1 %aev_isNak, i7 0, i1 %aev_validPsn, i8 0, i24 %trunc_ln1797_5, i104 0, i24 %trunc_ln1801, i32 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 103 'bitconcatenate' 'or_ln1802_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln1802 = or i201 %or_ln1802_2, i201 17" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 104 'or' 'or_ln1802' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i24 @_ssdm_op_PartSelect.i24.i201.i32.i32, i201 %or_ln1802, i32 32, i32 55" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 105 'partselect' 'tmp_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = partselect i48 @_ssdm_op_PartSelect.i48.i201.i32.i32, i201 %or_ln1802, i32 64, i32 111" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 106 'partselect' 'tmp_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i201.i32, i201 %or_ln1802, i32 192" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 107 'bitselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i201.i32, i201 %or_ln1802, i32 200" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 108 'bitselect' 'tmp_38' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i56 @_ssdm_op_PartSelect.i56.i201.i32.i32, i201 %or_ln1802, i32 128, i32 183" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 109 'partselect' 'tmp_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln1802_8 = bitconcatenate i162 @_ssdm_op_BitConcatenate.i162.i1.i1.i56.i48.i24.i32, i1 %tmp_38, i1 %tmp, i56 %tmp_5, i48 %tmp_s, i24 %tmp_4, i32 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 110 'bitconcatenate' 'or_ln1802_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln1802_1 = or i162 %or_ln1802_8, i162 17" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 111 'or' 'or_ln1802_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (2.33ns)   --->   "%write_ln1802 = write void @_ssdm_op_Write.ap_fifo.volatile.i162P0A, i162 %tx_exhMetaFifo, i162 %or_ln1802_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 112 'write' 'write_ln1802' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 4> <FIFO>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln1803 = br void %meta_merger.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1803]   --->   Operation 113 'br' 'br_ln1803' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 2.34ns
The critical path consists of the following:
	fifo read operation ('rx_ackEventFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1797) on port 'rx_ackEventFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1797) [98]  (2.34 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	fifo read operation ('rx_readEvenFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1806) on port 'rx_readEvenFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1806) [83]  (2.34 ns)

 <State 3>: 3.85ns
The critical path consists of the following:
	fifo read operation ('tx_appMetaFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1814) on port 'tx_appMetaFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1814) [41]  (2.34 ns)
	'add' operation ('ret.V') [46]  (1.51 ns)

 <State 4>: 4.11ns
The critical path consists of the following:
	'mul' operation ('mul_ln1513') [48]  (4.11 ns)

 <State 5>: 4.11ns
The critical path consists of the following:
	'mul' operation ('mul_ln1513') [48]  (4.11 ns)

 <State 6>: 4.11ns
The critical path consists of the following:
	'mul' operation ('mul_ln1513') [48]  (4.11 ns)

 <State 7>: 4.37ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1817', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817) [50]  (1.26 ns)
	'or' operation ('or_ln1817_1', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817) [54]  (0 ns)
	'select' operation ('numPkg.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817) [55]  (0.773 ns)
	fifo write operation ('write_ln1829', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1829) on port 'tx_ibhMetaFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1829) [63]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
