/*
 * SOP2
 */


DEFINST(S_ADD_I32,
	" s_add_i32     %SDST, %SSRC0, %SSRC1",
	SOP2,
	2,
	4,
	0
)

DEFINST(S_ABSDIFF_I32,
	"s_absdiff_i32     %SDST, %SSRC0, %SSRC1",
	SOP2,
	42,
	4,
	0
)


DEFINST(S_ADD_U32,
	"s_add_u32	%SDST, %SSRC0, %SSRC1",
	SOP2,
	0,
	4,
	0
)

DEFINST(S_ADDC_U32,
	"s_addc_u32	%SDST, %SSRC0, %SSRC1",
	SOP2,
	4,
	4,
	0
)

DEFINST(S_AND_B32,
	"s_and_b32	%SDST, %SSRC0, %SSRC1",
	SOP2,
	13,
	4,
	0
)

DEFINST(S_AND_B64,
	"s_and_b64	%SDST, %SSRC0, %SSRC1",
	SOP2,
	19,
	4,
	0
)

DEFINST(S_ANDN2_B32,
	"s_andn2_b32	%SDST, %SSRC0, %SSRC1",
	SOP2,
	18,
	4,
	0
)

DEFINST(S_ANDN2_B64,
	"s_andn2_b64	%SDST, %SSRC0, %SSRC1",
	SOP2,
	19,
	4,
	0
)

DEFINST(S_ASHR_I32,
	"s_ashr_i32	%SDST, %SSRC0, %SSRC1",
	SOP2,
	32,
	4,
	0
)

DEFINST(S_ASHR_I64,
	"s_ashr_i64	%SDST, %SSRC0, %SSRC1",
	SOP2,
	33,
	4,
	0
)

DEFINST(S_BFE_I32,
	"s_bfe_i32	%SDST, %SSRC0, %SSRC1",
	SOP2,
	38,
	4,
	0
)


DEFINST(S_BFE_I64,
	"s_bfe_i64	%SDST, %SSRC0, %SSRC1",
	SOP2,
	40,
	4,
	0
)


