#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x145e426e0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0x145e44da0 .param/l "SIZE" 0 2 3, +C4<00000000000000000000000000000011>;
P_0x145e44de0 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
v0x145e5be50_0 .net "argmax", 2 0, L_0x145e5ea20;  1 drivers
v0x145e5bf20_0 .var "data_in", 63 0;
v0x145e5bfd0_0 .net "data_max", 7 0, L_0x145e5e930;  1 drivers
v0x145e5c0a0_0 .var "expected_index", 2 0;
v0x145e5c130_0 .var "expected_max", 7 0;
v0x145e5c220 .array "values", 7 0, 7 0;
S_0x145e43bb0 .scope task, "compute_expected_result" "compute_expected_result" 2 27, 2 27 0, S_0x145e426e0;
 .timescale 0 0;
v0x145e43a70_0 .var/i "i", 31 0;
TD_testbench.compute_expected_result ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x145e5c220, 4;
    %store/vec4 v0x145e5c130_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x145e5c0a0_0, 0, 3;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x145e43a70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x145e43a70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x145e5c130_0;
    %ix/getv/s 4, v0x145e43a70_0;
    %load/vec4a v0x145e5c220, 4;
    %cmp/u;
    %jmp/0xz  T_0.2, 5;
    %ix/getv/s 4, v0x145e43a70_0;
    %load/vec4a v0x145e5c220, 4;
    %store/vec4 v0x145e5c130_0, 0, 8;
    %load/vec4 v0x145e43a70_0;
    %pad/s 3;
    %store/vec4 v0x145e5c0a0_0, 0, 3;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv/s 4, v0x145e43a70_0;
    %load/vec4a v0x145e5c220, 4;
    %load/vec4 v0x145e5c130_0;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x145e43a70_0;
    %pad/s 3;
    %store/vec4 v0x145e5c0a0_0, 0, 3;
T_0.4 ;
T_0.3 ;
    %load/vec4 v0x145e43a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x145e43a70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x145e56ce0 .scope module, "dut" "max_argmax" 2 13, 3 1 0, S_0x145e426e0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "data_in";
    .port_info 1 /OUTPUT 8 "data_max";
    .port_info 2 /OUTPUT 3 "argmax";
P_0x145e56eb0 .param/l "SIZE" 0 3 1, +C4<00000000000000000000000000000011>;
P_0x145e56ef0 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
L_0x145e5e930 .functor BUFZ 8, L_0x145e5e5d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x145e5ea20 .functor BUFZ 3, L_0x145e5e850, C4<000>, C4<000>, C4<000>;
v0x145e5b280_0 .net "argmax", 2 0, L_0x145e5ea20;  alias, 1 drivers
v0x145e5b310_0 .net "data_in", 63 0, v0x145e5bf20_0;  1 drivers
v0x145e5b3a0_0 .net "data_max", 7 0, L_0x145e5e930;  alias, 1 drivers
v0x145e5b430 .array "indices", 14 0;
v0x145e5b430_0 .net v0x145e5b430 0, 2 0, L_0x145e5e850; 1 drivers
v0x145e5b430_1 .net v0x145e5b430 1, 2 0, L_0x145e5df90; 1 drivers
v0x145e5b430_2 .net v0x145e5b430 2, 2 0, L_0x145e5e410; 1 drivers
v0x145e5b430_3 .net v0x145e5b430 3, 2 0, L_0x145e5ce10; 1 drivers
v0x145e5b430_4 .net v0x145e5b430 4, 2 0, L_0x145e5d290; 1 drivers
v0x145e5b430_5 .net v0x145e5b430 5, 2 0, L_0x145e5d710; 1 drivers
v0x145e5b430_6 .net v0x145e5b430 6, 2 0, L_0x145e5db10; 1 drivers
L_0x128040010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x145e5b430_7 .net v0x145e5b430 7, 2 0, L_0x128040010; 1 drivers
L_0x128040058 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x145e5b430_8 .net v0x145e5b430 8, 2 0, L_0x128040058; 1 drivers
L_0x1280400a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x145e5b430_9 .net v0x145e5b430 9, 2 0, L_0x1280400a0; 1 drivers
L_0x1280400e8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x145e5b430_10 .net v0x145e5b430 10, 2 0, L_0x1280400e8; 1 drivers
L_0x128040130 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x145e5b430_11 .net v0x145e5b430 11, 2 0, L_0x128040130; 1 drivers
L_0x128040178 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x145e5b430_12 .net v0x145e5b430 12, 2 0, L_0x128040178; 1 drivers
L_0x1280401c0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x145e5b430_13 .net v0x145e5b430 13, 2 0, L_0x1280401c0; 1 drivers
L_0x128040208 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x145e5b430_14 .net v0x145e5b430 14, 2 0, L_0x128040208; 1 drivers
v0x145e5b640 .array "values", 14 0;
v0x145e5b640_0 .net v0x145e5b640 0, 7 0, L_0x145e5e5d0; 1 drivers
v0x145e5b640_1 .net v0x145e5b640 1, 7 0, L_0x145e5dd10; 1 drivers
v0x145e5b640_2 .net v0x145e5b640 2, 7 0, L_0x145e5e190; 1 drivers
v0x145e5b640_3 .net v0x145e5b640 3, 7 0, L_0x145e5cb90; 1 drivers
v0x145e5b640_4 .net v0x145e5b640 4, 7 0, L_0x145e5d010; 1 drivers
v0x145e5b640_5 .net v0x145e5b640 5, 7 0, L_0x145e5d490; 1 drivers
v0x145e5b640_6 .net v0x145e5b640 6, 7 0, L_0x145e5d8d0; 1 drivers
v0x145e5b640_7 .net v0x145e5b640 7, 7 0, L_0x145e5c2c0; 1 drivers
v0x145e5b640_8 .net v0x145e5b640 8, 7 0, L_0x145e5c3a0; 1 drivers
v0x145e5b640_9 .net v0x145e5b640 9, 7 0, L_0x145e5c480; 1 drivers
v0x145e5b640_10 .net v0x145e5b640 10, 7 0, L_0x145e5c5e0; 1 drivers
v0x145e5b640_11 .net v0x145e5b640 11, 7 0, L_0x145e5c680; 1 drivers
v0x145e5b640_12 .net v0x145e5b640 12, 7 0, L_0x145e5c790; 1 drivers
v0x145e5b640_13 .net v0x145e5b640 13, 7 0, L_0x145e5c830; 1 drivers
v0x145e5b640_14 .net v0x145e5b640 14, 7 0, L_0x145e5ca10; 1 drivers
L_0x145e5c2c0 .part v0x145e5bf20_0, 0, 8;
L_0x145e5c3a0 .part v0x145e5bf20_0, 8, 8;
L_0x145e5c480 .part v0x145e5bf20_0, 16, 8;
L_0x145e5c5e0 .part v0x145e5bf20_0, 24, 8;
L_0x145e5c680 .part v0x145e5bf20_0, 32, 8;
L_0x145e5c790 .part v0x145e5bf20_0, 40, 8;
L_0x145e5c830 .part v0x145e5bf20_0, 48, 8;
L_0x145e5ca10 .part v0x145e5bf20_0, 56, 8;
S_0x145e570c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 13, 3 13 0, S_0x145e56ce0;
 .timescale 0 0;
P_0x145e57290 .param/l "i" 1 3 13, +C4<00>;
S_0x145e57330 .scope generate, "genblk1[1]" "genblk1[1]" 3 13, 3 13 0, S_0x145e56ce0;
 .timescale 0 0;
P_0x145e574a0 .param/l "i" 1 3 13, +C4<01>;
S_0x145e57520 .scope generate, "genblk1[2]" "genblk1[2]" 3 13, 3 13 0, S_0x145e56ce0;
 .timescale 0 0;
P_0x145e57700 .param/l "i" 1 3 13, +C4<010>;
S_0x145e57780 .scope generate, "genblk1[3]" "genblk1[3]" 3 13, 3 13 0, S_0x145e56ce0;
 .timescale 0 0;
P_0x145e57940 .param/l "i" 1 3 13, +C4<011>;
S_0x145e579e0 .scope generate, "genblk1[4]" "genblk1[4]" 3 13, 3 13 0, S_0x145e56ce0;
 .timescale 0 0;
P_0x145e57be0 .param/l "i" 1 3 13, +C4<0100>;
S_0x145e57c80 .scope generate, "genblk1[5]" "genblk1[5]" 3 13, 3 13 0, S_0x145e56ce0;
 .timescale 0 0;
P_0x145e57e40 .param/l "i" 1 3 13, +C4<0101>;
S_0x145e57ec0 .scope generate, "genblk1[6]" "genblk1[6]" 3 13, 3 13 0, S_0x145e56ce0;
 .timescale 0 0;
P_0x145e58080 .param/l "i" 1 3 13, +C4<0110>;
S_0x145e58120 .scope generate, "genblk1[7]" "genblk1[7]" 3 13, 3 13 0, S_0x145e56ce0;
 .timescale 0 0;
P_0x145e582e0 .param/l "i" 1 3 13, +C4<0111>;
S_0x145e58380 .scope generate, "genblk2[0]" "genblk2[0]" 3 21, 3 21 0, S_0x145e56ce0;
 .timescale 0 0;
P_0x145e57ba0 .param/l "level" 1 3 21, +C4<00>;
S_0x145e58620 .scope generate, "genblk1[0]" "genblk1[0]" 3 22, 3 22 0, S_0x145e58380;
 .timescale 0 0;
P_0x145e587f0 .param/l "j" 1 3 22, +C4<00>;
P_0x145e58830 .param/l "left_idx" 1 3 23, +C4<00000000000000000000000000000111>;
P_0x145e58870 .param/l "parent_idx" 1 3 25, +C4<00000000000000000000000000000011>;
P_0x145e588b0 .param/l "right_idx" 1 3 24, +C4<00000000000000000000000000001000>;
v0x145e58af0_0 .net *"_ivl_12", 0 0, L_0x145e5cc70;  1 drivers
v0x145e58b90_0 .net *"_ivl_3", 0 0, L_0x145e5cab0;  1 drivers
L_0x145e5cab0 .cmp/ge 8, L_0x145e5c2c0, L_0x145e5c3a0;
L_0x145e5cb90 .functor MUXZ 8, L_0x145e5c3a0, L_0x145e5c2c0, L_0x145e5cab0, C4<>;
L_0x145e5cc70 .cmp/gt 8, L_0x145e5c2c0, L_0x145e5c3a0;
L_0x145e5ce10 .functor MUXZ 3, L_0x128040058, L_0x128040010, L_0x145e5cc70, C4<>;
S_0x145e58c30 .scope generate, "genblk1[1]" "genblk1[1]" 3 22, 3 22 0, S_0x145e58380;
 .timescale 0 0;
P_0x145e58da0 .param/l "j" 1 3 22, +C4<01>;
P_0x145e58de0 .param/l "left_idx" 1 3 23, +C4<00000000000000000000000000001001>;
P_0x145e58e20 .param/l "parent_idx" 1 3 25, +C4<00000000000000000000000000000100>;
P_0x145e58e60 .param/l "right_idx" 1 3 24, +C4<00000000000000000000000000001010>;
v0x145e59080_0 .net *"_ivl_12", 0 0, L_0x145e5d0f0;  1 drivers
v0x145e59120_0 .net *"_ivl_3", 0 0, L_0x145e5cef0;  1 drivers
L_0x145e5cef0 .cmp/ge 8, L_0x145e5c480, L_0x145e5c5e0;
L_0x145e5d010 .functor MUXZ 8, L_0x145e5c5e0, L_0x145e5c480, L_0x145e5cef0, C4<>;
L_0x145e5d0f0 .cmp/gt 8, L_0x145e5c480, L_0x145e5c5e0;
L_0x145e5d290 .functor MUXZ 3, L_0x1280400e8, L_0x1280400a0, L_0x145e5d0f0, C4<>;
S_0x145e591c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 22, 3 22 0, S_0x145e58380;
 .timescale 0 0;
P_0x145e59330 .param/l "j" 1 3 22, +C4<010>;
P_0x145e59370 .param/l "left_idx" 1 3 23, +C4<00000000000000000000000000001011>;
P_0x145e593b0 .param/l "parent_idx" 1 3 25, +C4<00000000000000000000000000000101>;
P_0x145e593f0 .param/l "right_idx" 1 3 24, +C4<00000000000000000000000000001100>;
v0x145e59620_0 .net *"_ivl_12", 0 0, L_0x145e5d570;  1 drivers
v0x145e596c0_0 .net *"_ivl_3", 0 0, L_0x145e5d370;  1 drivers
L_0x145e5d370 .cmp/ge 8, L_0x145e5c680, L_0x145e5c790;
L_0x145e5d490 .functor MUXZ 8, L_0x145e5c790, L_0x145e5c680, L_0x145e5d370, C4<>;
L_0x145e5d570 .cmp/gt 8, L_0x145e5c680, L_0x145e5c790;
L_0x145e5d710 .functor MUXZ 3, L_0x128040178, L_0x128040130, L_0x145e5d570, C4<>;
S_0x145e59760 .scope generate, "genblk1[3]" "genblk1[3]" 3 22, 3 22 0, S_0x145e58380;
 .timescale 0 0;
P_0x145e598d0 .param/l "j" 1 3 22, +C4<011>;
P_0x145e59910 .param/l "left_idx" 1 3 23, +C4<00000000000000000000000000001101>;
P_0x145e59950 .param/l "parent_idx" 1 3 25, +C4<00000000000000000000000000000110>;
P_0x145e59990 .param/l "right_idx" 1 3 24, +C4<00000000000000000000000000001110>;
v0x145e59bb0_0 .net *"_ivl_12", 0 0, L_0x145e5d970;  1 drivers
v0x145e59c50_0 .net *"_ivl_3", 0 0, L_0x145e5d7b0;  1 drivers
L_0x145e5d7b0 .cmp/ge 8, L_0x145e5c830, L_0x145e5ca10;
L_0x145e5d8d0 .functor MUXZ 8, L_0x145e5ca10, L_0x145e5c830, L_0x145e5d7b0, C4<>;
L_0x145e5d970 .cmp/gt 8, L_0x145e5c830, L_0x145e5ca10;
L_0x145e5db10 .functor MUXZ 3, L_0x128040208, L_0x1280401c0, L_0x145e5d970, C4<>;
S_0x145e59cf0 .scope generate, "genblk2[1]" "genblk2[1]" 3 21, 3 21 0, S_0x145e56ce0;
 .timescale 0 0;
P_0x145e59e60 .param/l "level" 1 3 21, +C4<01>;
S_0x145e59ee0 .scope generate, "genblk1[0]" "genblk1[0]" 3 22, 3 22 0, S_0x145e59cf0;
 .timescale 0 0;
P_0x145e5a0b0 .param/l "j" 1 3 22, +C4<00>;
P_0x145e5a0f0 .param/l "left_idx" 1 3 23, +C4<00000000000000000000000000000011>;
P_0x145e5a130 .param/l "parent_idx" 1 3 25, +C4<00000000000000000000000000000001>;
P_0x145e5a170 .param/l "right_idx" 1 3 24, +C4<00000000000000000000000000000100>;
v0x145e5a3b0_0 .net *"_ivl_12", 0 0, L_0x145e5ddf0;  1 drivers
v0x145e5a450_0 .net *"_ivl_3", 0 0, L_0x145e5dbf0;  1 drivers
L_0x145e5dbf0 .cmp/ge 8, L_0x145e5cb90, L_0x145e5d010;
L_0x145e5dd10 .functor MUXZ 8, L_0x145e5d010, L_0x145e5cb90, L_0x145e5dbf0, C4<>;
L_0x145e5ddf0 .cmp/gt 8, L_0x145e5cb90, L_0x145e5d010;
L_0x145e5df90 .functor MUXZ 3, L_0x145e5d290, L_0x145e5ce10, L_0x145e5ddf0, C4<>;
S_0x145e5a4f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 22, 3 22 0, S_0x145e59cf0;
 .timescale 0 0;
P_0x145e5a660 .param/l "j" 1 3 22, +C4<01>;
P_0x145e5a6a0 .param/l "left_idx" 1 3 23, +C4<00000000000000000000000000000101>;
P_0x145e5a6e0 .param/l "parent_idx" 1 3 25, +C4<00000000000000000000000000000010>;
P_0x145e5a720 .param/l "right_idx" 1 3 24, +C4<00000000000000000000000000000110>;
v0x145e5a940_0 .net *"_ivl_12", 0 0, L_0x145e5e270;  1 drivers
v0x145e5a9e0_0 .net *"_ivl_3", 0 0, L_0x145e5e070;  1 drivers
L_0x145e5e070 .cmp/ge 8, L_0x145e5d490, L_0x145e5d8d0;
L_0x145e5e190 .functor MUXZ 8, L_0x145e5d8d0, L_0x145e5d490, L_0x145e5e070, C4<>;
L_0x145e5e270 .cmp/gt 8, L_0x145e5d490, L_0x145e5d8d0;
L_0x145e5e410 .functor MUXZ 3, L_0x145e5db10, L_0x145e5d710, L_0x145e5e270, C4<>;
S_0x145e5aa80 .scope generate, "genblk2[2]" "genblk2[2]" 3 21, 3 21 0, S_0x145e56ce0;
 .timescale 0 0;
P_0x145e5abf0 .param/l "level" 1 3 21, +C4<010>;
S_0x145e5ac70 .scope generate, "genblk1[0]" "genblk1[0]" 3 22, 3 22 0, S_0x145e5aa80;
 .timescale 0 0;
P_0x145e5ae40 .param/l "j" 1 3 22, +C4<00>;
P_0x145e5ae80 .param/l "left_idx" 1 3 23, +C4<00000000000000000000000000000001>;
P_0x145e5aec0 .param/l "parent_idx" 1 3 25, +C4<00000000000000000000000000000000>;
P_0x145e5af00 .param/l "right_idx" 1 3 24, +C4<00000000000000000000000000000010>;
v0x145e5b140_0 .net *"_ivl_12", 0 0, L_0x145e5e6b0;  1 drivers
v0x145e5b1e0_0 .net *"_ivl_3", 0 0, L_0x145e5e4b0;  1 drivers
L_0x145e5e4b0 .cmp/ge 8, L_0x145e5dd10, L_0x145e5e190;
L_0x145e5e5d0 .functor MUXZ 8, L_0x145e5e190, L_0x145e5dd10, L_0x145e5e4b0, C4<>;
L_0x145e5e6b0 .cmp/gt 8, L_0x145e5dd10, L_0x145e5e190;
L_0x145e5e850 .functor MUXZ 3, L_0x145e5e410, L_0x145e5df90, L_0x145e5e6b0, C4<>;
S_0x145e5b8c0 .scope task, "fill_data_in" "fill_data_in" 2 74, 2 74 0, S_0x145e426e0;
 .timescale 0 0;
v0x145e5ba80_0 .var/i "i", 31 0;
TD_testbench.fill_data_in ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x145e5bf20_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145e5ba80_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x145e5ba80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.7, 5;
    %ix/getv/s 4, v0x145e5ba80_0;
    %load/vec4a v0x145e5c220, 4;
    %load/vec4 v0x145e5ba80_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x145e5bf20_0, 4, 8;
    %load/vec4 v0x145e5ba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x145e5ba80_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %end;
S_0x145e5bb30 .scope task, "print_and_verify_result" "print_and_verify_result" 2 49, 2 49 0, S_0x145e426e0;
 .timescale 0 0;
v0x145e5bcf0_0 .var/i "i", 31 0;
v0x145e5bdb0_0 .var "test_pass", 0 0;
TD_testbench.print_and_verify_result ;
    %vpi_call 2 53 "$display", "\320\222\321\205\320\276\320\264\320\275\321\213\320\265 \320\267\320\275\320\260\321\207\320\265\320\275\320\270\321\217:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145e5bcf0_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x145e5bcf0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.9, 5;
    %vpi_call 2 55 "$display", "values[%0d] = %0d", v0x145e5bcf0_0, &A<v0x145e5c220, v0x145e5bcf0_0 > {0 0 0};
    %load/vec4 v0x145e5bcf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x145e5bcf0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %fork TD_testbench.compute_expected_result, S_0x145e43bb0;
    %join;
    %vpi_call 2 60 "$display", "\320\236\320\266\320\270\320\264\320\260\320\265\320\274\321\213\320\271 \321\200\320\265\320\267\321\203\320\273\321\214\321\202\320\260\321\202: \320\274\320\260\320\272\321\201\320\270\320\274\321\203\320\274 = %0d, \320\270\320\275\320\264\320\265\320\272\321\201 = %0d", v0x145e5c130_0, v0x145e5c0a0_0 {0 0 0};
    %vpi_call 2 61 "$display", "\320\237\320\276\320\273\321\203\321\207\320\265\320\275\320\275\321\213\320\271 \321\200\320\265\320\267\321\203\320\273\321\214\321\202\320\260\321\202: \320\274\320\260\320\272\321\201\320\270\320\274\321\203\320\274 = %0d, \320\270\320\275\320\264\320\265\320\272\321\201 = %0d", v0x145e5bfd0_0, v0x145e5be50_0 {0 0 0};
    %load/vec4 v0x145e5c130_0;
    %load/vec4 v0x145e5bfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.10, 4;
    %load/vec4 v0x145e5c0a0_0;
    %load/vec4 v0x145e5be50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %store/vec4 v0x145e5bdb0_0, 0, 1;
    %load/vec4 v0x145e5bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call 2 65 "$display", "\320\242\320\225\320\241\320\242 \320\237\320\240\320\236\320\231\320\224\320\225\320\235 \342\234\223" {0 0 0};
    %jmp T_2.12;
T_2.11 ;
    %vpi_call 2 67 "$display", "\320\242\320\225\320\241\320\242 \320\235\320\225 \320\237\320\240\320\236\320\231\320\224\320\225\320\235 \342\234\227" {0 0 0};
T_2.12 ;
    %vpi_call 2 69 "$display", "------------------------" {0 0 0};
    %end;
    .scope S_0x145e426e0;
T_3 ;
    %vpi_call 2 86 "$display", "\320\242\320\265\321\201\321\202 1: \320\237\321\200\320\276\321\201\321\202\320\260\321\217 \320\277\320\276\321\201\320\273\320\265\320\264\320\276\320\262\320\260\321\202\320\265\320\273\321\214\320\275\320\276\321\201\321\202\321\214 (\320\262\320\276\320\267\321\200\320\260\321\201\321\202\320\260\321\216\321\211\320\260\321\217)" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x145e5b8c0;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_and_verify_result, S_0x145e5bb30;
    %join;
    %vpi_call 2 94 "$display", "\320\242\320\265\321\201\321\202 2: \320\243\320\261\321\213\320\262\320\260\321\216\321\211\320\260\321\217 \320\277\320\276\321\201\320\273\320\265\320\264\320\276\320\262\320\260\321\202\320\265\320\273\321\214\320\275\320\276\321\201\321\202\321\214" {0 0 0};
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x145e5b8c0;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_and_verify_result, S_0x145e5bb30;
    %join;
    %vpi_call 2 102 "$display", "\320\242\320\265\321\201\321\202 3: \320\235\320\265\321\201\320\272\320\276\320\273\321\214\320\272\320\276 \321\200\320\260\320\262\320\275\321\213\321\205 \320\274\320\260\320\272\321\201\320\270\320\274\320\260\320\273\321\214\320\275\321\213\321\205 \320\267\320\275\320\260\321\207\320\265\320\275\320\270\320\271" {0 0 0};
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x145e5b8c0;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_and_verify_result, S_0x145e5bb30;
    %join;
    %vpi_call 2 110 "$display", "\320\242\320\265\321\201\321\202 4: \320\240\320\260\320\262\320\275\321\213\320\265 \320\274\320\260\320\272\321\201\320\270\320\274\321\203\320\274\321\213 \320\262 \321\200\320\260\320\267\320\275\321\213\321\205 \320\277\320\276\320\267\320\270\321\206\320\270\321\217\321\205" {0 0 0};
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x145e5b8c0;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_and_verify_result, S_0x145e5bb30;
    %join;
    %vpi_call 2 118 "$display", "\320\242\320\265\321\201\321\202 5: \320\234\320\260\320\272\321\201\320\270\320\274\321\203\320\274 \320\262 \320\275\320\260\321\207\320\260\320\273\320\265" {0 0 0};
    %pushi/vec4 90, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x145e5b8c0;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_and_verify_result, S_0x145e5bb30;
    %join;
    %vpi_call 2 126 "$display", "\320\242\320\265\321\201\321\202 6: \320\234\320\260\320\272\321\201\320\270\320\274\321\203\320\274 \320\262 \320\272\320\276\320\275\321\206\320\265" {0 0 0};
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 90, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x145e5b8c0;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_and_verify_result, S_0x145e5bb30;
    %join;
    %vpi_call 2 134 "$display", "\320\242\320\265\321\201\321\202 7: \320\222\321\201\320\265 \320\267\320\275\320\260\321\207\320\265\320\275\320\270\321\217 \321\200\320\260\320\262\320\275\321\213" {0 0 0};
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x145e5b8c0;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_and_verify_result, S_0x145e5bb30;
    %join;
    %vpi_call 2 142 "$display", "\320\242\320\265\321\201\321\202 8: \320\255\320\272\321\201\321\202\321\200\320\265\320\274\320\260\320\273\321\214\320\275\321\213\320\265 \320\267\320\275\320\260\321\207\320\265\320\275\320\270\321\217" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x145e5b8c0;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_and_verify_result, S_0x145e5bb30;
    %join;
    %vpi_call 2 150 "$display", "\320\242\320\265\321\201\321\202 9: \320\234\320\260\320\272\321\201\320\270\320\274\321\203\320\274 \320\262 \321\201\320\265\321\200\320\265\320\264\320\270\320\275\320\265" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x145e5b8c0;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_and_verify_result, S_0x145e5bb30;
    %join;
    %vpi_call 2 158 "$display", "\320\242\320\265\321\201\321\202 10: \320\247\320\265\321\200\320\265\320\264\321\203\321\216\321\211\320\270\320\265\321\201\321\217 \320\267\320\275\320\260\321\207\320\265\320\275\320\270\321\217" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x145e5c220, 4, 0;
    %fork TD_testbench.fill_data_in, S_0x145e5b8c0;
    %join;
    %delay 10, 0;
    %fork TD_testbench.print_and_verify_result, S_0x145e5bb30;
    %join;
    %vpi_call 2 165 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "max_argmax.v";
