INFO: [VRFC 10-163] Analyzing VHDL file "C:/02_PXL/01_Digitale_Systemen/Labo/Labo_Week_2_Oef_1/Labo_Week_2_Oef_1.srcs/sources_1/new/Clock_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clock_Divider'
