// Seed: 1990637677
module module_0;
  logic id_1;
  initial id_0 = 1;
endmodule
`timescale 1ps / 1ps `default_nettype module_0
module module_1 (
    input id_0,
    input logic id_1
);
  type_5 id_2 (
      .id_0(1),
      .id_1(1),
      .id_2(id_3),
      .id_3(1),
      .id_4(1 - id_3)
  );
endmodule
