# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../UART_Interface.srcs/sources_1/new/FIFO.v" \
"../../../../UART_Interface.srcs/sources_1/new/baud_rate_generator.v" \
"../../../../UART_Interface.srcs/sources_1/new/uart.v" \
"../../../../UART_Interface.srcs/sources_1/new/uart_rx.v" \
"../../../../UART_Interface.srcs/sources_1/new/uart_tx.v" \
"../../../../UART_Interface.srcs/sim_1/new/uart_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
