0.7
2020.2
Oct 14 2022
05:20:55
F:/UTT-xilinx/ip_repo/edit_hdmi_text_controller_v1_0.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv,1763263707,systemVerilog,,F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv,,vga_controller,,uvm,../../../../hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0/clk_wiz_0.v,1763265869,verilog,,,,clk_wiz_0,,uvm,../../../../hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v,1763265869,verilog,,F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv,1763265676,systemVerilog,,F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv,,hdmi_text_controller_v1_0,,uvm,../../../../hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv,1763332455,systemVerilog,,F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/o_rom.sv,,hdmi_text_controller_v1_0_AXI,,uvm,../../../../hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv,1763265685,systemVerilog,,,,hdmi_text_controller_tb,,uvm,../../../../hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdl/encode.v,1763265784,verilog,,F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdl/serdes_10_to_1.v,,encode,,uvm,../../../../hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,1763265784,verilog,,F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/sim/hdmi_tx_0.v,,hdmi_tx_v1_0,,uvm,../../../../hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdl/serdes_10_to_1.v,1763265784,verilog,,F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdl/srldelay.v,,serdes_10_to_1,,uvm,../../../../hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdl/srldelay.v,1763265784,verilog,,F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,,srldelay,,uvm,../../../../hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/sim/hdmi_tx_0.v,1763265784,verilog,,F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v,,hdmi_tx_0,,uvm,../../../../hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/o_rom.sv,1763322172,systemVerilog,,F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/x_rom.sv,,o_rom,,uvm,../../../../hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/x_rom.sv,1763322174,systemVerilog,,F:/UTT-xilinx/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv,,x_rom,,uvm,../../../../hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
