###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-20.ucsd.edu)
#  Generated on:      Thu Mar 23 04:27:00 2023
#  Design:            dualcore
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[1]                       (^) checked with  leading edge 
of 'clk2'
Beginpoint: normalizer_inst/psum_norm_2_reg_1_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.335
= Slack Time                   -1.535
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.031
     = Beginpoint Arrival Time       2.031
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_2_reg_1_ | CP ^             |        |       |   2.031 |    0.495 | 
     | normalizer_inst/psum_norm_2_reg_1_ | CP ^ -> Q ^      | DFXQD1 | 0.179 |   2.210 |    0.674 | 
     | FE_PSC5447_psum_norm_2_1           | I ^ -> Z ^       | CKBD4  | 0.110 |   2.320 |    0.785 | 
     |                                    | psum_norm_2[1] ^ |        | 0.015 |   2.335 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[0]                       (^) checked with  leading edge 
of 'clk2'
Beginpoint: normalizer_inst/psum_norm_2_reg_0_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.334
= Slack Time                   -1.534
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.031
     = Beginpoint Arrival Time       2.031
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_2_reg_0_ | CP ^             |        |       |   2.031 |    0.497 | 
     | normalizer_inst/psum_norm_2_reg_0_ | CP ^ -> Q ^      | DFXQD1 | 0.179 |   2.210 |    0.676 | 
     | FE_PSC5449_psum_norm_2_0           | I ^ -> Z ^       | CKBD4  | 0.109 |   2.319 |    0.786 | 
     |                                    | psum_norm_2[0] ^ |        | 0.014 |   2.334 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[4]                       (^) checked with  leading edge 
of 'clk2'
Beginpoint: normalizer_inst/psum_norm_2_reg_4_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.329
= Slack Time                   -1.529
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.031
     = Beginpoint Arrival Time       2.031
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_2_reg_4_ | CP ^             |        |       |   2.031 |    0.502 | 
     | normalizer_inst/psum_norm_2_reg_4_ | CP ^ -> Q ^      | DFXQD1 | 0.137 |   2.167 |    0.638 | 
     | FE_PSC5435_FE_OFN25_psum_norm_2_4  | I ^ -> Z ^       | BUFFD3 | 0.139 |   2.306 |    0.777 | 
     |                                    | psum_norm_2[4] ^ |        | 0.023 |   2.329 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[8]                       (^) checked with  leading edge 
of 'clk2'
Beginpoint: normalizer_inst/psum_norm_2_reg_8_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.326
= Slack Time                   -1.526
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.029
     = Beginpoint Arrival Time       2.029
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_2_reg_8_ | CP ^             |        |       |   2.029 |    0.503 | 
     | normalizer_inst/psum_norm_2_reg_8_ | CP ^ -> Q ^      | DFXQD1 | 0.144 |   2.172 |    0.647 | 
     | FE_PSC5445_FE_OFN21_psum_norm_2_8  | I ^ -> Z ^       | BUFFD3 | 0.132 |   2.305 |    0.779 | 
     |                                    | psum_norm_2[8] ^ |        | 0.021 |   2.326 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[7]                       (^) checked with  leading edge 
of 'clk2'
Beginpoint: normalizer_inst/psum_norm_2_reg_7_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.316
= Slack Time                   -1.516
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.029
     = Beginpoint Arrival Time       2.029
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_2_reg_7_ | CP ^             |        |       |   2.029 |    0.513 | 
     | normalizer_inst/psum_norm_2_reg_7_ | CP ^ -> Q ^      | DFXQD1 | 0.152 |   2.181 |    0.665 | 
     | FE_PSC5434_FE_OFN22_psum_norm_2_7  | I ^ -> Z ^       | CKBD4  | 0.114 |   2.295 |    0.779 | 
     |                                    | psum_norm_2[7] ^ |        | 0.021 |   2.316 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 

