

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Wed Feb 18 15:45:43 2026

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4321
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,space=0,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,space=0,delta=1
    13                           	psect	text3,global,reloc=2,class=CODE,space=0,delta=1
    14                           	psect	text4,global,reloc=2,class=CODE,space=0,delta=1
    15                           	psect	text5,global,reloc=2,class=CODE,space=0,delta=1
    16                           	psect	text6,global,reloc=2,class=CODE,space=0,delta=1
    17                           	psect	intcode,global,reloc=2,class=CODE,space=0,delta=1
    18                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    19                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    20                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    21                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1,lowdata
    22                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    23                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    24   000000                     
    25                           ; Generated 05/12/2024 GMT
    26                           ; 
    27                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    28                           ; All rights reserved.
    29                           ; 
    30                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    31                           ; 
    32                           ; Redistribution and use in source and binary forms, with or without modification, are
    33                           ; permitted provided that the following conditions are met:
    34                           ; 
    35                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    36                           ;        conditions and the following disclaimer.
    37                           ; 
    38                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    39                           ;        of conditions and the following disclaimer in the documentation and/or other
    40                           ;        materials provided with the distribution. Publication is not required when
    41                           ;        this file is used in an embedded application.
    42                           ; 
    43                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    44                           ;        software without specific prior written permission.
    45                           ; 
    46                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    47                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    48                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    49                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    50                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    51                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    52                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    53                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    54                           ; 
    55                           ; 
    56                           ; Code-generator required, PIC18F4321 Definitions
    57                           ; 
    58                           ; SFR Addresses
    59   000FE0                     bsr             equ	4064
    60   000FE9                     fsr0            equ	4073
    61   000FEA                     fsr0h           equ	4074
    62   000FE9                     fsr0l           equ	4073
    63   000FE1                     fsr1            equ	4065
    64   000FE2                     fsr1h           equ	4066
    65   000FE1                     fsr1l           equ	4065
    66   000FD9                     fsr2            equ	4057
    67   000FDA                     fsr2h           equ	4058
    68   000FD9                     fsr2l           equ	4057
    69   000FEF                     indf0           equ	4079
    70   000FE7                     indf1           equ	4071
    71   000FDF                     indf2           equ	4063
    72   000FF2                     intcon          equ	4082
    73   000000                     nvmcon          equ	0
    74   000FF9                     pcl             equ	4089
    75   000FFA                     pclath          equ	4090
    76   000FFB                     pclatu          equ	4091
    77   000FEB                     plusw0          equ	4075
    78   000FE3                     plusw1          equ	4067
    79   000FDB                     plusw2          equ	4059
    80   000FED                     postdec0        equ	4077
    81   000FE5                     postdec1        equ	4069
    82   000FDD                     postdec2        equ	4061
    83   000FEE                     postinc0        equ	4078
    84   000FE6                     postinc1        equ	4070
    85   000FDE                     postinc2        equ	4062
    86   000FEC                     preinc0         equ	4076
    87   000FE4                     preinc1         equ	4068
    88   000FDC                     preinc2         equ	4060
    89   000FF3                     prod            equ	4083
    90   000FF4                     prodh           equ	4084
    91   000FF3                     prodl           equ	4083
    92   000FD8                     status          equ	4056
    93   000FF5                     tablat          equ	4085
    94   000FF6                     tblptr          equ	4086
    95   000FF7                     tblptrh         equ	4087
    96   000FF6                     tblptrl         equ	4086
    97   000FF8                     tblptru         equ	4088
    98   000FFD                     tosl            equ	4093
    99   000FE8                     wreg            equ	4072
   100   000F80                     PORTA           equ	3968	;# 
   101   000F81                     PORTB           equ	3969	;# 
   102   000F82                     PORTC           equ	3970	;# 
   103   000F83                     PORTD           equ	3971	;# 
   104   000F84                     PORTE           equ	3972	;# 
   105   000F89                     LATA            equ	3977	;# 
   106   000F8A                     LATB            equ	3978	;# 
   107   000F8B                     LATC            equ	3979	;# 
   108   000F8C                     LATD            equ	3980	;# 
   109   000F8D                     LATE            equ	3981	;# 
   110   000F92                     TRISA           equ	3986	;# 
   111   000F92                     DDRA            equ	3986	;# 
   112   000F93                     TRISB           equ	3987	;# 
   113   000F93                     DDRB            equ	3987	;# 
   114   000F94                     TRISC           equ	3988	;# 
   115   000F94                     DDRC            equ	3988	;# 
   116   000F95                     TRISD           equ	3989	;# 
   117   000F95                     DDRD            equ	3989	;# 
   118   000F96                     TRISE           equ	3990	;# 
   119   000F96                     DDRE            equ	3990	;# 
   120   000F9B                     OSCTUNE         equ	3995	;# 
   121   000F9D                     PIE1            equ	3997	;# 
   122   000F9E                     PIR1            equ	3998	;# 
   123   000F9F                     IPR1            equ	3999	;# 
   124   000FA0                     PIE2            equ	4000	;# 
   125   000FA1                     PIR2            equ	4001	;# 
   126   000FA2                     IPR2            equ	4002	;# 
   127   000FA6                     EECON1          equ	4006	;# 
   128   000FA7                     EECON2          equ	4007	;# 
   129   000FA8                     EEDATA          equ	4008	;# 
   130   000FA9                     EEADR           equ	4009	;# 
   131   000FAB                     RCSTA           equ	4011	;# 
   132   000FAB                     RCSTA1          equ	4011	;# 
   133   000FAC                     TXSTA           equ	4012	;# 
   134   000FAC                     TXSTA1          equ	4012	;# 
   135   000FAD                     TXREG           equ	4013	;# 
   136   000FAD                     TXREG1          equ	4013	;# 
   137   000FAE                     RCREG           equ	4014	;# 
   138   000FAE                     RCREG1          equ	4014	;# 
   139   000FAF                     SPBRG           equ	4015	;# 
   140   000FAF                     SPBRG1          equ	4015	;# 
   141   000FB0                     SPBRGH          equ	4016	;# 
   142   000FB1                     T3CON           equ	4017	;# 
   143   000FB2                     TMR3            equ	4018	;# 
   144   000FB2                     TMR3L           equ	4018	;# 
   145   000FB3                     TMR3H           equ	4019	;# 
   146   000FB4                     CMCON           equ	4020	;# 
   147   000FB5                     CVRCON          equ	4021	;# 
   148   000FB6                     ECCP1AS         equ	4022	;# 
   149   000FB7                     ECCP1DEL        equ	4023	;# 
   150   000FB7                     PWM1CON         equ	4023	;# 
   151   000FB8                     BAUDCON         equ	4024	;# 
   152   000FB8                     BAUDCTL         equ	4024	;# 
   153   000FBA                     CCP2CON         equ	4026	;# 
   154   000FBB                     CCPR2           equ	4027	;# 
   155   000FBB                     CCPR2L          equ	4027	;# 
   156   000FBC                     CCPR2H          equ	4028	;# 
   157   000FBD                     CCP1CON         equ	4029	;# 
   158   000FBD                     ECCP1CON        equ	4029	;# 
   159   000FBE                     CCPR1           equ	4030	;# 
   160   000FBE                     CCPR1L          equ	4030	;# 
   161   000FBF                     CCPR1H          equ	4031	;# 
   162   000FC0                     ADCON2          equ	4032	;# 
   163   000FC1                     ADCON1          equ	4033	;# 
   164   000FC2                     ADCON0          equ	4034	;# 
   165   000FC3                     ADRES           equ	4035	;# 
   166   000FC3                     ADRESL          equ	4035	;# 
   167   000FC4                     ADRESH          equ	4036	;# 
   168   000FC5                     SSPCON2         equ	4037	;# 
   169   000FC6                     SSPCON1         equ	4038	;# 
   170   000FC7                     SSPSTAT         equ	4039	;# 
   171   000FC8                     SSPADD          equ	4040	;# 
   172   000FC9                     SSPBUF          equ	4041	;# 
   173   000FCA                     T2CON           equ	4042	;# 
   174   000FCB                     PR2             equ	4043	;# 
   175   000FCB                     MEMCON          equ	4043	;# 
   176   000FCC                     TMR2            equ	4044	;# 
   177   000FCD                     T1CON           equ	4045	;# 
   178   000FCE                     TMR1            equ	4046	;# 
   179   000FCE                     TMR1L           equ	4046	;# 
   180   000FCF                     TMR1H           equ	4047	;# 
   181   000FD0                     RCON            equ	4048	;# 
   182   000FD1                     WDTCON          equ	4049	;# 
   183   000FD2                     HLVDCON         equ	4050	;# 
   184   000FD2                     LVDCON          equ	4050	;# 
   185   000FD3                     OSCCON          equ	4051	;# 
   186   000FD5                     T0CON           equ	4053	;# 
   187   000FD6                     TMR0            equ	4054	;# 
   188   000FD6                     TMR0L           equ	4054	;# 
   189   000FD7                     TMR0H           equ	4055	;# 
   190   000FD8                     STATUS          equ	4056	;# 
   191   000FD9                     FSR2            equ	4057	;# 
   192   000FD9                     FSR2L           equ	4057	;# 
   193   000FDA                     FSR2H           equ	4058	;# 
   194   000FDB                     PLUSW2          equ	4059	;# 
   195   000FDC                     PREINC2         equ	4060	;# 
   196   000FDD                     POSTDEC2        equ	4061	;# 
   197   000FDE                     POSTINC2        equ	4062	;# 
   198   000FDF                     INDF2           equ	4063	;# 
   199   000FE0                     BSR             equ	4064	;# 
   200   000FE1                     FSR1            equ	4065	;# 
   201   000FE1                     FSR1L           equ	4065	;# 
   202   000FE2                     FSR1H           equ	4066	;# 
   203   000FE3                     PLUSW1          equ	4067	;# 
   204   000FE4                     PREINC1         equ	4068	;# 
   205   000FE5                     POSTDEC1        equ	4069	;# 
   206   000FE6                     POSTINC1        equ	4070	;# 
   207   000FE7                     INDF1           equ	4071	;# 
   208   000FE8                     WREG            equ	4072	;# 
   209   000FE9                     FSR0            equ	4073	;# 
   210   000FE9                     FSR0L           equ	4073	;# 
   211   000FEA                     FSR0H           equ	4074	;# 
   212   000FEB                     PLUSW0          equ	4075	;# 
   213   000FEC                     PREINC0         equ	4076	;# 
   214   000FED                     POSTDEC0        equ	4077	;# 
   215   000FEE                     POSTINC0        equ	4078	;# 
   216   000FEF                     INDF0           equ	4079	;# 
   217   000FF0                     INTCON3         equ	4080	;# 
   218   000FF1                     INTCON2         equ	4081	;# 
   219   000FF2                     INTCON          equ	4082	;# 
   220   000FF3                     PROD            equ	4083	;# 
   221   000FF3                     PRODL           equ	4083	;# 
   222   000FF4                     PRODH           equ	4084	;# 
   223   000FF5                     TABLAT          equ	4085	;# 
   224   000FF6                     TBLPTR          equ	4086	;# 
   225   000FF6                     TBLPTRL         equ	4086	;# 
   226   000FF7                     TBLPTRH         equ	4087	;# 
   227   000FF8                     TBLPTRU         equ	4088	;# 
   228   000FF9                     PCLAT           equ	4089	;# 
   229   000FF9                     PC              equ	4089	;# 
   230   000FF9                     PCL             equ	4089	;# 
   231   000FFA                     PCLATH          equ	4090	;# 
   232   000FFB                     PCLATU          equ	4091	;# 
   233   000FFC                     STKPTR          equ	4092	;# 
   234   000FFD                     TOS             equ	4093	;# 
   235   000FFD                     TOSL            equ	4093	;# 
   236   000FFE                     TOSH            equ	4094	;# 
   237   000FFF                     TOSU            equ	4095	;# 
   238   000F80                     PORTA           equ	3968	;# 
   239   000F81                     PORTB           equ	3969	;# 
   240   000F82                     PORTC           equ	3970	;# 
   241   000F83                     PORTD           equ	3971	;# 
   242   000F84                     PORTE           equ	3972	;# 
   243   000F89                     LATA            equ	3977	;# 
   244   000F8A                     LATB            equ	3978	;# 
   245   000F8B                     LATC            equ	3979	;# 
   246   000F8C                     LATD            equ	3980	;# 
   247   000F8D                     LATE            equ	3981	;# 
   248   000F92                     TRISA           equ	3986	;# 
   249   000F92                     DDRA            equ	3986	;# 
   250   000F93                     TRISB           equ	3987	;# 
   251   000F93                     DDRB            equ	3987	;# 
   252   000F94                     TRISC           equ	3988	;# 
   253   000F94                     DDRC            equ	3988	;# 
   254   000F95                     TRISD           equ	3989	;# 
   255   000F95                     DDRD            equ	3989	;# 
   256   000F96                     TRISE           equ	3990	;# 
   257   000F96                     DDRE            equ	3990	;# 
   258   000F9B                     OSCTUNE         equ	3995	;# 
   259   000F9D                     PIE1            equ	3997	;# 
   260   000F9E                     PIR1            equ	3998	;# 
   261   000F9F                     IPR1            equ	3999	;# 
   262   000FA0                     PIE2            equ	4000	;# 
   263   000FA1                     PIR2            equ	4001	;# 
   264   000FA2                     IPR2            equ	4002	;# 
   265   000FA6                     EECON1          equ	4006	;# 
   266   000FA7                     EECON2          equ	4007	;# 
   267   000FA8                     EEDATA          equ	4008	;# 
   268   000FA9                     EEADR           equ	4009	;# 
   269   000FAB                     RCSTA           equ	4011	;# 
   270   000FAB                     RCSTA1          equ	4011	;# 
   271   000FAC                     TXSTA           equ	4012	;# 
   272   000FAC                     TXSTA1          equ	4012	;# 
   273   000FAD                     TXREG           equ	4013	;# 
   274   000FAD                     TXREG1          equ	4013	;# 
   275   000FAE                     RCREG           equ	4014	;# 
   276   000FAE                     RCREG1          equ	4014	;# 
   277   000FAF                     SPBRG           equ	4015	;# 
   278   000FAF                     SPBRG1          equ	4015	;# 
   279   000FB0                     SPBRGH          equ	4016	;# 
   280   000FB1                     T3CON           equ	4017	;# 
   281   000FB2                     TMR3            equ	4018	;# 
   282   000FB2                     TMR3L           equ	4018	;# 
   283   000FB3                     TMR3H           equ	4019	;# 
   284   000FB4                     CMCON           equ	4020	;# 
   285   000FB5                     CVRCON          equ	4021	;# 
   286   000FB6                     ECCP1AS         equ	4022	;# 
   287   000FB7                     ECCP1DEL        equ	4023	;# 
   288   000FB7                     PWM1CON         equ	4023	;# 
   289   000FB8                     BAUDCON         equ	4024	;# 
   290   000FB8                     BAUDCTL         equ	4024	;# 
   291   000FBA                     CCP2CON         equ	4026	;# 
   292   000FBB                     CCPR2           equ	4027	;# 
   293   000FBB                     CCPR2L          equ	4027	;# 
   294   000FBC                     CCPR2H          equ	4028	;# 
   295   000FBD                     CCP1CON         equ	4029	;# 
   296   000FBD                     ECCP1CON        equ	4029	;# 
   297   000FBE                     CCPR1           equ	4030	;# 
   298   000FBE                     CCPR1L          equ	4030	;# 
   299   000FBF                     CCPR1H          equ	4031	;# 
   300   000FC0                     ADCON2          equ	4032	;# 
   301   000FC1                     ADCON1          equ	4033	;# 
   302   000FC2                     ADCON0          equ	4034	;# 
   303   000FC3                     ADRES           equ	4035	;# 
   304   000FC3                     ADRESL          equ	4035	;# 
   305   000FC4                     ADRESH          equ	4036	;# 
   306   000FC5                     SSPCON2         equ	4037	;# 
   307   000FC6                     SSPCON1         equ	4038	;# 
   308   000FC7                     SSPSTAT         equ	4039	;# 
   309   000FC8                     SSPADD          equ	4040	;# 
   310   000FC9                     SSPBUF          equ	4041	;# 
   311   000FCA                     T2CON           equ	4042	;# 
   312   000FCB                     PR2             equ	4043	;# 
   313   000FCB                     MEMCON          equ	4043	;# 
   314   000FCC                     TMR2            equ	4044	;# 
   315   000FCD                     T1CON           equ	4045	;# 
   316   000FCE                     TMR1            equ	4046	;# 
   317   000FCE                     TMR1L           equ	4046	;# 
   318   000FCF                     TMR1H           equ	4047	;# 
   319   000FD0                     RCON            equ	4048	;# 
   320   000FD1                     WDTCON          equ	4049	;# 
   321   000FD2                     HLVDCON         equ	4050	;# 
   322   000FD2                     LVDCON          equ	4050	;# 
   323   000FD3                     OSCCON          equ	4051	;# 
   324   000FD5                     T0CON           equ	4053	;# 
   325   000FD6                     TMR0            equ	4054	;# 
   326   000FD6                     TMR0L           equ	4054	;# 
   327   000FD7                     TMR0H           equ	4055	;# 
   328   000FD8                     STATUS          equ	4056	;# 
   329   000FD9                     FSR2            equ	4057	;# 
   330   000FD9                     FSR2L           equ	4057	;# 
   331   000FDA                     FSR2H           equ	4058	;# 
   332   000FDB                     PLUSW2          equ	4059	;# 
   333   000FDC                     PREINC2         equ	4060	;# 
   334   000FDD                     POSTDEC2        equ	4061	;# 
   335   000FDE                     POSTINC2        equ	4062	;# 
   336   000FDF                     INDF2           equ	4063	;# 
   337   000FE0                     BSR             equ	4064	;# 
   338   000FE1                     FSR1            equ	4065	;# 
   339   000FE1                     FSR1L           equ	4065	;# 
   340   000FE2                     FSR1H           equ	4066	;# 
   341   000FE3                     PLUSW1          equ	4067	;# 
   342   000FE4                     PREINC1         equ	4068	;# 
   343   000FE5                     POSTDEC1        equ	4069	;# 
   344   000FE6                     POSTINC1        equ	4070	;# 
   345   000FE7                     INDF1           equ	4071	;# 
   346   000FE8                     WREG            equ	4072	;# 
   347   000FE9                     FSR0            equ	4073	;# 
   348   000FE9                     FSR0L           equ	4073	;# 
   349   000FEA                     FSR0H           equ	4074	;# 
   350   000FEB                     PLUSW0          equ	4075	;# 
   351   000FEC                     PREINC0         equ	4076	;# 
   352   000FED                     POSTDEC0        equ	4077	;# 
   353   000FEE                     POSTINC0        equ	4078	;# 
   354   000FEF                     INDF0           equ	4079	;# 
   355   000FF0                     INTCON3         equ	4080	;# 
   356   000FF1                     INTCON2         equ	4081	;# 
   357   000FF2                     INTCON          equ	4082	;# 
   358   000FF3                     PROD            equ	4083	;# 
   359   000FF3                     PRODL           equ	4083	;# 
   360   000FF4                     PRODH           equ	4084	;# 
   361   000FF5                     TABLAT          equ	4085	;# 
   362   000FF6                     TBLPTR          equ	4086	;# 
   363   000FF6                     TBLPTRL         equ	4086	;# 
   364   000FF7                     TBLPTRH         equ	4087	;# 
   365   000FF8                     TBLPTRU         equ	4088	;# 
   366   000FF9                     PCLAT           equ	4089	;# 
   367   000FF9                     PC              equ	4089	;# 
   368   000FF9                     PCL             equ	4089	;# 
   369   000FFA                     PCLATH          equ	4090	;# 
   370   000FFB                     PCLATU          equ	4091	;# 
   371   000FFC                     STKPTR          equ	4092	;# 
   372   000FFD                     TOS             equ	4093	;# 
   373   000FFD                     TOSL            equ	4093	;# 
   374   000FFE                     TOSH            equ	4094	;# 
   375   000FFF                     TOSU            equ	4095	;# 
   376   000F80                     PORTA           equ	3968	;# 
   377   000F81                     PORTB           equ	3969	;# 
   378   000F82                     PORTC           equ	3970	;# 
   379   000F83                     PORTD           equ	3971	;# 
   380   000F84                     PORTE           equ	3972	;# 
   381   000F89                     LATA            equ	3977	;# 
   382   000F8A                     LATB            equ	3978	;# 
   383   000F8B                     LATC            equ	3979	;# 
   384   000F8C                     LATD            equ	3980	;# 
   385   000F8D                     LATE            equ	3981	;# 
   386   000F92                     TRISA           equ	3986	;# 
   387   000F92                     DDRA            equ	3986	;# 
   388   000F93                     TRISB           equ	3987	;# 
   389   000F93                     DDRB            equ	3987	;# 
   390   000F94                     TRISC           equ	3988	;# 
   391   000F94                     DDRC            equ	3988	;# 
   392   000F95                     TRISD           equ	3989	;# 
   393   000F95                     DDRD            equ	3989	;# 
   394   000F96                     TRISE           equ	3990	;# 
   395   000F96                     DDRE            equ	3990	;# 
   396   000F9B                     OSCTUNE         equ	3995	;# 
   397   000F9D                     PIE1            equ	3997	;# 
   398   000F9E                     PIR1            equ	3998	;# 
   399   000F9F                     IPR1            equ	3999	;# 
   400   000FA0                     PIE2            equ	4000	;# 
   401   000FA1                     PIR2            equ	4001	;# 
   402   000FA2                     IPR2            equ	4002	;# 
   403   000FA6                     EECON1          equ	4006	;# 
   404   000FA7                     EECON2          equ	4007	;# 
   405   000FA8                     EEDATA          equ	4008	;# 
   406   000FA9                     EEADR           equ	4009	;# 
   407   000FAB                     RCSTA           equ	4011	;# 
   408   000FAB                     RCSTA1          equ	4011	;# 
   409   000FAC                     TXSTA           equ	4012	;# 
   410   000FAC                     TXSTA1          equ	4012	;# 
   411   000FAD                     TXREG           equ	4013	;# 
   412   000FAD                     TXREG1          equ	4013	;# 
   413   000FAE                     RCREG           equ	4014	;# 
   414   000FAE                     RCREG1          equ	4014	;# 
   415   000FAF                     SPBRG           equ	4015	;# 
   416   000FAF                     SPBRG1          equ	4015	;# 
   417   000FB0                     SPBRGH          equ	4016	;# 
   418   000FB1                     T3CON           equ	4017	;# 
   419   000FB2                     TMR3            equ	4018	;# 
   420   000FB2                     TMR3L           equ	4018	;# 
   421   000FB3                     TMR3H           equ	4019	;# 
   422   000FB4                     CMCON           equ	4020	;# 
   423   000FB5                     CVRCON          equ	4021	;# 
   424   000FB6                     ECCP1AS         equ	4022	;# 
   425   000FB7                     ECCP1DEL        equ	4023	;# 
   426   000FB7                     PWM1CON         equ	4023	;# 
   427   000FB8                     BAUDCON         equ	4024	;# 
   428   000FB8                     BAUDCTL         equ	4024	;# 
   429   000FBA                     CCP2CON         equ	4026	;# 
   430   000FBB                     CCPR2           equ	4027	;# 
   431   000FBB                     CCPR2L          equ	4027	;# 
   432   000FBC                     CCPR2H          equ	4028	;# 
   433   000FBD                     CCP1CON         equ	4029	;# 
   434   000FBD                     ECCP1CON        equ	4029	;# 
   435   000FBE                     CCPR1           equ	4030	;# 
   436   000FBE                     CCPR1L          equ	4030	;# 
   437   000FBF                     CCPR1H          equ	4031	;# 
   438   000FC0                     ADCON2          equ	4032	;# 
   439   000FC1                     ADCON1          equ	4033	;# 
   440   000FC2                     ADCON0          equ	4034	;# 
   441   000FC3                     ADRES           equ	4035	;# 
   442   000FC3                     ADRESL          equ	4035	;# 
   443   000FC4                     ADRESH          equ	4036	;# 
   444   000FC5                     SSPCON2         equ	4037	;# 
   445   000FC6                     SSPCON1         equ	4038	;# 
   446   000FC7                     SSPSTAT         equ	4039	;# 
   447   000FC8                     SSPADD          equ	4040	;# 
   448   000FC9                     SSPBUF          equ	4041	;# 
   449   000FCA                     T2CON           equ	4042	;# 
   450   000FCB                     PR2             equ	4043	;# 
   451   000FCB                     MEMCON          equ	4043	;# 
   452   000FCC                     TMR2            equ	4044	;# 
   453   000FCD                     T1CON           equ	4045	;# 
   454   000FCE                     TMR1            equ	4046	;# 
   455   000FCE                     TMR1L           equ	4046	;# 
   456   000FCF                     TMR1H           equ	4047	;# 
   457   000FD0                     RCON            equ	4048	;# 
   458   000FD1                     WDTCON          equ	4049	;# 
   459   000FD2                     HLVDCON         equ	4050	;# 
   460   000FD2                     LVDCON          equ	4050	;# 
   461   000FD3                     OSCCON          equ	4051	;# 
   462   000FD5                     T0CON           equ	4053	;# 
   463   000FD6                     TMR0            equ	4054	;# 
   464   000FD6                     TMR0L           equ	4054	;# 
   465   000FD7                     TMR0H           equ	4055	;# 
   466   000FD8                     STATUS          equ	4056	;# 
   467   000FD9                     FSR2            equ	4057	;# 
   468   000FD9                     FSR2L           equ	4057	;# 
   469   000FDA                     FSR2H           equ	4058	;# 
   470   000FDB                     PLUSW2          equ	4059	;# 
   471   000FDC                     PREINC2         equ	4060	;# 
   472   000FDD                     POSTDEC2        equ	4061	;# 
   473   000FDE                     POSTINC2        equ	4062	;# 
   474   000FDF                     INDF2           equ	4063	;# 
   475   000FE0                     BSR             equ	4064	;# 
   476   000FE1                     FSR1            equ	4065	;# 
   477   000FE1                     FSR1L           equ	4065	;# 
   478   000FE2                     FSR1H           equ	4066	;# 
   479   000FE3                     PLUSW1          equ	4067	;# 
   480   000FE4                     PREINC1         equ	4068	;# 
   481   000FE5                     POSTDEC1        equ	4069	;# 
   482   000FE6                     POSTINC1        equ	4070	;# 
   483   000FE7                     INDF1           equ	4071	;# 
   484   000FE8                     WREG            equ	4072	;# 
   485   000FE9                     FSR0            equ	4073	;# 
   486   000FE9                     FSR0L           equ	4073	;# 
   487   000FEA                     FSR0H           equ	4074	;# 
   488   000FEB                     PLUSW0          equ	4075	;# 
   489   000FEC                     PREINC0         equ	4076	;# 
   490   000FED                     POSTDEC0        equ	4077	;# 
   491   000FEE                     POSTINC0        equ	4078	;# 
   492   000FEF                     INDF0           equ	4079	;# 
   493   000FF0                     INTCON3         equ	4080	;# 
   494   000FF1                     INTCON2         equ	4081	;# 
   495   000FF2                     INTCON          equ	4082	;# 
   496   000FF3                     PROD            equ	4083	;# 
   497   000FF3                     PRODL           equ	4083	;# 
   498   000FF4                     PRODH           equ	4084	;# 
   499   000FF5                     TABLAT          equ	4085	;# 
   500   000FF6                     TBLPTR          equ	4086	;# 
   501   000FF6                     TBLPTRL         equ	4086	;# 
   502   000FF7                     TBLPTRH         equ	4087	;# 
   503   000FF8                     TBLPTRU         equ	4088	;# 
   504   000FF9                     PCLAT           equ	4089	;# 
   505   000FF9                     PC              equ	4089	;# 
   506   000FF9                     PCL             equ	4089	;# 
   507   000FFA                     PCLATH          equ	4090	;# 
   508   000FFB                     PCLATU          equ	4091	;# 
   509   000FFC                     STKPTR          equ	4092	;# 
   510   000FFD                     TOS             equ	4093	;# 
   511   000FFD                     TOSL            equ	4093	;# 
   512   000FFE                     TOSH            equ	4094	;# 
   513   000FFF                     TOSU            equ	4095	;# 
   514   000F80                     PORTA           equ	3968	;# 
   515   000F81                     PORTB           equ	3969	;# 
   516   000F82                     PORTC           equ	3970	;# 
   517   000F83                     PORTD           equ	3971	;# 
   518   000F84                     PORTE           equ	3972	;# 
   519   000F89                     LATA            equ	3977	;# 
   520   000F8A                     LATB            equ	3978	;# 
   521   000F8B                     LATC            equ	3979	;# 
   522   000F8C                     LATD            equ	3980	;# 
   523   000F8D                     LATE            equ	3981	;# 
   524   000F92                     TRISA           equ	3986	;# 
   525   000F92                     DDRA            equ	3986	;# 
   526   000F93                     TRISB           equ	3987	;# 
   527   000F93                     DDRB            equ	3987	;# 
   528   000F94                     TRISC           equ	3988	;# 
   529   000F94                     DDRC            equ	3988	;# 
   530   000F95                     TRISD           equ	3989	;# 
   531   000F95                     DDRD            equ	3989	;# 
   532   000F96                     TRISE           equ	3990	;# 
   533   000F96                     DDRE            equ	3990	;# 
   534   000F9B                     OSCTUNE         equ	3995	;# 
   535   000F9D                     PIE1            equ	3997	;# 
   536   000F9E                     PIR1            equ	3998	;# 
   537   000F9F                     IPR1            equ	3999	;# 
   538   000FA0                     PIE2            equ	4000	;# 
   539   000FA1                     PIR2            equ	4001	;# 
   540   000FA2                     IPR2            equ	4002	;# 
   541   000FA6                     EECON1          equ	4006	;# 
   542   000FA7                     EECON2          equ	4007	;# 
   543   000FA8                     EEDATA          equ	4008	;# 
   544   000FA9                     EEADR           equ	4009	;# 
   545   000FAB                     RCSTA           equ	4011	;# 
   546   000FAB                     RCSTA1          equ	4011	;# 
   547   000FAC                     TXSTA           equ	4012	;# 
   548   000FAC                     TXSTA1          equ	4012	;# 
   549   000FAD                     TXREG           equ	4013	;# 
   550   000FAD                     TXREG1          equ	4013	;# 
   551   000FAE                     RCREG           equ	4014	;# 
   552   000FAE                     RCREG1          equ	4014	;# 
   553   000FAF                     SPBRG           equ	4015	;# 
   554   000FAF                     SPBRG1          equ	4015	;# 
   555   000FB0                     SPBRGH          equ	4016	;# 
   556   000FB1                     T3CON           equ	4017	;# 
   557   000FB2                     TMR3            equ	4018	;# 
   558   000FB2                     TMR3L           equ	4018	;# 
   559   000FB3                     TMR3H           equ	4019	;# 
   560   000FB4                     CMCON           equ	4020	;# 
   561   000FB5                     CVRCON          equ	4021	;# 
   562   000FB6                     ECCP1AS         equ	4022	;# 
   563   000FB7                     ECCP1DEL        equ	4023	;# 
   564   000FB7                     PWM1CON         equ	4023	;# 
   565   000FB8                     BAUDCON         equ	4024	;# 
   566   000FB8                     BAUDCTL         equ	4024	;# 
   567   000FBA                     CCP2CON         equ	4026	;# 
   568   000FBB                     CCPR2           equ	4027	;# 
   569   000FBB                     CCPR2L          equ	4027	;# 
   570   000FBC                     CCPR2H          equ	4028	;# 
   571   000FBD                     CCP1CON         equ	4029	;# 
   572   000FBD                     ECCP1CON        equ	4029	;# 
   573   000FBE                     CCPR1           equ	4030	;# 
   574   000FBE                     CCPR1L          equ	4030	;# 
   575   000FBF                     CCPR1H          equ	4031	;# 
   576   000FC0                     ADCON2          equ	4032	;# 
   577   000FC1                     ADCON1          equ	4033	;# 
   578   000FC2                     ADCON0          equ	4034	;# 
   579   000FC3                     ADRES           equ	4035	;# 
   580   000FC3                     ADRESL          equ	4035	;# 
   581   000FC4                     ADRESH          equ	4036	;# 
   582   000FC5                     SSPCON2         equ	4037	;# 
   583   000FC6                     SSPCON1         equ	4038	;# 
   584   000FC7                     SSPSTAT         equ	4039	;# 
   585   000FC8                     SSPADD          equ	4040	;# 
   586   000FC9                     SSPBUF          equ	4041	;# 
   587   000FCA                     T2CON           equ	4042	;# 
   588   000FCB                     PR2             equ	4043	;# 
   589   000FCB                     MEMCON          equ	4043	;# 
   590   000FCC                     TMR2            equ	4044	;# 
   591   000FCD                     T1CON           equ	4045	;# 
   592   000FCE                     TMR1            equ	4046	;# 
   593   000FCE                     TMR1L           equ	4046	;# 
   594   000FCF                     TMR1H           equ	4047	;# 
   595   000FD0                     RCON            equ	4048	;# 
   596   000FD1                     WDTCON          equ	4049	;# 
   597   000FD2                     HLVDCON         equ	4050	;# 
   598   000FD2                     LVDCON          equ	4050	;# 
   599   000FD3                     OSCCON          equ	4051	;# 
   600   000FD5                     T0CON           equ	4053	;# 
   601   000FD6                     TMR0            equ	4054	;# 
   602   000FD6                     TMR0L           equ	4054	;# 
   603   000FD7                     TMR0H           equ	4055	;# 
   604   000FD8                     STATUS          equ	4056	;# 
   605   000FD9                     FSR2            equ	4057	;# 
   606   000FD9                     FSR2L           equ	4057	;# 
   607   000FDA                     FSR2H           equ	4058	;# 
   608   000FDB                     PLUSW2          equ	4059	;# 
   609   000FDC                     PREINC2         equ	4060	;# 
   610   000FDD                     POSTDEC2        equ	4061	;# 
   611   000FDE                     POSTINC2        equ	4062	;# 
   612   000FDF                     INDF2           equ	4063	;# 
   613   000FE0                     BSR             equ	4064	;# 
   614   000FE1                     FSR1            equ	4065	;# 
   615   000FE1                     FSR1L           equ	4065	;# 
   616   000FE2                     FSR1H           equ	4066	;# 
   617   000FE3                     PLUSW1          equ	4067	;# 
   618   000FE4                     PREINC1         equ	4068	;# 
   619   000FE5                     POSTDEC1        equ	4069	;# 
   620   000FE6                     POSTINC1        equ	4070	;# 
   621   000FE7                     INDF1           equ	4071	;# 
   622   000FE8                     WREG            equ	4072	;# 
   623   000FE9                     FSR0            equ	4073	;# 
   624   000FE9                     FSR0L           equ	4073	;# 
   625   000FEA                     FSR0H           equ	4074	;# 
   626   000FEB                     PLUSW0          equ	4075	;# 
   627   000FEC                     PREINC0         equ	4076	;# 
   628   000FED                     POSTDEC0        equ	4077	;# 
   629   000FEE                     POSTINC0        equ	4078	;# 
   630   000FEF                     INDF0           equ	4079	;# 
   631   000FF0                     INTCON3         equ	4080	;# 
   632   000FF1                     INTCON2         equ	4081	;# 
   633   000FF2                     INTCON          equ	4082	;# 
   634   000FF3                     PROD            equ	4083	;# 
   635   000FF3                     PRODL           equ	4083	;# 
   636   000FF4                     PRODH           equ	4084	;# 
   637   000FF5                     TABLAT          equ	4085	;# 
   638   000FF6                     TBLPTR          equ	4086	;# 
   639   000FF6                     TBLPTRL         equ	4086	;# 
   640   000FF7                     TBLPTRH         equ	4087	;# 
   641   000FF8                     TBLPTRU         equ	4088	;# 
   642   000FF9                     PCLAT           equ	4089	;# 
   643   000FF9                     PC              equ	4089	;# 
   644   000FF9                     PCL             equ	4089	;# 
   645   000FFA                     PCLATH          equ	4090	;# 
   646   000FFB                     PCLATU          equ	4091	;# 
   647   000FFC                     STKPTR          equ	4092	;# 
   648   000FFD                     TOS             equ	4093	;# 
   649   000FFD                     TOSL            equ	4093	;# 
   650   000FFE                     TOSH            equ	4094	;# 
   651   000FFF                     TOSU            equ	4095	;# 
   652                           
   653                           	psect	idataCOMRAM
   654   000362                     __pidataCOMRAM:
   655                           	callstack 0
   656                           
   657                           ;initializer for _newDayMessage
   658   000362  4E                 	db	78
   659   000363  65                 	db	101
   660   000364  77                 	db	119
   661   000365  20                 	db	32
   662   000366  64                 	db	100
   663   000367  61                 	db	97
   664   000368  79                 	db	121
   665   000369  20                 	db	32
   666   00036A  68                 	db	104
   667   00036B  61                 	db	97
   668   00036C  73                 	db	115
   669   00036D  20                 	db	32
   670   00036E  73                 	db	115
   671   00036F  74                 	db	116
   672   000370  61                 	db	97
   673   000371  72                 	db	114
   674   000372  74                 	db	116
   675   000373  65                 	db	101
   676   000374  64                 	db	100
   677   000375  21                 	db	33
   678   007F92                     _TMR0IF         set	32658
   679   000FD6                     _TMR0           set	4054
   680   000FD5                     _T0CON          set	4053
   681   000FAD                     _TXREG          set	4013
   682   000FAC                     _TXSTAbits      set	4012
   683   000F89                     _LATAbits       set	3977
   684   000FD0                     _RCONbits       set	4048
   685   000F92                     _TRISAbits      set	3986
   686   000F94                     _TRISCbits      set	3988
   687   000FF2                     _INTCONbits     set	4082
   688                           
   689                           ; #config settings
   690                           
   691                           	psect	cinit
   692   0002D6                     __pcinit:
   693                           	callstack 0
   694   0002D6                     start_initialization:
   695                           	callstack 0
   696   0002D6                     __initialization:
   697                           	callstack 0
   698                           
   699                           ; Initialize objects allocated to COMRAM (20 bytes)
   700                           ; load TBLPTR registers with __pidataCOMRAM
   701   0002D6  0E62               	movlw	low __pidataCOMRAM
   702   0002D8  6EF6               	movwf	tblptrl,c
   703   0002DA  0E03               	movlw	high __pidataCOMRAM
   704   0002DC  6EF7               	movwf	tblptrh,c
   705   0002DE  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   706   0002E0  6EF8               	movwf	tblptru,c
   707   0002E2  EE00  F01E         	lfsr	0,__pdataCOMRAM
   708   0002E6  EE10 F014          	lfsr	1,20
   709   0002EA                     copy_data0:
   710   0002EA  0009               	tblrd		*+
   711   0002EC  CFF5 FFEE          	movff	tablat,postinc0
   712   0002F0  50E5               	movf	postdec1,w,c
   713   0002F2  50E1               	movf	fsr1l,w,c
   714   0002F4  E1FA               	bnz	copy_data0
   715                           
   716                           ; Clear objects allocated to COMRAM (29 bytes)
   717   0002F6  EE00  F001         	lfsr	0,__pbssCOMRAM
   718   0002FA  0E1D               	movlw	29
   719   0002FC                     clear_0:
   720   0002FC  6AEE               	clrf	postinc0,c
   721   0002FE  06E8               	decf	wreg,f,c
   722   000300  E1FD               	bnz	clear_0
   723   000302                     end_of_initialization:
   724                           	callstack 0
   725   000302                     __end_of__initialization:
   726                           	callstack 0
   727   000302  9033               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
   728   000304  9233               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   729   000306  0E00               	movlw	low (__Lmediumconst shr (0+16))
   730   000308  6EF8               	movwf	tblptru,c
   731   00030A  0100               	movlb	0
   732   00030C  EFA2  F001         	goto	_main	;jump to C main() function
   733                           
   734                           	psect	bssCOMRAM
   735   000001                     __pbssCOMRAM:
   736                           	callstack 0
   737   000001                     _Timers:
   738                           	callstack 0
   739   000001                     	ds	20
   740   000015                     _Tics:
   741                           	callstack 0
   742   000015                     	ds	4
   743   000019                     eusartMotor@messageIndex:
   744                           	callstack 0
   745   000019                     	ds	1
   746   00001A                     eusartMotor@state:
   747                           	callstack 0
   748   00001A                     	ds	1
   749   00001B                     _confirmedEnablers:
   750                           	callstack 0
   751   00001B                     	ds	1
   752   00001C                     _enablers:
   753                           	callstack 0
   754   00001C                     	ds	1
   755   00001D                     MainControllerMotor@state:
   756                           	callstack 0
   757   00001D                     	ds	1
   758                           
   759                           	psect	dataCOMRAM
   760   00001E                     __pdataCOMRAM:
   761                           	callstack 0
   762   00001E                     _newDayMessage:
   763                           	callstack 0
   764   00001E                     	ds	20
   765                           
   766                           	psect	cstackCOMRAM
   767   000032                     __pcstackCOMRAM:
   768                           	callstack 0
   769   000032                     TI_Init@counter:
   770                           	callstack 0
   771   000032                     
   772                           ; 1 bytes @ 0x0
   773   000032                     	ds	1
   774   000033                     
   775                           ; 1 bytes @ 0x1
   776 ;;
   777 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   778 ;;
   779 ;; *************** function _main *****************
   780 ;; Defined at:
   781 ;;		line 50 in file "main.c"
   782 ;; Parameters:    Size  Location     Type
   783 ;;		None
   784 ;; Auto vars:     Size  Location     Type
   785 ;;		None
   786 ;; Return value:  Size  Location     Type
   787 ;;                  1    wreg      void 
   788 ;; Registers used:
   789 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   790 ;; Tracked objects:
   791 ;;		On entry : 0/0
   792 ;;		On exit  : 0/0
   793 ;;		Unchanged: 0/0
   794 ;; Data sizes:     COMRAM   BANK0   BANK1
   795 ;;      Params:         0       0       0
   796 ;;      Locals:         0       0       0
   797 ;;      Temps:          0       0       0
   798 ;;      Totals:         0       0       0
   799 ;;Total ram usage:        0 bytes
   800 ;; Hardware stack levels required when called: 3
   801 ;; This function calls:
   802 ;;		_MainControllerMotor
   803 ;;		_TI_Init
   804 ;;		_eusartMotor
   805 ;;		_initInterrupts
   806 ;;		_initPorts
   807 ;; This function is called by:
   808 ;;		Startup code after reset
   809 ;; This function uses a non-reentrant model
   810 ;;
   811                           
   812                           	psect	text0
   813   000344                     __ptext0:
   814                           	callstack 0
   815   000344                     _main:
   816                           	callstack 28
   817   000344  ECBB  F001         	call	_initPorts	;wreg free
   818   000348  ECC4  F001         	call	_initInterrupts	;wreg free
   819   00034C  9889               	bcf	137,4,c	;volatile
   820   00034E  EC88  F001         	call	_TI_Init	;wreg free
   821   000352                     l867:
   822   000352  EC49  F001         	call	_MainControllerMotor	;wreg free
   823   000356  EC01  F001         	call	_eusartMotor	;wreg free
   824   00035A  EFA9  F001         	goto	l867
   825   00035E  EF0F  F000         	goto	start
   826   000362                     __end_of_main:
   827                           	callstack 0
   828                           
   829 ;; *************** function _initPorts *****************
   830 ;; Defined at:
   831 ;;		line 35 in file "main.c"
   832 ;; Parameters:    Size  Location     Type
   833 ;;		None
   834 ;; Auto vars:     Size  Location     Type
   835 ;;		None
   836 ;; Return value:  Size  Location     Type
   837 ;;                  1    wreg      void 
   838 ;; Registers used:
   839 ;;		None
   840 ;; Tracked objects:
   841 ;;		On entry : 0/0
   842 ;;		On exit  : 0/0
   843 ;;		Unchanged: 0/0
   844 ;; Data sizes:     COMRAM   BANK0   BANK1
   845 ;;      Params:         0       0       0
   846 ;;      Locals:         0       0       0
   847 ;;      Temps:          0       0       0
   848 ;;      Totals:         0       0       0
   849 ;;Total ram usage:        0 bytes
   850 ;; Hardware stack levels used: 1
   851 ;; Hardware stack levels required when called: 1
   852 ;; This function calls:
   853 ;;		Nothing
   854 ;; This function is called by:
   855 ;;		_main
   856 ;; This function uses a non-reentrant model
   857 ;;
   858                           
   859                           	psect	text1
   860   000376                     __ptext1:
   861                           	callstack 0
   862   000376                     _initPorts:
   863                           	callstack 29
   864   000376                     
   865                           ;main.c: 37: 
   866   000376  8C94               	bsf	148,6,c	;volatile
   867                           
   868                           ;main.c: 38:     while (1) {
   869   000378  8E94               	bsf	148,7,c	;volatile
   870                           
   871                           ;main.c: 40:         eusartMotor();
   872   00037A  9692               	bcf	146,3,c	;volatile
   873                           
   874                           ;main.c: 41:     }
   875   00037C  9892               	bcf	146,4,c	;volatile
   876   00037E  0012               	return		;funcret
   877   000380                     __end_of_initPorts:
   878                           	callstack 0
   879                           
   880 ;; *************** function _initInterrupts *****************
   881 ;; Defined at:
   882 ;;		line 45 in file "main.c"
   883 ;; Parameters:    Size  Location     Type
   884 ;;		None
   885 ;; Auto vars:     Size  Location     Type
   886 ;;		None
   887 ;; Return value:  Size  Location     Type
   888 ;;                  1    wreg      void 
   889 ;; Registers used:
   890 ;;		None
   891 ;; Tracked objects:
   892 ;;		On entry : 0/0
   893 ;;		On exit  : 0/0
   894 ;;		Unchanged: 0/0
   895 ;; Data sizes:     COMRAM   BANK0   BANK1
   896 ;;      Params:         0       0       0
   897 ;;      Locals:         0       0       0
   898 ;;      Temps:          0       0       0
   899 ;;      Totals:         0       0       0
   900 ;;Total ram usage:        0 bytes
   901 ;; Hardware stack levels used: 1
   902 ;; Hardware stack levels required when called: 1
   903 ;; This function calls:
   904 ;;		Nothing
   905 ;; This function is called by:
   906 ;;		_main
   907 ;; This function uses a non-reentrant model
   908 ;;
   909                           
   910                           	psect	text2
   911   000388                     __ptext2:
   912                           	callstack 0
   913   000388                     _initInterrupts:
   914                           	callstack 29
   915   000388  8ED0               	bsf	208,7,c	;volatile
   916   00038A  0012               	return		;funcret
   917   00038C                     __end_of_initInterrupts:
   918                           	callstack 0
   919                           
   920 ;; *************** function _eusartMotor *****************
   921 ;; Defined at:
   922 ;;		line 29 in file "ADT_EUSART.c"
   923 ;; Parameters:    Size  Location     Type
   924 ;;		None
   925 ;; Auto vars:     Size  Location     Type
   926 ;;		None
   927 ;; Return value:  Size  Location     Type
   928 ;;                  1    wreg      void 
   929 ;; Registers used:
   930 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   931 ;; Tracked objects:
   932 ;;		On entry : 0/0
   933 ;;		On exit  : 0/0
   934 ;;		Unchanged: 0/0
   935 ;; Data sizes:     COMRAM   BANK0   BANK1
   936 ;;      Params:         0       0       0
   937 ;;      Locals:         0       0       0
   938 ;;      Temps:          0       0       0
   939 ;;      Totals:         0       0       0
   940 ;;Total ram usage:        0 bytes
   941 ;; Hardware stack levels used: 1
   942 ;; Hardware stack levels required when called: 1
   943 ;; This function calls:
   944 ;;		Nothing
   945 ;; This function is called by:
   946 ;;		_main
   947 ;; This function uses a non-reentrant model
   948 ;;
   949                           
   950                           	psect	text3
   951   000202                     __ptext3:
   952                           	callstack 0
   953   000202                     _eusartMotor:
   954                           	callstack 29
   955   000202                     
   956                           ;ADT_EUSART.c: 31:     static unsigned char state = 0x00;;ADT_EUSART.c: 32:     static u
      +                          nsigned char messageIndex = 0x00;;ADT_EUSART.c: 34:     switch (state) {
   957   000202  EF39  F001         	goto	l855
   958   000206                     l71:
   959                           
   960                           ;ADT_EUSART.c: 39:             TXSTAbits.TXEN = 0;
   961   000206  9AAC               	bcf	172,5,c	;volatile
   962                           
   963                           ;ADT_EUSART.c: 40:             if (enablers & 0x01) {
   964   000208  A01C               	btfss	_enablers^0,0,c
   965   00020A  EF09  F001         	goto	u31
   966   00020E  EF0B  F001         	goto	u30
   967   000212                     u31:
   968   000212  EF0F  F001         	goto	l72
   969   000216                     u30:
   970   000216                     
   971                           ;ADT_EUSART.c: 41:                 state = 0x01;
   972   000216  0E01               	movlw	1
   973   000218  6E1A               	movwf	eusartMotor@state^0,c
   974                           
   975                           ;ADT_EUSART.c: 42:             }
   976   00021A  EF48  F001         	goto	l82
   977   00021E                     l72:
   978   00021E  A21C               	btfss	_enablers^0,1,c
   979   000220  EF14  F001         	goto	u41
   980   000224  EF16  F001         	goto	u40
   981   000228                     u41:
   982   000228  EF48  F001         	goto	l82
   983   00022C                     u40:
   984   00022C                     
   985                           ;ADT_EUSART.c: 44:                 state = 0x02;
   986   00022C  0E02               	movlw	2
   987   00022E  6E1A               	movwf	eusartMotor@state^0,c
   988   000230  EF48  F001         	goto	l82
   989   000234                     l76:
   990                           
   991                           ;ADT_EUSART.c: 51:             TXSTAbits.TXEN = 1;
   992   000234  8AAC               	bsf	172,5,c	;volatile
   993   000236                     
   994                           ;ADT_EUSART.c: 52:             if (messageIndex < 20) {
   995   000236  0E14               	movlw	20
   996   000238  6019               	cpfslt	eusartMotor@messageIndex^0,c
   997   00023A  EF21  F001         	goto	u51
   998   00023E  EF23  F001         	goto	u50
   999   000242                     u51:
  1000   000242  EF33  F001         	goto	l77
  1001   000246                     u50:
  1002   000246                     
  1003                           ;ADT_EUSART.c: 54:                 if (TXSTAbits.TRMT == 1) {
  1004   000246  A2AC               	btfss	172,1,c	;volatile
  1005   000248  EF28  F001         	goto	u61
  1006   00024C  EF2A  F001         	goto	u60
  1007   000250                     u61:
  1008   000250  EF48  F001         	goto	l82
  1009   000254                     u60:
  1010   000254                     
  1011                           ;ADT_EUSART.c: 55:                     TXREG = newDayMessage[messageIndex++];
  1012   000254  5019               	movf	eusartMotor@messageIndex^0,w,c
  1013   000256  0F1E               	addlw	low _newDayMessage
  1014   000258  6ED9               	movwf	fsr2l,c
  1015   00025A  6ADA               	clrf	fsr2h,c
  1016   00025C  50DF               	movf	indf2,w,c
  1017   00025E  6EAD               	movwf	173,c	;volatile
  1018   000260  2A19               	incf	eusartMotor@messageIndex^0,f,c
  1019   000262  EF48  F001         	goto	l82
  1020   000266                     l77:
  1021                           
  1022                           ;ADT_EUSART.c: 60:                 messageIndex = 0x00;
  1023   000266  6A19               	clrf	eusartMotor@messageIndex^0,c
  1024   000268                     
  1025                           ;ADT_EUSART.c: 61:                 enablers &= 0xFE;
  1026   000268  901C               	bcf	_enablers^0,0,c
  1027                           
  1028                           ;ADT_EUSART.c: 62:                 confirmedEnablers |= 0x01;
  1029   00026A  801B               	bsf	_confirmedEnablers^0,0,c
  1030   00026C                     l851:
  1031                           
  1032                           ;ADT_EUSART.c: 63:                 state = 0x00;
  1033   00026C  6A1A               	clrf	eusartMotor@state^0,c
  1034   00026E  EF48  F001         	goto	l82
  1035   000272                     l855:
  1036   000272  501A               	movf	eusartMotor@state^0,w,c
  1037                           
  1038                           ; Switch size 1, requested type "simple"
  1039                           ; Number of cases is 3, Range of values is 0 to 2
  1040                           ; switch strategies available:
  1041                           ; Name         Instructions Cycles
  1042                           ; simple_byte           10     6 (average)
  1043                           ;	Chosen strategy is simple_byte
  1044   000274  0A00               	xorlw	0	; case 0
  1045   000276  B4D8               	btfsc	status,2,c
  1046   000278  EF03  F001         	goto	l71
  1047   00027C  0A01               	xorlw	1	; case 1
  1048   00027E  B4D8               	btfsc	status,2,c
  1049   000280  EF1A  F001         	goto	l76
  1050   000284  0A03               	xorlw	3	; case 2
  1051   000286  B4D8               	btfsc	status,2,c
  1052   000288  EF48  F001         	goto	l82
  1053   00028C  EF36  F001         	goto	l851
  1054   000290                     l82:
  1055   000290  0012               	return		;funcret
  1056   000292                     __end_of_eusartMotor:
  1057                           	callstack 0
  1058                           
  1059 ;; *************** function _TI_Init *****************
  1060 ;; Defined at:
  1061 ;;		line 36 in file "ADT_TIMER.c"
  1062 ;; Parameters:    Size  Location     Type
  1063 ;;		None
  1064 ;; Auto vars:     Size  Location     Type
  1065 ;;  counter         1    0[COMRAM] unsigned char 
  1066 ;; Return value:  Size  Location     Type
  1067 ;;                  1    wreg      void 
  1068 ;; Registers used:
  1069 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  1070 ;; Tracked objects:
  1071 ;;		On entry : 0/0
  1072 ;;		On exit  : 0/0
  1073 ;;		Unchanged: 0/0
  1074 ;; Data sizes:     COMRAM   BANK0   BANK1
  1075 ;;      Params:         0       0       0
  1076 ;;      Locals:         1       0       0
  1077 ;;      Temps:          0       0       0
  1078 ;;      Totals:         1       0       0
  1079 ;;Total ram usage:        1 bytes
  1080 ;; Hardware stack levels used: 1
  1081 ;; Hardware stack levels required when called: 1
  1082 ;; This function calls:
  1083 ;;		Nothing
  1084 ;; This function is called by:
  1085 ;;		_main
  1086 ;; This function uses a non-reentrant model
  1087 ;;
  1088                           
  1089                           	psect	text4
  1090   000310                     __ptext4:
  1091                           	callstack 0
  1092   000310                     _TI_Init:
  1093                           	callstack 29
  1094   000310                     
  1095                           ;ADT_TIMER.c: 38:  for (unsigned char counter=0; counter<4; counter++) {
  1096   000310  6A32               	clrf	TI_Init@counter^0,c
  1097   000312                     l813:
  1098                           
  1099                           ;ADT_TIMER.c: 39:   Timers[counter].Busy=0;
  1100   000312  5032               	movf	TI_Init@counter^0,w,c
  1101   000314  0D05               	mullw	5
  1102   000316  50F3               	movf	243,w,c
  1103   000318  0F05               	addlw	low (_Timers+4)
  1104   00031A  6ED9               	movwf	fsr2l,c
  1105   00031C  6ADA               	clrf	fsr2h,c
  1106   00031E  6ADF               	clrf	indf2,c
  1107   000320                     
  1108                           ;ADT_TIMER.c: 40:  }
  1109   000320  2A32               	incf	TI_Init@counter^0,f,c
  1110   000322  0E03               	movlw	3
  1111   000324  6432               	cpfsgt	TI_Init@counter^0,c
  1112   000326  EF97  F001         	goto	u11
  1113   00032A  EF99  F001         	goto	u10
  1114   00032E                     u11:
  1115   00032E  EF89  F001         	goto	l813
  1116   000332                     u10:
  1117   000332                     
  1118                           ;ADT_TIMER.c: 41:  T0CON=0x82;
  1119   000332  0E82               	movlw	130
  1120   000334  6ED5               	movwf	213,c	;volatile
  1121                           
  1122                           ;ADT_TIMER.c: 42:         TMR0=64911;
  1123   000336  0EFD               	movlw	253
  1124   000338  6ED7               	movwf	215,c	;volatile
  1125   00033A  0E8F               	movlw	143
  1126   00033C  6ED6               	movwf	214,c	;volatile
  1127   00033E                     
  1128                           ;ADT_TIMER.c: 43:  INTCONbits.TMR0IF = 0;
  1129   00033E  94F2               	bcf	242,2,c	;volatile
  1130   000340                     
  1131                           ;ADT_TIMER.c: 44:  INTCONbits.TMR0IE = 1;
  1132   000340  8AF2               	bsf	242,5,c	;volatile
  1133   000342  0012               	return		;funcret
  1134   000344                     __end_of_TI_Init:
  1135                           	callstack 0
  1136                           
  1137 ;; *************** function _MainControllerMotor *****************
  1138 ;; Defined at:
  1139 ;;		line 12 in file "MAIN_CONTROLLER_ADT.c"
  1140 ;; Parameters:    Size  Location     Type
  1141 ;;		None
  1142 ;; Auto vars:     Size  Location     Type
  1143 ;;		None
  1144 ;; Return value:  Size  Location     Type
  1145 ;;                  1    wreg      void 
  1146 ;; Registers used:
  1147 ;;		wreg, status,2, status,0, cstack
  1148 ;; Tracked objects:
  1149 ;;		On entry : 0/0
  1150 ;;		On exit  : 0/0
  1151 ;;		Unchanged: 0/0
  1152 ;; Data sizes:     COMRAM   BANK0   BANK1
  1153 ;;      Params:         0       0       0
  1154 ;;      Locals:         0       0       0
  1155 ;;      Temps:          0       0       0
  1156 ;;      Totals:         0       0       0
  1157 ;;Total ram usage:        0 bytes
  1158 ;; Hardware stack levels used: 1
  1159 ;; Hardware stack levels required when called: 2
  1160 ;; This function calls:
  1161 ;;		_newMessageSent
  1162 ;; This function is called by:
  1163 ;;		_main
  1164 ;; This function uses a non-reentrant model
  1165 ;;
  1166                           
  1167                           	psect	text5
  1168   000292                     __ptext5:
  1169                           	callstack 0
  1170   000292                     _MainControllerMotor:
  1171                           	callstack 28
  1172   000292                     
  1173                           ;MAIN_CONTROLLER_ADT.c: 14:     static unsigned char state = 0x00;;MAIN_CONTROLLER_ADT.c
      +                          : 16:     switch (state) {
  1174   000292  EF5F  F001         	goto	l833
  1175   000296                     l827:
  1176                           
  1177                           ;MAIN_CONTROLLER_ADT.c: 24:             if (newMessageSent() == 0x01) {
  1178   000296  ECC0  F001         	call	_newMessageSent	;wreg free
  1179   00029A  06E8               	decf	wreg,f,c
  1180   00029C  A4D8               	btfss	status,2,c
  1181   00029E  EF53  F001         	goto	u21
  1182   0002A2  EF55  F001         	goto	u20
  1183   0002A6                     u21:
  1184   0002A6  EF59  F001         	goto	l45
  1185   0002AA                     u20:
  1186   0002AA                     
  1187                           ;MAIN_CONTROLLER_ADT.c: 25:                 state = 0x01;
  1188   0002AA  0E01               	movlw	1
  1189   0002AC  6E1D               	movwf	MainControllerMotor@state^0,c
  1190                           
  1191                           ;MAIN_CONTROLLER_ADT.c: 26:             } else {
  1192   0002AE  EF6A  F001         	goto	l50
  1193   0002B2                     l45:
  1194                           
  1195                           ;MAIN_CONTROLLER_ADT.c: 27:                 state = 0x00;
  1196   0002B2  6A1D               	clrf	MainControllerMotor@state^0,c
  1197   0002B4  EF6A  F001         	goto	l50
  1198   0002B8                     l48:
  1199                           
  1200                           ;MAIN_CONTROLLER_ADT.c: 34:             LATAbits.LATA3 = 1;
  1201   0002B8  8689               	bsf	137,3,c	;volatile
  1202                           
  1203                           ;MAIN_CONTROLLER_ADT.c: 35:             break;
  1204   0002BA  EF6A  F001         	goto	l50
  1205   0002BE                     l833:
  1206   0002BE  501D               	movf	MainControllerMotor@state^0,w,c
  1207                           
  1208                           ; Switch size 1, requested type "simple"
  1209                           ; Number of cases is 2, Range of values is 0 to 1
  1210                           ; switch strategies available:
  1211                           ; Name         Instructions Cycles
  1212                           ; simple_byte            7     4 (average)
  1213                           ;	Chosen strategy is simple_byte
  1214   0002C0  0A00               	xorlw	0	; case 0
  1215   0002C2  B4D8               	btfsc	status,2,c
  1216   0002C4  EF4B  F001         	goto	l827
  1217   0002C8  0A01               	xorlw	1	; case 1
  1218   0002CA  B4D8               	btfsc	status,2,c
  1219   0002CC  EF5C  F001         	goto	l48
  1220   0002D0  EF59  F001         	goto	l45
  1221   0002D4                     l50:
  1222   0002D4  0012               	return		;funcret
  1223   0002D6                     __end_of_MainControllerMotor:
  1224                           	callstack 0
  1225                           
  1226 ;; *************** function _newMessageSent *****************
  1227 ;; Defined at:
  1228 ;;		line 24 in file "ADT_EUSART.c"
  1229 ;; Parameters:    Size  Location     Type
  1230 ;;		None
  1231 ;; Auto vars:     Size  Location     Type
  1232 ;;		None
  1233 ;; Return value:  Size  Location     Type
  1234 ;;                  1    wreg      unsigned char 
  1235 ;; Registers used:
  1236 ;;		wreg, status,2, status,0
  1237 ;; Tracked objects:
  1238 ;;		On entry : 0/0
  1239 ;;		On exit  : 0/0
  1240 ;;		Unchanged: 0/0
  1241 ;; Data sizes:     COMRAM   BANK0   BANK1
  1242 ;;      Params:         0       0       0
  1243 ;;      Locals:         0       0       0
  1244 ;;      Temps:          0       0       0
  1245 ;;      Totals:         0       0       0
  1246 ;;Total ram usage:        0 bytes
  1247 ;; Hardware stack levels used: 1
  1248 ;; Hardware stack levels required when called: 1
  1249 ;; This function calls:
  1250 ;;		Nothing
  1251 ;; This function is called by:
  1252 ;;		_MainControllerMotor
  1253 ;; This function uses a non-reentrant model
  1254 ;;
  1255                           
  1256                           	psect	text6
  1257   000380                     __ptext6:
  1258                           	callstack 0
  1259   000380                     _newMessageSent:
  1260                           	callstack 28
  1261   000380                     
  1262                           ;ADT_EUSART.c: 25:     enablers |= 0x01;
  1263   000380  801C               	bsf	_enablers^0,0,c
  1264   000382                     
  1265                           ;ADT_EUSART.c: 26:     return (confirmedEnablers & 0x01);
  1266   000382  501B               	movf	_confirmedEnablers^0,w,c
  1267   000384  0B01               	andlw	1
  1268   000386  0012               	return		;funcret
  1269   000388                     __end_of_newMessageSent:
  1270                           	callstack 0
  1271                           
  1272 ;; *************** function _MyISR *****************
  1273 ;; Defined at:
  1274 ;;		line 27 in file "main.c"
  1275 ;; Parameters:    Size  Location     Type
  1276 ;;		None
  1277 ;; Auto vars:     Size  Location     Type
  1278 ;;		None
  1279 ;; Return value:  Size  Location     Type
  1280 ;;                  1    wreg      void 
  1281 ;; Registers used:
  1282 ;;		None
  1283 ;; Tracked objects:
  1284 ;;		On entry : 0/0
  1285 ;;		On exit  : 0/0
  1286 ;;		Unchanged: 0/0
  1287 ;; Data sizes:     COMRAM   BANK0   BANK1
  1288 ;;      Params:         0       0       0
  1289 ;;      Locals:         0       0       0
  1290 ;;      Temps:          0       0       0
  1291 ;;      Totals:         0       0       0
  1292 ;;Total ram usage:        0 bytes
  1293 ;; Hardware stack levels used: 1
  1294 ;; This function calls:
  1295 ;;		Nothing
  1296 ;; This function is called by:
  1297 ;;		Interrupt level 2
  1298 ;; This function uses a non-reentrant model
  1299 ;;
  1300                           
  1301                           	psect	intcode
  1302   000008                     __pintcode:
  1303                           	callstack 0
  1304   000008                     _MyISR:
  1305                           	callstack 28
  1306                           
  1307                           ;incstack = 0
  1308   000008  8233               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
  1309   00000A                     
  1310                           ;main.c: 29: 
  1311   00000A  A4F2               	btfss	242,2,c	;volatile
  1312   00000C  EF0A  F000         	goto	i2u7_41
  1313   000010  EF0C  F000         	goto	i2u7_40
  1314   000014                     i2u7_41:
  1315   000014  EF0D  F000         	goto	i2l20
  1316   000018                     i2u7_40:
  1317   000018                     
  1318                           ;main.c: 30: void main(void) {
  1319   000018  94F2               	bcf	242,2,c	;volatile
  1320   00001A                     i2l20:
  1321   00001A  9233               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
  1322   00001C  0011               	retfie		f
  1323   00001E                     __end_of_MyISR:
  1324                           	callstack 0
  1325                           
  1326                           	psect	smallconst
  1327   000200                     __psmallconst:
  1328                           	callstack 0
  1329   000200  00                 	db	0
  1330   000201  00                 	db	0	; dummy byte at the end
  1331   000200                     __smallconst    set	__psmallconst
  1332   000200                     __mediumconst   set	__psmallconst
  1333   000002                     __activetblptr  equ	2
  1334                           
  1335                           	psect	rparam
  1336   000001                     ___rparam_used  equ	1
  1337   000000                     ___param_bank   equ	0
  1338   000000                     __Lparam        equ	__Lrparam
  1339   000000                     __Hparam        equ	__Hrparam
  1340                           
  1341                           	psect	temp
  1342   000033                     btemp:
  1343                           	callstack 0
  1344   000033                     	ds	1
  1345   000033                     int$flags       set	btemp
  1346   000034                     wtemp8          set	btemp+1
  1347   000034                     ttemp5          set	btemp+1
  1348   000037                     ttemp6          set	btemp+4
  1349   00003B                     ttemp7          set	btemp+8
  1350                           
  1351                           	psect	idloc
  1352                           
  1353                           ;Config register IDLOC0 @ 0x200000
  1354                           ;	unspecified, using default values
  1355   200000                     	org	2097152
  1356   200000  FF                 	db	255
  1357                           
  1358                           ;Config register IDLOC1 @ 0x200001
  1359                           ;	unspecified, using default values
  1360   200001                     	org	2097153
  1361   200001  FF                 	db	255
  1362                           
  1363                           ;Config register IDLOC2 @ 0x200002
  1364                           ;	unspecified, using default values
  1365   200002                     	org	2097154
  1366   200002  FF                 	db	255
  1367                           
  1368                           ;Config register IDLOC3 @ 0x200003
  1369                           ;	unspecified, using default values
  1370   200003                     	org	2097155
  1371   200003  FF                 	db	255
  1372                           
  1373                           ;Config register IDLOC4 @ 0x200004
  1374                           ;	unspecified, using default values
  1375   200004                     	org	2097156
  1376   200004  FF                 	db	255
  1377                           
  1378                           ;Config register IDLOC5 @ 0x200005
  1379                           ;	unspecified, using default values
  1380   200005                     	org	2097157
  1381   200005  FF                 	db	255
  1382                           
  1383                           ;Config register IDLOC6 @ 0x200006
  1384                           ;	unspecified, using default values
  1385   200006                     	org	2097158
  1386   200006  FF                 	db	255
  1387                           
  1388                           ;Config register IDLOC7 @ 0x200007
  1389                           ;	unspecified, using default values
  1390   200007                     	org	2097159
  1391   200007  FF                 	db	255
  1392                           
  1393                           	psect	config
  1394                           
  1395                           ; Padding undefined space
  1396   300000                     	org	3145728
  1397   300000  FF                 	db	255
  1398                           
  1399                           ;Config register CONFIG1H @ 0x300001
  1400                           ;	Oscillator
  1401                           ;	OSC = HS, HS Oscillator
  1402                           ;	Fail-Safe Clock Monitor Enable bit
  1403                           ;	FCMEN = 0x0, unprogrammed default
  1404                           ;	Internal/External Oscillator Switchover bit
  1405                           ;	IESO = 0x0, unprogrammed default
  1406   300001                     	org	3145729
  1407   300001  02                 	db	2
  1408                           
  1409                           ;Config register CONFIG2L @ 0x300002
  1410                           ;	unspecified, using default values
  1411                           ;	Power-up Timer Enable bit
  1412                           ;	PWRT = 0x1, unprogrammed default
  1413                           ;	Brown-out Reset Enable bits
  1414                           ;	BOR = 0x3, unprogrammed default
  1415                           ;	Brown-out Reset Voltage bits
  1416                           ;	BORV = 0x3, unprogrammed default
  1417   300002                     	org	3145730
  1418   300002  1F                 	db	31
  1419                           
  1420                           ;Config register CONFIG2H @ 0x300003
  1421                           ;	Watchdog Timer Enable bit
  1422                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
  1423                           ;	Watchdog Timer Postscale Select bits
  1424                           ;	WDTPS = 0xF, unprogrammed default
  1425   300003                     	org	3145731
  1426   300003  1E                 	db	30
  1427                           
  1428                           ; Padding undefined space
  1429   300004                     	org	3145732
  1430   300004  FF                 	db	255
  1431                           
  1432                           ;Config register CONFIG3H @ 0x300005
  1433                           ;	CCP2 MUX bit
  1434                           ;	CCP2MX = 0x1, unprogrammed default
  1435                           ;	PORTB A/D Enable bit
  1436                           ;	PBADEN = DIG, PORTB<4:0> pins are configured as digital I/O on Reset
  1437                           ;	Low-Power Timer1 Oscillator Enable bit
  1438                           ;	LPT1OSC = 0x0, unprogrammed default
  1439                           ;	MCLR Pin Enable bit
  1440                           ;	MCLRE = 0x1, unprogrammed default
  1441   300005                     	org	3145733
  1442   300005  81                 	db	129
  1443                           
  1444                           ;Config register CONFIG4L @ 0x300006
  1445                           ;	unspecified, using default values
  1446                           ;	Stack Full/Underflow Reset Enable bit
  1447                           ;	STVREN = 0x1, unprogrammed default
  1448                           ;	Single-Supply ICSP Enable bit
  1449                           ;	LVP = 0x1, unprogrammed default
  1450                           ;	Boot Block Size Select bits
  1451                           ;	BBSIZ = 0x0, unprogrammed default
  1452                           ;	Extended Instruction Set Enable bit
  1453                           ;	XINST = 0x0, unprogrammed default
  1454                           ;	Background Debugger Enable bit
  1455                           ;	DEBUG = 0x1, unprogrammed default
  1456   300006                     	org	3145734
  1457   300006  85                 	db	133
  1458                           
  1459                           ; Padding undefined space
  1460   300007                     	org	3145735
  1461   300007  FF                 	db	255
  1462                           
  1463                           ;Config register CONFIG5L @ 0x300008
  1464                           ;	unspecified, using default values
  1465                           ;	Code Protection bit
  1466                           ;	CP0 = 0x1, unprogrammed default
  1467                           ;	Code Protection bit
  1468                           ;	CP1 = 0x1, unprogrammed default
  1469   300008                     	org	3145736
  1470   300008  03                 	db	3
  1471                           
  1472                           ;Config register CONFIG5H @ 0x300009
  1473                           ;	unspecified, using default values
  1474                           ;	Boot Block Code Protection bitProtect Boot
  1475                           ;	CPB = 0x1, unprogrammed default
  1476                           ;	Data EEPROM Code Protection bit
  1477                           ;	CPD = 0x1, unprogrammed default
  1478   300009                     	org	3145737
  1479   300009  C0                 	db	192
  1480                           
  1481                           ;Config register CONFIG6L @ 0x30000A
  1482                           ;	unspecified, using default values
  1483                           ;	Write Protection bit
  1484                           ;	WRT0 = 0x1, unprogrammed default
  1485                           ;	Write Protection bit
  1486                           ;	WRT1 = 0x1, unprogrammed default
  1487   30000A                     	org	3145738
  1488   30000A  03                 	db	3
  1489                           
  1490                           ;Config register CONFIG6H @ 0x30000B
  1491                           ;	unspecified, using default values
  1492                           ;	Configuration Register Write Protection bit
  1493                           ;	WRTC = 0x1, unprogrammed default
  1494                           ;	Boot Block Write Protection bit
  1495                           ;	WRTB = 0x1, unprogrammed default
  1496                           ;	Data EEPROM Write Protection bit
  1497                           ;	WRTD = 0x1, unprogrammed default
  1498   30000B                     	org	3145739
  1499   30000B  E0                 	db	224
  1500                           
  1501                           ;Config register CONFIG7L @ 0x30000C
  1502                           ;	unspecified, using default values
  1503                           ;	Table Read Protection bit
  1504                           ;	EBTR0 = 0x1, unprogrammed default
  1505                           ;	Table Read Protection bit
  1506                           ;	EBTR1 = 0x1, unprogrammed default
  1507   30000C                     	org	3145740
  1508   30000C  03                 	db	3
  1509                           
  1510                           ;Config register CONFIG7H @ 0x30000D
  1511                           ;	unspecified, using default values
  1512                           ;	Boot Block Table Read Protection bit
  1513                           ;	EBTRB = 0x1, unprogrammed default
  1514   30000D                     	org	3145741
  1515   30000D  40                 	db	64
  1516                           tosu	equ	0xFFF
  1517                           tosh	equ	0xFFE
  1518                           tosl	equ	0xFFD
  1519                           stkptr	equ	0xFFC
  1520                           pclatu	equ	0xFFB
  1521                           pclath	equ	0xFFA
  1522                           pcl	equ	0xFF9
  1523                           tblptru	equ	0xFF8
  1524                           tblptrh	equ	0xFF7
  1525                           tblptrl	equ	0xFF6
  1526                           tablat	equ	0xFF5
  1527                           prodh	equ	0xFF4
  1528                           prodl	equ	0xFF3
  1529                           indf0	equ	0xFEF
  1530                           postinc0	equ	0xFEE
  1531                           postdec0	equ	0xFED
  1532                           preinc0	equ	0xFEC
  1533                           plusw0	equ	0xFEB
  1534                           fsr0h	equ	0xFEA
  1535                           fsr0l	equ	0xFE9
  1536                           wreg	equ	0xFE8
  1537                           indf1	equ	0xFE7
  1538                           postinc1	equ	0xFE6
  1539                           postdec1	equ	0xFE5
  1540                           preinc1	equ	0xFE4
  1541                           plusw1	equ	0xFE3
  1542                           fsr1h	equ	0xFE2
  1543                           fsr1l	equ	0xFE1
  1544                           bsr	equ	0xFE0
  1545                           indf2	equ	0xFDF
  1546                           postinc2	equ	0xFDE
  1547                           postdec2	equ	0xFDD
  1548                           preinc2	equ	0xFDC
  1549                           plusw2	equ	0xFDB
  1550                           fsr2h	equ	0xFDA
  1551                           fsr2l	equ	0xFD9
  1552                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        20
    BSS         29
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          126      1      50
    BANK0           128      0       0
    BANK1           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_TI_Init

Critical Paths under _MyISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _MyISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _MyISR in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      45
                _MainControllerMotor
                            _TI_Init
                        _eusartMotor
                     _initInterrupts
                          _initPorts
 ---------------------------------------------------------------------------------
 (1) _initPorts                                            0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _initInterrupts                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _eusartMotor                                          0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _TI_Init                                              1     1      0      45
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 (1) _MainControllerMotor                                  0     0      0       0
                     _newMessageSent
 ---------------------------------------------------------------------------------
 (2) _newMessageSent                                       0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _MyISR                                                0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _MainControllerMotor
     _newMessageSent
   _TI_Init
   _eusartMotor
   _initInterrupts
   _initPorts

 _MyISR (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM             511      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK0           128      0       0      0.0%
BANK0              128      0       0      0.0%
BITCOMRAM          126      0       0      0.0%
COMRAM             126      1      50     39.7%
BITBIGSFRh          82      0       0      0.0%
BITBIGSFRlh         35      0       0      0.0%
BITBIGSFRll          9      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0      50      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Wed Feb 18 15:45:43 2026

                         l23 037E                           l50 02D4                           l26 038A  
                         l45 02B2                           l63 0386                           l71 0206  
                         l48 02B8                           l72 021E                           l82 0290  
                         l76 0234                           l77 0266                           u10 0332  
                         u11 032E                           u20 02AA                           u21 02A6  
                         u30 0216                           u31 0212                           u40 022C  
                         u41 0228                           u50 0246                           u51 0242  
                         u60 0254                           u61 0250                          l102 0342  
                        l803 0376                          l821 033E                          l813 0312  
                        l805 0388                          l823 0340                          l815 0320  
                        l807 0310                          l833 02BE                          l825 0292  
                        l817 0322                          l841 0236                          l827 0296  
                        l819 0332                          l851 026C                          l843 0246  
                        l835 0202                          l829 02AA                          l845 0254  
                        l837 0216                          l861 0344                          l847 0260  
                        l839 022C                          l855 0272                          l863 034C  
                        l849 0268                          l865 034E                          l867 0352  
                        l797 0380                          l869 0356                          l799 0382  
                        wreg 0FE8                         i2l20 001A                         _TMR0 0FD6  
                       _Tics 0015                         _main 0344                         fsr2h 0FDA  
                       indf2 0FDF                         fsr1l 0FE1                         fsr2l 0FD9  
                       btemp 0033              __end_of_TI_Init 0344                         prodl 0FF3  
                       start 001E                 ___param_bank 0000                        ?_main 0032  
                      _T0CON 0FD5                        i2l857 000A                        i2l859 0018  
                      _TXREG 0FAD                        _MyISR 0008                 ?_eusartMotor 0032  
                      tablat 0FF5                        ttemp5 0034                        ttemp6 0037  
                      ttemp7 003B                        status 0FD8                        wtemp8 0034  
            __initialization 02D6                 __end_of_main 0362               TI_Init@counter 0032  
                     ??_main 0033                __activetblptr 0002                       ?_MyISR 0032  
                  ??_TI_Init 0032                _newDayMessage 001E                       _TMR0IF 7F92  
                     i2u7_40 0018                       i2u7_41 0014                       _Timers 0001  
                     clear_0 02FC                       isa$std 0001                 __pdataCOMRAM 001E  
               __mediumconst 0200                       tblptrh 0FF7                       tblptrl 0FF6  
                     tblptru 0FF8                   __accesstop 0080      __end_of__initialization 0302  
              ___rparam_used 0001                __end_of_MyISR 001E               __pcstackCOMRAM 0032  
__end_of_MainControllerMotor 02D6            _confirmedEnablers 001B                      ??_MyISR 0032  
                    _TI_Init 0310                      __Hparam 0000                      __Lparam 0000  
               __psmallconst 0200                      __pcinit 02D6                      __ramtop 0200  
                    __ptext0 0344                      __ptext1 0376                      __ptext2 0388  
                    __ptext3 0202                      __ptext4 0310                      __ptext5 0292  
                    __ptext6 0380            __end_of_initPorts 0380         end_of_initialization 0302  
              __Lmediumconst 0000                      postdec1 0FE5               _initInterrupts 0388  
                    postinc0 0FEE                    _TRISAbits 0F92                    _TRISCbits 0F94  
                  _TXSTAbits 0FAC       __end_of_initInterrupts 038C                __pidataCOMRAM 0362  
        start_initialization 02D6               _newMessageSent 0380              ?_initInterrupts 0032  
                __pbssCOMRAM 0001                ??_eusartMotor 0032                     ?_TI_Init 0032  
     __end_of_newMessageSent 0388                    __pintcode 0008                  __smallconst 0200  
                  _initPorts 0376              ?_newMessageSent 0032                     _LATAbits 0F89  
        __end_of_eusartMotor 0292                     _RCONbits 0FD0                   ?_initPorts 0032  
                  copy_data0 02EA                     __Hrparam 0000                     __Lrparam 0000  
   MainControllerMotor@state 001D                     _enablers 001C                  _eusartMotor 0202  
           ??_initInterrupts 0032                     isa$xinst 0000          _MainControllerMotor 0292  
                   int$flags 0033      eusartMotor@messageIndex 0019                   _INTCONbits 0FF2  
       ?_MainControllerMotor 0032                  ??_initPorts 0032             eusartMotor@state 001A  
                   intlevel2 0000        ??_MainControllerMotor 0032             ??_newMessageSent 0032  
