16:40:31 INFO  : Platform repository initialization has completed.
16:40:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
16:40:34 INFO  : XSCT server has started successfully.
16:40:36 INFO  : Successfully done setting XSCT server connection channel  
16:40:36 INFO  : plnx-install-location is set to ''
16:40:36 INFO  : Successfully done query RDI_DATADIR 
16:40:36 INFO  : Successfully done setting workspace for the tool. 
16:41:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
16:41:40 INFO  : Platform repository initialization has completed.
16:41:40 INFO  : Registering command handlers for Vitis TCF services
16:41:42 INFO  : XSCT server has started successfully.
16:41:42 INFO  : Successfully done setting XSCT server connection channel  
16:41:42 INFO  : plnx-install-location is set to ''
16:41:42 INFO  : Successfully done query RDI_DATADIR 
16:41:42 INFO  : Successfully done setting workspace for the tool. 
16:42:26 INFO  : Result from executing command 'getProjects': accel_platform
16:42:26 INFO  : Result from executing command 'getPlatforms': 
17:13:25 INFO  : Result from executing command 'getProjects': accelplatform
17:13:25 INFO  : Result from executing command 'getPlatforms': 
17:15:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:15:57 INFO  : 'jtag frequency' command is executed.
17:15:57 INFO  : Context for 'APU' is selected.
17:15:57 INFO  : System reset is completed.
17:16:00 INFO  : 'after 3000' command is executed.
17:16:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:16:12 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit"
17:16:12 INFO  : Context for 'APU' is selected.
17:16:12 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
17:16:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:12 INFO  : Context for 'APU' is selected.
17:16:12 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl' is done.
17:16:12 INFO  : 'ps7_init' command is executed.
17:16:12 INFO  : 'ps7_post_config' command is executed.
17:16:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:16:12 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\conv_ip_test_system\_ide\scripts\systemdebugger_conv_ip_test_system_standalone.tcl'
17:16:33 INFO  : Disconnected from the channel tcfchan#1.
17:16:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:16:40 INFO  : 'jtag frequency' command is executed.
17:16:40 INFO  : Context for 'APU' is selected.
17:16:40 INFO  : System reset is completed.
17:16:43 INFO  : 'after 3000' command is executed.
17:16:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:16:54 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit"
17:16:54 INFO  : Context for 'APU' is selected.
17:16:54 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
17:16:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:54 INFO  : Context for 'APU' is selected.
17:16:54 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl' is done.
17:16:54 INFO  : 'ps7_init' command is executed.
17:16:54 INFO  : 'ps7_post_config' command is executed.
17:16:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:16:55 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\conv_ip_test_system\_ide\scripts\systemdebugger_conv_ip_test_system_standalone.tcl'
17:17:37 INFO  : Disconnected from the channel tcfchan#2.
17:17:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:17:38 INFO  : 'jtag frequency' command is executed.
17:17:38 INFO  : Context for 'APU' is selected.
17:17:38 INFO  : System reset is completed.
17:17:41 INFO  : 'after 3000' command is executed.
17:17:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:17:53 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit"
17:17:53 INFO  : Context for 'APU' is selected.
17:17:53 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
17:17:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:53 INFO  : Context for 'APU' is selected.
17:17:53 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl' is done.
17:17:53 INFO  : 'ps7_init' command is executed.
17:17:53 INFO  : 'ps7_post_config' command is executed.
17:17:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:17:53 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\conv_ip_test_system\_ide\scripts\systemdebugger_conv_ip_test_system_standalone.tcl'
17:18:46 INFO  : Result from executing command 'getProjects': accelplatform
17:18:46 INFO  : Result from executing command 'getPlatforms': accelplatform|H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/accelplatform.xpfm
17:18:46 INFO  : Checking for BSP changes to sync application flags for project 'conv_ip_test'...
17:19:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_ip_test'...
17:19:50 INFO  : Disconnected from the channel tcfchan#3.
17:19:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:19:50 INFO  : 'jtag frequency' command is executed.
17:19:50 INFO  : Context for 'APU' is selected.
17:19:50 INFO  : System reset is completed.
17:19:53 INFO  : 'after 3000' command is executed.
17:19:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:20:05 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit"
17:20:05 INFO  : Context for 'APU' is selected.
17:20:05 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
17:20:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:05 INFO  : Context for 'APU' is selected.
17:20:05 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl' is done.
17:20:05 INFO  : 'ps7_init' command is executed.
17:20:05 INFO  : 'ps7_post_config' command is executed.
17:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:05 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/Debug/conv_ip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/Debug/conv_ip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:05 INFO  : 'con' command is executed.
17:20:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:20:05 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\conv_ip_test_system\_ide\scripts\systemdebugger_conv_ip_test_system_standalone.tcl'
17:21:22 INFO  : Disconnected from the channel tcfchan#6.
17:21:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:21:23 INFO  : 'jtag frequency' command is executed.
17:21:23 INFO  : Context for 'APU' is selected.
17:21:23 INFO  : System reset is completed.
17:21:26 INFO  : 'after 3000' command is executed.
17:21:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:21:37 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit"
17:21:37 INFO  : Context for 'APU' is selected.
17:21:37 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
17:21:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:37 INFO  : Context for 'APU' is selected.
17:21:37 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl' is done.
17:21:37 INFO  : 'ps7_init' command is executed.
17:21:37 INFO  : 'ps7_post_config' command is executed.
17:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:37 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/Debug/conv_ip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/Debug/conv_ip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:38 INFO  : 'con' command is executed.
17:21:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:21:38 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\conv_ip_test_system\_ide\scripts\systemdebugger_conv_ip_test_system_standalone.tcl'
17:22:15 INFO  : Disconnected from the channel tcfchan#7.
17:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:22:16 ERROR : port closed
17:22:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:22:16 ERROR : port closed
17:22:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:22:26 INFO  : 'jtag frequency' command is executed.
17:22:26 INFO  : Context for 'APU' is selected.
17:22:26 INFO  : System reset is completed.
17:22:29 INFO  : 'after 3000' command is executed.
17:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:22:40 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit"
17:22:40 INFO  : Context for 'APU' is selected.
17:22:40 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
17:22:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:40 INFO  : Context for 'APU' is selected.
17:22:40 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl' is done.
17:22:40 INFO  : 'ps7_init' command is executed.
17:22:40 INFO  : 'ps7_post_config' command is executed.
17:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:41 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/Debug/conv_ip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/Debug/conv_ip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:41 INFO  : 'con' command is executed.
17:22:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:41 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\conv_ip_test_system\_ide\scripts\debugger_conv_ip_test-default.tcl'
17:23:42 INFO  : Result from executing command 'removePlatformRepo': 
17:23:59 INFO  : Result from executing command 'getProjects': accelplatform
17:23:59 INFO  : Result from executing command 'getPlatforms': 
17:23:59 INFO  : Checking for BSP changes to sync application flags for project 'conv_ip_test'...
17:24:23 INFO  : Disconnected from the channel tcfchan#8.
17:24:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:24:24 ERROR : port closed
17:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:24:24 ERROR : port closed
17:24:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:24:29 INFO  : 'jtag frequency' command is executed.
17:24:29 INFO  : Context for 'APU' is selected.
17:24:29 INFO  : System reset is completed.
17:24:32 INFO  : 'after 3000' command is executed.
17:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:24:43 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit"
17:24:43 INFO  : Context for 'APU' is selected.
17:24:43 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
17:24:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:43 INFO  : Context for 'APU' is selected.
17:24:43 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl' is done.
17:24:43 INFO  : 'ps7_init' command is executed.
17:24:43 INFO  : 'ps7_post_config' command is executed.
17:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:44 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/Debug/conv_ip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/Debug/conv_ip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:44 INFO  : 'con' command is executed.
17:24:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:24:44 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\conv_ip_test_system\_ide\scripts\debugger_conv_ip_test-default.tcl'
17:25:31 INFO  : Example project xuartps_hello_world_example_1 has been created successfully.
17:25:43 INFO  : Disconnected from the channel tcfchan#11.
17:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:25:45 INFO  : 'jtag frequency' command is executed.
17:25:45 INFO  : Context for 'APU' is selected.
17:25:45 INFO  : System reset is completed.
17:25:48 INFO  : 'after 3000' command is executed.
17:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:26:00 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit"
17:26:00 INFO  : Context for 'APU' is selected.
17:26:00 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
17:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:00 INFO  : Context for 'APU' is selected.
17:26:00 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/xuartps_hello_world_example_1/_ide/psinit/ps7_init.tcl' is done.
17:26:00 INFO  : 'ps7_init' command is executed.
17:26:00 INFO  : 'ps7_post_config' command is executed.
17:26:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/xuartps_hello_world_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/xuartps_hello_world_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:26:00 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\xuartps_hello_world_example_1_system\_ide\scripts\systemdebugger_xuartps_hello_world_example_1_system_standalone.tcl'
17:27:51 INFO  : Disconnected from the channel tcfchan#12.
17:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:28:02 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:28:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:28:19 INFO  : 'jtag frequency' command is executed.
17:28:19 INFO  : Context for 'APU' is selected.
17:28:19 INFO  : System reset is completed.
17:28:22 INFO  : 'after 3000' command is executed.
17:28:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:28:33 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit"
17:28:33 INFO  : Context for 'APU' is selected.
17:28:33 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
17:28:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:33 INFO  : Context for 'APU' is selected.
17:28:33 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl' is done.
17:28:33 INFO  : 'ps7_init' command is executed.
17:28:33 INFO  : 'ps7_post_config' command is executed.
17:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:34 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/Debug/conv_ip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/Debug/conv_ip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:34 INFO  : 'con' command is executed.
17:28:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:34 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\conv_ip_test_system\_ide\scripts\systemdebugger_conv_ip_test_system_standalone.tcl'
17:28:56 INFO  : Disconnected from the channel tcfchan#13.
17:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:28:57 INFO  : 'jtag frequency' command is executed.
17:28:57 INFO  : Context for 'APU' is selected.
17:28:57 ERROR : AP transaction error, DAP status 0xF0000021
17:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

17:28:57 ERROR : AP transaction error, DAP status 0xF0000021
17:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:29:06 INFO  : 'jtag frequency' command is executed.
17:29:09 ERROR : no targets found with "name =~"APU*"". available targets:
  1* DAP (Cannot open JTAG port: AP transaction error, DAP status 0x30000021)
  4  xc7z035
17:29:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

17:29:09 ERROR : no targets found with "name =~"APU*"". available targets:
  1* DAP (Cannot open JTAG port: AP transaction error, DAP status 0x30000021)
  4  xc7z035
17:29:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:29:16 INFO  : 'jtag frequency' command is executed.
17:29:19 ERROR : no targets found with "name =~"APU*"". available targets:
  1* DAP (Cannot open JTAG port: AP transaction error, DAP status 0x30000021)
  4  xc7z035
17:29:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

17:29:19 ERROR : no targets found with "name =~"APU*"". available targets:
  1* DAP (Cannot open JTAG port: AP transaction error, DAP status 0x30000021)
  4  xc7z035
17:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:30:52 INFO  : 'jtag frequency' command is executed.
17:30:52 INFO  : Context for 'APU' is selected.
17:30:52 INFO  : System reset is completed.
17:30:55 INFO  : 'after 3000' command is executed.
17:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:31:06 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit"
17:31:06 INFO  : Context for 'APU' is selected.
17:31:06 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
17:31:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:06 INFO  : Context for 'APU' is selected.
17:31:06 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl' is done.
17:31:06 INFO  : 'ps7_init' command is executed.
17:31:06 INFO  : 'ps7_post_config' command is executed.
17:31:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:06 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/Debug/conv_ip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/conv_ip_test/Debug/conv_ip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:07 INFO  : 'con' command is executed.
17:31:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:31:07 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\conv_ip_test_system\_ide\scripts\systemdebugger_conv_ip_test_system_standalone.tcl'
17:32:16 INFO  : Disconnected from the channel tcfchan#14.
18:02:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
18:02:26 INFO  : XSCT server has started successfully.
18:02:26 INFO  : plnx-install-location is set to ''
18:02:26 INFO  : Successfully done setting XSCT server connection channel  
18:02:26 INFO  : Successfully done setting workspace for the tool. 
18:02:26 INFO  : Registering command handlers for Vitis TCF services
18:02:26 INFO  : Platform repository initialization has completed.
18:02:27 INFO  : Successfully done query RDI_DATADIR 
18:03:04 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:03:50 INFO  : Result from executing command 'getProjects': accelplatform
18:03:50 INFO  : Result from executing command 'getPlatforms': 
18:04:51 INFO  : Result from executing command 'getProjects': accelplatform
18:04:51 INFO  : Result from executing command 'getPlatforms': accelplatform|H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/accelplatform.xpfm
18:04:52 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
18:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:05:07 INFO  : 'jtag frequency' command is executed.
18:05:07 INFO  : Context for 'APU' is selected.
18:05:07 INFO  : System reset is completed.
18:05:10 INFO  : 'after 3000' command is executed.
18:05:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:05:17 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
18:05:17 INFO  : Context for 'APU' is selected.
18:05:17 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
18:05:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:17 INFO  : Context for 'APU' is selected.
18:05:17 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
18:05:18 INFO  : 'ps7_init' command is executed.
18:05:18 INFO  : 'ps7_post_config' command is executed.
18:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:18 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:18 INFO  : 'con' command is executed.
18:05:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:18 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
18:14:28 INFO  : Disconnected from the channel tcfchan#3.
18:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:14:29 INFO  : 'jtag frequency' command is executed.
18:14:29 INFO  : Context for 'APU' is selected.
18:14:29 INFO  : System reset is completed.
18:14:32 INFO  : 'after 3000' command is executed.
18:14:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:14:39 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
18:14:39 INFO  : Context for 'APU' is selected.
18:14:39 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
18:14:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:39 INFO  : Context for 'APU' is selected.
18:14:39 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
18:14:39 INFO  : 'ps7_init' command is executed.
18:14:39 INFO  : 'ps7_post_config' command is executed.
18:14:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:39 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:39 INFO  : 'con' command is executed.
18:14:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:14:39 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
19:10:13 INFO  : Disconnected from the channel tcfchan#4.
19:10:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:10:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:11:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:11:40 INFO  : 'jtag frequency' command is executed.
19:11:40 INFO  : Context for 'APU' is selected.
19:11:40 INFO  : System reset is completed.
19:11:43 INFO  : 'after 3000' command is executed.
19:11:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:11:49 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
19:11:49 INFO  : Context for 'APU' is selected.
19:11:49 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
19:11:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:49 INFO  : Context for 'APU' is selected.
19:11:49 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
19:11:50 INFO  : 'ps7_init' command is executed.
19:11:50 INFO  : 'ps7_post_config' command is executed.
19:11:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:50 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:50 INFO  : 'con' command is executed.
19:11:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:11:50 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
19:12:23 INFO  : Disconnected from the channel tcfchan#5.
19:12:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:12:24 INFO  : 'jtag frequency' command is executed.
19:12:24 INFO  : Context for 'APU' is selected.
19:12:24 INFO  : System reset is completed.
19:12:27 INFO  : 'after 3000' command is executed.
19:12:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:12:34 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
19:12:34 INFO  : Context for 'APU' is selected.
19:12:34 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
19:12:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:34 INFO  : Context for 'APU' is selected.
19:12:34 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
19:12:34 INFO  : 'ps7_init' command is executed.
19:12:34 INFO  : 'ps7_post_config' command is executed.
19:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:34 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:34 INFO  : 'con' command is executed.
19:12:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:34 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
19:13:41 INFO  : Disconnected from the channel tcfchan#6.
19:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:13:42 INFO  : 'jtag frequency' command is executed.
19:13:42 INFO  : Context for 'APU' is selected.
19:13:42 INFO  : System reset is completed.
19:13:45 INFO  : 'after 3000' command is executed.
19:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:13:52 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
19:13:52 INFO  : Context for 'APU' is selected.
19:13:52 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
19:13:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:52 INFO  : Context for 'APU' is selected.
19:13:52 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
19:13:52 INFO  : 'ps7_init' command is executed.
19:13:52 INFO  : 'ps7_post_config' command is executed.
19:13:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:52 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:52 INFO  : 'con' command is executed.
19:13:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:13:52 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
19:14:30 INFO  : Disconnected from the channel tcfchan#7.
19:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:14:30 INFO  : 'jtag frequency' command is executed.
19:14:30 INFO  : Context for 'APU' is selected.
19:14:30 INFO  : System reset is completed.
19:14:33 INFO  : 'after 3000' command is executed.
19:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:14:40 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
19:14:40 INFO  : Context for 'APU' is selected.
19:14:40 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
19:14:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:40 INFO  : Context for 'APU' is selected.
19:14:40 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
19:14:40 INFO  : 'ps7_init' command is executed.
19:14:40 INFO  : 'ps7_post_config' command is executed.
19:14:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:41 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:41 INFO  : 'con' command is executed.
19:14:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:14:41 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
19:15:12 INFO  : Disconnected from the channel tcfchan#8.
19:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:15:13 INFO  : 'jtag frequency' command is executed.
19:15:15 INFO  : Context for 'APU' is selected.
19:15:15 INFO  : System reset is completed.
19:15:18 INFO  : 'after 3000' command is executed.
19:15:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:15:25 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
19:15:25 INFO  : Context for 'APU' is selected.
19:15:25 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
19:15:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:25 INFO  : Context for 'APU' is selected.
19:15:25 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
19:15:25 INFO  : 'ps7_init' command is executed.
19:15:25 INFO  : 'ps7_post_config' command is executed.
19:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:25 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:25 INFO  : 'con' command is executed.
19:15:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:15:25 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
19:15:35 INFO  : Disconnected from the channel tcfchan#9.
19:15:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:15:35 INFO  : 'jtag frequency' command is executed.
19:15:35 INFO  : Context for 'APU' is selected.
19:15:35 INFO  : System reset is completed.
19:15:38 INFO  : 'after 3000' command is executed.
19:15:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:15:45 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
19:15:45 INFO  : Context for 'APU' is selected.
19:15:45 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
19:15:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:45 INFO  : Context for 'APU' is selected.
19:15:45 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
19:15:45 INFO  : 'ps7_init' command is executed.
19:15:45 INFO  : 'ps7_post_config' command is executed.
19:15:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:45 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:45 INFO  : 'con' command is executed.
19:15:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:15:45 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
19:15:49 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
19:16:56 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
19:18:14 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
19:18:28 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
19:18:44 INFO  : Disconnected from the channel tcfchan#10.
19:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:18:44 INFO  : 'jtag frequency' command is executed.
19:18:44 INFO  : Context for 'APU' is selected.
19:18:44 INFO  : System reset is completed.
19:18:48 INFO  : 'after 3000' command is executed.
19:18:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:18:54 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
19:18:54 INFO  : Context for 'APU' is selected.
19:18:54 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
19:18:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:54 INFO  : Context for 'APU' is selected.
19:18:54 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
19:18:55 INFO  : 'ps7_init' command is executed.
19:18:55 INFO  : 'ps7_post_config' command is executed.
19:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:55 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:55 INFO  : 'con' command is executed.
19:18:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:18:55 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
19:19:41 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
19:19:54 INFO  : Disconnected from the channel tcfchan#12.
19:19:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:19:55 INFO  : 'jtag frequency' command is executed.
19:19:55 INFO  : Context for 'APU' is selected.
19:19:55 INFO  : System reset is completed.
19:19:58 INFO  : 'after 3000' command is executed.
19:19:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:20:04 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
19:20:04 INFO  : Context for 'APU' is selected.
19:20:04 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
19:20:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:04 INFO  : Context for 'APU' is selected.
19:20:04 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
19:20:05 INFO  : 'ps7_init' command is executed.
19:20:05 INFO  : 'ps7_post_config' command is executed.
19:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:05 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:05 INFO  : 'con' command is executed.
19:20:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:05 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
19:20:18 INFO  : Disconnected from the channel tcfchan#14.
19:20:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:20:18 INFO  : 'jtag frequency' command is executed.
19:20:18 INFO  : Context for 'APU' is selected.
19:20:18 INFO  : System reset is completed.
19:20:21 INFO  : 'after 3000' command is executed.
19:20:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:20:28 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
19:20:28 INFO  : Context for 'APU' is selected.
19:20:28 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
19:20:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:28 INFO  : Context for 'APU' is selected.
19:20:28 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
19:20:28 INFO  : 'ps7_init' command is executed.
19:20:28 INFO  : 'ps7_post_config' command is executed.
19:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:29 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:29 INFO  : 'con' command is executed.
19:20:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:29 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
22:10:55 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:13:00 INFO  : No changes in MSS file content so sources will not be generated.
22:13:12 INFO  : Result from executing command 'getProjects': accelplatform
22:13:12 INFO  : Result from executing command 'getPlatforms': accelplatform|H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/accelplatform.xpfm
22:13:20 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:13:20 INFO  : Updating application flags with new BSP settings...
22:13:20 INFO  : Successfully updated application flags for project hello.
22:15:21 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:16:59 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:17:52 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:18:05 INFO  : Disconnected from the channel tcfchan#15.
22:18:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:18:05 INFO  : 'jtag frequency' command is executed.
22:18:05 INFO  : Context for 'APU' is selected.
22:18:05 INFO  : System reset is completed.
22:18:08 INFO  : 'after 3000' command is executed.
22:18:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:18:15 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:18:15 INFO  : Context for 'APU' is selected.
22:18:15 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
22:18:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:15 INFO  : Context for 'APU' is selected.
22:18:15 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:18:16 INFO  : 'ps7_init' command is executed.
22:18:16 INFO  : 'ps7_post_config' command is executed.
22:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:16 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:16 INFO  : 'con' command is executed.
22:18:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:18:16 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
22:18:49 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:18:58 INFO  : Disconnected from the channel tcfchan#18.
22:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:18:58 INFO  : 'jtag frequency' command is executed.
22:18:58 INFO  : Context for 'APU' is selected.
22:18:58 INFO  : System reset is completed.
22:19:01 INFO  : 'after 3000' command is executed.
22:19:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:19:08 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:19:08 INFO  : Context for 'APU' is selected.
22:19:08 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
22:19:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:08 INFO  : Context for 'APU' is selected.
22:19:08 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:19:08 INFO  : 'ps7_init' command is executed.
22:19:08 INFO  : 'ps7_post_config' command is executed.
22:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:08 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:08 INFO  : 'con' command is executed.
22:19:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:19:08 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
22:19:32 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:19:52 INFO  : Disconnected from the channel tcfchan#20.
22:19:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:19:52 INFO  : 'jtag frequency' command is executed.
22:19:52 INFO  : Context for 'APU' is selected.
22:19:53 INFO  : System reset is completed.
22:19:56 INFO  : 'after 3000' command is executed.
22:19:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:20:02 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:20:02 INFO  : Context for 'APU' is selected.
22:20:02 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
22:20:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:02 INFO  : Context for 'APU' is selected.
22:20:02 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:20:03 INFO  : 'ps7_init' command is executed.
22:20:03 INFO  : 'ps7_post_config' command is executed.
22:20:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:03 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:03 INFO  : 'con' command is executed.
22:20:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:20:03 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
22:21:01 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:21:12 INFO  : Disconnected from the channel tcfchan#22.
22:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:21:12 INFO  : 'jtag frequency' command is executed.
22:21:12 INFO  : Context for 'APU' is selected.
22:21:12 INFO  : System reset is completed.
22:21:15 INFO  : 'after 3000' command is executed.
22:21:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:21:22 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:21:22 INFO  : Context for 'APU' is selected.
22:21:22 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
22:21:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:22 INFO  : Context for 'APU' is selected.
22:21:22 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:21:22 INFO  : 'ps7_init' command is executed.
22:21:22 INFO  : 'ps7_post_config' command is executed.
22:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:23 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:23 INFO  : 'con' command is executed.
22:21:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:21:23 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
22:25:07 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:25:24 INFO  : Disconnected from the channel tcfchan#24.
22:25:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:25:24 INFO  : 'jtag frequency' command is executed.
22:25:24 INFO  : Context for 'APU' is selected.
22:25:24 INFO  : System reset is completed.
22:25:27 INFO  : 'after 3000' command is executed.
22:25:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:25:34 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:25:34 INFO  : Context for 'APU' is selected.
22:25:34 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
22:25:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:34 INFO  : Context for 'APU' is selected.
22:25:34 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:25:34 INFO  : 'ps7_init' command is executed.
22:25:34 INFO  : 'ps7_post_config' command is executed.
22:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:34 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:34 INFO  : 'con' command is executed.
22:25:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:25:34 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
23:01:12 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
23:03:35 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
23:03:50 INFO  : Disconnected from the channel tcfchan#26.
23:03:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:03:50 INFO  : 'jtag frequency' command is executed.
23:03:50 INFO  : Context for 'APU' is selected.
23:03:50 INFO  : System reset is completed.
23:03:53 INFO  : 'after 3000' command is executed.
23:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:04:00 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
23:04:00 INFO  : Context for 'APU' is selected.
23:04:00 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
23:04:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:00 INFO  : Context for 'APU' is selected.
23:04:00 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
23:04:01 INFO  : 'ps7_init' command is executed.
23:04:01 INFO  : 'ps7_post_config' command is executed.
23:04:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:01 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:01 INFO  : 'con' command is executed.
23:04:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:04:01 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
23:22:29 INFO  : Disconnected from the channel tcfchan#28.
11:07:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
11:07:09 INFO  : Platform repository initialization has completed.
11:07:09 INFO  : Registering command handlers for Vitis TCF services
11:07:11 INFO  : XSCT server has started successfully.
11:07:14 INFO  : plnx-install-location is set to ''
11:07:14 INFO  : Successfully done setting XSCT server connection channel  
11:07:14 INFO  : Successfully done query RDI_DATADIR 
11:07:14 INFO  : Successfully done setting workspace for the tool. 
11:28:57 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
11:29:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa is already opened

13:57:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
13:57:11 INFO  : 'jtag frequency' command is executed.
13:57:11 INFO  : Context for 'APU' is selected.
13:57:12 INFO  : System reset is completed.
13:57:15 INFO  : 'after 3000' command is executed.
13:57:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
13:57:21 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
13:57:21 INFO  : Context for 'APU' is selected.
13:57:22 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
13:57:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:22 INFO  : Context for 'APU' is selected.
13:57:22 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
13:57:22 INFO  : 'ps7_init' command is executed.
13:57:22 INFO  : 'ps7_post_config' command is executed.
13:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:22 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:22 INFO  : 'con' command is executed.
13:57:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:57:22 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
13:59:07 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:59:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa is already opened

13:59:20 INFO  : Disconnected from the channel tcfchan#2.
13:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
13:59:21 INFO  : 'jtag frequency' command is executed.
13:59:21 INFO  : Context for 'APU' is selected.
13:59:21 INFO  : System reset is completed.
13:59:24 INFO  : 'after 3000' command is executed.
13:59:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
13:59:31 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
13:59:31 INFO  : Context for 'APU' is selected.
13:59:33 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
13:59:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:33 INFO  : Context for 'APU' is selected.
13:59:33 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
13:59:33 INFO  : 'ps7_init' command is executed.
13:59:33 INFO  : 'ps7_post_config' command is executed.
13:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:34 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:34 INFO  : 'con' command is executed.
13:59:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:59:34 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
14:00:18 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:00:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa is already opened

14:00:42 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:00:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa is already opened

14:00:56 INFO  : Disconnected from the channel tcfchan#4.
14:00:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
14:00:57 INFO  : 'jtag frequency' command is executed.
14:00:57 INFO  : Context for 'APU' is selected.
14:00:57 INFO  : System reset is completed.
14:01:00 INFO  : 'after 3000' command is executed.
14:01:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
14:01:06 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
14:01:06 INFO  : Context for 'APU' is selected.
14:01:08 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
14:01:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:08 INFO  : Context for 'APU' is selected.
14:01:08 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
14:01:09 INFO  : 'ps7_init' command is executed.
14:01:09 INFO  : 'ps7_post_config' command is executed.
14:01:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:09 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:09 INFO  : 'con' command is executed.
14:01:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:01:09 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
16:36:38 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
16:36:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:36:46 INFO  : 'jtag frequency' command is executed.
16:36:46 INFO  : Context for 'APU' is selected.
16:36:46 INFO  : System reset is completed.
16:36:49 INFO  : 'after 3000' command is executed.
16:36:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:36:56 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
16:36:56 INFO  : Context for 'APU' is selected.
16:36:56 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
16:36:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:56 INFO  : Context for 'APU' is selected.
16:36:56 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
16:36:56 INFO  : 'ps7_init' command is executed.
16:36:56 INFO  : 'ps7_post_config' command is executed.
16:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:56 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:56 INFO  : 'con' command is executed.
16:36:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:36:56 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
16:45:21 INFO  : Disconnected from the channel tcfchan#7.
16:45:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:45:22 INFO  : 'jtag frequency' command is executed.
16:45:22 INFO  : Context for 'APU' is selected.
16:45:22 INFO  : System reset is completed.
16:45:25 INFO  : 'after 3000' command is executed.
16:45:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:45:32 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
16:45:32 INFO  : Context for 'APU' is selected.
16:45:34 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
16:45:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:34 INFO  : Context for 'APU' is selected.
16:45:34 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
16:45:34 INFO  : 'ps7_init' command is executed.
16:45:34 INFO  : 'ps7_post_config' command is executed.
16:45:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:34 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:35 INFO  : 'con' command is executed.
16:45:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:45:35 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
16:46:13 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
16:47:37 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
16:47:42 INFO  : Disconnected from the channel tcfchan#8.
16:47:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:47:43 INFO  : 'jtag frequency' command is executed.
16:47:43 INFO  : Context for 'APU' is selected.
16:47:43 INFO  : System reset is completed.
16:47:46 INFO  : 'after 3000' command is executed.
16:47:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:47:53 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
16:47:53 INFO  : Context for 'APU' is selected.
16:47:55 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
16:47:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:55 INFO  : Context for 'APU' is selected.
16:47:55 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
16:47:55 INFO  : 'ps7_init' command is executed.
16:47:55 INFO  : 'ps7_post_config' command is executed.
16:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:55 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:55 INFO  : 'con' command is executed.
16:47:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:55 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
16:48:11 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
16:48:15 INFO  : Disconnected from the channel tcfchan#9.
16:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:48:16 INFO  : 'jtag frequency' command is executed.
16:48:16 INFO  : Context for 'APU' is selected.
16:48:16 INFO  : System reset is completed.
16:48:19 INFO  : 'after 3000' command is executed.
16:48:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:48:26 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
16:48:26 INFO  : Context for 'APU' is selected.
16:48:28 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
16:48:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:28 INFO  : Context for 'APU' is selected.
16:48:28 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
16:48:29 INFO  : 'ps7_init' command is executed.
16:48:29 INFO  : 'ps7_post_config' command is executed.
16:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:29 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:29 INFO  : 'con' command is executed.
16:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:48:29 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
16:49:02 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
16:49:06 INFO  : Disconnected from the channel tcfchan#10.
16:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:49:07 INFO  : 'jtag frequency' command is executed.
16:49:07 INFO  : Context for 'APU' is selected.
16:49:07 INFO  : System reset is completed.
16:49:10 INFO  : 'after 3000' command is executed.
16:49:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:49:17 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
16:49:17 INFO  : Context for 'APU' is selected.
16:49:19 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
16:49:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:19 INFO  : Context for 'APU' is selected.
16:49:19 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
16:49:19 INFO  : 'ps7_init' command is executed.
16:49:19 INFO  : 'ps7_post_config' command is executed.
16:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:20 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:20 INFO  : 'con' command is executed.
16:49:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:20 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
16:57:11 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
16:57:15 INFO  : Disconnected from the channel tcfchan#11.
16:57:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:57:16 INFO  : 'jtag frequency' command is executed.
16:57:16 INFO  : Context for 'APU' is selected.
16:57:16 INFO  : System reset is completed.
16:57:19 INFO  : 'after 3000' command is executed.
16:57:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:57:26 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
16:57:26 INFO  : Context for 'APU' is selected.
16:57:28 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
16:57:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:28 INFO  : Context for 'APU' is selected.
16:57:28 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
16:57:28 INFO  : 'ps7_init' command is executed.
16:57:28 INFO  : 'ps7_post_config' command is executed.
16:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:28 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:29 INFO  : 'con' command is executed.
16:57:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:29 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
16:58:01 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
16:58:05 INFO  : Disconnected from the channel tcfchan#12.
16:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:58:06 INFO  : 'jtag frequency' command is executed.
16:58:06 INFO  : Context for 'APU' is selected.
16:58:06 INFO  : System reset is completed.
16:58:09 INFO  : 'after 3000' command is executed.
16:58:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:58:16 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
16:58:16 INFO  : Context for 'APU' is selected.
16:58:18 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
16:58:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:18 INFO  : Context for 'APU' is selected.
16:58:18 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
16:58:18 INFO  : 'ps7_init' command is executed.
16:58:18 INFO  : 'ps7_post_config' command is executed.
16:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:18 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:18 INFO  : 'con' command is executed.
16:58:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:18 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
17:00:45 INFO  : Result from executing command 'getProjects': accelplatform
17:00:45 INFO  : Result from executing command 'getPlatforms': accelplatform|H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/accelplatform.xpfm
17:00:45 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
17:00:48 INFO  : Disconnected from the channel tcfchan#13.
17:00:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:00:49 INFO  : 'jtag frequency' command is executed.
17:00:49 INFO  : Context for 'APU' is selected.
17:00:49 INFO  : System reset is completed.
17:00:52 INFO  : 'after 3000' command is executed.
17:00:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:00:59 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
17:00:59 INFO  : Context for 'APU' is selected.
17:01:01 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
17:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:01 INFO  : Context for 'APU' is selected.
17:01:01 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
17:01:01 INFO  : 'ps7_init' command is executed.
17:01:01 INFO  : 'ps7_post_config' command is executed.
17:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:01 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:02 INFO  : 'con' command is executed.
17:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:02 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
17:03:29 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
17:03:32 INFO  : Disconnected from the channel tcfchan#15.
17:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:03:33 INFO  : 'jtag frequency' command is executed.
17:03:33 INFO  : Context for 'APU' is selected.
17:03:33 INFO  : System reset is completed.
17:03:36 INFO  : 'after 3000' command is executed.
17:03:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:03:43 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
17:03:43 INFO  : Context for 'APU' is selected.
17:03:43 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
17:03:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:43 INFO  : Context for 'APU' is selected.
17:03:43 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
17:03:43 INFO  : 'ps7_init' command is executed.
17:03:43 INFO  : 'ps7_post_config' command is executed.
17:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:43 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:43 INFO  : 'con' command is executed.
17:03:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:43 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
17:04:59 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
17:05:03 INFO  : Disconnected from the channel tcfchan#16.
17:05:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:05:04 INFO  : 'jtag frequency' command is executed.
17:05:04 INFO  : Context for 'APU' is selected.
17:05:04 INFO  : System reset is completed.
17:05:07 INFO  : 'after 3000' command is executed.
17:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:05:14 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
17:05:14 INFO  : Context for 'APU' is selected.
17:05:14 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
17:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:14 INFO  : Context for 'APU' is selected.
17:05:14 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
17:05:14 INFO  : 'ps7_init' command is executed.
17:05:14 INFO  : 'ps7_post_config' command is executed.
17:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:14 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:15 INFO  : 'con' command is executed.
17:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:15 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
17:06:19 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
17:06:22 INFO  : Disconnected from the channel tcfchan#17.
17:06:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:06:23 INFO  : 'jtag frequency' command is executed.
17:06:23 INFO  : Context for 'APU' is selected.
17:06:23 INFO  : System reset is completed.
17:06:26 INFO  : 'after 3000' command is executed.
17:06:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:06:33 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
17:06:33 INFO  : Context for 'APU' is selected.
17:06:33 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
17:06:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:33 INFO  : Context for 'APU' is selected.
17:06:33 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
17:06:33 INFO  : 'ps7_init' command is executed.
17:06:33 INFO  : 'ps7_post_config' command is executed.
17:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:33 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:33 INFO  : 'con' command is executed.
17:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:06:33 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
20:14:00 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
20:14:07 INFO  : Disconnected from the channel tcfchan#18.
20:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:14:08 INFO  : 'jtag frequency' command is executed.
20:14:08 INFO  : Context for 'APU' is selected.
20:14:08 INFO  : System reset is completed.
20:14:11 INFO  : 'after 3000' command is executed.
20:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:14:18 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
20:14:18 INFO  : Context for 'APU' is selected.
20:14:18 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
20:14:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:18 INFO  : Context for 'APU' is selected.
20:14:18 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
20:14:18 INFO  : 'ps7_init' command is executed.
20:14:18 INFO  : 'ps7_post_config' command is executed.
20:14:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:19 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:19 INFO  : 'con' command is executed.
20:14:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:14:19 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
20:15:20 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
20:15:32 INFO  : Disconnected from the channel tcfchan#19.
20:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:15:33 INFO  : 'jtag frequency' command is executed.
20:15:33 INFO  : Context for 'APU' is selected.
20:15:33 INFO  : System reset is completed.
20:15:36 INFO  : 'after 3000' command is executed.
20:15:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:15:43 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
20:15:43 INFO  : Context for 'APU' is selected.
20:15:43 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
20:15:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:43 INFO  : Context for 'APU' is selected.
20:15:43 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
20:15:43 INFO  : 'ps7_init' command is executed.
20:15:43 INFO  : 'ps7_post_config' command is executed.
20:15:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:44 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:44 INFO  : 'con' command is executed.
20:15:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:15:44 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
20:29:27 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
20:29:37 INFO  : Disconnected from the channel tcfchan#20.
20:29:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:29:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:29:47 INFO  : 'jtag frequency' command is executed.
20:29:47 INFO  : Context for 'APU' is selected.
20:29:48 INFO  : System reset is completed.
20:29:51 INFO  : 'after 3000' command is executed.
20:29:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:29:57 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
20:29:57 INFO  : Context for 'APU' is selected.
20:29:57 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
20:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:57 INFO  : Context for 'APU' is selected.
20:29:57 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
20:29:58 INFO  : 'ps7_init' command is executed.
20:29:58 INFO  : 'ps7_post_config' command is executed.
20:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:58 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:58 INFO  : 'con' command is executed.
20:29:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:58 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
20:30:53 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
20:30:56 INFO  : Disconnected from the channel tcfchan#21.
20:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:30:57 INFO  : 'jtag frequency' command is executed.
20:30:57 INFO  : Context for 'APU' is selected.
20:30:57 INFO  : System reset is completed.
20:31:00 INFO  : 'after 3000' command is executed.
20:31:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:31:07 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
20:31:07 INFO  : Context for 'APU' is selected.
20:31:07 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
20:31:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:07 INFO  : Context for 'APU' is selected.
20:31:07 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
20:31:07 INFO  : 'ps7_init' command is executed.
20:31:07 INFO  : 'ps7_post_config' command is executed.
20:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:08 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:08 INFO  : 'con' command is executed.
20:31:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:31:08 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
20:31:52 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
20:31:56 INFO  : Disconnected from the channel tcfchan#22.
20:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:31:57 INFO  : 'jtag frequency' command is executed.
20:31:57 INFO  : Context for 'APU' is selected.
20:31:58 INFO  : System reset is completed.
20:32:01 INFO  : 'after 3000' command is executed.
20:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:32:07 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
20:32:07 INFO  : Context for 'APU' is selected.
20:32:07 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
20:32:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:07 INFO  : Context for 'APU' is selected.
20:32:07 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
20:32:08 INFO  : 'ps7_init' command is executed.
20:32:08 INFO  : 'ps7_post_config' command is executed.
20:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:08 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:08 INFO  : 'con' command is executed.
20:32:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:32:08 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
20:32:47 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
20:32:53 INFO  : Disconnected from the channel tcfchan#23.
20:32:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:32:54 INFO  : 'jtag frequency' command is executed.
20:32:54 INFO  : Context for 'APU' is selected.
20:32:54 INFO  : System reset is completed.
20:32:57 INFO  : 'after 3000' command is executed.
20:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:33:04 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
20:33:04 INFO  : Context for 'APU' is selected.
20:33:04 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
20:33:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:04 INFO  : Context for 'APU' is selected.
20:33:04 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
20:33:04 INFO  : 'ps7_init' command is executed.
20:33:05 INFO  : 'ps7_post_config' command is executed.
20:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:05 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:05 INFO  : 'con' command is executed.
20:33:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:33:05 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
21:32:47 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
21:32:56 INFO  : Disconnected from the channel tcfchan#24.
21:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:32:57 INFO  : 'jtag frequency' command is executed.
21:32:57 INFO  : Context for 'APU' is selected.
21:32:57 INFO  : System reset is completed.
21:33:00 INFO  : 'after 3000' command is executed.
21:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:33:07 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
21:33:07 INFO  : Context for 'APU' is selected.
21:33:07 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
21:33:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:07 INFO  : Context for 'APU' is selected.
21:33:07 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
21:33:07 INFO  : 'ps7_init' command is executed.
21:33:07 INFO  : 'ps7_post_config' command is executed.
21:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:07 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:07 INFO  : 'con' command is executed.
21:33:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:33:07 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
21:40:35 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
21:40:39 INFO  : Disconnected from the channel tcfchan#25.
21:40:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:40:40 INFO  : 'jtag frequency' command is executed.
21:40:40 INFO  : Context for 'APU' is selected.
21:40:40 INFO  : System reset is completed.
21:40:43 INFO  : 'after 3000' command is executed.
21:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:40:50 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
21:40:50 INFO  : Context for 'APU' is selected.
21:40:50 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
21:40:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:50 INFO  : Context for 'APU' is selected.
21:40:50 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
21:40:51 INFO  : 'ps7_init' command is executed.
21:40:51 INFO  : 'ps7_post_config' command is executed.
21:40:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:51 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:51 INFO  : 'con' command is executed.
21:40:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:40:51 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
21:46:33 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
21:46:46 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
21:46:53 INFO  : Disconnected from the channel tcfchan#26.
21:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:46:55 INFO  : 'jtag frequency' command is executed.
21:46:55 INFO  : Context for 'APU' is selected.
21:46:55 INFO  : System reset is completed.
21:46:58 INFO  : 'after 3000' command is executed.
21:46:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:47:04 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
21:47:04 INFO  : Context for 'APU' is selected.
21:47:04 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
21:47:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:04 INFO  : Context for 'APU' is selected.
21:47:05 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
21:47:05 INFO  : 'ps7_init' command is executed.
21:47:05 INFO  : 'ps7_post_config' command is executed.
21:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:05 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:05 INFO  : 'con' command is executed.
21:47:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:47:05 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
21:49:56 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
21:50:03 INFO  : Disconnected from the channel tcfchan#27.
21:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:50:05 INFO  : 'jtag frequency' command is executed.
21:50:05 INFO  : Context for 'APU' is selected.
21:50:05 INFO  : System reset is completed.
21:50:08 INFO  : 'after 3000' command is executed.
21:50:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:50:14 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
21:50:14 INFO  : Context for 'APU' is selected.
21:50:14 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
21:50:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:14 INFO  : Context for 'APU' is selected.
21:50:14 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
21:50:15 INFO  : 'ps7_init' command is executed.
21:50:15 INFO  : 'ps7_post_config' command is executed.
21:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:15 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:15 INFO  : 'con' command is executed.
21:50:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:50:15 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
21:52:15 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
21:52:18 INFO  : Disconnected from the channel tcfchan#28.
21:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:52:20 INFO  : 'jtag frequency' command is executed.
21:52:20 INFO  : Context for 'APU' is selected.
21:52:20 INFO  : System reset is completed.
21:52:23 INFO  : 'after 3000' command is executed.
21:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:52:29 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
21:52:30 INFO  : Context for 'APU' is selected.
21:52:30 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
21:52:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:30 INFO  : Context for 'APU' is selected.
21:52:30 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
21:52:30 INFO  : 'ps7_init' command is executed.
21:52:30 INFO  : 'ps7_post_config' command is executed.
21:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:30 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:30 INFO  : 'con' command is executed.
21:52:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:52:30 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
21:55:13 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
21:55:17 INFO  : Disconnected from the channel tcfchan#29.
21:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:55:18 INFO  : 'jtag frequency' command is executed.
21:55:18 INFO  : Context for 'APU' is selected.
21:55:19 INFO  : System reset is completed.
21:55:22 INFO  : 'after 3000' command is executed.
21:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:55:28 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
21:55:28 INFO  : Context for 'APU' is selected.
21:55:28 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
21:55:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:28 INFO  : Context for 'APU' is selected.
21:55:28 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
21:55:29 INFO  : 'ps7_init' command is executed.
21:55:29 INFO  : 'ps7_post_config' command is executed.
21:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:29 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:29 INFO  : 'con' command is executed.
21:55:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:55:29 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
21:59:29 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
21:59:55 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:01:19 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:03:04 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:03:23 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:12:48 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:12:51 INFO  : Disconnected from the channel tcfchan#30.
22:12:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:12:52 INFO  : 'jtag frequency' command is executed.
22:12:53 INFO  : Context for 'APU' is selected.
22:12:53 INFO  : System reset is completed.
22:12:56 INFO  : 'after 3000' command is executed.
22:12:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:13:02 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:13:02 INFO  : Context for 'APU' is selected.
22:13:02 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
22:13:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:02 INFO  : Context for 'APU' is selected.
22:13:02 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:13:03 INFO  : 'ps7_init' command is executed.
22:13:03 INFO  : 'ps7_post_config' command is executed.
22:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:03 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:03 INFO  : 'con' command is executed.
22:13:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:13:03 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
22:13:52 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:13:56 INFO  : Disconnected from the channel tcfchan#31.
22:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:13:57 INFO  : 'jtag frequency' command is executed.
22:13:57 INFO  : Context for 'APU' is selected.
22:13:57 INFO  : System reset is completed.
22:14:00 INFO  : 'after 3000' command is executed.
22:14:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:14:07 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:14:07 INFO  : Context for 'APU' is selected.
22:14:07 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
22:14:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:07 INFO  : Context for 'APU' is selected.
22:14:07 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:14:07 INFO  : 'ps7_init' command is executed.
22:14:07 INFO  : 'ps7_post_config' command is executed.
22:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:07 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:07 INFO  : 'con' command is executed.
22:14:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:14:07 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
22:16:38 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:16:42 INFO  : Disconnected from the channel tcfchan#32.
22:16:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:16:43 INFO  : 'jtag frequency' command is executed.
22:16:43 INFO  : Context for 'APU' is selected.
22:16:43 INFO  : System reset is completed.
22:16:46 INFO  : 'after 3000' command is executed.
22:16:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:16:53 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:16:53 INFO  : Context for 'APU' is selected.
22:16:53 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
22:16:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:53 INFO  : Context for 'APU' is selected.
22:16:53 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:16:54 INFO  : 'ps7_init' command is executed.
22:16:54 INFO  : 'ps7_post_config' command is executed.
22:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:54 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:54 INFO  : 'con' command is executed.
22:16:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:16:54 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
22:24:47 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:24:51 INFO  : Disconnected from the channel tcfchan#33.
22:24:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:24:52 INFO  : 'jtag frequency' command is executed.
22:24:52 INFO  : Context for 'APU' is selected.
22:24:52 INFO  : System reset is completed.
22:24:55 INFO  : 'after 3000' command is executed.
22:24:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:25:02 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:25:02 INFO  : Context for 'APU' is selected.
22:25:02 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
22:25:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:02 INFO  : Context for 'APU' is selected.
22:25:02 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:25:02 INFO  : 'ps7_init' command is executed.
22:25:02 INFO  : 'ps7_post_config' command is executed.
22:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:02 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:02 INFO  : 'con' command is executed.
22:25:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:25:02 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
22:27:40 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:27:43 INFO  : Disconnected from the channel tcfchan#34.
22:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:27:44 INFO  : 'jtag frequency' command is executed.
22:27:44 INFO  : Context for 'APU' is selected.
22:27:44 INFO  : System reset is completed.
22:27:47 INFO  : 'after 3000' command is executed.
22:27:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:27:54 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:27:54 INFO  : Context for 'APU' is selected.
22:27:54 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
22:27:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:54 INFO  : Context for 'APU' is selected.
22:27:54 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:27:54 INFO  : 'ps7_init' command is executed.
22:27:54 INFO  : 'ps7_post_config' command is executed.
22:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:55 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:55 INFO  : 'con' command is executed.
22:27:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:27:55 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
22:28:57 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:29:00 INFO  : Disconnected from the channel tcfchan#35.
22:29:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:29:01 INFO  : 'jtag frequency' command is executed.
22:29:01 INFO  : Context for 'APU' is selected.
22:29:01 INFO  : System reset is completed.
22:29:04 INFO  : 'after 3000' command is executed.
22:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:29:11 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:29:11 INFO  : Context for 'APU' is selected.
22:29:11 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
22:29:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:11 INFO  : Context for 'APU' is selected.
22:29:11 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:29:11 INFO  : 'ps7_init' command is executed.
22:29:11 INFO  : 'ps7_post_config' command is executed.
22:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:11 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:11 INFO  : 'con' command is executed.
22:29:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:29:11 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
22:31:02 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:31:05 INFO  : Disconnected from the channel tcfchan#36.
22:31:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:31:06 INFO  : 'jtag frequency' command is executed.
22:31:06 INFO  : Context for 'APU' is selected.
22:31:07 INFO  : System reset is completed.
22:31:10 INFO  : 'after 3000' command is executed.
22:31:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:31:16 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:31:16 INFO  : Context for 'APU' is selected.
22:31:16 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa'.
22:31:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:16 INFO  : Context for 'APU' is selected.
22:31:16 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:31:17 INFO  : 'ps7_init' command is executed.
22:31:17 INFO  : 'ps7_post_config' command is executed.
22:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:17 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:17 INFO  : 'con' command is executed.
22:31:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:31:17 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
22:37:50 INFO  : Result from executing command 'getProjects': accelplatform;convplat
22:37:50 INFO  : Result from executing command 'getPlatforms': accelplatform|H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/accelplatform.xpfm
22:38:38 INFO  : The hardware specification used by project 'hello' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:38:40 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\hello\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
22:38:40 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\hello\_ide\bitstream' in project 'hello'.
22:38:40 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\hello\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:38:46 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\hello\_ide\psinit' in project 'hello'.
22:39:19 INFO  : Result from executing command 'getProjects': accelplatform;convplat
22:39:19 INFO  : Result from executing command 'getPlatforms': accelplatform|H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/accelplatform.xpfm;convplat|H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/convplat.xpfm
22:40:40 INFO  : No changes in MSS file content so sources will not be generated.
22:40:53 INFO  : Result from executing command 'getProjects': accelplatform;convplat
22:40:53 INFO  : Result from executing command 'getPlatforms': accelplatform|H:/VITIS-WORKSPACE/accel_test_system/accelplatform/export/accelplatform/accelplatform.xpfm;convplat|H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/convplat.xpfm
22:40:58 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:41:33 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:41:37 INFO  : Disconnected from the channel tcfchan#37.
22:41:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:41:38 INFO  : 'jtag frequency' command is executed.
22:41:38 INFO  : Context for 'APU' is selected.
22:41:38 INFO  : System reset is completed.
22:41:41 INFO  : 'after 3000' command is executed.
22:41:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:41:48 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:41:48 INFO  : Context for 'APU' is selected.
22:41:48 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa'.
22:41:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:48 INFO  : Context for 'APU' is selected.
22:41:48 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:41:49 INFO  : 'ps7_init' command is executed.
22:41:49 INFO  : 'ps7_post_config' command is executed.
22:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:49 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:49 INFO  : 'con' command is executed.
22:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:41:49 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
22:42:09 WARN  : channel "tcfchan#7" closed
22:42:10 INFO  : Disconnected from the channel tcfchan#41.
22:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:42:20 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:42:27 INFO  : 'jtag frequency' command is executed.
22:42:27 INFO  : Context for 'APU' is selected.
22:42:27 INFO  : System reset is completed.
22:42:30 INFO  : 'after 3000' command is executed.
22:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:42:37 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:42:40 INFO  : Context for 'APU' is selected.
22:42:40 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa'.
22:42:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:40 INFO  : Context for 'APU' is selected.
22:42:40 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:42:40 INFO  : 'ps7_init' command is executed.
22:42:40 INFO  : 'ps7_post_config' command is executed.
22:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:40 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:41 INFO  : 'con' command is executed.
22:42:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:42:41 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\systemdebugger_hello_system_standalone.tcl'
22:44:07 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:44:12 INFO  : Disconnected from the channel tcfchan#42.
22:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:44:13 ERROR : port closed
22:44:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:44:13 ERROR : port closed
22:44:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:44:17 INFO  : 'jtag frequency' command is executed.
22:44:17 INFO  : Context for 'APU' is selected.
22:44:17 INFO  : System reset is completed.
22:44:20 INFO  : 'after 3000' command is executed.
22:44:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:44:27 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:44:27 INFO  : Context for 'APU' is selected.
22:44:27 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa'.
22:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:27 INFO  : Context for 'APU' is selected.
22:44:27 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:44:27 INFO  : 'ps7_init' command is executed.
22:44:27 INFO  : 'ps7_post_config' command is executed.
22:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:28 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:44:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:28 INFO  : 'con' command is executed.
22:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:44:28 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
22:46:33 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
22:46:36 INFO  : Disconnected from the channel tcfchan#43.
22:46:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:46:37 ERROR : port closed
22:46:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:46:37 ERROR : port closed
22:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:46:41 INFO  : 'jtag frequency' command is executed.
22:46:41 INFO  : Context for 'APU' is selected.
22:46:41 INFO  : System reset is completed.
22:46:44 INFO  : 'after 3000' command is executed.
22:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:46:51 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
22:46:51 INFO  : Context for 'APU' is selected.
22:46:51 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa'.
22:46:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:51 INFO  : Context for 'APU' is selected.
22:46:51 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
22:46:51 INFO  : 'ps7_init' command is executed.
22:46:51 INFO  : 'ps7_post_config' command is executed.
22:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:52 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:52 INFO  : 'con' command is executed.
22:46:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:46:52 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
23:08:54 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
23:08:57 INFO  : Launching the emulator on project 'hello' for configuration 'Debug'
23:08:57 INFO  : Launching QEMU with command 'launch_emulator.bat -device-family 7series -pid-file emulation.pid -t sw_emu -gdb-port 1137'
23:08:59 INFO  : Stopping the emulator on project 'hello' for configuration 'Debug'
23:09:02 ERROR : [QEMU Process]: WARNING: Image format was not specified for 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/_vimage/emulation/sd_card.img' and probing guessed raw.
         Automatically detecting the format is dangerous for raw images, write operations on block 0 will be restricted.
         Specify the 'raw' format explicitly to remove the restrictions.

23:09:12 ERROR : Pid file required for stopping the emulator is not created at 'H:\VITIS-WORKSPACE\accel_test_system\hello\Debug\emulation.pid'.
23:09:12 ERROR : Failed to stop the emulator.
23:09:18 INFO  : Emulator has terminated.
23:09:18 INFO  : The emulator is not running, terminating debug launch configuration
23:09:23 INFO  : Disconnected from the channel tcfchan#44.
23:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:09:25 ERROR : port closed
23:09:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:09:25 ERROR : port closed
23:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:09:29 INFO  : 'jtag frequency' command is executed.
23:09:29 INFO  : Context for 'APU' is selected.
23:09:29 INFO  : System reset is completed.
23:09:32 INFO  : 'after 3000' command is executed.
23:09:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:09:39 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit"
23:09:39 INFO  : Context for 'APU' is selected.
23:09:39 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa'.
23:09:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:39 INFO  : Context for 'APU' is selected.
23:09:39 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl' is done.
23:09:39 INFO  : 'ps7_init' command is executed.
23:09:39 INFO  : 'ps7_post_config' command is executed.
23:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:39 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:39 INFO  : 'con' command is executed.
23:09:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:09:39 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hello_system\_ide\scripts\debugger_hello-default.tcl'
23:13:09 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
23:13:19 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
23:13:25 INFO  : Disconnected from the channel tcfchan#45.
23:13:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:13:26 ERROR : port closed
23:13:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:13:26 ERROR : port closed
23:13:46 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
23:14:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:14:06 INFO  : 'jtag frequency' command is executed.
23:14:06 INFO  : Context for 'APU' is selected.
23:14:06 INFO  : System reset is completed.
23:14:09 INFO  : 'after 3000' command is executed.
23:14:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:14:16 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
23:14:16 INFO  : Context for 'APU' is selected.
23:14:16 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa'.
23:14:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:16 INFO  : Context for 'APU' is selected.
23:14:16 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
23:14:16 INFO  : 'ps7_init' command is executed.
23:14:16 INFO  : 'ps7_post_config' command is executed.
23:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:17 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:17 INFO  : 'con' command is executed.
23:14:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:14:17 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
23:14:45 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
23:14:49 INFO  : Disconnected from the channel tcfchan#47.
23:14:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:14:51 ERROR : port closed
23:14:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:14:51 ERROR : port closed
23:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:14:54 INFO  : 'jtag frequency' command is executed.
23:14:54 INFO  : Context for 'APU' is selected.
23:14:54 INFO  : System reset is completed.
23:14:57 INFO  : 'after 3000' command is executed.
23:14:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:15:04 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
23:15:04 INFO  : Context for 'APU' is selected.
23:15:04 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa'.
23:15:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:04 INFO  : Context for 'APU' is selected.
23:15:04 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
23:15:04 INFO  : 'ps7_init' command is executed.
23:15:04 INFO  : 'ps7_post_config' command is executed.
23:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:05 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:05 INFO  : 'con' command is executed.
23:15:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:15:05 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
23:15:33 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
23:15:43 INFO  : Disconnected from the channel tcfchan#48.
23:15:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:15:44 ERROR : port closed
23:15:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:15:44 ERROR : port closed
23:15:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:15:49 INFO  : 'jtag frequency' command is executed.
23:15:49 INFO  : Context for 'APU' is selected.
23:15:49 INFO  : System reset is completed.
23:15:52 INFO  : 'after 3000' command is executed.
23:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:15:59 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
23:15:59 INFO  : Context for 'APU' is selected.
23:15:59 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa'.
23:15:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:59 INFO  : Context for 'APU' is selected.
23:15:59 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
23:15:59 INFO  : 'ps7_init' command is executed.
23:15:59 INFO  : 'ps7_post_config' command is executed.
23:15:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:59 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:59 INFO  : 'con' command is executed.
23:15:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:15:59 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
23:18:13 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
23:18:17 INFO  : Disconnected from the channel tcfchan#49.
23:18:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:18:18 ERROR : port closed
23:18:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:18:18 ERROR : port closed
23:18:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:18:22 INFO  : 'jtag frequency' command is executed.
23:18:22 INFO  : Context for 'APU' is selected.
23:18:22 INFO  : System reset is completed.
23:18:25 INFO  : 'after 3000' command is executed.
23:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:18:32 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
23:18:32 INFO  : Context for 'APU' is selected.
23:18:32 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa'.
23:18:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:32 INFO  : Context for 'APU' is selected.
23:18:32 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
23:18:32 INFO  : 'ps7_init' command is executed.
23:18:32 INFO  : 'ps7_post_config' command is executed.
23:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:32 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:33 INFO  : 'con' command is executed.
23:18:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:18:33 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
23:19:52 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
23:19:56 INFO  : Disconnected from the channel tcfchan#50.
23:19:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:19:57 ERROR : port closed
23:19:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:19:57 ERROR : port closed
23:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:20:00 INFO  : 'jtag frequency' command is executed.
23:20:00 INFO  : Context for 'APU' is selected.
23:20:00 INFO  : System reset is completed.
23:20:03 INFO  : 'after 3000' command is executed.
23:20:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:20:10 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
23:20:10 INFO  : Context for 'APU' is selected.
23:20:10 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa'.
23:20:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:10 INFO  : Context for 'APU' is selected.
23:20:10 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
23:20:10 INFO  : 'ps7_init' command is executed.
23:20:10 INFO  : 'ps7_post_config' command is executed.
23:20:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:11 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:11 INFO  : 'con' command is executed.
23:20:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:20:11 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
23:20:29 INFO  : Disconnected from the channel tcfchan#51.
23:20:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:20:30 ERROR : port closed
23:20:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:20:30 ERROR : port closed
23:20:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:20:37 INFO  : 'jtag frequency' command is executed.
23:20:37 INFO  : Context for 'APU' is selected.
23:20:37 INFO  : System reset is completed.
23:20:40 INFO  : 'after 3000' command is executed.
23:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:20:47 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
23:20:47 INFO  : Context for 'APU' is selected.
23:20:47 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa'.
23:20:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:47 INFO  : Context for 'APU' is selected.
23:20:47 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
23:20:47 INFO  : 'ps7_init' command is executed.
23:20:47 INFO  : 'ps7_post_config' command is executed.
23:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:47 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:47 INFO  : 'con' command is executed.
23:20:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:20:47 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
23:22:29 INFO  : Disconnected from the channel tcfchan#52.
23:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:22:44 INFO  : 'jtag frequency' command is executed.
23:22:44 INFO  : Context for 'APU' is selected.
23:22:44 INFO  : System reset is completed.
23:22:47 INFO  : 'after 3000' command is executed.
23:22:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:22:54 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
23:22:54 INFO  : Context for 'APU' is selected.
23:22:54 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa'.
23:22:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:54 INFO  : Context for 'APU' is selected.
23:22:54 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
23:22:54 INFO  : 'ps7_init' command is executed.
23:22:54 INFO  : 'ps7_post_config' command is executed.
23:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:54 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:54 INFO  : 'con' command is executed.
23:22:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:22:54 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
23:30:28 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
23:30:35 INFO  : Disconnected from the channel tcfchan#53.
23:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:30:36 INFO  : 'jtag frequency' command is executed.
23:30:36 INFO  : Context for 'APU' is selected.
23:30:36 INFO  : System reset is completed.
23:30:39 INFO  : 'after 3000' command is executed.
23:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:30:46 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
23:30:46 INFO  : Context for 'APU' is selected.
23:30:46 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa'.
23:30:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:46 INFO  : Context for 'APU' is selected.
23:30:46 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
23:30:46 INFO  : 'ps7_init' command is executed.
23:30:46 INFO  : 'ps7_post_config' command is executed.
23:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:47 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:47 INFO  : 'con' command is executed.
23:30:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:30:47 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\systemdebugger_hellonew_system_standalone.tcl'
23:35:35 INFO  : Result from executing command 'getProjects': 822conv;convplat
23:35:35 INFO  : Result from executing command 'getPlatforms': convplat|H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/convplat.xpfm
23:36:22 INFO  : The hardware specification used by project 'hellonew' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:36:24 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
23:36:24 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\hellonew\_ide\bitstream' in project 'hellonew'.
23:36:24 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:36:28 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\hellonew\_ide\psinit' in project 'hellonew'.
23:36:53 INFO  : Result from executing command 'getProjects': 822conv;convplat
23:36:53 INFO  : Result from executing command 'getPlatforms': 822conv|H:/VITIS-WORKSPACE/accel_test_system/822conv/export/822conv/822conv.xpfm;convplat|H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/convplat.xpfm
23:36:54 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
23:37:22 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
23:37:27 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
23:37:37 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
23:37:40 INFO  : Disconnected from the channel tcfchan#54.
23:37:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:37:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:37:55 INFO  : 'jtag frequency' command is executed.
23:37:55 INFO  : Context for 'APU' is selected.
23:37:55 INFO  : System reset is completed.
23:37:58 INFO  : 'after 3000' command is executed.
23:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:38:05 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
23:38:05 INFO  : Context for 'APU' is selected.
23:38:05 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/822conv/export/822conv/hw/design_1_wrapper.xsa'.
23:38:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:05 INFO  : Context for 'APU' is selected.
23:38:05 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
23:38:05 INFO  : 'ps7_init' command is executed.
23:38:05 INFO  : 'ps7_post_config' command is executed.
23:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:05 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/822conv/export/822conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:06 INFO  : 'con' command is executed.
23:38:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:38:06 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
00:40:25 INFO  : Result from executing command 'getProjects': 822conv;823conv;convplat
00:40:25 INFO  : Result from executing command 'getPlatforms': convplat|H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/convplat.xpfm
00:41:41 INFO  : No changes in MSS file content so sources will not be generated.
00:43:03 INFO  : Result from executing command 'getProjects': 823conv;convplat
00:43:03 INFO  : Result from executing command 'getPlatforms': convplat|H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/convplat.xpfm
00:43:38 INFO  : Result from executing command 'getProjects': 823conv;convplat
00:43:38 INFO  : Result from executing command 'getPlatforms': 823conv|H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/823conv.xpfm;convplat|H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/convplat.xpfm
00:45:10 INFO  : Checking for BSP changes to sync application flags for project 'test'...
00:45:24 INFO  : Checking for BSP changes to sync application flags for project 'test'...
00:45:52 INFO  : Checking for BSP changes to sync application flags for project 'test'...
00:47:05 INFO  : Checking for BSP changes to sync application flags for project 'test'...
00:47:28 INFO  : Disconnected from the channel tcfchan#58.
00:47:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:47:38 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:47:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
00:47:43 INFO  : 'jtag frequency' command is executed.
00:47:43 INFO  : Context for 'APU' is selected.
00:47:43 INFO  : System reset is completed.
00:47:46 INFO  : 'after 3000' command is executed.
00:47:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
00:47:53 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
00:47:53 INFO  : Context for 'APU' is selected.
00:47:53 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
00:47:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:53 INFO  : Context for 'APU' is selected.
00:47:53 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
00:47:54 INFO  : 'ps7_init' command is executed.
00:47:54 INFO  : 'ps7_post_config' command is executed.
00:47:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:54 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:54 INFO  : 'con' command is executed.
00:47:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:47:54 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
00:50:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
00:50:16 INFO  : Disconnected from the channel tcfchan#60.
00:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
00:50:17 ERROR : port closed
00:50:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:50:17 ERROR : port closed
00:50:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
00:50:20 INFO  : 'jtag frequency' command is executed.
00:50:20 INFO  : Context for 'APU' is selected.
00:50:20 INFO  : System reset is completed.
00:50:23 INFO  : 'after 3000' command is executed.
00:50:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
00:50:30 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
00:50:30 INFO  : Context for 'APU' is selected.
00:50:30 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
00:50:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:50:30 INFO  : Context for 'APU' is selected.
00:50:30 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
00:50:30 INFO  : 'ps7_init' command is executed.
00:50:30 INFO  : 'ps7_post_config' command is executed.
00:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:31 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:50:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:50:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:31 INFO  : 'con' command is executed.
00:50:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:50:31 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
01:05:38 INFO  : Disconnected from the channel tcfchan#61.
01:05:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:05:39 INFO  : 'jtag frequency' command is executed.
01:05:41 INFO  : Context for 'APU' is selected.
01:05:41 INFO  : System reset is completed.
01:05:44 INFO  : 'after 3000' command is executed.
01:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
01:05:51 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
01:05:51 INFO  : Context for 'APU' is selected.
01:05:51 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
01:05:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:51 INFO  : Context for 'APU' is selected.
01:05:51 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
01:05:51 INFO  : 'ps7_init' command is executed.
01:05:51 INFO  : 'ps7_post_config' command is executed.
01:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:52 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:52 INFO  : 'con' command is executed.
01:05:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:05:52 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
01:06:51 INFO  : Disconnected from the channel tcfchan#62.
01:06:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:06:55 INFO  : 'jtag frequency' command is executed.
01:06:55 INFO  : Context for 'APU' is selected.
01:06:55 INFO  : System reset is completed.
01:06:58 INFO  : 'after 3000' command is executed.
01:06:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
01:07:05 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
01:07:05 INFO  : Context for 'APU' is selected.
01:07:05 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
01:07:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:05 INFO  : Context for 'APU' is selected.
01:07:05 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
01:07:05 INFO  : 'ps7_init' command is executed.
01:07:05 INFO  : 'ps7_post_config' command is executed.
01:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:05 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:06 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:06 INFO  : 'con' command is executed.
01:07:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:07:06 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
01:08:17 INFO  : Disconnected from the channel tcfchan#63.
01:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:08:49 INFO  : 'jtag frequency' command is executed.
01:08:49 INFO  : Context for 'APU' is selected.
01:08:49 INFO  : System reset is completed.
01:08:52 INFO  : 'after 3000' command is executed.
01:08:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
01:08:59 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
01:08:59 INFO  : Context for 'APU' is selected.
01:08:59 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
01:08:59 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:59 INFO  : Context for 'APU' is selected.
01:08:59 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
01:08:59 INFO  : 'ps7_init' command is executed.
01:08:59 INFO  : 'ps7_post_config' command is executed.
01:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:59 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:59 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:00 INFO  : 'con' command is executed.
01:09:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:09:00 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
01:11:23 INFO  : Disconnected from the channel tcfchan#64.
01:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:11:24 INFO  : 'jtag frequency' command is executed.
01:11:24 INFO  : Context for 'APU' is selected.
01:11:24 ERROR : AP transaction error, DAP status 0xF0000021
01:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

01:11:24 ERROR : AP transaction error, DAP status 0xF0000021
01:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:11:36 INFO  : 'jtag frequency' command is executed.
01:11:39 ERROR : no targets found with "name =~"APU*"". available targets:
  1* DAP (Cannot open JTAG port: AP transaction error, DAP status 0x30000021)
  4  xc7z035
01:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

01:11:39 ERROR : no targets found with "name =~"APU*"". available targets:
  1* DAP (Cannot open JTAG port: AP transaction error, DAP status 0x30000021)
  4  xc7z035
01:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:11:47 INFO  : 'jtag frequency' command is executed.
01:11:47 INFO  : Context for 'APU' is selected.
01:11:47 INFO  : System reset is completed.
01:11:50 INFO  : 'after 3000' command is executed.
01:11:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
01:11:57 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
01:11:57 INFO  : Context for 'APU' is selected.
01:11:57 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
01:11:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:57 INFO  : Context for 'APU' is selected.
01:11:57 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
01:11:57 INFO  : 'ps7_init' command is executed.
01:11:57 INFO  : 'ps7_post_config' command is executed.
01:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:57 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:58 INFO  : 'con' command is executed.
01:11:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:11:58 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
01:18:59 INFO  : Checking for BSP changes to sync application flags for project 'test'...
01:19:05 INFO  : Disconnected from the channel tcfchan#65.
01:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:19:06 INFO  : 'jtag frequency' command is executed.
01:19:06 INFO  : Context for 'APU' is selected.
01:19:06 ERROR : AP transaction error, DAP status 0xF0000021
01:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

01:19:06 ERROR : AP transaction error, DAP status 0xF0000021
01:19:21 INFO  : Checking for BSP changes to sync application flags for project 'test'...
01:19:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
01:19:36 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
01:19:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:19:39 INFO  : 'jtag frequency' command is executed.
01:19:42 ERROR : no targets found with "name =~"APU*"". available targets:
  1* DAP (Cannot open JTAG port: AP transaction error, DAP status 0x30000021)
  4  xc7z035
01:19:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

01:19:42 ERROR : no targets found with "name =~"APU*"". available targets:
  1* DAP (Cannot open JTAG port: AP transaction error, DAP status 0x30000021)
  4  xc7z035
01:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:19:49 INFO  : 'jtag frequency' command is executed.
01:19:49 INFO  : Context for 'APU' is selected.
01:19:49 INFO  : System reset is completed.
01:19:52 INFO  : 'after 3000' command is executed.
01:19:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
01:19:59 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
01:19:59 INFO  : Context for 'APU' is selected.
01:19:59 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
01:19:59 INFO  : 'configparams force-mem-access 1' command is executed.
01:19:59 INFO  : Context for 'APU' is selected.
01:19:59 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
01:20:00 INFO  : 'ps7_init' command is executed.
01:20:00 INFO  : 'ps7_post_config' command is executed.
01:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:00 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:20:00 INFO  : 'configparams force-mem-access 0' command is executed.
01:20:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:00 INFO  : 'con' command is executed.
01:20:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:20:00 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
01:20:08 INFO  : Disconnected from the channel tcfchan#66.
01:20:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:20:09 INFO  : 'jtag frequency' command is executed.
01:20:09 INFO  : Context for 'APU' is selected.
01:20:09 INFO  : System reset is completed.
01:20:12 INFO  : 'after 3000' command is executed.
01:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
01:20:19 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
01:20:19 INFO  : Context for 'APU' is selected.
01:20:19 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
01:20:19 INFO  : 'configparams force-mem-access 1' command is executed.
01:20:19 INFO  : Context for 'APU' is selected.
01:20:19 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
01:20:20 INFO  : 'ps7_init' command is executed.
01:20:20 INFO  : 'ps7_post_config' command is executed.
01:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:20 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:20:20 INFO  : 'configparams force-mem-access 0' command is executed.
01:20:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:20 INFO  : 'con' command is executed.
01:20:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:20:20 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
01:20:46 INFO  : Checking for BSP changes to sync application flags for project 'test'...
01:20:55 INFO  : Disconnected from the channel tcfchan#68.
01:20:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:21:05 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:21:10 INFO  : 'jtag frequency' command is executed.
01:21:10 INFO  : Context for 'APU' is selected.
01:21:10 INFO  : System reset is completed.
01:21:13 INFO  : 'after 3000' command is executed.
01:21:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
01:21:20 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
01:21:20 INFO  : Context for 'APU' is selected.
01:21:20 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
01:21:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:20 INFO  : Context for 'APU' is selected.
01:21:20 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
01:21:20 INFO  : 'ps7_init' command is executed.
01:21:20 INFO  : 'ps7_post_config' command is executed.
01:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:20 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:20 INFO  : 'configparams force-mem-access 0' command is executed.
01:21:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:20 INFO  : 'con' command is executed.
01:21:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:21:20 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
01:22:49 INFO  : Disconnected from the channel tcfchan#69.
01:22:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:22:59 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:23:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:23:09 INFO  : 'jtag frequency' command is executed.
01:23:09 INFO  : Context for 'APU' is selected.
01:23:09 INFO  : System reset is completed.
01:23:12 INFO  : 'after 3000' command is executed.
01:23:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
01:23:19 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
01:23:19 INFO  : Context for 'APU' is selected.
01:23:19 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
01:23:19 INFO  : 'configparams force-mem-access 1' command is executed.
01:23:19 INFO  : Context for 'APU' is selected.
01:23:19 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
01:23:20 INFO  : 'ps7_init' command is executed.
01:23:20 INFO  : 'ps7_post_config' command is executed.
01:23:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:20 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:20 INFO  : 'configparams force-mem-access 0' command is executed.
01:23:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:23:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:20 INFO  : 'con' command is executed.
01:23:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:23:20 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
01:23:55 INFO  : Disconnected from the channel tcfchan#70.
01:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:23:56 ERROR : port closed
01:23:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:23:56 ERROR : port closed
01:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:24:05 INFO  : 'jtag frequency' command is executed.
01:24:05 INFO  : Context for 'APU' is selected.
01:24:05 INFO  : System reset is completed.
01:24:08 INFO  : 'after 3000' command is executed.
01:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
01:24:15 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
01:24:15 INFO  : Context for 'APU' is selected.
01:24:15 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
01:24:15 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:15 INFO  : Context for 'APU' is selected.
01:24:15 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
01:24:15 INFO  : 'ps7_init' command is executed.
01:24:15 INFO  : 'ps7_post_config' command is executed.
01:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:16 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:24:16 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:16 INFO  : 'con' command is executed.
01:24:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:24:16 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
01:24:26 INFO  : Disconnected from the channel tcfchan#71.
01:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:24:27 ERROR : port closed
01:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:24:27 ERROR : port closed
01:24:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:24:35 INFO  : 'jtag frequency' command is executed.
01:24:35 INFO  : Context for 'APU' is selected.
01:24:35 INFO  : System reset is completed.
01:24:38 INFO  : 'after 3000' command is executed.
01:24:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
01:24:45 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
01:24:45 INFO  : Context for 'APU' is selected.
01:24:45 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
01:24:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:45 INFO  : Context for 'APU' is selected.
01:24:45 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
01:24:45 INFO  : 'ps7_init' command is executed.
01:24:45 INFO  : 'ps7_post_config' command is executed.
01:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:46 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:24:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:46 INFO  : 'con' command is executed.
01:24:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:24:46 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
01:28:11 INFO  : Disconnected from the channel tcfchan#72.
01:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:28:12 ERROR : port closed
01:28:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:28:12 ERROR : port closed
01:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
01:28:16 INFO  : 'jtag frequency' command is executed.
01:28:16 INFO  : Context for 'APU' is selected.
01:28:16 INFO  : System reset is completed.
01:28:19 INFO  : 'after 3000' command is executed.
01:28:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
01:28:26 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
01:28:26 INFO  : Context for 'APU' is selected.
01:28:26 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
01:28:26 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:26 INFO  : Context for 'APU' is selected.
01:28:26 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
01:28:26 INFO  : 'ps7_init' command is executed.
01:28:26 INFO  : 'ps7_post_config' command is executed.
01:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:26 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:28:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:28:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:26 INFO  : 'con' command is executed.
01:28:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:28:26 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
01:37:15 INFO  : Disconnected from the channel tcfchan#73.
16:47:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
16:47:50 INFO  : Registering command handlers for Vitis TCF services
16:47:50 INFO  : Platform repository initialization has completed.
16:47:50 INFO  : XSCT server has started successfully.
16:47:51 INFO  : Successfully done setting XSCT server connection channel  
16:47:51 INFO  : plnx-install-location is set to ''
16:47:51 INFO  : Successfully done query RDI_DATADIR 
16:47:51 INFO  : Successfully done setting workspace for the tool. 
16:48:45 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
16:48:45 ERROR : Failed to get platform details for the project 'hellonew'. Cannot sync application flags.
16:48:59 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:49:16 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:49:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:49:23 INFO  : 'jtag frequency' command is executed.
16:49:23 INFO  : Context for 'APU' is selected.
16:49:23 INFO  : System reset is completed.
16:49:26 INFO  : 'after 3000' command is executed.
16:49:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:49:33 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
16:49:33 INFO  : Context for 'APU' is selected.
16:49:33 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
16:49:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:33 INFO  : Context for 'APU' is selected.
16:49:33 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
16:49:33 INFO  : 'ps7_init' command is executed.
16:49:33 INFO  : 'ps7_post_config' command is executed.
16:49:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:33 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:33 INFO  : 'con' command is executed.
16:49:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:33 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
16:49:45 INFO  : Disconnected from the channel tcfchan#1.
16:49:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:49:46 INFO  : 'jtag frequency' command is executed.
16:49:47 INFO  : Context for 'APU' is selected.
16:49:47 INFO  : System reset is completed.
16:49:50 INFO  : 'after 3000' command is executed.
16:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:49:56 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
16:49:57 INFO  : Context for 'APU' is selected.
16:50:00 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
16:50:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:00 INFO  : Context for 'APU' is selected.
16:50:00 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
16:50:00 INFO  : 'ps7_init' command is executed.
16:50:00 INFO  : 'ps7_post_config' command is executed.
16:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:00 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:00 INFO  : 'con' command is executed.
16:50:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:50:00 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
16:53:46 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:53:51 INFO  : Disconnected from the channel tcfchan#2.
16:53:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:53:52 ERROR : port closed
16:53:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:53:52 ERROR : port closed
16:53:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:53:58 INFO  : 'jtag frequency' command is executed.
16:53:58 INFO  : Context for 'APU' is selected.
16:53:58 INFO  : System reset is completed.
16:54:01 INFO  : 'after 3000' command is executed.
16:54:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:54:08 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
16:54:08 INFO  : Context for 'APU' is selected.
16:54:11 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
16:54:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:11 INFO  : Context for 'APU' is selected.
16:54:11 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
16:54:11 INFO  : 'ps7_init' command is executed.
16:54:11 INFO  : 'ps7_post_config' command is executed.
16:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:12 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:12 INFO  : 'con' command is executed.
16:54:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:12 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
16:55:36 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:55:46 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:55:54 INFO  : Disconnected from the channel tcfchan#3.
16:55:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:55:55 ERROR : port closed
16:55:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:55:55 ERROR : port closed
16:56:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:56:01 INFO  : 'jtag frequency' command is executed.
16:56:01 INFO  : Context for 'APU' is selected.
16:56:01 INFO  : System reset is completed.
16:56:04 INFO  : 'after 3000' command is executed.
16:56:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:56:11 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
16:56:11 INFO  : Context for 'APU' is selected.
16:56:14 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
16:56:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:14 INFO  : Context for 'APU' is selected.
16:56:14 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
16:56:15 INFO  : 'ps7_init' command is executed.
16:56:15 INFO  : 'ps7_post_config' command is executed.
16:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:15 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:15 INFO  : 'con' command is executed.
16:56:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:15 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
16:59:40 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:59:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa is already opened

17:00:02 INFO  : Disconnected from the channel tcfchan#4.
17:00:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:00:03 INFO  : 'jtag frequency' command is executed.
17:00:03 INFO  : Context for 'APU' is selected.
17:00:04 INFO  : System reset is completed.
17:00:07 INFO  : 'after 3000' command is executed.
17:00:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:00:13 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit"
17:00:14 INFO  : Context for 'APU' is selected.
17:00:17 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa'.
17:00:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:17 INFO  : Context for 'APU' is selected.
17:00:17 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl' is done.
17:00:17 INFO  : 'ps7_init' command is executed.
17:00:17 INFO  : 'ps7_post_config' command is executed.
17:00:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:18 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:18 INFO  : 'con' command is executed.
17:00:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:00:18 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\test_system\_ide\scripts\debugger_test-default.tcl'
17:29:02 INFO  : Result from executing command 'getProjects': 823afternoon;823conv;convplat
17:29:02 INFO  : Result from executing command 'getPlatforms': 823conv|H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/823conv.xpfm;convplat|H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/convplat.xpfm
17:29:29 INFO  : Result from executing command 'getProjects': 823afternoon;823conv;convplat
17:29:29 INFO  : Result from executing command 'getPlatforms': 823afternoon|H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/823afternoon.xpfm;823conv|H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/823conv.xpfm;convplat|H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/convplat.xpfm
17:31:52 INFO  : Checking for BSP changes to sync application flags for project '823a'...
17:31:59 INFO  : Checking for BSP changes to sync application flags for project '823a'...
17:32:21 INFO  : Disconnected from the channel tcfchan#6.
17:32:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:32:22 INFO  : 'jtag frequency' command is executed.
17:32:22 INFO  : Context for 'APU' is selected.
17:32:22 INFO  : System reset is completed.
17:32:25 INFO  : 'after 3000' command is executed.
17:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:32:32 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit"
17:32:32 INFO  : Context for 'APU' is selected.
17:32:33 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa'.
17:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:33 INFO  : Context for 'APU' is selected.
17:32:33 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl' is done.
17:32:33 INFO  : 'ps7_init' command is executed.
17:32:33 INFO  : 'ps7_post_config' command is executed.
17:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:33 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:33 INFO  : 'con' command is executed.
17:32:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:33 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\823a_system\_ide\scripts\debugger_823a-default.tcl'
17:33:51 INFO  : Hardware specification for platform project '823afternoon' is updated.
17:34:08 INFO  : Result from executing command 'getProjects': 823afternoon;823conv;convplat
17:34:08 INFO  : Result from executing command 'getPlatforms': 823afternoon|H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/823afternoon.xpfm;823conv|H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/823conv.xpfm;convplat|H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/convplat.xpfm
17:40:30 INFO  : Disconnected from the channel tcfchan#9.
17:40:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:40:32 INFO  : 'jtag frequency' command is executed.
17:40:32 INFO  : Context for 'APU' is selected.
17:40:32 INFO  : System reset is completed.
17:40:35 INFO  : 'after 3000' command is executed.
17:40:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:40:42 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit"
17:40:42 INFO  : Context for 'APU' is selected.
17:40:42 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa'.
17:40:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:42 INFO  : Context for 'APU' is selected.
17:40:42 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl' is done.
17:40:42 INFO  : 'ps7_init' command is executed.
17:40:42 INFO  : 'ps7_post_config' command is executed.
17:40:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:42 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:42 INFO  : 'con' command is executed.
17:40:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:42 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\823a_system\_ide\scripts\debugger_823a-default.tcl'
17:42:49 INFO  : Disconnected from the channel tcfchan#11.
17:42:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:42:50 INFO  : 'jtag frequency' command is executed.
17:42:50 INFO  : Context for 'APU' is selected.
17:42:50 INFO  : System reset is completed.
17:42:53 INFO  : 'after 3000' command is executed.
17:42:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:43:00 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit"
17:43:00 INFO  : Context for 'APU' is selected.
17:43:00 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa'.
17:43:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:00 INFO  : Context for 'APU' is selected.
17:43:00 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl' is done.
17:43:01 INFO  : 'ps7_init' command is executed.
17:43:01 INFO  : 'ps7_post_config' command is executed.
17:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:01 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:01 INFO  : 'con' command is executed.
17:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:01 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\823a_system\_ide\scripts\debugger_823a-default.tcl'
17:43:17 INFO  : Disconnected from the channel tcfchan#12.
17:43:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:43:19 INFO  : 'jtag frequency' command is executed.
17:43:19 INFO  : Context for 'APU' is selected.
17:43:19 INFO  : System reset is completed.
17:43:22 INFO  : 'after 3000' command is executed.
17:43:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:43:29 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit"
17:43:29 INFO  : Context for 'APU' is selected.
17:43:29 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa'.
17:43:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:29 INFO  : Context for 'APU' is selected.
17:43:29 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl' is done.
17:43:29 INFO  : 'ps7_init' command is executed.
17:43:29 INFO  : 'ps7_post_config' command is executed.
17:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:29 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:30 INFO  : 'con' command is executed.
17:43:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:30 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\823a_system\_ide\scripts\debugger_823a-default.tcl'
17:49:37 INFO  : Checking for BSP changes to sync application flags for project '823a'...
17:49:51 INFO  : Checking for BSP changes to sync application flags for project '823a'...
17:49:57 INFO  : Disconnected from the channel tcfchan#13.
17:49:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:49:58 INFO  : 'jtag frequency' command is executed.
17:49:58 INFO  : Context for 'APU' is selected.
17:49:58 INFO  : System reset is completed.
17:50:01 INFO  : 'after 3000' command is executed.
17:50:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:50:08 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit"
17:50:08 INFO  : Context for 'APU' is selected.
17:50:08 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa'.
17:50:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:08 INFO  : Context for 'APU' is selected.
17:50:08 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl' is done.
17:50:08 INFO  : 'ps7_init' command is executed.
17:50:08 INFO  : 'ps7_post_config' command is executed.
17:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:09 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:09 INFO  : 'con' command is executed.
17:50:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:09 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\823a_system\_ide\scripts\debugger_823a-default.tcl'
17:56:24 INFO  : Checking for BSP changes to sync application flags for project '823a'...
17:56:41 INFO  : Disconnected from the channel tcfchan#14.
17:56:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:56:42 INFO  : 'jtag frequency' command is executed.
17:56:42 INFO  : Context for 'APU' is selected.
17:56:42 INFO  : System reset is completed.
17:56:45 INFO  : 'after 3000' command is executed.
17:56:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:56:53 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit"
17:56:53 INFO  : Context for 'APU' is selected.
17:56:53 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa'.
17:56:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:53 INFO  : Context for 'APU' is selected.
17:56:53 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl' is done.
17:56:53 INFO  : 'ps7_init' command is executed.
17:56:53 INFO  : 'ps7_post_config' command is executed.
17:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:53 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:53 INFO  : 'con' command is executed.
17:56:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:53 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\823a_system\_ide\scripts\debugger_823a-default.tcl'
19:26:06 INFO  : Hardware specification for platform project '823afternoon' is updated.
19:26:15 INFO  : Result from executing command 'getProjects': 823afternoon;823conv;convplat
19:26:15 INFO  : Result from executing command 'getPlatforms': 823afternoon|H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/823afternoon.xpfm;823conv|H:/VITIS-WORKSPACE/accel_test_system/823conv/export/823conv/823conv.xpfm;convplat|H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/convplat.xpfm
19:26:56 INFO  : Checking for BSP changes to sync application flags for project '823a'...
19:27:24 INFO  : Checking for BSP changes to sync application flags for project '823a'...
19:27:34 INFO  : Checking for BSP changes to sync application flags for project '823a'...
19:27:55 INFO  : Disconnected from the channel tcfchan#15.
19:27:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:27:56 INFO  : 'jtag frequency' command is executed.
19:27:56 INFO  : Context for 'APU' is selected.
19:27:57 INFO  : System reset is completed.
19:28:00 INFO  : 'after 3000' command is executed.
19:28:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:28:07 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit"
19:28:07 INFO  : Context for 'APU' is selected.
19:28:07 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa'.
19:28:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:07 INFO  : Context for 'APU' is selected.
19:28:07 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl' is done.
19:28:07 INFO  : 'ps7_init' command is executed.
19:28:07 INFO  : 'ps7_post_config' command is executed.
19:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:07 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:07 INFO  : 'con' command is executed.
19:28:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:28:07 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\823a_system\_ide\scripts\debugger_823a-default.tcl'
19:29:54 INFO  : Disconnected from the channel tcfchan#19.
19:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:29:55 INFO  : 'jtag frequency' command is executed.
19:29:55 INFO  : Context for 'APU' is selected.
19:29:55 INFO  : System reset is completed.
19:29:58 INFO  : 'after 3000' command is executed.
19:29:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:30:05 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit"
19:30:05 INFO  : Context for 'APU' is selected.
19:30:05 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa'.
19:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:05 INFO  : Context for 'APU' is selected.
19:30:05 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl' is done.
19:30:06 INFO  : 'ps7_init' command is executed.
19:30:06 INFO  : 'ps7_post_config' command is executed.
19:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:06 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:06 INFO  : 'con' command is executed.
19:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:06 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\823a_system\_ide\scripts\systemdebugger_823a_system_standalone.tcl'
19:30:28 INFO  : Disconnected from the channel tcfchan#20.
19:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:30:29 INFO  : 'jtag frequency' command is executed.
19:30:29 INFO  : Context for 'APU' is selected.
19:30:29 INFO  : System reset is completed.
19:30:32 INFO  : 'after 3000' command is executed.
19:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:30:39 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit"
19:30:39 INFO  : Context for 'APU' is selected.
19:30:39 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa'.
19:30:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:39 INFO  : Context for 'APU' is selected.
19:30:39 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl' is done.
19:30:40 INFO  : 'ps7_init' command is executed.
19:30:40 INFO  : 'ps7_post_config' command is executed.
19:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:40 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823afternoon/export/823afternoon/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:40 INFO  : 'con' command is executed.
19:30:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:40 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\823a_system\_ide\scripts\debugger_823a-default.tcl'
19:32:36 INFO  : Disconnected from the channel tcfchan#21.
19:34:09 INFO  : Result from executing command 'getProjects': 823EVE;convplat
19:34:09 INFO  : Result from executing command 'getPlatforms': convplat|H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/convplat.xpfm
19:34:32 INFO  : Result from executing command 'getProjects': 823EVE;convplat
19:34:32 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;convplat|H:/VITIS-WORKSPACE/accel_test_system/convplat/export/convplat/convplat.xpfm
19:35:03 INFO  : The hardware specification used by project '823a' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:35:06 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\823a\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
19:35:06 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\823a\_ide\bitstream' in project '823a'.
19:35:06 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\823a\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:35:12 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\823a\_ide\psinit' in project '823a'.
19:35:21 INFO  : Checking for BSP changes to sync application flags for project '823a'...
19:35:32 INFO  : Checking for BSP changes to sync application flags for project '823a'...
19:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:35:40 INFO  : 'jtag frequency' command is executed.
19:35:40 INFO  : Context for 'APU' is selected.
19:35:40 INFO  : System reset is completed.
19:35:43 INFO  : 'after 3000' command is executed.
19:35:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:35:50 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit"
19:35:50 INFO  : Context for 'APU' is selected.
19:35:50 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
19:35:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:50 INFO  : Context for 'APU' is selected.
19:35:50 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl' is done.
19:35:50 INFO  : 'ps7_init' command is executed.
19:35:50 INFO  : 'ps7_post_config' command is executed.
19:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:50 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/823a/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/823a/Debug/823a.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:50 INFO  : 'con' command is executed.
19:35:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:35:50 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\823a_system\_ide\scripts\debugger_823a-default.tcl'
19:58:02 INFO  : Disconnected from the channel tcfchan#24.
19:58:33 INFO  : The hardware specification used by project 'hellonew' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:58:33 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
19:58:33 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\hellonew\_ide\bitstream' in project 'hellonew'.
19:58:33 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:58:39 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\hellonew\_ide\psinit' in project 'hellonew'.
20:00:00 INFO  : Result from executing command 'getProjects': 823EVE
20:00:00 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm
20:00:25 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
20:01:31 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
20:03:03 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
20:04:17 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
20:04:21 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
20:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:04:29 INFO  : 'jtag frequency' command is executed.
20:04:29 INFO  : Context for 'APU' is selected.
20:04:29 INFO  : System reset is completed.
20:04:32 INFO  : 'after 3000' command is executed.
20:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:04:39 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
20:04:39 INFO  : Context for 'APU' is selected.
20:04:40 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
20:04:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:40 INFO  : Context for 'APU' is selected.
20:04:40 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
20:04:40 INFO  : 'ps7_init' command is executed.
20:04:40 INFO  : 'ps7_post_config' command is executed.
20:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:40 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:40 INFO  : 'con' command is executed.
20:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:40 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
20:05:03 INFO  : Disconnected from the channel tcfchan#27.
20:05:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:05:04 INFO  : 'jtag frequency' command is executed.
20:05:04 INFO  : Context for 'APU' is selected.
20:05:05 INFO  : System reset is completed.
20:05:08 INFO  : 'after 3000' command is executed.
20:05:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:05:15 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
20:05:15 INFO  : Context for 'APU' is selected.
20:05:15 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
20:05:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:15 INFO  : Context for 'APU' is selected.
20:05:15 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
20:05:15 INFO  : 'ps7_init' command is executed.
20:05:15 INFO  : 'ps7_post_config' command is executed.
20:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:15 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:15 INFO  : 'con' command is executed.
20:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:05:15 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
20:05:38 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
20:05:41 INFO  : Disconnected from the channel tcfchan#28.
20:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:05:42 INFO  : 'jtag frequency' command is executed.
20:05:42 INFO  : Context for 'APU' is selected.
20:05:42 INFO  : System reset is completed.
20:05:45 INFO  : 'after 3000' command is executed.
20:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:05:52 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
20:05:52 INFO  : Context for 'APU' is selected.
20:05:52 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
20:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:52 INFO  : Context for 'APU' is selected.
20:05:52 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
20:05:53 INFO  : 'ps7_init' command is executed.
20:05:53 INFO  : 'ps7_post_config' command is executed.
20:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:53 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:53 INFO  : 'con' command is executed.
20:05:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:05:53 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
20:06:39 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
20:06:47 INFO  : Disconnected from the channel tcfchan#29.
20:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:06:48 INFO  : 'jtag frequency' command is executed.
20:06:48 INFO  : Context for 'APU' is selected.
20:06:48 INFO  : System reset is completed.
20:06:51 INFO  : 'after 3000' command is executed.
20:06:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:06:58 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
20:06:58 INFO  : Context for 'APU' is selected.
20:06:58 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
20:06:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:58 INFO  : Context for 'APU' is selected.
20:06:58 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
20:06:59 INFO  : 'ps7_init' command is executed.
20:06:59 INFO  : 'ps7_post_config' command is executed.
20:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:59 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:59 INFO  : 'con' command is executed.
20:06:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:06:59 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
20:09:38 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
20:13:21 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
20:13:28 INFO  : Disconnected from the channel tcfchan#31.
20:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:13:29 INFO  : 'jtag frequency' command is executed.
20:13:29 INFO  : Context for 'APU' is selected.
20:13:29 INFO  : System reset is completed.
20:13:32 INFO  : 'after 3000' command is executed.
20:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:13:39 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
20:13:39 INFO  : Context for 'APU' is selected.
20:13:39 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
20:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:39 INFO  : Context for 'APU' is selected.
20:13:39 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
20:13:40 INFO  : 'ps7_init' command is executed.
20:13:40 INFO  : 'ps7_post_config' command is executed.
20:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:40 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:40 INFO  : 'con' command is executed.
20:13:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:13:40 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
20:14:53 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
20:14:56 INFO  : Disconnected from the channel tcfchan#32.
20:14:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:14:57 INFO  : 'jtag frequency' command is executed.
20:14:57 INFO  : Context for 'APU' is selected.
20:14:57 INFO  : System reset is completed.
20:15:00 INFO  : 'after 3000' command is executed.
20:15:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:15:07 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
20:15:07 INFO  : Context for 'APU' is selected.
20:15:07 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
20:15:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:07 INFO  : Context for 'APU' is selected.
20:15:07 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
20:15:07 INFO  : 'ps7_init' command is executed.
20:15:07 INFO  : 'ps7_post_config' command is executed.
20:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:08 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:08 INFO  : 'con' command is executed.
20:15:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:15:08 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
20:15:28 INFO  : Disconnected from the channel tcfchan#33.
20:15:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:15:29 INFO  : 'jtag frequency' command is executed.
20:15:29 INFO  : Context for 'APU' is selected.
20:15:29 INFO  : System reset is completed.
20:15:32 INFO  : 'after 3000' command is executed.
20:15:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:15:39 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
20:15:39 INFO  : Context for 'APU' is selected.
20:15:39 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
20:15:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:39 INFO  : Context for 'APU' is selected.
20:15:39 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
20:15:40 INFO  : 'ps7_init' command is executed.
20:15:40 INFO  : 'ps7_post_config' command is executed.
20:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:40 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:40 INFO  : 'con' command is executed.
20:15:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:15:40 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
00:14:38 INFO  : Disconnected from the channel tcfchan#34.
18:18:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
18:18:48 INFO  : XSCT server has started successfully.
18:18:48 INFO  : plnx-install-location is set to ''
18:18:48 INFO  : Successfully done setting XSCT server connection channel  
18:18:48 INFO  : Successfully done setting workspace for the tool. 
18:18:52 INFO  : Platform repository initialization has completed.
18:18:52 INFO  : Successfully done query RDI_DATADIR 
18:18:52 INFO  : Registering command handlers for Vitis TCF services
15:55:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
15:55:18 INFO  : XSCT server has started successfully.
15:55:18 INFO  : plnx-install-location is set to ''
15:55:18 INFO  : Successfully done setting XSCT server connection channel  
15:55:18 INFO  : Successfully done setting workspace for the tool. 
15:55:20 INFO  : Platform repository initialization has completed.
15:55:20 INFO  : Registering command handlers for Vitis TCF services
15:55:23 INFO  : Successfully done query RDI_DATADIR 
22:12:24 INFO  : Result from executing command 'getProjects': 823EVE
22:12:24 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm
22:12:24 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
22:13:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:13:23 INFO  : 'jtag frequency' command is executed.
22:13:23 INFO  : Context for 'APU' is selected.
22:13:23 INFO  : System reset is completed.
22:13:26 INFO  : 'after 3000' command is executed.
22:13:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:13:34 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
22:13:34 INFO  : Context for 'APU' is selected.
22:13:34 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
22:13:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:34 INFO  : Context for 'APU' is selected.
22:13:34 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
22:13:34 INFO  : 'ps7_init' command is executed.
22:13:34 INFO  : 'ps7_post_config' command is executed.
22:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:34 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:34 INFO  : 'con' command is executed.
22:13:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:13:34 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
22:14:06 INFO  : Disconnected from the channel tcfchan#2.
22:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:14:07 ERROR : port closed
22:14:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:14:07 ERROR : port closed
22:14:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:14:11 INFO  : 'jtag frequency' command is executed.
22:14:11 INFO  : Context for 'APU' is selected.
22:14:12 INFO  : System reset is completed.
22:14:15 INFO  : 'after 3000' command is executed.
22:14:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:14:22 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
22:14:22 INFO  : Context for 'APU' is selected.
22:14:22 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
22:14:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:22 INFO  : Context for 'APU' is selected.
22:14:22 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
22:14:22 INFO  : 'ps7_init' command is executed.
22:14:22 INFO  : 'ps7_post_config' command is executed.
22:14:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:22 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:22 INFO  : 'con' command is executed.
22:14:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:14:22 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
23:49:49 INFO  : Disconnected from the channel tcfchan#3.
23:51:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
23:51:55 INFO  : Platform repository initialization has completed.
23:51:56 INFO  : XSCT server has started successfully.
23:51:56 INFO  : plnx-install-location is set to ''
23:51:56 INFO  : Successfully done setting XSCT server connection channel  
23:51:56 INFO  : Successfully done setting workspace for the tool. 
23:51:56 INFO  : Registering command handlers for Vitis TCF services
23:51:56 INFO  : Successfully done query RDI_DATADIR 
20:48:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
20:48:54 INFO  : Platform repository initialization has completed.
20:48:54 INFO  : Registering command handlers for Vitis TCF services
20:48:56 INFO  : XSCT server has started successfully.
20:48:59 INFO  : plnx-install-location is set to ''
20:48:59 INFO  : Successfully done setting XSCT server connection channel  
20:48:59 INFO  : Successfully done query RDI_DATADIR 
20:48:59 INFO  : Successfully done setting workspace for the tool. 
13:33:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
13:33:39 INFO  : Platform repository initialization has completed.
13:33:39 INFO  : Registering command handlers for Vitis TCF services
13:33:40 INFO  : XSCT server has started successfully.
13:33:43 INFO  : Successfully done setting XSCT server connection channel  
13:33:43 INFO  : plnx-install-location is set to ''
13:33:43 INFO  : Successfully done query RDI_DATADIR 
13:33:43 INFO  : Successfully done setting workspace for the tool. 
13:22:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
13:22:58 INFO  : Platform repository initialization has completed.
13:22:58 INFO  : XSCT server has started successfully.
13:22:58 INFO  : Successfully done setting XSCT server connection channel  
13:22:58 INFO  : Registering command handlers for Vitis TCF services
13:22:58 INFO  : plnx-install-location is set to ''
13:22:58 INFO  : Successfully done setting workspace for the tool. 
13:22:58 INFO  : Successfully done query RDI_DATADIR 
10:43:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
10:43:42 INFO  : Platform repository initialization has completed.
10:43:42 INFO  : Registering command handlers for Vitis TCF services
10:43:44 INFO  : XSCT server has started successfully.
10:43:44 INFO  : plnx-install-location is set to ''
10:43:48 INFO  : Successfully done setting XSCT server connection channel  
10:43:48 INFO  : Successfully done query RDI_DATADIR 
10:43:48 INFO  : Successfully done setting workspace for the tool. 
10:04:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
10:04:35 INFO  : Platform repository initialization has completed.
10:04:35 INFO  : XSCT server has started successfully.
10:04:35 INFO  : plnx-install-location is set to ''
10:04:35 INFO  : Successfully done setting XSCT server connection channel  
10:04:35 INFO  : Successfully done query RDI_DATADIR 
10:04:35 INFO  : Registering command handlers for Vitis TCF services
10:04:35 INFO  : Successfully done setting workspace for the tool. 
17:00:05 INFO  : Result from executing command 'getProjects': 823EVE
17:00:05 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm
17:00:06 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
17:00:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:00:20 INFO  : 'jtag frequency' command is executed.
17:00:20 INFO  : Context for 'APU' is selected.
17:00:20 INFO  : System reset is completed.
17:00:23 INFO  : 'after 3000' command is executed.
17:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:00:30 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
17:00:30 INFO  : Context for 'APU' is selected.
17:00:30 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
17:00:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:30 INFO  : Context for 'APU' is selected.
17:00:30 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
17:00:30 INFO  : 'ps7_init' command is executed.
17:00:30 INFO  : 'ps7_post_config' command is executed.
17:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:31 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:31 INFO  : 'con' command is executed.
17:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:00:31 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
18:28:12 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
18:28:18 INFO  : Disconnected from the channel tcfchan#2.
18:28:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:28:28 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:28:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:28:34 INFO  : 'jtag frequency' command is executed.
18:28:34 INFO  : Context for 'APU' is selected.
18:28:34 INFO  : System reset is completed.
18:28:37 INFO  : 'after 3000' command is executed.
18:28:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:28:44 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
18:28:44 INFO  : Context for 'APU' is selected.
18:28:44 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
18:28:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:44 INFO  : Context for 'APU' is selected.
18:28:44 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
18:28:45 INFO  : 'ps7_init' command is executed.
18:28:45 INFO  : 'ps7_post_config' command is executed.
18:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:45 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:45 INFO  : 'con' command is executed.
18:28:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:45 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
18:31:39 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
18:31:43 INFO  : Disconnected from the channel tcfchan#3.
18:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:31:44 INFO  : 'jtag frequency' command is executed.
18:31:44 INFO  : Context for 'APU' is selected.
18:31:44 INFO  : System reset is completed.
18:31:47 INFO  : 'after 3000' command is executed.
18:31:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:31:55 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
18:31:55 INFO  : Context for 'APU' is selected.
18:31:55 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
18:31:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:55 INFO  : Context for 'APU' is selected.
18:31:55 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
18:31:55 INFO  : 'ps7_init' command is executed.
18:31:55 INFO  : 'ps7_post_config' command is executed.
18:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:55 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:55 INFO  : 'con' command is executed.
18:31:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:31:55 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
18:32:20 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
18:32:23 INFO  : Disconnected from the channel tcfchan#4.
18:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:32:24 ERROR : port closed
18:32:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:32:24 ERROR : port closed
18:32:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:32:28 INFO  : 'jtag frequency' command is executed.
18:32:28 INFO  : Context for 'APU' is selected.
18:32:28 INFO  : System reset is completed.
18:32:31 INFO  : 'after 3000' command is executed.
18:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:32:39 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
18:32:39 INFO  : Context for 'APU' is selected.
18:32:39 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
18:32:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:39 INFO  : Context for 'APU' is selected.
18:32:39 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
18:32:39 INFO  : 'ps7_init' command is executed.
18:32:39 INFO  : 'ps7_post_config' command is executed.
18:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:39 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:39 INFO  : 'con' command is executed.
18:32:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:39 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
19:26:04 INFO  : Disconnected from the channel tcfchan#5.
19:26:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:26:05 ERROR : port closed
19:26:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:26:05 ERROR : port closed
19:26:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:26:31 INFO  : 'jtag frequency' command is executed.
19:26:31 INFO  : Context for 'APU' is selected.
19:26:31 INFO  : System reset is completed.
19:26:34 INFO  : 'after 3000' command is executed.
19:26:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:26:41 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
19:26:41 INFO  : Context for 'APU' is selected.
19:26:41 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
19:26:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:41 INFO  : Context for 'APU' is selected.
19:26:41 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
19:26:41 INFO  : 'ps7_init' command is executed.
19:26:41 INFO  : 'ps7_post_config' command is executed.
19:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:41 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:42 INFO  : 'con' command is executed.
19:26:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:26:42 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
19:26:54 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
19:26:57 INFO  : Disconnected from the channel tcfchan#6.
19:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:26:58 ERROR : port closed
19:26:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:26:58 ERROR : port closed
19:27:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:27:02 INFO  : 'jtag frequency' command is executed.
19:27:02 INFO  : Context for 'APU' is selected.
19:27:02 INFO  : System reset is completed.
19:27:05 INFO  : 'after 3000' command is executed.
19:27:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:27:12 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
19:27:12 INFO  : Context for 'APU' is selected.
19:27:12 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
19:27:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:12 INFO  : Context for 'APU' is selected.
19:27:12 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
19:27:13 INFO  : 'ps7_init' command is executed.
19:27:13 INFO  : 'ps7_post_config' command is executed.
19:27:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:13 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:13 INFO  : 'con' command is executed.
19:27:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:27:13 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
19:27:26 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
19:27:31 INFO  : Disconnected from the channel tcfchan#7.
19:27:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:27:32 ERROR : port closed
19:27:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:27:32 ERROR : port closed
19:27:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:27:37 INFO  : 'jtag frequency' command is executed.
19:27:37 INFO  : Context for 'APU' is selected.
19:27:37 INFO  : System reset is completed.
19:27:40 INFO  : 'after 3000' command is executed.
19:27:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:27:47 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
19:27:47 INFO  : Context for 'APU' is selected.
19:27:47 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
19:27:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:47 INFO  : Context for 'APU' is selected.
19:27:47 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
19:27:47 INFO  : 'ps7_init' command is executed.
19:27:47 INFO  : 'ps7_post_config' command is executed.
19:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:48 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:48 INFO  : 'con' command is executed.
19:27:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:27:48 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
19:31:59 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
19:32:02 INFO  : Disconnected from the channel tcfchan#8.
19:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:32:03 ERROR : port closed
19:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:32:03 ERROR : port closed
19:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:32:08 INFO  : 'jtag frequency' command is executed.
19:32:08 INFO  : Context for 'APU' is selected.
19:32:08 INFO  : System reset is completed.
19:32:11 INFO  : 'after 3000' command is executed.
19:32:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:32:18 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
19:32:18 INFO  : Context for 'APU' is selected.
19:32:18 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
19:32:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:18 INFO  : Context for 'APU' is selected.
19:32:18 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
19:32:18 INFO  : 'ps7_init' command is executed.
19:32:18 INFO  : 'ps7_post_config' command is executed.
19:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:19 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:19 INFO  : 'con' command is executed.
19:32:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:32:19 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
19:33:46 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
19:33:50 INFO  : Disconnected from the channel tcfchan#9.
19:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:33:51 ERROR : port closed
19:33:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:33:51 ERROR : port closed
19:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:33:55 INFO  : 'jtag frequency' command is executed.
19:33:55 INFO  : Context for 'APU' is selected.
19:33:55 INFO  : System reset is completed.
19:33:58 INFO  : 'after 3000' command is executed.
19:33:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:34:05 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
19:34:05 INFO  : Context for 'APU' is selected.
19:34:05 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
19:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:05 INFO  : Context for 'APU' is selected.
19:34:05 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
19:34:06 INFO  : 'ps7_init' command is executed.
19:34:06 INFO  : 'ps7_post_config' command is executed.
19:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:06 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:06 INFO  : 'con' command is executed.
19:34:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:34:06 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
19:35:52 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
19:35:55 INFO  : Disconnected from the channel tcfchan#10.
19:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:35:56 ERROR : port closed
19:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:35:56 ERROR : port closed
19:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:35:59 INFO  : 'jtag frequency' command is executed.
19:35:59 INFO  : Context for 'APU' is selected.
19:35:59 INFO  : System reset is completed.
19:36:02 INFO  : 'after 3000' command is executed.
19:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:36:09 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
19:36:10 INFO  : Context for 'APU' is selected.
19:36:10 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
19:36:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:10 INFO  : Context for 'APU' is selected.
19:36:10 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
19:36:10 INFO  : 'ps7_init' command is executed.
19:36:10 INFO  : 'ps7_post_config' command is executed.
19:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:10 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:10 INFO  : 'con' command is executed.
19:36:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:10 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
19:39:37 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
19:39:40 INFO  : Disconnected from the channel tcfchan#11.
19:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:39:41 ERROR : port closed
19:39:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:39:41 ERROR : port closed
19:39:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:39:44 INFO  : 'jtag frequency' command is executed.
19:39:44 INFO  : Context for 'APU' is selected.
19:39:44 INFO  : System reset is completed.
19:39:47 INFO  : 'after 3000' command is executed.
19:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:39:55 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
19:39:55 INFO  : Context for 'APU' is selected.
19:39:55 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
19:39:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:55 INFO  : Context for 'APU' is selected.
19:39:55 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
19:39:55 INFO  : 'ps7_init' command is executed.
19:39:55 INFO  : 'ps7_post_config' command is executed.
19:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:55 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:55 INFO  : 'con' command is executed.
19:39:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:39:55 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
22:20:02 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
22:20:07 INFO  : Disconnected from the channel tcfchan#12.
22:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:20:08 ERROR : port closed
22:20:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:20:08 ERROR : port closed
22:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:20:12 INFO  : 'jtag frequency' command is executed.
22:20:12 INFO  : Context for 'APU' is selected.
22:20:12 INFO  : System reset is completed.
22:20:15 INFO  : 'after 3000' command is executed.
22:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:20:22 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
22:20:22 INFO  : Context for 'APU' is selected.
22:20:22 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
22:20:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:22 INFO  : Context for 'APU' is selected.
22:20:22 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
22:20:23 INFO  : 'ps7_init' command is executed.
22:20:23 INFO  : 'ps7_post_config' command is executed.
22:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:23 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:23 INFO  : 'con' command is executed.
22:20:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:20:23 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
22:20:36 INFO  : Disconnected from the channel tcfchan#13.
22:20:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:20:37 ERROR : port closed
22:20:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:20:37 ERROR : port closed
22:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:20:41 INFO  : 'jtag frequency' command is executed.
22:20:41 INFO  : Context for 'APU' is selected.
22:20:41 INFO  : System reset is completed.
22:20:44 INFO  : 'after 3000' command is executed.
22:20:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:20:51 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
22:20:51 INFO  : Context for 'APU' is selected.
22:20:51 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
22:20:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:51 INFO  : Context for 'APU' is selected.
22:20:51 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
22:20:51 INFO  : 'ps7_init' command is executed.
22:20:51 INFO  : 'ps7_post_config' command is executed.
22:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:51 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:52 INFO  : 'con' command is executed.
22:20:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:20:52 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
22:23:46 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
22:23:51 INFO  : Disconnected from the channel tcfchan#14.
22:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:23:52 ERROR : port closed
22:23:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:23:52 ERROR : port closed
22:23:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:23:55 INFO  : 'jtag frequency' command is executed.
22:23:55 INFO  : Context for 'APU' is selected.
22:23:55 INFO  : System reset is completed.
22:23:58 INFO  : 'after 3000' command is executed.
22:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:24:05 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
22:24:05 INFO  : Context for 'APU' is selected.
22:24:05 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
22:24:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:05 INFO  : Context for 'APU' is selected.
22:24:05 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
22:24:05 INFO  : 'ps7_init' command is executed.
22:24:05 INFO  : 'ps7_post_config' command is executed.
22:24:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:05 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:05 INFO  : 'con' command is executed.
22:24:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:24:05 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
22:24:42 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
22:24:50 INFO  : Disconnected from the channel tcfchan#15.
22:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:24:52 INFO  : 'jtag frequency' command is executed.
22:24:53 INFO  : Context for 'APU' is selected.
22:24:54 INFO  : System reset is completed.
22:24:57 INFO  : 'after 3000' command is executed.
22:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:25:04 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
22:25:04 INFO  : Context for 'APU' is selected.
22:25:04 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
22:25:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:04 INFO  : Context for 'APU' is selected.
22:25:04 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
22:25:04 INFO  : 'ps7_init' command is executed.
22:25:04 INFO  : 'ps7_post_config' command is executed.
22:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:04 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:04 INFO  : 'con' command is executed.
22:25:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:25:04 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
22:25:20 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
22:25:26 INFO  : Disconnected from the channel tcfchan#16.
22:25:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:25:27 ERROR : port closed
22:25:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:25:27 ERROR : port closed
22:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:25:31 INFO  : 'jtag frequency' command is executed.
22:25:31 INFO  : Context for 'APU' is selected.
22:25:31 INFO  : System reset is completed.
22:25:34 INFO  : 'after 3000' command is executed.
22:25:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:25:41 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
22:25:41 INFO  : Context for 'APU' is selected.
22:25:41 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
22:25:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:42 INFO  : Context for 'APU' is selected.
22:25:42 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
22:25:42 INFO  : 'ps7_init' command is executed.
22:25:42 INFO  : 'ps7_post_config' command is executed.
22:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:42 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:42 INFO  : 'con' command is executed.
22:25:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:25:42 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
22:26:08 INFO  : Disconnected from the channel tcfchan#17.
22:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:26:09 INFO  : 'jtag frequency' command is executed.
22:26:10 INFO  : Context for 'APU' is selected.
22:26:10 INFO  : System reset is completed.
22:26:13 INFO  : 'after 3000' command is executed.
22:26:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:26:20 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
22:26:20 INFO  : Context for 'APU' is selected.
22:26:20 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
22:26:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:20 INFO  : Context for 'APU' is selected.
22:26:20 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
22:26:20 INFO  : 'ps7_init' command is executed.
22:26:20 INFO  : 'ps7_post_config' command is executed.
22:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:20 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:20 INFO  : 'con' command is executed.
22:26:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:26:20 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
22:26:29 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
22:26:34 INFO  : Disconnected from the channel tcfchan#18.
22:26:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:26:35 ERROR : port closed
22:26:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:26:35 ERROR : port closed
22:26:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:26:38 INFO  : 'jtag frequency' command is executed.
22:26:38 INFO  : Context for 'APU' is selected.
22:26:38 INFO  : System reset is completed.
22:26:41 INFO  : 'after 3000' command is executed.
22:26:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:26:48 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
22:26:48 INFO  : Context for 'APU' is selected.
22:26:48 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
22:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:48 INFO  : Context for 'APU' is selected.
22:26:48 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
22:26:49 INFO  : 'ps7_init' command is executed.
22:26:49 INFO  : 'ps7_post_config' command is executed.
22:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:49 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:49 INFO  : 'con' command is executed.
22:26:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:26:49 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
22:50:30 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
22:50:35 INFO  : Disconnected from the channel tcfchan#19.
22:50:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:50:36 INFO  : 'jtag frequency' command is executed.
22:50:37 INFO  : Context for 'APU' is selected.
22:50:37 INFO  : System reset is completed.
22:50:40 INFO  : 'after 3000' command is executed.
22:50:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:50:47 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
22:50:47 INFO  : Context for 'APU' is selected.
22:50:47 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
22:50:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:47 INFO  : Context for 'APU' is selected.
22:50:47 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
22:50:48 INFO  : 'ps7_init' command is executed.
22:50:48 INFO  : 'ps7_post_config' command is executed.
22:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:48 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:48 INFO  : 'con' command is executed.
22:50:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:50:48 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
22:54:14 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
22:54:49 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
22:54:56 INFO  : Disconnected from the channel tcfchan#20.
22:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:54:57 ERROR : port closed
22:54:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:54:57 ERROR : port closed
22:55:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:55:00 INFO  : 'jtag frequency' command is executed.
22:55:00 INFO  : Context for 'APU' is selected.
22:55:00 INFO  : System reset is completed.
22:55:03 INFO  : 'after 3000' command is executed.
22:55:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:55:10 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
22:55:10 INFO  : Context for 'APU' is selected.
22:55:10 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
22:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:10 INFO  : Context for 'APU' is selected.
22:55:10 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
22:55:10 INFO  : 'ps7_init' command is executed.
22:55:10 INFO  : 'ps7_post_config' command is executed.
22:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:11 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:11 INFO  : 'con' command is executed.
22:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:55:11 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
23:01:23 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
23:01:26 INFO  : Disconnected from the channel tcfchan#21.
23:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:01:27 INFO  : 'jtag frequency' command is executed.
23:01:29 INFO  : Context for 'APU' is selected.
23:01:29 INFO  : System reset is completed.
23:01:32 INFO  : 'after 3000' command is executed.
23:01:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:01:39 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
23:01:39 INFO  : Context for 'APU' is selected.
23:01:39 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
23:01:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:39 INFO  : Context for 'APU' is selected.
23:01:39 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
23:01:39 INFO  : 'ps7_init' command is executed.
23:01:39 INFO  : 'ps7_post_config' command is executed.
23:01:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:40 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:40 INFO  : 'con' command is executed.
23:01:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:01:40 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
23:03:23 INFO  : Disconnected from the channel tcfchan#22.
23:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:03:24 ERROR : port closed
23:03:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:03:24 ERROR : port closed
23:03:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:03:28 INFO  : 'jtag frequency' command is executed.
23:03:28 INFO  : Context for 'APU' is selected.
23:03:28 INFO  : System reset is completed.
23:03:31 INFO  : 'after 3000' command is executed.
23:03:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:03:38 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
23:03:38 INFO  : Context for 'APU' is selected.
23:03:38 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
23:03:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:38 INFO  : Context for 'APU' is selected.
23:03:38 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
23:03:38 INFO  : 'ps7_init' command is executed.
23:03:38 INFO  : 'ps7_post_config' command is executed.
23:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:39 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:39 INFO  : 'con' command is executed.
23:03:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:39 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
23:45:24 INFO  : Disconnected from the channel tcfchan#23.
23:45:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:45:25 ERROR : port closed
23:45:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:45:25 ERROR : port closed
23:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:45:31 INFO  : 'jtag frequency' command is executed.
23:45:31 INFO  : Context for 'APU' is selected.
23:45:31 INFO  : System reset is completed.
23:45:34 INFO  : 'after 3000' command is executed.
23:45:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:45:41 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
23:45:41 INFO  : Context for 'APU' is selected.
23:45:41 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
23:45:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:41 INFO  : Context for 'APU' is selected.
23:45:41 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
23:45:41 INFO  : 'ps7_init' command is executed.
23:45:41 INFO  : 'ps7_post_config' command is executed.
23:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:42 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:42 INFO  : 'con' command is executed.
23:45:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:45:42 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
15:19:19 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
15:30:13 INFO  : Disconnected from the channel tcfchan#24.
15:30:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:30:14 ERROR : port closed
15:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:30:14 ERROR : port closed
15:30:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:30:17 INFO  : 'jtag frequency' command is executed.
15:30:17 INFO  : Context for 'APU' is selected.
15:30:17 INFO  : System reset is completed.
15:30:20 INFO  : 'after 3000' command is executed.
15:30:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:30:28 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
15:30:28 INFO  : Context for 'APU' is selected.
15:30:28 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
15:30:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:28 INFO  : Context for 'APU' is selected.
15:30:28 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
15:30:28 INFO  : 'ps7_init' command is executed.
15:30:28 INFO  : 'ps7_post_config' command is executed.
15:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:28 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:28 INFO  : 'con' command is executed.
15:30:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:28 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
15:43:10 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
15:43:14 INFO  : Disconnected from the channel tcfchan#25.
15:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:43:15 ERROR : port closed
15:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:43:15 ERROR : port closed
15:43:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:43:18 INFO  : 'jtag frequency' command is executed.
15:43:18 INFO  : Context for 'APU' is selected.
15:43:18 INFO  : System reset is completed.
15:43:21 INFO  : 'after 3000' command is executed.
15:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:43:28 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
15:43:28 INFO  : Context for 'APU' is selected.
15:43:28 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
15:43:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:28 INFO  : Context for 'APU' is selected.
15:43:28 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
15:43:28 INFO  : 'ps7_init' command is executed.
15:43:28 INFO  : 'ps7_post_config' command is executed.
15:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:29 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:29 INFO  : 'con' command is executed.
15:43:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:43:29 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
15:57:15 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
15:57:18 INFO  : Disconnected from the channel tcfchan#26.
15:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:57:19 ERROR : port closed
15:57:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:57:19 ERROR : port closed
15:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:57:23 INFO  : 'jtag frequency' command is executed.
15:57:23 INFO  : Context for 'APU' is selected.
15:57:23 INFO  : System reset is completed.
15:57:26 INFO  : 'after 3000' command is executed.
15:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:57:33 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
15:57:33 INFO  : Context for 'APU' is selected.
15:57:33 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
15:57:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:33 INFO  : Context for 'APU' is selected.
15:57:33 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
15:57:33 INFO  : 'ps7_init' command is executed.
15:57:33 INFO  : 'ps7_post_config' command is executed.
15:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:34 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:34 INFO  : 'con' command is executed.
15:57:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:34 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
16:14:49 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
16:30:08 INFO  : Checking for BSP changes to sync application flags for project 'hellonew'...
16:30:13 INFO  : Disconnected from the channel tcfchan#27.
16:30:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:30:14 ERROR : port closed
16:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:30:14 ERROR : port closed
16:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:30:22 INFO  : 'jtag frequency' command is executed.
16:30:22 INFO  : Context for 'APU' is selected.
16:30:22 INFO  : System reset is completed.
16:30:25 INFO  : 'after 3000' command is executed.
16:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:30:32 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit"
16:30:32 INFO  : Context for 'APU' is selected.
16:30:32 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa'.
16:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:32 INFO  : Context for 'APU' is selected.
16:30:32 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl' is done.
16:30:32 INFO  : 'ps7_init' command is executed.
16:30:32 INFO  : 'ps7_post_config' command is executed.
16:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:33 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/hellonew/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/hellonew/Debug/hellonew.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:33 INFO  : 'con' command is executed.
16:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:33 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\hellonew_system\_ide\scripts\debugger_hellonew-default.tcl'
12:26:07 INFO  : Disconnected from the channel tcfchan#28.
16:41:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
16:41:12 INFO  : Platform repository initialization has completed.
16:41:12 INFO  : Registering command handlers for Vitis TCF services
16:41:13 INFO  : XSCT server has started successfully.
16:41:16 INFO  : plnx-install-location is set to ''
16:41:16 INFO  : Successfully done setting XSCT server connection channel  
16:41:16 INFO  : Successfully done query RDI_DATADIR 
16:41:16 INFO  : Successfully done setting workspace for the tool. 
20:09:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
20:09:43 INFO  : Platform repository initialization has completed.
20:09:43 INFO  : Registering command handlers for Vitis TCF services
20:09:45 INFO  : XSCT server has started successfully.
20:09:48 INFO  : plnx-install-location is set to ''
20:09:48 INFO  : Successfully done setting XSCT server connection channel  
20:09:48 INFO  : Successfully done query RDI_DATADIR 
20:09:48 INFO  : Successfully done setting workspace for the tool. 
15:07:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
15:07:32 INFO  : Platform repository initialization has completed.
15:07:33 INFO  : Registering command handlers for Vitis TCF services
15:07:34 INFO  : XSCT server has started successfully.
15:07:34 INFO  : plnx-install-location is set to ''
15:07:37 INFO  : Successfully done setting XSCT server connection channel  
15:07:37 INFO  : Successfully done query RDI_DATADIR 
15:07:37 INFO  : Successfully done setting workspace for the tool. 
15:10:43 INFO  : Result from executing command 'getProjects': 823EVE;displayloop
15:10:43 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm
15:11:04 INFO  : No changes in MSS file content so sources will not be generated.
15:11:25 INFO  : Result from executing command 'getProjects': 823EVE;displayloop
15:11:25 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm
15:13:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:13:29 INFO  : 'jtag frequency' command is executed.
15:13:29 INFO  : Context for 'APU' is selected.
15:13:29 INFO  : System reset is completed.
15:13:32 INFO  : 'after 3000' command is executed.
15:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:13:39 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/design_2_wrapper.bit"
15:13:39 INFO  : Context for 'APU' is selected.
15:13:40 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/hw/design_2_wrapper.xsa'.
15:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:40 INFO  : Context for 'APU' is selected.
15:13:40 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl' is done.
15:13:40 INFO  : 'ps7_init' command is executed.
15:13:40 INFO  : 'ps7_post_config' command is executed.
15:13:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

15:13:40 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display-loop_system\_ide\scripts\debugger_display-loop-default.tcl'
15:14:14 INFO  : Disconnected from the channel tcfchan#2.
15:14:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:14:16 INFO  : 'jtag frequency' command is executed.
15:14:16 INFO  : Context for 'APU' is selected.
15:14:16 INFO  : System reset is completed.
15:14:19 INFO  : 'after 3000' command is executed.
15:14:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:14:26 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/design_2_wrapper.bit"
15:14:27 INFO  : Context for 'APU' is selected.
15:14:27 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/hw/design_2_wrapper.xsa'.
15:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:27 INFO  : Context for 'APU' is selected.
15:14:27 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl' is done.
15:14:27 INFO  : 'ps7_init' command is executed.
15:14:27 INFO  : 'ps7_post_config' command is executed.
15:14:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

15:14:27 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display-loop_system\_ide\scripts\debugger_display-loop-default.tcl'
15:14:32 INFO  : Checking for BSP changes to sync application flags for project 'display-loop'...
15:14:55 INFO  : No changes in MSS file content so sources will not be generated.
15:15:15 INFO  : Result from executing command 'getProjects': 823EVE;displayloop
15:15:15 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm
15:15:18 INFO  : Checking for BSP changes to sync application flags for project 'display-loop'...
15:15:18 INFO  : Updating application flags with new BSP settings...
15:15:18 INFO  : Successfully updated application flags for project display-loop.
15:15:26 INFO  : Disconnected from the channel tcfchan#3.
15:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:15:27 ERROR : port closed
15:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:15:27 ERROR : port closed
15:15:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:15:31 INFO  : 'jtag frequency' command is executed.
15:15:31 INFO  : Context for 'APU' is selected.
15:15:31 INFO  : System reset is completed.
15:15:34 INFO  : 'after 3000' command is executed.
15:15:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:15:41 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/design_2_wrapper.bit"
15:15:41 INFO  : Context for 'APU' is selected.
15:15:41 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/hw/design_2_wrapper.xsa'.
15:15:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:41 INFO  : Context for 'APU' is selected.
15:15:41 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl' is done.
15:15:42 INFO  : 'ps7_init' command is executed.
15:15:42 INFO  : 'ps7_post_config' command is executed.
15:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:42 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:42 INFO  : 'con' command is executed.
15:15:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:42 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display-loop_system\_ide\scripts\debugger_display-loop-default.tcl'
15:24:39 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
15:28:16 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
15:29:27 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
15:29:41 INFO  : Disconnected from the channel tcfchan#6.
15:29:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:29:42 INFO  : 'jtag frequency' command is executed.
15:29:44 INFO  : Context for 'APU' is selected.
15:29:44 INFO  : System reset is completed.
15:29:47 INFO  : 'after 3000' command is executed.
15:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:29:55 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_2_wrapper.bit"
15:29:55 INFO  : Context for 'APU' is selected.
15:29:55 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/hw/design_2_wrapper.xsa'.
15:29:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:55 INFO  : Context for 'APU' is selected.
15:29:55 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
15:29:55 INFO  : 'ps7_init' command is executed.
15:29:55 INFO  : 'ps7_post_config' command is executed.
15:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:55 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:55 INFO  : 'con' command is executed.
15:29:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:29:55 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\debugger_cameradisplay-default.tcl'
15:32:28 INFO  : Disconnected from the channel tcfchan#7.
15:32:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:32:29 ERROR : port closed
15:32:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:32:29 ERROR : port closed
15:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:32:38 INFO  : 'jtag frequency' command is executed.
15:32:38 INFO  : Context for 'APU' is selected.
15:32:38 INFO  : System reset is completed.
15:32:41 INFO  : 'after 3000' command is executed.
15:32:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:32:48 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_2_wrapper.bit"
15:32:48 INFO  : Context for 'APU' is selected.
15:32:48 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/hw/design_2_wrapper.xsa'.
15:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:48 INFO  : Context for 'APU' is selected.
15:32:48 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
15:32:48 INFO  : 'ps7_init' command is executed.
15:32:48 INFO  : 'ps7_post_config' command is executed.
15:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:49 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:49 INFO  : 'con' command is executed.
15:32:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:32:49 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\debugger_cameradisplay-default.tcl'
16:47:23 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
16:47:27 INFO  : Disconnected from the channel tcfchan#8.
16:47:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:47:38 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:48:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:48:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:48:31 INFO  : 'jtag frequency' command is executed.
16:48:31 INFO  : Context for 'APU' is selected.
16:48:31 INFO  : System reset is completed.
16:48:34 INFO  : 'after 3000' command is executed.
16:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:48:41 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_2_wrapper.bit"
16:48:41 INFO  : Context for 'APU' is selected.
16:48:41 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/hw/design_2_wrapper.xsa'.
16:48:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:41 INFO  : Context for 'APU' is selected.
16:48:41 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
16:48:41 INFO  : 'ps7_init' command is executed.
16:48:41 INFO  : 'ps7_post_config' command is executed.
16:48:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:42 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:42 INFO  : 'con' command is executed.
16:48:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:48:42 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\debugger_cameradisplay-default.tcl'
18:02:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
18:03:05 INFO  : Platform repository initialization has completed.
18:03:06 INFO  : Registering command handlers for Vitis TCF services
18:03:06 INFO  : XSCT server has started successfully.
18:03:06 INFO  : plnx-install-location is set to ''
18:03:09 INFO  : Successfully done setting XSCT server connection channel  
18:03:09 INFO  : Successfully done query RDI_DATADIR 
18:03:09 INFO  : Successfully done setting workspace for the tool. 
18:05:27 INFO  : Result from executing command 'getProjects': 823EVE;displayloop
18:05:27 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm
18:05:27 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
10:44:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
10:44:23 INFO  : Platform repository initialization has completed.
10:44:23 INFO  : Registering command handlers for Vitis TCF services
10:44:24 INFO  : XSCT server has started successfully.
10:44:27 INFO  : Successfully done setting XSCT server connection channel  
10:44:27 INFO  : plnx-install-location is set to ''
10:44:27 INFO  : Successfully done query RDI_DATADIR 
10:44:27 INFO  : Successfully done setting workspace for the tool. 
09:34:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
09:34:29 INFO  : Platform repository initialization has completed.
09:34:29 INFO  : Registering command handlers for Vitis TCF services
09:34:30 INFO  : XSCT server has started successfully.
09:34:33 INFO  : Successfully done setting XSCT server connection channel  
09:34:33 INFO  : plnx-install-location is set to ''
09:34:33 INFO  : Successfully done query RDI_DATADIR 
09:34:33 INFO  : Successfully done setting workspace for the tool. 
13:10:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
13:10:42 INFO  : Registering command handlers for Vitis TCF services
13:10:42 INFO  : Platform repository initialization has completed.
13:10:44 INFO  : XSCT server has started successfully.
13:10:44 INFO  : plnx-install-location is set to ''
13:10:47 INFO  : Successfully done setting XSCT server connection channel  
13:10:47 INFO  : Successfully done query RDI_DATADIR 
13:10:47 INFO  : Successfully done setting workspace for the tool. 
21:01:50 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest
21:01:50 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm
21:02:08 INFO  : No changes in MSS file content so sources will not be generated.
21:03:36 ERROR : Failed to compute checksum of hardware specification file used by project 'cameradisplay'
21:03:44 INFO  : Result from executing command 'removePlatformRepo': 
21:04:16 INFO  : Hardware specification for platform project 'hlstest' is updated.
21:05:45 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest
21:05:45 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm
21:12:27 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest
21:12:27 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm
21:12:53 INFO  : The hardware specification used by project 'cameradisplay' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:12:56 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
21:12:56 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream' in project 'cameradisplay'.
21:12:56 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:13:01 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit' in project 'cameradisplay'.
21:28:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:28:54 INFO  : 'jtag frequency' command is executed.
21:28:54 INFO  : Context for 'APU' is selected.
21:28:54 INFO  : System reset is completed.
21:28:57 INFO  : 'after 3000' command is executed.
21:28:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:28:57 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_2_wrapper.bit": no such file or directory
21:28:57 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_2_wrapper.bit": no such file or directory
21:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

21:28:57 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_2_wrapper.bit": no such file or directory
21:29:13 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
21:29:13 INFO  : Updating application flags with new BSP settings...
21:29:13 INFO  : Successfully updated application flags for project cameradisplay.
21:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:29:19 INFO  : 'jtag frequency' command is executed.
21:29:19 INFO  : Context for 'APU' is selected.
21:29:19 INFO  : System reset is completed.
21:29:22 INFO  : 'after 3000' command is executed.
21:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:29:22 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_2_wrapper.bit": no such file or directory
21:29:22 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_2_wrapper.bit": no such file or directory
21:29:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

21:29:22 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_2_wrapper.bit": no such file or directory
21:29:37 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
21:29:43 INFO  : The hardware specification used by project 'cameradisplay' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:29:43 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream' in project 'cameradisplay'.
21:29:49 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit' in project 'cameradisplay'.
21:29:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:29:49 INFO  : 'fpga -state' command is executed.
21:30:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:30:26 INFO  : 'fpga -state' command is executed.
21:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:30:28 INFO  : 'jtag frequency' command is executed.
21:30:28 INFO  : Context for 'APU' is selected.
21:30:28 INFO  : System reset is completed.
21:30:31 INFO  : 'after 3000' command is executed.
21:30:31 INFO  : Context for 'APU' is selected.
21:30:32 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_3_wrapper.xsa'.
21:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:32 INFO  : Context for 'APU' is selected.
21:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:32 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/sw/hlstest/boot/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:32 INFO  : 'set bp_30_32_fsbl_bp [bpadd -addr &FsblHandoffJtagExit]' command is executed.
21:30:33 INFO  : 'con -block -timeout 60' command is executed.
21:30:33 INFO  : 'bpremove $bp_30_32_fsbl_bp' command is executed.
21:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:33 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_3_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
dow H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/sw/hlstest/boot/fsbl.elf
set bp_30_32_fsbl_bp [bpadd -addr &FsblHandoffJtagExit]
con -block -timeout 60
bpremove $bp_30_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:33 INFO  : 'con' command is executed.
21:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:30:33 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\debugger_cameradisplay-default.tcl'
21:31:49 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
21:32:26 INFO  : Disconnected from the channel tcfchan#10.
21:33:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
21:33:10 INFO  : Platform repository initialization has completed.
21:33:12 INFO  : XSCT server has started successfully.
21:33:12 INFO  : plnx-install-location is set to ''
21:33:12 INFO  : Registering command handlers for Vitis TCF services
21:33:15 INFO  : Successfully done setting XSCT server connection channel  
21:33:15 INFO  : Successfully done query RDI_DATADIR 
21:33:15 INFO  : Successfully done setting workspace for the tool. 
21:33:33 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
21:33:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_3_wrapper.xsa is already opened

21:33:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:33:49 INFO  : 'fpga -state' command is executed.
21:34:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:34:23 INFO  : 'jtag frequency' command is executed.
21:34:23 INFO  : Context for 'APU' is selected.
21:34:23 INFO  : System reset is completed.
21:34:26 INFO  : 'after 3000' command is executed.
21:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:34:34 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_3_wrapper.bit"
21:34:34 INFO  : Context for 'APU' is selected.
21:34:34 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_3_wrapper.xsa'.
21:34:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:34 INFO  : Context for 'APU' is selected.
21:34:34 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
21:34:34 INFO  : 'ps7_init' command is executed.
21:34:34 INFO  : 'ps7_post_config' command is executed.
21:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:35 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_3_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:35 INFO  : 'con' command is executed.
21:34:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:35 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
21:36:05 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
21:36:08 INFO  : Disconnected from the channel tcfchan#2.
21:36:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:36:09 INFO  : 'fpga -state' command is executed.
21:36:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:36:09 INFO  : 'jtag frequency' command is executed.
21:36:09 INFO  : Context for 'APU' is selected.
21:36:09 INFO  : System reset is completed.
21:36:12 INFO  : 'after 3000' command is executed.
21:36:13 INFO  : Context for 'APU' is selected.
21:36:16 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_3_wrapper.xsa'.
21:36:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:16 INFO  : Context for 'APU' is selected.
21:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:17 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/sw/hlstest/boot/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:17 INFO  : 'set bp_36_17_fsbl_bp [bpadd -addr &FsblHandoffJtagExit]' command is executed.
21:36:18 INFO  : 'con -block -timeout 60' command is executed.
21:36:18 INFO  : 'bpremove $bp_36_17_fsbl_bp' command is executed.
21:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:18 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_3_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
dow H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/sw/hlstest/boot/fsbl.elf
set bp_36_17_fsbl_bp [bpadd -addr &FsblHandoffJtagExit]
con -block -timeout 60
bpremove $bp_36_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:18 INFO  : 'con' command is executed.
21:36:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:36:18 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\debugger_cameradisplay-default.tcl'
21:36:32 INFO  : Disconnected from the channel tcfchan#3.
21:36:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:36:33 INFO  : 'jtag frequency' command is executed.
21:36:33 INFO  : Context for 'APU' is selected.
21:36:33 INFO  : System reset is completed.
21:36:36 INFO  : 'after 3000' command is executed.
21:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:36:43 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_3_wrapper.bit"
21:36:43 INFO  : Context for 'APU' is selected.
21:36:47 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_3_wrapper.xsa'.
21:36:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:47 INFO  : Context for 'APU' is selected.
21:36:47 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
21:36:47 INFO  : 'ps7_init' command is executed.
21:36:47 INFO  : 'ps7_post_config' command is executed.
21:36:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:47 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_3_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:47 INFO  : 'con' command is executed.
21:36:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:36:47 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
21:37:38 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
21:38:02 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
21:38:10 INFO  : Disconnected from the channel tcfchan#4.
21:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:38:11 INFO  : 'fpga -state' command is executed.
21:38:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:38:11 INFO  : 'jtag frequency' command is executed.
21:38:11 INFO  : Context for 'APU' is selected.
21:38:11 INFO  : System reset is completed.
21:38:14 INFO  : 'after 3000' command is executed.
21:38:14 INFO  : Context for 'APU' is selected.
21:38:18 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_3_wrapper.xsa'.
21:38:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:18 INFO  : Context for 'APU' is selected.
21:38:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:38:18 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/sw/hlstest/boot/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:18 INFO  : 'set bp_38_18_fsbl_bp [bpadd -addr &FsblHandoffJtagExit]' command is executed.
21:38:19 INFO  : 'con -block -timeout 60' command is executed.
21:38:19 INFO  : 'bpremove $bp_38_18_fsbl_bp' command is executed.
21:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:19 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_3_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
dow H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/sw/hlstest/boot/fsbl.elf
set bp_38_18_fsbl_bp [bpadd -addr &FsblHandoffJtagExit]
con -block -timeout 60
bpremove $bp_38_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:19 INFO  : 'con' command is executed.
21:38:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:38:19 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\debugger_cameradisplay-default.tcl'
21:38:25 INFO  : Disconnected from the channel tcfchan#5.
21:38:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:38:26 INFO  : 'jtag frequency' command is executed.
21:38:26 INFO  : Context for 'APU' is selected.
21:38:26 INFO  : System reset is completed.
21:38:29 INFO  : 'after 3000' command is executed.
21:38:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:38:37 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_3_wrapper.bit"
21:38:37 INFO  : Context for 'APU' is selected.
21:38:40 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_3_wrapper.xsa'.
21:38:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:40 INFO  : Context for 'APU' is selected.
21:38:40 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
21:38:40 INFO  : 'ps7_init' command is executed.
21:38:40 INFO  : 'ps7_post_config' command is executed.
21:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:40 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_3_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_3_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:41 INFO  : 'con' command is executed.
21:38:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:38:41 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
21:44:52 INFO  : Disconnected from the channel tcfchan#6.
23:20:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
23:20:27 INFO  : XSCT server has started successfully.
23:20:27 INFO  : plnx-install-location is set to ''
23:20:27 INFO  : Successfully done setting XSCT server connection channel  
23:20:27 INFO  : Successfully done setting workspace for the tool. 
23:20:27 INFO  : Platform repository initialization has completed.
23:20:28 INFO  : Successfully done query RDI_DATADIR 
23:20:28 INFO  : Registering command handlers for Vitis TCF services
23:20:51 INFO  : No changes in MSS file content so sources will not be generated.
23:21:24 INFO  : Hardware specification for platform project 'hlstest' is updated.
23:21:28 INFO  : Result from executing command 'getProjects': 823EVE;RemoteSystemsTempFiles;cameradisplay;cameradisplay_system;display-loop;display-loop_system;displayloop;hellonew;hellonew_system;hlstest
23:21:28 WARN  : Failed to closehw "H:/VITIS-WORKSPACE/accel_test_system/hlstest/hw/design_3_wrapper.xsa"
Reason: H:/VITIS-WORKSPACE/accel_test_system/hlstest/hw/design_3_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
23:21:28 INFO  : Result from executing command 'getProjects': 823EVE;RemoteSystemsTempFiles;cameradisplay;cameradisplay_system;display-loop;display-loop_system;displayloop;hellonew;hellonew_system;hlstest
23:21:28 ERROR : Failed to openhw "H:/VITIS-WORKSPACE/accel_test_system/hlstest/hw/design_3_wrapper.xsa"
Reason: H:/VITIS-WORKSPACE/accel_test_system/hlstest/hw/design_3_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
23:21:34 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest
23:21:34 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm
23:21:51 INFO  : Hardware specification for platform project 'hlstest' is updated.
23:21:58 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest
23:21:58 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm
23:22:15 INFO  : The hardware specification used by project 'cameradisplay' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:22:15 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream\design_3_wrapper.bit' stored in project is removed.
23:22:15 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream' in project 'cameradisplay'.
23:22:15 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:22:20 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit' in project 'cameradisplay'.
23:22:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:22:23 INFO  : 'jtag frequency' command is executed.
23:22:23 INFO  : Context for 'APU' is selected.
23:22:23 INFO  : System reset is completed.
23:22:26 INFO  : 'after 3000' command is executed.
23:22:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:22:26 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_3_wrapper.bit": no such file or directory
23:22:26 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_3_wrapper.bit": no such file or directory
23:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

23:22:26 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_3_wrapper.bit": no such file or directory
23:22:35 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
23:22:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:22:44 INFO  : 'fpga -state' command is executed.
23:22:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:22:50 INFO  : 'jtag frequency' command is executed.
23:22:50 INFO  : Context for 'APU' is selected.
23:22:50 INFO  : System reset is completed.
23:22:53 INFO  : 'after 3000' command is executed.
23:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:23:00 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit"
23:23:00 INFO  : Context for 'APU' is selected.
23:23:01 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa'.
23:23:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:01 INFO  : Context for 'APU' is selected.
23:23:01 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
23:23:01 INFO  : 'ps7_init' command is executed.
23:23:01 INFO  : 'ps7_post_config' command is executed.
23:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:01 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:01 INFO  : 'con' command is executed.
23:23:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:23:01 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
23:24:17 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
23:24:25 INFO  : Disconnected from the channel tcfchan#3.
23:24:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:24:25 INFO  : 'jtag frequency' command is executed.
23:24:25 INFO  : Context for 'APU' is selected.
23:24:25 INFO  : System reset is completed.
23:24:28 INFO  : 'after 3000' command is executed.
23:24:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:24:36 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit"
23:24:36 INFO  : Context for 'APU' is selected.
23:24:36 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa'.
23:24:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:36 INFO  : Context for 'APU' is selected.
23:24:36 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
23:24:36 INFO  : 'ps7_init' command is executed.
23:24:36 INFO  : 'ps7_post_config' command is executed.
23:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:37 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:37 INFO  : 'con' command is executed.
23:24:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:24:37 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
23:26:02 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
23:26:13 INFO  : Disconnected from the channel tcfchan#6.
23:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:26:13 INFO  : 'jtag frequency' command is executed.
23:26:13 INFO  : Context for 'APU' is selected.
23:26:13 INFO  : System reset is completed.
23:26:17 INFO  : 'after 3000' command is executed.
23:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:26:24 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit"
23:26:24 INFO  : Context for 'APU' is selected.
23:26:24 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa'.
23:26:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:24 INFO  : Context for 'APU' is selected.
23:26:24 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
23:26:24 INFO  : 'ps7_init' command is executed.
23:26:24 INFO  : 'ps7_post_config' command is executed.
23:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:25 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:25 INFO  : 'con' command is executed.
23:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:26:25 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
23:26:43 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
23:26:45 INFO  : Disconnected from the channel tcfchan#8.
23:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:26:46 INFO  : 'jtag frequency' command is executed.
23:26:46 INFO  : Context for 'APU' is selected.
23:26:46 INFO  : System reset is completed.
23:26:49 INFO  : 'after 3000' command is executed.
23:26:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:26:56 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit"
23:26:56 INFO  : Context for 'APU' is selected.
23:26:56 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa'.
23:26:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:56 INFO  : Context for 'APU' is selected.
23:26:56 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
23:26:57 INFO  : 'ps7_init' command is executed.
23:26:57 INFO  : 'ps7_post_config' command is executed.
23:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:57 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:57 INFO  : 'con' command is executed.
23:26:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:26:57 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
00:06:18 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest
00:06:18 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm
00:06:18 INFO  : Hardware specification for platform project 'hlstest' is updated.
00:07:51 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest
00:07:51 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm
00:07:55 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
00:09:10 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
00:09:10 INFO  : The hardware specification used by project 'cameradisplay' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:09:10 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream\design_4_wrapper.bit' stored in project is removed.
00:09:10 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream' in project 'cameradisplay'.
00:09:10 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:09:16 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit' in project 'cameradisplay'.
00:10:31 INFO  : Disconnected from the channel tcfchan#9.
00:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
00:10:32 INFO  : 'jtag frequency' command is executed.
00:10:32 INFO  : Context for 'APU' is selected.
00:10:32 INFO  : System reset is completed.
00:10:35 INFO  : 'after 3000' command is executed.
00:10:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
00:10:42 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_5_wrapper.bit"
00:10:42 INFO  : Context for 'APU' is selected.
00:10:43 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_5_wrapper.xsa'.
00:10:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:43 INFO  : Context for 'APU' is selected.
00:10:43 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
00:10:43 INFO  : 'ps7_init' command is executed.
00:10:43 INFO  : 'ps7_post_config' command is executed.
00:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:43 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_5_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_5_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:43 INFO  : 'con' command is executed.
00:10:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:10:43 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
00:31:14 INFO  : Disconnected from the channel tcfchan#13.
14:59:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
14:59:47 INFO  : XSCT server has started successfully.
14:59:48 INFO  : Platform repository initialization has completed.
14:59:48 INFO  : Registering command handlers for Vitis TCF services
14:59:51 INFO  : plnx-install-location is set to ''
14:59:51 INFO  : Successfully done setting XSCT server connection channel  
14:59:51 INFO  : Successfully done query RDI_DATADIR 
14:59:51 INFO  : Successfully done setting workspace for the tool. 
15:21:02 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;subset-test
15:21:02 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm
15:21:47 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;subset-test
15:21:47 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm
15:22:02 INFO  : The hardware specification used by project 'cameradisplay' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:22:05 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream\design_5_wrapper.bit' stored in project is removed.
15:22:05 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream' in project 'cameradisplay'.
15:22:05 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:22:09 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit' in project 'cameradisplay'.
15:22:31 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
15:22:31 INFO  : Updating application flags with new BSP settings...
15:22:31 INFO  : Successfully updated application flags for project cameradisplay.
15:22:45 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
15:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:22:53 INFO  : 'fpga -state' command is executed.
15:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:23:28 INFO  : 'jtag frequency' command is executed.
15:23:28 INFO  : Context for 'APU' is selected.
15:23:28 INFO  : System reset is completed.
15:23:31 INFO  : 'after 3000' command is executed.
15:23:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:23:39 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_6_wrapper.bit"
15:23:39 INFO  : Context for 'APU' is selected.
15:23:39 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/hw/design_6_wrapper.xsa'.
15:23:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:39 INFO  : Context for 'APU' is selected.
15:23:39 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
15:23:39 INFO  : 'ps7_init' command is executed.
15:23:39 INFO  : 'ps7_post_config' command is executed.
15:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:40 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_6_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/hw/design_6_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:40 INFO  : 'con' command is executed.
15:23:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:40 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
16:06:47 INFO  : Hardware specification for platform project 'subset-test' is updated.
16:06:53 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;subset-test
16:06:53 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm
16:06:58 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
16:07:02 INFO  : The hardware specification used by project 'cameradisplay' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:07:02 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream\design_6_wrapper.bit' stored in project is removed.
16:07:02 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream' in project 'cameradisplay'.
16:07:02 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:07:07 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit' in project 'cameradisplay'.
16:07:13 INFO  : Disconnected from the channel tcfchan#2.
16:07:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:07:13 INFO  : 'jtag frequency' command is executed.
16:07:13 INFO  : Context for 'APU' is selected.
16:07:13 INFO  : System reset is completed.
16:07:16 INFO  : 'after 3000' command is executed.
16:07:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:07:24 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_7_wrapper.bit"
16:07:24 INFO  : Context for 'APU' is selected.
16:07:24 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/hw/design_7_wrapper.xsa'.
16:07:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:24 INFO  : Context for 'APU' is selected.
16:07:24 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
16:07:24 INFO  : 'ps7_init' command is executed.
16:07:24 INFO  : 'ps7_post_config' command is executed.
16:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:24 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_7_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/hw/design_7_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:24 INFO  : 'con' command is executed.
16:07:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:07:24 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
16:30:46 INFO  : Hardware specification for platform project 'subset-test' is updated.
16:30:52 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;subset-test
16:30:52 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm
16:30:57 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
16:31:03 INFO  : The hardware specification used by project 'cameradisplay' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:31:03 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream\design_7_wrapper.bit' stored in project is removed.
16:31:03 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream' in project 'cameradisplay'.
16:31:03 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:31:09 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit' in project 'cameradisplay'.
16:31:15 INFO  : Disconnected from the channel tcfchan#5.
16:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:31:15 INFO  : 'jtag frequency' command is executed.
16:31:15 INFO  : Context for 'APU' is selected.
16:31:15 INFO  : System reset is completed.
16:31:18 INFO  : 'after 3000' command is executed.
16:31:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:31:25 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_8_wrapper.bit"
16:31:25 INFO  : Context for 'APU' is selected.
16:31:26 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/hw/design_8_wrapper.xsa'.
16:31:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:26 INFO  : Context for 'APU' is selected.
16:31:26 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
16:31:26 INFO  : 'ps7_init' command is executed.
16:31:26 INFO  : 'ps7_post_config' command is executed.
16:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:26 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_8_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/hw/design_8_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:26 INFO  : 'con' command is executed.
16:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:31:26 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
16:55:51 INFO  : Hardware specification for platform project 'hlstest' is updated.
16:55:59 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;subset-test
16:55:59 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm
16:56:14 INFO  : The hardware specification used by project 'cameradisplay' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:56:18 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream\design_8_wrapper.bit' stored in project is removed.
16:56:18 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream' in project 'cameradisplay'.
16:56:18 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:56:23 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit' in project 'cameradisplay'.
16:56:31 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
16:56:31 INFO  : Updating application flags with new BSP settings...
16:56:31 INFO  : Successfully updated application flags for project cameradisplay.
16:56:43 INFO  : Disconnected from the channel tcfchan#8.
16:56:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:56:43 INFO  : 'jtag frequency' command is executed.
16:56:43 INFO  : Context for 'APU' is selected.
16:56:43 INFO  : System reset is completed.
16:56:46 INFO  : 'after 3000' command is executed.
16:56:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:56:54 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit"
16:56:54 INFO  : Context for 'APU' is selected.
16:56:54 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa'.
16:56:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:54 INFO  : Context for 'APU' is selected.
16:56:54 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
16:56:54 INFO  : 'ps7_init' command is executed.
16:56:54 INFO  : 'ps7_post_config' command is executed.
16:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:54 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:55 INFO  : 'con' command is executed.
16:56:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:55 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
16:57:14 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
16:57:17 INFO  : Disconnected from the channel tcfchan#11.
16:57:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:57:18 INFO  : 'jtag frequency' command is executed.
16:57:18 INFO  : Context for 'APU' is selected.
16:57:18 INFO  : System reset is completed.
16:57:21 INFO  : 'after 3000' command is executed.
16:57:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:57:28 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit"
16:57:28 INFO  : Context for 'APU' is selected.
16:57:28 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa'.
16:57:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:28 INFO  : Context for 'APU' is selected.
16:57:28 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
16:57:28 INFO  : 'ps7_init' command is executed.
16:57:28 INFO  : 'ps7_post_config' command is executed.
16:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:29 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:29 INFO  : 'con' command is executed.
16:57:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:29 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
16:58:51 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;subset-test
16:58:51 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm
17:01:01 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;subset-test
17:01:01 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm
17:01:42 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
17:02:34 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
17:02:45 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
17:02:54 INFO  : Disconnected from the channel tcfchan#12.
17:02:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:02:55 INFO  : 'jtag frequency' command is executed.
17:02:55 INFO  : Context for 'APU' is selected.
17:02:55 INFO  : System reset is completed.
17:02:58 INFO  : 'after 3000' command is executed.
17:02:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:03:05 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit"
17:03:05 INFO  : Context for 'APU' is selected.
17:03:05 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa'.
17:03:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:05 INFO  : Context for 'APU' is selected.
17:03:05 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
17:03:05 INFO  : 'ps7_init' command is executed.
17:03:05 INFO  : 'ps7_post_config' command is executed.
17:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:06 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:06 INFO  : 'con' command is executed.
17:03:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:06 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
17:04:36 INFO  : Disconnected from the channel tcfchan#18.
17:04:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:04:36 INFO  : 'jtag frequency' command is executed.
17:04:36 INFO  : Context for 'APU' is selected.
17:04:36 INFO  : System reset is completed.
17:04:39 INFO  : 'after 3000' command is executed.
17:04:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:04:47 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit"
17:04:47 INFO  : Context for 'APU' is selected.
17:04:47 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa'.
17:04:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:47 INFO  : Context for 'APU' is selected.
17:04:47 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
17:04:47 INFO  : 'ps7_init' command is executed.
17:04:47 INFO  : 'ps7_post_config' command is executed.
17:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:47 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:47 INFO  : 'con' command is executed.
17:04:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:04:47 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
17:05:11 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
17:05:40 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
17:05:46 INFO  : Disconnected from the channel tcfchan#19.
17:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:05:46 INFO  : 'jtag frequency' command is executed.
17:05:46 INFO  : Context for 'APU' is selected.
17:05:46 INFO  : System reset is completed.
17:05:49 INFO  : 'after 3000' command is executed.
17:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:05:56 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit"
17:05:56 INFO  : Context for 'APU' is selected.
17:05:56 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa'.
17:05:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:56 INFO  : Context for 'APU' is selected.
17:05:56 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
17:05:57 INFO  : 'ps7_init' command is executed.
17:05:57 INFO  : 'ps7_post_config' command is executed.
17:05:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:57 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:57 INFO  : 'con' command is executed.
17:05:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:57 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
17:06:46 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
17:06:48 INFO  : Disconnected from the channel tcfchan#20.
17:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:06:48 INFO  : 'jtag frequency' command is executed.
17:06:48 INFO  : Context for 'APU' is selected.
17:06:49 INFO  : System reset is completed.
17:06:52 INFO  : 'after 3000' command is executed.
17:06:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:06:59 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit"
17:06:59 INFO  : Context for 'APU' is selected.
17:06:59 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa'.
17:06:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:59 INFO  : Context for 'APU' is selected.
17:06:59 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
17:06:59 INFO  : 'ps7_init' command is executed.
17:06:59 INFO  : 'ps7_post_config' command is executed.
17:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:00 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:00 INFO  : 'con' command is executed.
17:07:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:00 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
17:11:40 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
17:11:44 INFO  : Disconnected from the channel tcfchan#21.
17:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:11:44 INFO  : 'jtag frequency' command is executed.
17:11:44 INFO  : Context for 'APU' is selected.
17:11:44 INFO  : System reset is completed.
17:11:47 INFO  : 'after 3000' command is executed.
17:11:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:11:55 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit"
17:11:55 INFO  : Context for 'APU' is selected.
17:11:55 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa'.
17:11:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:55 INFO  : Context for 'APU' is selected.
17:11:55 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
17:11:55 INFO  : 'ps7_init' command is executed.
17:11:55 INFO  : 'ps7_post_config' command is executed.
17:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:55 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:55 INFO  : 'con' command is executed.
17:11:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:55 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
18:07:40 INFO  : Hardware specification for platform project 'hlstest' is updated.
18:08:03 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;subset-test
18:08:03 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm
18:08:12 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
18:08:18 INFO  : The hardware specification used by project 'cameradisplay' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:08:18 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream\design_4_wrapper.bit' stored in project is removed.
18:08:18 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream' in project 'cameradisplay'.
18:08:18 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:08:25 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit' in project 'cameradisplay'.
18:08:31 INFO  : Disconnected from the channel tcfchan#22.
18:08:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:08:31 INFO  : 'jtag frequency' command is executed.
18:08:31 INFO  : Context for 'APU' is selected.
18:08:31 INFO  : System reset is completed.
18:08:34 INFO  : 'after 3000' command is executed.
18:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:08:42 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_5_wrapper.bit"
18:08:42 INFO  : Context for 'APU' is selected.
18:08:42 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_5_wrapper.xsa'.
18:08:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:42 INFO  : Context for 'APU' is selected.
18:08:42 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
18:08:42 INFO  : 'ps7_init' command is executed.
18:08:42 INFO  : 'ps7_post_config' command is executed.
18:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:43 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_5_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_5_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:43 INFO  : 'con' command is executed.
18:08:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:43 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
18:11:23 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
18:11:25 INFO  : Disconnected from the channel tcfchan#25.
18:11:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:11:25 INFO  : 'jtag frequency' command is executed.
18:11:25 INFO  : Context for 'APU' is selected.
18:11:26 INFO  : System reset is completed.
18:11:29 INFO  : 'after 3000' command is executed.
18:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:11:36 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_5_wrapper.bit"
18:11:36 INFO  : Context for 'APU' is selected.
18:11:36 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_5_wrapper.xsa'.
18:11:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:36 INFO  : Context for 'APU' is selected.
18:11:36 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
18:11:36 INFO  : 'ps7_init' command is executed.
18:11:36 INFO  : 'ps7_post_config' command is executed.
18:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:37 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_5_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/design_5_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:37 INFO  : 'con' command is executed.
18:11:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:11:37 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
18:51:57 INFO  : Hardware specification for platform project 'hlstest' is updated.
18:52:11 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;subset-test
18:52:11 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm
18:52:45 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
18:52:52 INFO  : The hardware specification used by project 'cameradisplay' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:52:52 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream\design_5_wrapper.bit' stored in project is removed.
18:52:52 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream' in project 'cameradisplay'.
18:52:52 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:52:58 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit' in project 'cameradisplay'.
18:54:07 INFO  : Disconnected from the channel tcfchan#26.
18:54:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:54:07 INFO  : 'jtag frequency' command is executed.
18:54:07 INFO  : Context for 'APU' is selected.
18:54:07 INFO  : System reset is completed.
18:54:10 INFO  : 'after 3000' command is executed.
18:54:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:54:18 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit"
18:54:18 INFO  : Context for 'APU' is selected.
18:54:18 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/hls-ila.xsa'.
18:54:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:18 INFO  : Context for 'APU' is selected.
18:54:18 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
18:54:18 INFO  : 'ps7_init' command is executed.
18:54:18 INFO  : 'ps7_post_config' command is executed.
18:54:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:19 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/hls-ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:19 INFO  : 'con' command is executed.
18:54:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:19 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
18:57:36 INFO  : Disconnected from the channel tcfchan#28.
18:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:57:37 INFO  : 'fpga -state' command is executed.
18:57:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:57:37 INFO  : 'jtag frequency' command is executed.
18:57:37 INFO  : Context for 'APU' is selected.
18:57:37 INFO  : System reset is completed.
18:57:40 INFO  : 'after 3000' command is executed.
18:57:40 INFO  : Context for 'APU' is selected.
18:57:40 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/hls-ila.xsa'.
18:57:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:40 INFO  : Context for 'APU' is selected.
18:57:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:57:40 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/sw/hlstest/boot/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:40 INFO  : 'set bp_57_40_fsbl_bp [bpadd -addr &FsblHandoffJtagExit]' command is executed.
18:57:41 INFO  : 'con -block -timeout 60' command is executed.
18:57:41 INFO  : 'bpremove $bp_57_40_fsbl_bp' command is executed.
18:57:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:42 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/hls-ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
dow H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/sw/hlstest/boot/fsbl.elf
set bp_57_40_fsbl_bp [bpadd -addr &FsblHandoffJtagExit]
con -block -timeout 60
bpremove $bp_57_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:42 INFO  : 'con' command is executed.
18:57:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:57:42 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\debugger_cameradisplay-default.tcl'
18:57:59 INFO  : Disconnected from the channel tcfchan#29.
18:58:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:58:00 INFO  : 'jtag frequency' command is executed.
18:58:00 INFO  : Context for 'APU' is selected.
18:58:00 INFO  : System reset is completed.
18:58:03 INFO  : 'after 3000' command is executed.
18:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:58:10 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit"
18:58:10 INFO  : Context for 'APU' is selected.
18:58:10 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/hls-ila.xsa'.
18:58:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:10 INFO  : Context for 'APU' is selected.
18:58:10 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
18:58:11 INFO  : 'ps7_init' command is executed.
18:58:11 INFO  : 'ps7_post_config' command is executed.
18:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:11 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/hls-ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:11 INFO  : 'con' command is executed.
18:58:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:11 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
18:59:01 INFO  : Disconnected from the channel tcfchan#30.
18:59:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:59:01 INFO  : 'jtag frequency' command is executed.
18:59:01 INFO  : Context for 'APU' is selected.
18:59:01 INFO  : System reset is completed.
18:59:04 INFO  : 'after 3000' command is executed.
18:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:59:08 ERROR : 'fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit' is cancelled.
18:59:08 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit' is cancelled.
18:59:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:59:08 ERROR : 'fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit' is cancelled.
18:59:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:59:12 INFO  : 'jtag frequency' command is executed.
18:59:12 INFO  : Context for 'APU' is selected.
18:59:12 INFO  : System reset is completed.
18:59:15 INFO  : 'after 3000' command is executed.
18:59:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:59:22 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit"
18:59:23 INFO  : Context for 'APU' is selected.
18:59:23 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/hls-ila.xsa'.
18:59:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:23 INFO  : Context for 'APU' is selected.
18:59:23 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
18:59:23 INFO  : 'ps7_init' command is executed.
18:59:23 INFO  : 'ps7_post_config' command is executed.
18:59:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:23 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/hls-ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:23 INFO  : 'con' command is executed.
18:59:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:23 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
19:01:53 INFO  : Disconnected from the channel tcfchan#31.
19:01:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:01:54 INFO  : 'jtag frequency' command is executed.
19:01:54 INFO  : Context for 'APU' is selected.
19:01:54 INFO  : System reset is completed.
19:01:57 INFO  : 'after 3000' command is executed.
19:01:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:02:04 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit"
19:02:04 INFO  : Context for 'APU' is selected.
19:02:04 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/hls-ila.xsa'.
19:02:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:04 INFO  : Context for 'APU' is selected.
19:02:04 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
19:02:04 INFO  : 'ps7_init' command is executed.
19:02:04 INFO  : 'ps7_post_config' command is executed.
19:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:05 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/hls-ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:05 INFO  : 'con' command is executed.
19:02:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:02:05 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
19:03:54 INFO  : Disconnected from the channel tcfchan#32.
19:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:03:54 INFO  : 'jtag frequency' command is executed.
19:03:54 INFO  : Context for 'APU' is selected.
19:03:54 INFO  : System reset is completed.
19:03:57 INFO  : 'after 3000' command is executed.
19:03:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:04:05 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit"
19:04:05 INFO  : Context for 'APU' is selected.
19:04:05 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/hls-ila.xsa'.
19:04:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:05 INFO  : Context for 'APU' is selected.
19:04:05 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
19:04:05 INFO  : 'ps7_init' command is executed.
19:04:05 INFO  : 'ps7_post_config' command is executed.
19:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:06 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/hls-ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:06 INFO  : 'con' command is executed.
19:04:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:04:06 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
19:39:56 INFO  : Hardware specification for platform project 'hlstest' is updated.
19:40:08 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;subset-test
19:40:08 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm
19:40:12 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
19:40:19 INFO  : The hardware specification used by project 'cameradisplay' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:40:19 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream\hls-ila.bit' stored in project is removed.
19:40:19 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream' in project 'cameradisplay'.
19:40:19 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:40:25 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit' in project 'cameradisplay'.
19:40:25 INFO  : Disconnected from the channel tcfchan#33.
19:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:40:26 INFO  : 'jtag frequency' command is executed.
19:40:26 INFO  : Context for 'APU' is selected.
19:40:26 INFO  : System reset is completed.
19:40:29 INFO  : 'after 3000' command is executed.
19:40:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:40:36 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit"
19:40:36 INFO  : Context for 'APU' is selected.
19:40:37 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/hls-ila.xsa'.
19:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:37 INFO  : Context for 'APU' is selected.
19:40:37 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
19:40:37 INFO  : 'ps7_init' command is executed.
19:40:37 INFO  : 'ps7_post_config' command is executed.
19:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:37 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/hls-ila.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/hls-ila.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:37 INFO  : 'con' command is executed.
19:40:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:37 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
20:20:37 INFO  : Hardware specification for platform project 'hlstest' is updated.
20:20:53 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;subset-test
20:20:53 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm
20:21:21 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
20:21:26 INFO  : The hardware specification used by project 'cameradisplay' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:21:26 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream\hls-ila.bit' stored in project is removed.
20:21:26 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream' in project 'cameradisplay'.
20:21:26 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:21:32 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit' in project 'cameradisplay'.
20:21:41 INFO  : Disconnected from the channel tcfchan#35.
20:21:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:21:42 INFO  : 'jtag frequency' command is executed.
20:21:42 INFO  : Context for 'APU' is selected.
20:21:42 INFO  : System reset is completed.
20:21:45 INFO  : 'after 3000' command is executed.
20:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:21:52 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/predraw.bit"
20:21:53 INFO  : Context for 'APU' is selected.
20:21:53 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/predraw.xsa'.
20:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:53 INFO  : Context for 'APU' is selected.
20:21:53 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
20:21:53 INFO  : 'ps7_init' command is executed.
20:21:53 INFO  : 'ps7_post_config' command is executed.
20:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:53 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/predraw.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/predraw.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:53 INFO  : 'con' command is executed.
20:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:21:53 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
20:25:30 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
20:25:37 INFO  : Disconnected from the channel tcfchan#37.
20:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:25:37 INFO  : 'jtag frequency' command is executed.
20:25:37 INFO  : Context for 'APU' is selected.
20:25:37 INFO  : System reset is completed.
20:25:40 INFO  : 'after 3000' command is executed.
20:25:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:25:48 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/predraw.bit"
20:25:48 INFO  : Context for 'APU' is selected.
20:25:48 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/predraw.xsa'.
20:25:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:48 INFO  : Context for 'APU' is selected.
20:25:48 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
20:25:48 INFO  : 'ps7_init' command is executed.
20:25:48 INFO  : 'ps7_post_config' command is executed.
20:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:49 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/predraw.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/predraw.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:49 INFO  : 'con' command is executed.
20:25:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:25:49 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
02:24:07 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;puretest;subset-test
02:24:07 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm
02:24:44 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;puretest;subset-test
02:24:44 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm;puretest|H:/VITIS-WORKSPACE/accel_test_system/puretest/export/puretest/puretest.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm
02:24:56 INFO  : The hardware specification used by project 'cameradisplay' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
02:25:00 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream\predraw.bit' stored in project is removed.
02:25:00 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\bitstream' in project 'cameradisplay'.
02:25:00 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:25:06 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay\_ide\psinit' in project 'cameradisplay'.
02:25:10 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
02:25:10 INFO  : Updating application flags with new BSP settings...
02:25:10 INFO  : Successfully updated application flags for project cameradisplay.
02:25:32 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
02:25:36 INFO  : Checking for BSP changes to sync application flags for project 'cameradisplay'...
02:25:44 INFO  : Disconnected from the channel tcfchan#38.
02:25:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:25:53 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
02:26:02 INFO  : 'jtag frequency' command is executed.
02:26:02 INFO  : Context for 'APU' is selected.
02:26:02 INFO  : System reset is completed.
02:26:05 INFO  : 'after 3000' command is executed.
02:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
02:26:12 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_1_wrapper.bit"
02:26:12 INFO  : Context for 'APU' is selected.
02:26:12 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/puretest/export/puretest/hw/design_1_wrapper.xsa'.
02:26:12 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:12 INFO  : Context for 'APU' is selected.
02:26:12 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
02:26:13 INFO  : 'ps7_init' command is executed.
02:26:13 INFO  : 'ps7_post_config' command is executed.
02:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:13 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:13 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/puretest/export/puretest/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:13 INFO  : 'con' command is executed.
02:26:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:26:13 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
02:45:31 INFO  : Disconnected from the channel tcfchan#40.
02:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
02:45:31 INFO  : 'jtag frequency' command is executed.
02:45:31 INFO  : Context for 'APU' is selected.
02:45:31 INFO  : System reset is completed.
02:45:34 INFO  : 'after 3000' command is executed.
02:45:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
02:45:42 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_1_wrapper.bit"
02:45:42 INFO  : Context for 'APU' is selected.
02:45:42 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/puretest/export/puretest/hw/design_1_wrapper.xsa'.
02:45:42 INFO  : 'configparams force-mem-access 1' command is executed.
02:45:42 INFO  : Context for 'APU' is selected.
02:45:42 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
02:45:42 INFO  : 'ps7_init' command is executed.
02:45:42 INFO  : 'ps7_post_config' command is executed.
02:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:42 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:45:42 INFO  : 'configparams force-mem-access 0' command is executed.
02:45:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/puretest/export/puretest/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

02:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:42 INFO  : 'con' command is executed.
02:45:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:45:42 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
02:47:16 INFO  : Disconnected from the channel tcfchan#41.
02:47:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:47:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
02:47:16 INFO  : 'jtag frequency' command is executed.
02:47:16 INFO  : Context for 'APU' is selected.
02:47:16 INFO  : System reset is completed.
02:47:19 INFO  : 'after 3000' command is executed.
02:47:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
02:47:27 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_1_wrapper.bit"
02:47:27 INFO  : Context for 'APU' is selected.
02:47:27 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/puretest/export/puretest/hw/design_1_wrapper.xsa'.
02:47:27 INFO  : 'configparams force-mem-access 1' command is executed.
02:47:27 INFO  : Context for 'APU' is selected.
02:47:27 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
02:47:27 INFO  : 'ps7_init' command is executed.
02:47:27 INFO  : 'ps7_post_config' command is executed.
02:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:27 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:47:27 INFO  : 'configparams force-mem-access 0' command is executed.
02:47:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/puretest/export/puretest/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

02:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:28 INFO  : 'con' command is executed.
02:47:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:47:28 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
02:47:40 INFO  : Disconnected from the channel tcfchan#42.
02:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:47:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
02:47:40 INFO  : 'jtag frequency' command is executed.
02:47:40 INFO  : Context for 'APU' is selected.
02:47:40 INFO  : System reset is completed.
02:47:43 INFO  : 'after 3000' command is executed.
02:47:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
02:47:50 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_1_wrapper.bit"
02:47:50 INFO  : Context for 'APU' is selected.
02:47:50 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/puretest/export/puretest/hw/design_1_wrapper.xsa'.
02:47:50 INFO  : 'configparams force-mem-access 1' command is executed.
02:47:50 INFO  : Context for 'APU' is selected.
02:47:50 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl' is done.
02:47:51 INFO  : 'ps7_init' command is executed.
02:47:51 INFO  : 'ps7_post_config' command is executed.
02:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:51 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:47:51 INFO  : 'configparams force-mem-access 0' command is executed.
02:47:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/puretest/export/puretest/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/cameradisplay/Debug/cameradisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

02:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:51 INFO  : 'con' command is executed.
02:47:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:47:51 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\cameradisplay_system\_ide\scripts\systemdebugger_cameradisplay_system_standalone.tcl'
02:51:33 INFO  : Disconnected from the channel tcfchan#43.
02:52:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
02:52:06 INFO  : XSCT server has started successfully.
02:52:06 INFO  : Successfully done setting XSCT server connection channel  
02:52:06 INFO  : plnx-install-location is set to ''
02:52:06 INFO  : Successfully done setting workspace for the tool. 
02:52:07 INFO  : Registering command handlers for Vitis TCF services
02:52:07 INFO  : Platform repository initialization has completed.
02:52:07 INFO  : Successfully done query RDI_DATADIR 
02:55:47 INFO  : Checking for BSP changes to sync application flags for project 'display'...
02:55:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file H:/VITIS-WORKSPACE/accel_test_system/puretest/export/puretest/hw/design_1_wrapper.xsa is already opened

02:56:00 INFO  : Checking for BSP changes to sync application flags for project 'display'...
02:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:56:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:56:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
02:56:20 INFO  : 'jtag frequency' command is executed.
02:56:20 INFO  : Context for 'APU' is selected.
02:56:20 INFO  : System reset is completed.
02:56:23 INFO  : 'after 3000' command is executed.
02:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
02:56:30 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_1_wrapper.bit"
02:56:30 INFO  : Context for 'APU' is selected.
02:56:31 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/puretest/export/puretest/hw/design_1_wrapper.xsa'.
02:56:31 INFO  : 'configparams force-mem-access 1' command is executed.
02:56:31 INFO  : Context for 'APU' is selected.
02:56:31 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
02:56:31 INFO  : 'ps7_init' command is executed.
02:56:31 INFO  : 'ps7_post_config' command is executed.
02:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:31 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:56:31 INFO  : 'configparams force-mem-access 0' command is executed.
02:56:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/puretest/export/puretest/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

02:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:31 INFO  : 'con' command is executed.
02:56:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:56:31 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\debugger_display-default.tcl'
02:57:25 INFO  : The hardware specification used by project 'display' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
02:57:28 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
02:57:28 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream' in project 'display'.
02:57:28 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:57:33 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit' in project 'display'.
02:57:45 INFO  : Checking for BSP changes to sync application flags for project 'display'...
02:57:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/hw/design_8_wrapper.xsa is already opened

02:57:58 INFO  : Disconnected from the channel tcfchan#2.
02:57:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:57:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
02:57:59 INFO  : 'jtag frequency' command is executed.
02:57:59 INFO  : Context for 'APU' is selected.
02:57:59 INFO  : System reset is completed.
02:58:02 INFO  : 'after 3000' command is executed.
02:58:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
02:58:02 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_1_wrapper.bit": no such file or directory
02:58:02 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_1_wrapper.bit": no such file or directory
02:58:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

02:58:02 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_1_wrapper.bit": no such file or directory
02:58:20 INFO  : Result from executing command 'removePlatformRepo': 
02:58:40 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;puretest;subset-test
02:58:40 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm;puretest|H:/VITIS-WORKSPACE/accel_test_system/puretest/export/puretest/puretest.xpfm
02:58:40 INFO  : Checking for BSP changes to sync application flags for project 'display'...
02:58:58 INFO  : Checking for BSP changes to sync application flags for project 'display'...
02:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
02:59:07 INFO  : 'jtag frequency' command is executed.
02:59:07 INFO  : Context for 'APU' is selected.
02:59:07 INFO  : System reset is completed.
02:59:10 INFO  : 'after 3000' command is executed.
02:59:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
02:59:10 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_1_wrapper.bit": no such file or directory
02:59:10 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_1_wrapper.bit": no such file or directory
02:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

02:59:10 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_1_wrapper.bit": no such file or directory
02:59:49 INFO  : Checking for BSP changes to sync application flags for project 'display'...
03:00:06 INFO  : The hardware specification used by project 'display' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
03:00:06 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream' in project 'display'.
03:00:12 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit' in project 'display'.
03:00:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
03:00:12 INFO  : 'fpga -state' command is executed.
03:00:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
03:00:17 INFO  : 'jtag frequency' command is executed.
03:00:17 INFO  : Context for 'APU' is selected.
03:00:17 INFO  : System reset is completed.
03:00:20 INFO  : 'after 3000' command is executed.
03:00:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
03:00:27 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_8_wrapper.bit"
03:00:27 INFO  : Context for 'APU' is selected.
03:00:28 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/hw/design_8_wrapper.xsa'.
03:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
03:00:28 INFO  : Context for 'APU' is selected.
03:00:28 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
03:00:28 INFO  : 'ps7_init' command is executed.
03:00:28 INFO  : 'ps7_post_config' command is executed.
03:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:28 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:00:28 INFO  : 'configparams force-mem-access 0' command is executed.
03:00:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_8_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/hw/design_8_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

03:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:28 INFO  : 'con' command is executed.
03:00:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:00:28 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
03:01:40 INFO  : Disconnected from the channel tcfchan#4.
03:01:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:01:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
03:01:41 INFO  : 'jtag frequency' command is executed.
03:01:41 INFO  : Context for 'APU' is selected.
03:01:41 INFO  : System reset is completed.
03:01:44 INFO  : 'after 3000' command is executed.
03:01:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
03:01:51 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_8_wrapper.bit"
03:01:51 INFO  : Context for 'APU' is selected.
03:01:54 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/hw/design_8_wrapper.xsa'.
03:01:54 INFO  : 'configparams force-mem-access 1' command is executed.
03:01:54 INFO  : Context for 'APU' is selected.
03:01:54 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
03:01:55 INFO  : 'ps7_init' command is executed.
03:01:55 INFO  : 'ps7_post_config' command is executed.
03:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:55 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:01:55 INFO  : 'configparams force-mem-access 0' command is executed.
03:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_8_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/hw/design_8_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

03:01:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:55 INFO  : 'con' command is executed.
03:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:01:55 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
03:13:46 WARN  : An unexpected exception occurred in the module 'platform project logging'
03:14:26 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;origintest;subset-test
03:14:26 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm
03:14:50 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;origintest;subset-test
03:14:50 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm;origintest|H:/VITIS-WORKSPACE/accel_test_system/origintest/export/origintest/origintest.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm
03:15:07 INFO  : The hardware specification used by project 'display' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
03:15:08 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream\design_8_wrapper.bit' stored in project is removed.
03:15:08 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream' in project 'display'.
03:15:08 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit\ps7_init.tcl' stored in project is removed.
03:15:14 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit' in project 'display'.
03:15:24 INFO  : Checking for BSP changes to sync application flags for project 'display'...
03:15:24 INFO  : Updating application flags with new BSP settings...
03:15:24 INFO  : Successfully updated application flags for project display.
03:17:30 INFO  : Checking for BSP changes to sync application flags for project 'display'...
03:17:35 INFO  : Checking for BSP changes to sync application flags for project 'display'...
03:17:57 INFO  : Checking for BSP changes to sync application flags for project 'display'...
03:18:13 INFO  : Checking for BSP changes to sync application flags for project 'display'...
03:18:20 INFO  : Disconnected from the channel tcfchan#8.
03:18:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:18:20 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
03:18:20 INFO  : 'jtag frequency' command is executed.
03:18:20 INFO  : Context for 'APU' is selected.
03:18:20 INFO  : System reset is completed.
03:18:23 INFO  : 'after 3000' command is executed.
03:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
03:18:26 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640xsa.bit"
03:18:26 INFO  : Context for 'APU' is selected.
03:18:27 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/origintest/export/origintest/hw/5640xsa.xsa'.
03:18:27 INFO  : 'configparams force-mem-access 1' command is executed.
03:18:27 INFO  : Context for 'APU' is selected.
03:18:27 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
03:18:27 INFO  : 'ps7_init' command is executed.
03:18:27 INFO  : 'ps7_post_config' command is executed.
03:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:27 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
03:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640xsa.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/origintest/export/origintest/hw/5640xsa.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

03:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:27 INFO  : 'con' command is executed.
03:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:18:27 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
03:40:16 INFO  : Hardware specification for platform project 'hlstest' is updated.
03:42:24 INFO  : Result from executing command 'removePlatformRepo': 
03:44:45 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;origintest;subset-test
03:44:45 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;origintest|H:/VITIS-WORKSPACE/accel_test_system/origintest/export/origintest/origintest.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm
03:44:56 INFO  : The hardware specification used by project 'display' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
03:44:59 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream\5640xsa.bit' stored in project is removed.
03:44:59 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream' in project 'display'.
03:44:59 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit\ps7_init.tcl' stored in project is removed.
03:45:05 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit' in project 'display'.
03:45:38 INFO  : Checking for BSP changes to sync application flags for project 'display'...
03:45:38 INFO  : Updating application flags with new BSP settings...
03:45:38 INFO  : Successfully updated application flags for project display.
03:45:45 INFO  : Checking for BSP changes to sync application flags for project 'display'...
03:47:04 INFO  : Checking for BSP changes to sync application flags for project 'display'...
03:47:16 INFO  : Disconnected from the channel tcfchan#12.
03:47:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:47:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
03:47:16 INFO  : 'jtag frequency' command is executed.
03:47:16 INFO  : Context for 'APU' is selected.
03:47:16 INFO  : System reset is completed.
03:47:19 INFO  : 'after 3000' command is executed.
03:47:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
03:47:22 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/rect-test.bit"
03:47:22 INFO  : Context for 'APU' is selected.
03:47:23 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/rect-test.xsa'.
03:47:23 INFO  : 'configparams force-mem-access 1' command is executed.
03:47:23 INFO  : Context for 'APU' is selected.
03:47:23 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
03:47:23 INFO  : 'ps7_init' command is executed.
03:47:23 INFO  : 'ps7_post_config' command is executed.
03:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:23 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:47:23 INFO  : 'configparams force-mem-access 0' command is executed.
03:47:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/rect-test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hw/rect-test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

03:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:23 INFO  : 'con' command is executed.
03:47:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:47:23 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
04:00:05 INFO  : Disconnected from the channel tcfchan#19.
16:01:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
16:01:55 INFO  : XSCT server has started successfully.
16:01:55 INFO  : Registering command handlers for Vitis TCF services
16:01:55 INFO  : Platform repository initialization has completed.
16:01:58 INFO  : plnx-install-location is set to ''
16:01:58 INFO  : Successfully done setting XSCT server connection channel  
16:01:58 INFO  : Successfully done query RDI_DATADIR 
16:01:58 INFO  : Successfully done setting workspace for the tool. 
16:02:26 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:03:02 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;subset-test;subset343
16:03:02 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm
16:04:08 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;subset-test;subset343
16:04:08 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm;subset343|H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/subset343.xpfm
16:04:21 INFO  : The hardware specification used by project 'display' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:04:24 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream\rect-test.bit' stored in project is removed.
16:04:24 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream' in project 'display'.
16:04:24 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:04:30 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit' in project 'display'.
16:04:53 INFO  : Checking for BSP changes to sync application flags for project 'display'...
16:04:53 INFO  : Updating application flags with new BSP settings...
16:04:54 INFO  : Successfully updated application flags for project display.
16:05:15 INFO  : Checking for BSP changes to sync application flags for project 'display'...
16:05:23 INFO  : Checking for BSP changes to sync application flags for project 'display'...
16:05:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:05:37 INFO  : 'jtag frequency' command is executed.
16:05:37 INFO  : Context for 'APU' is selected.
16:05:37 INFO  : System reset is completed.
16:05:40 INFO  : 'after 3000' command is executed.
16:05:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:05:42 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/subset343.bit"
16:05:42 INFO  : Context for 'APU' is selected.
16:05:43 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/hw/subset343.xsa'.
16:05:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:43 INFO  : Context for 'APU' is selected.
16:05:43 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
16:05:43 INFO  : 'ps7_init' command is executed.
16:05:43 INFO  : 'ps7_post_config' command is executed.
16:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:43 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/subset343.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/hw/subset343.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:43 INFO  : 'con' command is executed.
16:05:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:43 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
16:06:29 INFO  : Disconnected from the channel tcfchan#2.
16:06:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:06:30 INFO  : 'jtag frequency' command is executed.
16:06:30 INFO  : Context for 'APU' is selected.
16:06:30 INFO  : System reset is completed.
16:06:33 INFO  : 'after 3000' command is executed.
16:06:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:06:36 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/subset343.bit"
16:06:36 INFO  : Context for 'APU' is selected.
16:06:36 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/hw/subset343.xsa'.
16:06:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:36 INFO  : Context for 'APU' is selected.
16:06:36 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
16:06:36 INFO  : 'ps7_init' command is executed.
16:06:36 INFO  : 'ps7_post_config' command is executed.
16:06:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:36 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/subset343.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/hw/subset343.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:36 INFO  : 'con' command is executed.
16:06:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:06:36 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
17:02:20 INFO  : Hardware specification for platform project 'hlstest' is updated.
17:03:27 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hlstest;subset-test;subset343
17:03:27 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hlstest|H:/VITIS-WORKSPACE/accel_test_system/hlstest/export/hlstest/hlstest.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm;subset343|H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/subset343.xpfm
17:04:57 INFO  : Result from executing command 'getProjects': 5640hls;823EVE;displayloop;subset-test;subset343
17:04:57 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm;subset343|H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/subset343.xpfm
17:05:22 INFO  : Result from executing command 'getProjects': 5640hls;823EVE;displayloop;subset-test;subset343
17:05:22 INFO  : Result from executing command 'getPlatforms': 5640hls|H:/VITIS-WORKSPACE/accel_test_system/5640hls/export/5640hls/5640hls.xpfm;823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm;subset343|H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/subset343.xpfm
17:05:47 INFO  : The hardware specification used by project 'display' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:05:51 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream\subset343.bit' stored in project is removed.
17:05:51 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream' in project 'display'.
17:05:51 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:05:57 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit' in project 'display'.
17:06:04 INFO  : Checking for BSP changes to sync application flags for project 'display'...
17:06:31 INFO  : Checking for BSP changes to sync application flags for project 'display'...
17:06:46 INFO  : Checking for BSP changes to sync application flags for project 'display'...
17:07:02 INFO  : Result from executing command 'removePlatformRepo': 
17:07:18 INFO  : Result from executing command 'getProjects': 5640hls;823EVE;displayloop;subset-test;subset343
17:07:18 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm;subset343|H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/subset343.xpfm
17:07:19 INFO  : Checking for BSP changes to sync application flags for project 'display'...
17:08:46 INFO  : Result from executing command 'removePlatformRepo': 
17:09:02 INFO  : Result from executing command 'getProjects': 5640hls;823EVE;displayloop;subset-test;subset343
17:09:02 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm;subset343|H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/subset343.xpfm
17:11:13 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hls5640;subset-test;subset343
17:11:13 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm;subset343|H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/subset343.xpfm
17:30:13 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hls5640;subset-test;subset343
17:30:13 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm;subset343|H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/subset343.xpfm
17:30:52 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hls5640;subset-test;subset343
17:30:52 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm;subset343|H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/subset343.xpfm
17:31:00 INFO  : Result from executing command 'removePlatformRepo': 
17:36:34 INFO  : Checking for BSP changes to sync application flags for project 'display'...
17:36:34 ERROR : Failed to get platform details for the project 'display'. Cannot sync application flags.
17:37:24 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hls5640;subset-test;subset343
17:37:24 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm;subset343|H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/subset343.xpfm
17:39:03 INFO  : The hardware specification used by project 'display' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:39:07 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream\5640hls.bit' stored in project is removed.
17:39:07 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream' in project 'display'.
17:39:07 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:39:12 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit' in project 'display'.
17:40:47 INFO  : Checking for BSP changes to sync application flags for project 'display'...
17:40:51 INFO  : Checking for BSP changes to sync application flags for project 'display'...
17:40:55 INFO  : Disconnected from the channel tcfchan#3.
17:40:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:41:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:42:18 INFO  : 'jtag frequency' command is executed.
17:42:18 INFO  : Context for 'APU' is selected.
17:42:18 INFO  : System reset is completed.
17:42:21 INFO  : 'after 3000' command is executed.
17:42:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:42:24 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hls.bit"
17:42:24 INFO  : Context for 'APU' is selected.
17:42:24 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hls.xsa'.
17:42:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:24 INFO  : Context for 'APU' is selected.
17:42:24 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
17:42:24 INFO  : 'ps7_init' command is executed.
17:42:24 INFO  : 'ps7_post_config' command is executed.
17:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:25 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hls.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hls.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:25 INFO  : 'con' command is executed.
17:42:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:25 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
17:43:33 INFO  : Disconnected from the channel tcfchan#14.
17:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:43:33 INFO  : 'jtag frequency' command is executed.
17:43:33 INFO  : Context for 'APU' is selected.
17:43:33 INFO  : System reset is completed.
17:43:36 INFO  : 'after 3000' command is executed.
17:43:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:43:39 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hls.bit"
17:43:40 INFO  : Context for 'APU' is selected.
17:43:40 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hls.xsa'.
17:43:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:40 INFO  : Context for 'APU' is selected.
17:43:40 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
17:43:40 INFO  : 'ps7_init' command is executed.
17:43:40 INFO  : 'ps7_post_config' command is executed.
17:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:40 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hls.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hls.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:40 INFO  : 'con' command is executed.
17:43:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:40 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
17:44:51 INFO  : Disconnected from the channel tcfchan#15.
17:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:44:51 INFO  : 'jtag frequency' command is executed.
17:44:51 INFO  : Context for 'APU' is selected.
17:44:51 INFO  : System reset is completed.
17:44:54 INFO  : 'after 3000' command is executed.
17:44:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:44:58 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hls.bit"
17:44:58 INFO  : Context for 'APU' is selected.
17:44:58 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hls.xsa'.
17:44:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:58 INFO  : Context for 'APU' is selected.
17:44:58 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
17:44:58 INFO  : 'ps7_init' command is executed.
17:44:58 INFO  : 'ps7_post_config' command is executed.
17:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:58 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hls.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hls.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:58 INFO  : 'con' command is executed.
17:44:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:58 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
17:56:04 INFO  : Disconnected from the channel tcfchan#16.
17:56:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
17:56:04 INFO  : 'jtag frequency' command is executed.
17:56:04 INFO  : Context for 'APU' is selected.
17:56:04 INFO  : System reset is completed.
17:56:07 INFO  : 'after 3000' command is executed.
17:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
17:56:11 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hls.bit"
17:56:11 INFO  : Context for 'APU' is selected.
17:56:11 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hls.xsa'.
17:56:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:11 INFO  : Context for 'APU' is selected.
17:56:11 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
17:56:11 INFO  : 'ps7_init' command is executed.
17:56:11 INFO  : 'ps7_post_config' command is executed.
17:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:11 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hls.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hls.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:11 INFO  : 'con' command is executed.
17:56:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:11 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
18:19:47 INFO  : Disconnected from the channel tcfchan#17.
18:19:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:19:47 INFO  : 'jtag frequency' command is executed.
18:19:47 INFO  : Context for 'APU' is selected.
18:19:47 INFO  : System reset is completed.
18:19:50 INFO  : 'after 3000' command is executed.
18:19:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:19:54 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hls.bit"
18:19:54 INFO  : Context for 'APU' is selected.
18:19:54 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hls.xsa'.
18:19:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:54 INFO  : Context for 'APU' is selected.
18:19:54 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
18:19:54 INFO  : 'ps7_init' command is executed.
18:19:54 INFO  : 'ps7_post_config' command is executed.
18:19:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:54 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hls.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hls.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:54 INFO  : 'con' command is executed.
18:19:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:54 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
18:55:32 INFO  : Hardware specification for platform project 'hls5640' is updated.
18:57:22 INFO  : Result from executing command 'getProjects': 823EVE;displayloop;hls5640;subset-test;subset343
18:57:22 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm;subset-test|H:/VITIS-WORKSPACE/accel_test_system/subset-test/export/subset-test/subset-test.xpfm;subset343|H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/subset343.xpfm
18:57:38 INFO  : The hardware specification used by project 'display' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:57:43 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream\5640hls.bit' stored in project is removed.
18:57:43 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream' in project 'display'.
18:57:43 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:57:48 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit' in project 'display'.
18:57:51 INFO  : Checking for BSP changes to sync application flags for project 'display'...
18:57:51 INFO  : Updating application flags with new BSP settings...
18:57:51 INFO  : Successfully updated application flags for project display.
18:58:18 INFO  : Checking for BSP changes to sync application flags for project 'display'...
18:58:25 INFO  : Checking for BSP changes to sync application flags for project 'display'...
18:58:29 INFO  : Disconnected from the channel tcfchan#18.
18:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:58:30 INFO  : 'jtag frequency' command is executed.
18:58:30 INFO  : Context for 'APU' is selected.
18:58:30 INFO  : System reset is completed.
18:58:33 INFO  : 'after 3000' command is executed.
18:58:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:58:36 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hlsv1.bit"
18:58:36 INFO  : Context for 'APU' is selected.
18:58:36 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hlsv1.xsa'.
18:58:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:36 INFO  : Context for 'APU' is selected.
18:58:36 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
18:58:37 INFO  : 'ps7_init' command is executed.
18:58:37 INFO  : 'ps7_post_config' command is executed.
18:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:37 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hlsv1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hlsv1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:37 INFO  : 'con' command is executed.
18:58:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:37 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
18:59:05 INFO  : Checking for BSP changes to sync application flags for project 'display'...
18:59:11 INFO  : Disconnected from the channel tcfchan#21.
18:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
18:59:12 INFO  : 'jtag frequency' command is executed.
18:59:12 INFO  : Context for 'APU' is selected.
18:59:12 INFO  : System reset is completed.
18:59:15 INFO  : 'after 3000' command is executed.
18:59:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
18:59:18 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hlsv1.bit"
18:59:18 INFO  : Context for 'APU' is selected.
18:59:18 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hlsv1.xsa'.
18:59:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:18 INFO  : Context for 'APU' is selected.
18:59:18 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
18:59:18 INFO  : 'ps7_init' command is executed.
18:59:18 INFO  : 'ps7_post_config' command is executed.
18:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:19 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hlsv1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hlsv1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:19 INFO  : 'con' command is executed.
18:59:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:19 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
19:03:24 INFO  : Checking for BSP changes to sync application flags for project 'display'...
19:03:31 INFO  : Checking for BSP changes to sync application flags for project 'display'...
19:04:09 INFO  : Disconnected from the channel tcfchan#22.
19:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:04:09 INFO  : 'jtag frequency' command is executed.
19:04:09 INFO  : Context for 'APU' is selected.
19:04:09 INFO  : System reset is completed.
19:04:12 INFO  : 'after 3000' command is executed.
19:04:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:04:15 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hlsv1.bit"
19:04:15 INFO  : Context for 'APU' is selected.
19:04:15 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hlsv1.xsa'.
19:04:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:15 INFO  : Context for 'APU' is selected.
19:04:15 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
19:04:16 INFO  : 'ps7_init' command is executed.
19:04:16 INFO  : 'ps7_post_config' command is executed.
19:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:16 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hlsv1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hlsv1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:16 INFO  : 'con' command is executed.
19:04:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:04:16 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
19:06:35 INFO  : Checking for BSP changes to sync application flags for project 'display'...
19:06:43 INFO  : Checking for BSP changes to sync application flags for project 'display'...
19:06:46 INFO  : Disconnected from the channel tcfchan#23.
19:06:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:06:46 INFO  : 'jtag frequency' command is executed.
19:06:46 INFO  : Context for 'APU' is selected.
19:06:46 INFO  : System reset is completed.
19:06:49 INFO  : 'after 3000' command is executed.
19:06:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:06:53 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hlsv1.bit"
19:06:53 INFO  : Context for 'APU' is selected.
19:06:53 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hlsv1.xsa'.
19:06:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:53 INFO  : Context for 'APU' is selected.
19:06:53 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
19:06:53 INFO  : 'ps7_init' command is executed.
19:06:53 INFO  : 'ps7_post_config' command is executed.
19:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:53 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/5640hlsv1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/5640hlsv1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:53 INFO  : 'con' command is executed.
19:06:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:53 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
19:32:29 INFO  : Disconnected from the channel tcfchan#24.
19:24:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
19:24:22 INFO  : Platform repository initialization has completed.
19:24:22 INFO  : Registering command handlers for Vitis TCF services
19:24:22 INFO  : XSCT server has started successfully.
19:24:24 INFO  : plnx-install-location is set to ''
19:24:24 INFO  : Successfully done setting XSCT server connection channel  
19:24:24 INFO  : Successfully done query RDI_DATADIR 
19:24:24 INFO  : Successfully done setting workspace for the tool. 
19:25:17 WARN  : An unexpected exception occurred in the module 'platform project logging'
19:26:05 INFO  : Result from executing command 'getProjects': 823EVE;convnew;displayloop;hls5640;subset343
19:26:05 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm;subset343|H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/subset343.xpfm
19:27:25 INFO  : Result from executing command 'getProjects': 823EVE;convnew;displayloop;hls5640;subset343
19:27:25 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm;subset343|H:/VITIS-WORKSPACE/accel_test_system/subset343/export/subset343/subset343.xpfm
19:30:23 INFO  : Checking for BSP changes to sync application flags for project 'conv-new'...
19:30:27 INFO  : Checking for BSP changes to sync application flags for project 'conv-new'...
19:30:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:30:46 INFO  : 'jtag frequency' command is executed.
19:30:46 INFO  : Context for 'APU' is selected.
19:30:46 INFO  : System reset is completed.
19:30:49 INFO  : 'after 3000' command is executed.
19:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:30:57 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/conv-new/_ide/bitstream/convnew.bit"
19:30:57 INFO  : Context for 'APU' is selected.
19:30:57 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa'.
19:30:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:57 INFO  : Context for 'APU' is selected.
19:30:57 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/conv-new/_ide/psinit/ps7_init.tcl' is done.
19:30:57 INFO  : 'ps7_init' command is executed.
19:30:57 INFO  : 'ps7_post_config' command is executed.
19:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:57 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/conv-new/Debug/conv-new.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/conv-new/_ide/bitstream/convnew.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/conv-new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/conv-new/Debug/conv-new.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:57 INFO  : 'con' command is executed.
19:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:58 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\conv-new_system\_ide\scripts\debugger_conv-new-default.tcl'
19:31:15 INFO  : Checking for BSP changes to sync application flags for project 'conv-new'...
19:31:20 INFO  : Disconnected from the channel tcfchan#3.
19:31:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:31:21 ERROR : port closed
19:31:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:31:21 ERROR : port closed
19:31:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:31:25 INFO  : 'jtag frequency' command is executed.
19:31:25 INFO  : Context for 'APU' is selected.
19:31:25 INFO  : System reset is completed.
19:31:28 INFO  : 'after 3000' command is executed.
19:31:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:31:35 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/conv-new/_ide/bitstream/convnew.bit"
19:31:35 INFO  : Context for 'APU' is selected.
19:31:35 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa'.
19:31:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:35 INFO  : Context for 'APU' is selected.
19:31:35 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/conv-new/_ide/psinit/ps7_init.tcl' is done.
19:31:36 INFO  : 'ps7_init' command is executed.
19:31:36 INFO  : 'ps7_post_config' command is executed.
19:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:36 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/conv-new/Debug/conv-new.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/conv-new/_ide/bitstream/convnew.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/conv-new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/conv-new/Debug/conv-new.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:36 INFO  : 'con' command is executed.
19:31:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:31:36 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\conv-new_system\_ide\scripts\debugger_conv-new-default.tcl'
19:33:26 INFO  : No changes in MSS file content so sources will not be generated.
19:33:47 INFO  : Result from executing command 'getProjects': 823EVE;convnew;displayloop;hls5640
19:33:47 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
19:34:10 INFO  : The hardware specification used by project 'display-loop' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:34:10 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display-loop\_ide\bitstream\design_2_wrapper.bit' stored in project is removed.
19:34:10 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display-loop\_ide\bitstream' in project 'display-loop'.
19:34:10 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display-loop\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:34:15 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display-loop\_ide\psinit' in project 'display-loop'.
19:34:44 INFO  : Checking for BSP changes to sync application flags for project 'display-loop'...
19:34:44 INFO  : Updating application flags with new BSP settings...
19:34:44 INFO  : Successfully updated application flags for project display-loop.
19:35:04 INFO  : Disconnected from the channel tcfchan#4.
19:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:35:05 ERROR : port closed
19:35:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:35:05 ERROR : port closed
19:35:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:35:08 INFO  : 'jtag frequency' command is executed.
19:35:08 INFO  : Context for 'APU' is selected.
19:35:09 INFO  : System reset is completed.
19:35:12 INFO  : 'after 3000' command is executed.
19:35:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:35:12 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/design_2_wrapper.bit": no such file or directory
19:35:12 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/design_2_wrapper.bit": no such file or directory
19:35:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:35:12 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/design_2_wrapper.bit": no such file or directory
19:35:27 INFO  : Result from executing command 'removePlatformRepo': 
19:35:54 INFO  : Result from executing command 'getProjects': 823EVE;convnew;displayloop;hls5640
19:35:54 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
19:35:55 INFO  : Checking for BSP changes to sync application flags for project 'display-loop'...
19:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:36:07 INFO  : 'jtag frequency' command is executed.
19:36:07 INFO  : Context for 'APU' is selected.
19:36:07 INFO  : System reset is completed.
19:36:10 INFO  : 'after 3000' command is executed.
19:36:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:36:10 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/design_2_wrapper.bit": no such file or directory
19:36:10 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/design_2_wrapper.bit": no such file or directory
19:36:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:36:10 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/design_2_wrapper.bit": no such file or directory
19:36:20 INFO  : The hardware specification used by project 'display-loop' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:36:20 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display-loop\_ide\bitstream' in project 'display-loop'.
19:36:26 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display-loop\_ide\psinit' in project 'display-loop'.
19:36:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:36:26 INFO  : 'fpga -state' command is executed.
19:36:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:36:34 INFO  : 'jtag frequency' command is executed.
19:36:34 INFO  : Context for 'APU' is selected.
19:36:34 INFO  : System reset is completed.
19:36:37 INFO  : 'after 3000' command is executed.
19:36:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:36:45 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit"
19:36:45 INFO  : Context for 'APU' is selected.
19:36:45 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa'.
19:36:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:45 INFO  : Context for 'APU' is selected.
19:36:45 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl' is done.
19:36:45 INFO  : 'ps7_init' command is executed.
19:36:45 INFO  : 'ps7_post_config' command is executed.
19:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:46 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:46 INFO  : 'con' command is executed.
19:36:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:46 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display-loop_system\_ide\scripts\systemdebugger_display-loop_system_standalone.tcl'
19:42:19 INFO  : Checking for BSP changes to sync application flags for project 'display-loop'...
19:42:42 INFO  : Checking for BSP changes to sync application flags for project 'display-loop'...
19:42:46 INFO  : Disconnected from the channel tcfchan#7.
19:42:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:42:46 INFO  : 'jtag frequency' command is executed.
19:42:46 INFO  : Context for 'APU' is selected.
19:42:46 INFO  : System reset is completed.
19:42:49 INFO  : 'after 3000' command is executed.
19:42:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:42:56 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit"
19:42:57 INFO  : Context for 'APU' is selected.
19:42:57 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa'.
19:42:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:57 INFO  : Context for 'APU' is selected.
19:42:57 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl' is done.
19:42:57 INFO  : 'ps7_init' command is executed.
19:42:57 INFO  : 'ps7_post_config' command is executed.
19:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:57 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:57 INFO  : 'con' command is executed.
19:42:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:57 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display-loop_system\_ide\scripts\systemdebugger_display-loop_system_standalone.tcl'
19:46:58 INFO  : Disconnected from the channel tcfchan#11.
19:46:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:46:58 INFO  : 'jtag frequency' command is executed.
19:46:58 INFO  : Context for 'APU' is selected.
19:46:58 INFO  : System reset is completed.
19:47:01 INFO  : 'after 3000' command is executed.
19:47:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:47:09 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit"
19:47:09 INFO  : Context for 'APU' is selected.
19:47:09 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa'.
19:47:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:09 INFO  : Context for 'APU' is selected.
19:47:09 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl' is done.
19:47:09 INFO  : 'ps7_init' command is executed.
19:47:09 INFO  : 'ps7_post_config' command is executed.
19:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:09 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:09 INFO  : 'con' command is executed.
19:47:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:47:09 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display-loop_system\_ide\scripts\systemdebugger_display-loop_system_standalone.tcl'
19:49:45 INFO  : Checking for BSP changes to sync application flags for project 'display-loop'...
19:49:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:49:51 INFO  : 'fpga -state' command is executed.
19:49:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:49:51 INFO  : 'jtag frequency' command is executed.
19:49:51 INFO  : Context for 'APU' is selected.
19:49:51 INFO  : System reset is completed.
19:49:54 INFO  : 'after 3000' command is executed.
19:49:54 INFO  : Context for 'APU' is selected.
19:49:54 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa'.
19:49:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:54 INFO  : Context for 'APU' is selected.
19:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:49:55 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/sw/convnew/boot/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:55 INFO  : 'set bp_49_55_fsbl_bp [bpadd -addr &FsblHandoffJtagExit]' command is executed.
19:49:56 INFO  : 'con -block -timeout 60' command is executed.
19:49:56 INFO  : 'bpremove $bp_49_55_fsbl_bp' command is executed.
19:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:49:56 ERROR : Code 16 Time 1694778596352 Format {Invalid context}
19:49:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
dow H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/sw/convnew/boot/fsbl.elf
set bp_49_55_fsbl_bp [bpadd -addr &FsblHandoffJtagExit]
con -block -timeout 60
bpremove $bp_49_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf
----------------End of Script----------------

19:49:56 ERROR : Code 16 Time 1694778596352 Format {Invalid context}
19:49:56 INFO  : 'fpga -state' command is executed.
19:49:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:49:58 INFO  : 'jtag frequency' command is executed.
19:49:58 INFO  : Context for 'APU' is selected.
19:49:58 INFO  : System reset is completed.
19:50:01 INFO  : 'after 3000' command is executed.
19:50:01 INFO  : Context for 'APU' is selected.
19:50:01 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa'.
19:50:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:01 INFO  : Context for 'APU' is selected.
19:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:50:01 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/sw/convnew/boot/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:01 INFO  : 'set bp_50_1_fsbl_bp [bpadd -addr &FsblHandoffJtagExit]' command is executed.
19:50:02 INFO  : 'con -block -timeout 60' command is executed.
19:50:02 INFO  : 'bpremove $bp_50_1_fsbl_bp' command is executed.
19:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:02 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
19:50:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
dow H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/sw/convnew/boot/fsbl.elf
set bp_50_1_fsbl_bp [bpadd -addr &FsblHandoffJtagExit]
con -block -timeout 60
bpremove $bp_50_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf
----------------End of Script----------------

19:50:02 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
19:50:07 INFO  : Disconnected from the channel tcfchan#12.
19:50:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:50:07 INFO  : 'jtag frequency' command is executed.
19:50:08 INFO  : Context for 'APU' is selected.
19:50:08 INFO  : System reset is completed.
19:50:11 INFO  : 'after 3000' command is executed.
19:50:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:50:18 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit"
19:50:18 INFO  : Context for 'APU' is selected.
19:50:18 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa'.
19:50:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:18 INFO  : Context for 'APU' is selected.
19:50:18 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl' is done.
19:50:18 INFO  : 'ps7_init' command is executed.
19:50:18 INFO  : 'ps7_post_config' command is executed.
19:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:19 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:19 INFO  : 'con' command is executed.
19:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:50:19 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display-loop_system\_ide\scripts\systemdebugger_display-loop_system_standalone.tcl'
19:56:11 INFO  : Checking for BSP changes to sync application flags for project 'display-loop'...
19:56:13 INFO  : Disconnected from the channel tcfchan#13.
19:56:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:56:13 INFO  : 'jtag frequency' command is executed.
19:56:13 INFO  : Context for 'APU' is selected.
19:56:13 INFO  : System reset is completed.
19:56:16 INFO  : 'after 3000' command is executed.
19:56:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:56:24 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit"
19:56:24 INFO  : Context for 'APU' is selected.
19:56:24 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa'.
19:56:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:24 INFO  : Context for 'APU' is selected.
19:56:24 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl' is done.
19:56:24 INFO  : 'ps7_init' command is executed.
19:56:24 INFO  : 'ps7_post_config' command is executed.
19:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:25 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:25 INFO  : 'con' command is executed.
19:56:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:56:25 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display-loop_system\_ide\scripts\systemdebugger_display-loop_system_standalone.tcl'
19:59:42 INFO  : Checking for BSP changes to sync application flags for project 'display-loop'...
19:59:44 INFO  : Disconnected from the channel tcfchan#14.
19:59:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
19:59:44 INFO  : 'jtag frequency' command is executed.
19:59:44 INFO  : Context for 'APU' is selected.
19:59:44 INFO  : System reset is completed.
19:59:47 INFO  : 'after 3000' command is executed.
19:59:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
19:59:55 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit"
19:59:55 INFO  : Context for 'APU' is selected.
19:59:55 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa'.
19:59:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:55 INFO  : Context for 'APU' is selected.
19:59:55 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl' is done.
19:59:55 INFO  : 'ps7_init' command is executed.
19:59:55 INFO  : 'ps7_post_config' command is executed.
19:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:55 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:56 INFO  : 'con' command is executed.
19:59:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:59:56 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display-loop_system\_ide\scripts\systemdebugger_display-loop_system_standalone.tcl'
20:01:53 INFO  : Checking for BSP changes to sync application flags for project 'display-loop'...
20:01:58 INFO  : Disconnected from the channel tcfchan#15.
20:01:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:01:58 INFO  : 'jtag frequency' command is executed.
20:01:58 INFO  : Context for 'APU' is selected.
20:01:59 INFO  : System reset is completed.
20:02:02 INFO  : 'after 3000' command is executed.
20:02:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:02:09 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit"
20:02:09 INFO  : Context for 'APU' is selected.
20:02:09 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa'.
20:02:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:09 INFO  : Context for 'APU' is selected.
20:02:09 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl' is done.
20:02:09 INFO  : 'ps7_init' command is executed.
20:02:09 INFO  : 'ps7_post_config' command is executed.
20:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:10 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:10 INFO  : 'con' command is executed.
20:02:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:02:10 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display-loop_system\_ide\scripts\systemdebugger_display-loop_system_standalone.tcl'
20:09:48 INFO  : Checking for BSP changes to sync application flags for project 'display-loop'...
20:09:51 INFO  : Disconnected from the channel tcfchan#16.
20:09:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:09:52 INFO  : 'jtag frequency' command is executed.
20:09:52 INFO  : Context for 'APU' is selected.
20:09:52 INFO  : System reset is completed.
20:09:55 INFO  : 'after 3000' command is executed.
20:09:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:10:02 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit"
20:10:02 INFO  : Context for 'APU' is selected.
20:10:02 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa'.
20:10:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:02 INFO  : Context for 'APU' is selected.
20:10:02 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl' is done.
20:10:02 INFO  : 'ps7_init' command is executed.
20:10:02 INFO  : 'ps7_post_config' command is executed.
20:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:03 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:03 INFO  : 'con' command is executed.
20:10:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:10:03 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display-loop_system\_ide\scripts\systemdebugger_display-loop_system_standalone.tcl'
20:15:30 INFO  : Checking for BSP changes to sync application flags for project 'display-loop'...
20:15:31 INFO  : Disconnected from the channel tcfchan#17.
20:15:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:15:32 INFO  : 'jtag frequency' command is executed.
20:15:32 INFO  : Context for 'APU' is selected.
20:15:32 INFO  : System reset is completed.
20:15:35 INFO  : 'after 3000' command is executed.
20:15:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:15:42 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit"
20:15:42 INFO  : Context for 'APU' is selected.
20:15:42 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa'.
20:15:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:42 INFO  : Context for 'APU' is selected.
20:15:42 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl' is done.
20:15:42 INFO  : 'ps7_init' command is executed.
20:15:42 INFO  : 'ps7_post_config' command is executed.
20:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:43 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/bitstream/convnew.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/hw/convnew.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display-loop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display-loop/Debug/display-loop.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:43 INFO  : 'con' command is executed.
20:15:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:15:43 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display-loop_system\_ide\scripts\systemdebugger_display-loop_system_standalone.tcl'
22:22:21 INFO  : Result from executing command 'getProjects': 823EVE;ALL;convnew;displayloop;hls5640
22:22:21 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
22:24:09 INFO  : Result from executing command 'getProjects': 823EVE;ALL;convnew;displayloop;hls5640
22:24:09 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
22:25:38 INFO  : Result from executing command 'getProjects': 823EVE;ALL;convnew;displayloop;hls5640
22:25:38 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
22:26:38 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
22:26:38 INFO  : Updating application flags with new BSP settings...
22:26:38 INFO  : Successfully updated application flags for project all-test.
22:28:47 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
22:29:04 INFO  : Disconnected from the channel tcfchan#18.
22:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:29:05 INFO  : 'jtag frequency' command is executed.
22:29:05 INFO  : Context for 'APU' is selected.
22:29:05 INFO  : System reset is completed.
22:29:08 INFO  : 'after 3000' command is executed.
22:29:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:29:16 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit"
22:29:16 INFO  : Context for 'APU' is selected.
22:29:16 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/hw/ALL.xsa'.
22:29:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:16 INFO  : Context for 'APU' is selected.
22:29:16 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
22:29:16 INFO  : 'ps7_init' command is executed.
22:29:16 INFO  : 'ps7_post_config' command is executed.
22:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:17 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/hw/ALL.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:17 INFO  : 'con' command is executed.
22:29:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:29:17 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\debugger_all-test-default.tcl'
22:30:17 INFO  : Disconnected from the channel tcfchan#22.
22:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
22:30:19 INFO  : 'jtag frequency' command is executed.
22:30:19 INFO  : Context for 'APU' is selected.
22:30:19 INFO  : System reset is completed.
22:30:22 INFO  : 'after 3000' command is executed.
22:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
22:30:29 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit"
22:30:29 INFO  : Context for 'APU' is selected.
22:30:29 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/hw/ALL.xsa'.
22:30:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:29 INFO  : Context for 'APU' is selected.
22:30:29 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
22:30:29 INFO  : 'ps7_init' command is executed.
22:30:29 INFO  : 'ps7_post_config' command is executed.
22:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:30 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/hw/ALL.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:30 INFO  : 'con' command is executed.
22:30:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:30:30 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\debugger_all-test-default.tcl'
23:09:24 INFO  : Hardware specification for platform project 'ALL' is updated.
23:09:31 INFO  : Result from executing command 'getProjects': 823EVE;ALL;convnew;displayloop;hls5640
23:09:31 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
23:11:08 INFO  : Result from executing command 'getProjects': 823EVE;ALL;convnew;displayloop;hls5640
23:11:08 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
23:11:15 INFO  : Result from executing command 'removePlatformRepo': 
23:11:37 INFO  : Result from executing command 'getProjects': 823EVE;ALL;convnew;displayloop;hls5640
23:11:37 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
23:12:26 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
23:12:33 INFO  : The hardware specification used by project 'all-test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:12:33 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\bitstream\ALL.bit' stored in project is removed.
23:12:33 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\bitstream' in project 'all-test'.
23:12:33 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:12:39 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\psinit' in project 'all-test'.
23:12:53 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
23:12:57 INFO  : Disconnected from the channel tcfchan#23.
23:12:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:13:08 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:13:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
23:13:12 INFO  : 'jtag frequency' command is executed.
23:13:12 INFO  : Context for 'APU' is selected.
23:13:12 INFO  : System reset is completed.
23:13:15 INFO  : 'after 3000' command is executed.
23:13:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
23:13:23 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit"
23:13:23 INFO  : Context for 'APU' is selected.
23:13:23 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/hw/ALL.xsa'.
23:13:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:23 INFO  : Context for 'APU' is selected.
23:13:23 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
23:13:24 INFO  : 'ps7_init' command is executed.
23:13:24 INFO  : 'ps7_post_config' command is executed.
23:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:24 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/hw/ALL.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:24 INFO  : 'con' command is executed.
23:13:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:13:24 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\debugger_all-test-default.tcl'
23:14:14 INFO  : Disconnected from the channel tcfchan#29.
13:36:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
13:36:53 INFO  : XSCT server has started successfully.
13:36:53 INFO  : plnx-install-location is set to ''
13:36:53 INFO  : Successfully done setting XSCT server connection channel  
13:36:53 INFO  : Successfully done setting workspace for the tool. 
13:36:54 INFO  : Registering command handlers for Vitis TCF services
13:36:54 INFO  : Platform repository initialization has completed.
13:36:58 INFO  : Successfully done query RDI_DATADIR 
13:46:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
13:46:16 INFO  : 'jtag frequency' command is executed.
13:46:16 INFO  : Context for 'APU' is selected.
13:46:16 INFO  : System reset is completed.
13:46:19 INFO  : 'after 3000' command is executed.
13:46:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
13:46:26 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit"
13:46:26 INFO  : Context for 'APU' is selected.
13:46:27 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/hw/ALL.xsa'.
13:46:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:27 INFO  : Context for 'APU' is selected.
13:46:27 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
13:46:27 INFO  : 'ps7_init' command is executed.
13:46:27 INFO  : 'ps7_post_config' command is executed.
13:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:27 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/hw/ALL.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:28 INFO  : 'con' command is executed.
13:46:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:46:28 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\debugger_all-test-default.tcl'
14:29:47 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;convnew;displayloop;hls5640
14:29:47 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
14:31:39 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;convnew;displayloop;hls5640
14:31:39 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
14:32:04 INFO  : The hardware specification used by project 'all-test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:32:10 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\bitstream\ALL.bit' stored in project is removed.
14:32:10 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\bitstream' in project 'all-test'.
14:32:10 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:32:15 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\psinit' in project 'all-test'.
14:32:48 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
14:32:48 INFO  : Updating application flags with new BSP settings...
14:32:48 INFO  : Successfully updated application flags for project all-test.
14:33:17 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;convnew;displayloop;hls5640
14:33:17 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
14:33:22 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
14:33:22 INFO  : Updating application flags with new BSP settings...
14:33:22 INFO  : Successfully updated application flags for project all-test.
14:33:31 INFO  : Disconnected from the channel tcfchan#1.
14:33:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
14:33:33 INFO  : 'jtag frequency' command is executed.
14:33:33 INFO  : Context for 'APU' is selected.
14:33:33 INFO  : System reset is completed.
14:33:36 INFO  : 'after 3000' command is executed.
14:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
14:33:36 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
14:33:36 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
14:33:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:33:36 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
14:33:48 INFO  : Result from executing command 'removePlatformRepo': 
14:34:08 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;convnew;displayloop;hls5640
14:34:08 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
14:34:08 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
14:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
14:34:16 INFO  : 'jtag frequency' command is executed.
14:34:16 INFO  : Context for 'APU' is selected.
14:34:16 INFO  : System reset is completed.
14:34:19 INFO  : 'after 3000' command is executed.
14:34:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
14:34:19 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
14:34:19 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
14:34:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:34:19 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
14:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
14:34:56 INFO  : 'jtag frequency' command is executed.
14:34:56 INFO  : Context for 'APU' is selected.
14:34:56 INFO  : System reset is completed.
14:34:59 INFO  : 'after 3000' command is executed.
14:34:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
14:35:07 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/allv1.bit"
14:35:07 INFO  : Context for 'APU' is selected.
14:35:07 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/hw/allv1.xsa'.
14:35:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:07 INFO  : Context for 'APU' is selected.
14:35:07 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
14:35:07 INFO  : 'ps7_init' command is executed.
14:35:07 INFO  : 'ps7_post_config' command is executed.
14:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:08 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/allv1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/hw/allv1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:08 INFO  : 'con' command is executed.
14:35:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:35:08 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
14:35:39 INFO  : Disconnected from the channel tcfchan#4.
14:35:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
14:35:40 INFO  : 'jtag frequency' command is executed.
14:35:40 INFO  : Context for 'APU' is selected.
14:35:40 INFO  : System reset is completed.
14:35:43 INFO  : 'after 3000' command is executed.
14:35:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
14:35:50 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/allv1.bit"
14:35:50 INFO  : Context for 'APU' is selected.
14:35:50 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/hw/allv1.xsa'.
14:35:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:50 INFO  : Context for 'APU' is selected.
14:35:50 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
14:35:51 INFO  : 'ps7_init' command is executed.
14:35:51 INFO  : 'ps7_post_config' command is executed.
14:35:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:51 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/allv1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/hw/allv1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:51 INFO  : 'con' command is executed.
14:35:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:35:51 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
15:47:41 INFO  : Hardware specification for platform project 'allv1' is updated.
15:47:51 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;convnew;displayloop;hls5640
15:47:51 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
15:48:07 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
15:48:13 INFO  : The hardware specification used by project 'all-test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:48:13 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\bitstream\allv1.bit' stored in project is removed.
15:48:13 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\bitstream' in project 'all-test'.
15:48:13 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:48:18 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\psinit' in project 'all-test'.
15:48:24 INFO  : Disconnected from the channel tcfchan#7.
15:48:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:48:25 INFO  : 'jtag frequency' command is executed.
15:48:25 INFO  : Context for 'APU' is selected.
15:48:25 INFO  : System reset is completed.
15:48:28 INFO  : 'after 3000' command is executed.
15:48:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:48:36 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/allv2.bit"
15:48:36 INFO  : Context for 'APU' is selected.
15:48:36 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/hw/allv2.xsa'.
15:48:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:36 INFO  : Context for 'APU' is selected.
15:48:36 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
15:48:36 INFO  : 'ps7_init' command is executed.
15:48:36 INFO  : 'ps7_post_config' command is executed.
15:48:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:37 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/allv2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/hw/allv2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:37 INFO  : 'con' command is executed.
15:48:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:37 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
15:54:09 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
15:54:14 INFO  : Disconnected from the channel tcfchan#10.
15:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:54:15 INFO  : 'jtag frequency' command is executed.
15:54:15 INFO  : Context for 'APU' is selected.
15:54:15 INFO  : System reset is completed.
15:54:18 INFO  : 'after 3000' command is executed.
15:54:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:54:19 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
15:54:19 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
15:54:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:54:19 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
15:54:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:54:22 INFO  : 'jtag frequency' command is executed.
15:54:22 INFO  : Context for 'APU' is selected.
15:54:23 INFO  : System reset is completed.
15:54:26 INFO  : 'after 3000' command is executed.
15:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:54:33 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/allv2.bit"
15:54:33 INFO  : Context for 'APU' is selected.
15:54:33 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/hw/allv2.xsa'.
15:54:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:33 INFO  : Context for 'APU' is selected.
15:54:33 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
15:54:33 INFO  : 'ps7_init' command is executed.
15:54:33 INFO  : 'ps7_post_config' command is executed.
15:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:34 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/allv2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/hw/allv2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:34 INFO  : 'con' command is executed.
15:54:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:54:34 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
15:54:59 INFO  : Disconnected from the channel tcfchan#11.
15:54:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:59 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:54:59 INFO  : 'jtag frequency' command is executed.
15:54:59 INFO  : Context for 'APU' is selected.
15:54:59 INFO  : System reset is completed.
15:55:02 INFO  : 'after 3000' command is executed.
15:55:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:55:10 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/allv2.bit"
15:55:10 INFO  : Context for 'APU' is selected.
15:55:10 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/hw/allv2.xsa'.
15:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:10 INFO  : Context for 'APU' is selected.
15:55:10 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
15:55:10 INFO  : 'ps7_init' command is executed.
15:55:10 INFO  : 'ps7_post_config' command is executed.
15:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:11 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/allv2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/hw/allv2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:11 INFO  : 'con' command is executed.
15:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:11 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:06:04 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:07:06 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:07:12 INFO  : Disconnected from the channel tcfchan#12.
16:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:07:12 INFO  : 'jtag frequency' command is executed.
16:07:12 INFO  : Context for 'APU' is selected.
16:07:12 INFO  : System reset is completed.
16:07:15 INFO  : 'after 3000' command is executed.
16:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:07:23 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/allv2.bit"
16:07:23 INFO  : Context for 'APU' is selected.
16:07:23 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/hw/allv2.xsa'.
16:07:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:23 INFO  : Context for 'APU' is selected.
16:07:23 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:07:23 INFO  : 'ps7_init' command is executed.
16:07:24 INFO  : 'ps7_post_config' command is executed.
16:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:24 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/allv2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/hw/allv2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:24 INFO  : 'con' command is executed.
16:07:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:07:24 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:35:31 INFO  : Hardware specification for platform project 'hls5640' is updated.
16:37:22 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;convnew;displayloop;hls5640
16:37:22 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
16:37:38 INFO  : Checking for BSP changes to sync application flags for project 'display'...
16:37:42 INFO  : Updating application flags with new BSP settings...
16:37:42 INFO  : Successfully updated application flags for project display.
16:37:45 INFO  : The hardware specification used by project 'display' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:37:45 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream\5640hlsv1.bit' stored in project is removed.
16:37:45 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream' in project 'display'.
16:37:45 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:37:50 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit' in project 'display'.
16:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:38:00 INFO  : 'jtag frequency' command is executed.
16:38:00 INFO  : Context for 'APU' is selected.
16:38:00 INFO  : System reset is completed.
16:38:03 INFO  : 'after 3000' command is executed.
16:38:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:38:10 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_1_wrapper.bit"
16:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:10 INFO  : Context for 'APU' is selected.
16:38:11 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/design_1_wrapper.xsa'.
16:38:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:11 INFO  : Context for 'APU' is selected.
16:38:11 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
16:38:11 INFO  : 'ps7_init' command is executed.
16:38:11 INFO  : 'ps7_post_config' command is executed.
16:38:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:11 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:38:11 INFO  : 'jtag frequency' command is executed.
16:38:11 INFO  : Context for 'APU' is selected.
16:38:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:12 INFO  : System reset is completed.
16:38:12 ERROR : Already running
16:38:15 INFO  : 'after 3000' command is executed.
16:38:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:38:22 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_1_wrapper.bit"
16:38:22 INFO  : Context for 'APU' is selected.
16:38:22 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/design_1_wrapper.xsa'.
16:38:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:22 INFO  : Context for 'APU' is selected.
16:38:22 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
16:38:22 INFO  : 'ps7_init' command is executed.
16:38:22 INFO  : 'ps7_post_config' command is executed.
16:38:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:23 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:23 INFO  : 'con' command is executed.
16:38:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:38:23 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
16:42:24 INFO  : Result from executing command 'removePlatformRepo': 
16:42:43 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;convnew;displayloop;hls5640
16:42:43 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm
16:42:43 INFO  : Checking for BSP changes to sync application flags for project 'display'...
16:43:56 INFO  : Checking for BSP changes to sync application flags for project 'display'...
16:43:58 INFO  : Disconnected from the channel tcfchan#13.
16:43:59 WARN  : channel "tcfchan#13" closed
16:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:44:01 INFO  : 'jtag frequency' command is executed.
16:44:01 INFO  : Context for 'APU' is selected.
16:44:01 INFO  : System reset is completed.
16:44:04 INFO  : 'after 3000' command is executed.
16:44:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:44:11 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_1_wrapper.bit"
16:44:11 INFO  : Context for 'APU' is selected.
16:44:11 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/design_1_wrapper.xsa'.
16:44:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:11 INFO  : Context for 'APU' is selected.
16:44:11 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
16:44:11 INFO  : 'ps7_init' command is executed.
16:44:11 INFO  : 'ps7_post_config' command is executed.
16:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:12 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:12 INFO  : 'con' command is executed.
16:44:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:12 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
16:44:48 INFO  : Disconnected from the channel tcfchan#19.
19:24:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
19:24:53 INFO  : XSCT server has started successfully.
19:24:53 INFO  : plnx-install-location is set to ''
19:24:53 INFO  : Successfully done setting XSCT server connection channel  
19:24:53 INFO  : Successfully done setting workspace for the tool. 
19:24:55 INFO  : Platform repository initialization has completed.
19:24:55 INFO  : Registering command handlers for Vitis TCF services
19:24:57 INFO  : Successfully done query RDI_DATADIR 
20:39:58 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;convnew;displayloop;hls5640;preprocessplat
20:39:58 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
20:41:48 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;convnew;displayloop;hls5640;preprocessplat
20:41:48 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm;preprocessplat|H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/preprocessplat.xpfm
20:42:42 INFO  : The hardware specification used by project 'display' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:42:47 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
20:42:47 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream' in project 'display'.
20:42:47 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:42:52 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit' in project 'display'.
20:43:36 INFO  : Checking for BSP changes to sync application flags for project 'display'...
20:43:36 INFO  : Updating application flags with new BSP settings...
20:43:36 INFO  : Successfully updated application flags for project display.
20:43:52 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
20:43:58 INFO  : 'jtag frequency' command is executed.
20:43:58 INFO  : Context for 'APU' is selected.
20:43:58 INFO  : System reset is completed.
20:44:01 INFO  : 'after 3000' command is executed.
20:44:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
20:44:09 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/perporcess.bit"
20:44:09 INFO  : Context for 'APU' is selected.
20:44:09 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/perporcess.xsa'.
20:44:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:09 INFO  : Context for 'APU' is selected.
20:44:09 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
20:44:10 INFO  : 'ps7_init' command is executed.
20:44:10 INFO  : 'ps7_post_config' command is executed.
20:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:10 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/perporcess.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/perporcess.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:10 INFO  : 'con' command is executed.
20:44:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:44:10 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
03:56:06 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;broadtest;convnew;displayloop;hls5640;preprocessplat
03:56:06 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm;preprocessplat|H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/preprocessplat.xpfm
03:57:36 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;broadtest;convnew;displayloop;hls5640;preprocessplat
03:57:36 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;broadtest|H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/broadtest.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
03:58:04 INFO  : The hardware specification used by project 'display' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
03:58:10 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream\perporcess.bit' stored in project is removed.
03:58:10 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream' in project 'display'.
03:58:10 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit\ps7_init.tcl' stored in project is removed.
03:58:15 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit' in project 'display'.
03:58:19 INFO  : Checking for BSP changes to sync application flags for project 'display'...
03:58:19 INFO  : Updating application flags with new BSP settings...
03:58:19 INFO  : Successfully updated application flags for project display.
03:59:55 INFO  : Checking for BSP changes to sync application flags for project 'display'...
03:59:57 INFO  : Disconnected from the channel tcfchan#2.
03:59:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:00:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

04:00:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
04:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:00:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
04:00:10 INFO  : 'jtag frequency' command is executed.
04:00:10 INFO  : Context for 'APU' is selected.
04:00:10 INFO  : System reset is completed.
04:00:13 INFO  : 'after 3000' command is executed.
04:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
04:00:21 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/camerasignal.bit"
04:00:21 INFO  : Context for 'APU' is selected.
04:00:21 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/hw/camerasignal.xsa'.
04:00:21 INFO  : 'configparams force-mem-access 1' command is executed.
04:00:21 INFO  : Context for 'APU' is selected.
04:00:21 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
04:00:22 INFO  : 'ps7_init' command is executed.
04:00:22 INFO  : 'ps7_post_config' command is executed.
04:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:00:22 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:00:22 INFO  : 'configparams force-mem-access 0' command is executed.
04:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/camerasignal.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/hw/camerasignal.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

04:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:00:22 INFO  : 'con' command is executed.
04:00:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:00:22 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
04:03:10 INFO  : Checking for BSP changes to sync application flags for project 'display'...
04:03:39 INFO  : Checking for BSP changes to sync application flags for project 'display'...
04:03:43 INFO  : Disconnected from the channel tcfchan#4.
04:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:03:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
04:03:43 INFO  : 'jtag frequency' command is executed.
04:03:43 INFO  : Context for 'APU' is selected.
04:03:43 INFO  : System reset is completed.
04:03:46 INFO  : 'after 3000' command is executed.
04:03:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
04:03:54 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/camerasignal.bit"
04:03:54 INFO  : Context for 'APU' is selected.
04:03:54 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/hw/camerasignal.xsa'.
04:03:54 INFO  : 'configparams force-mem-access 1' command is executed.
04:03:54 INFO  : Context for 'APU' is selected.
04:03:54 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
04:03:54 INFO  : 'ps7_init' command is executed.
04:03:54 INFO  : 'ps7_post_config' command is executed.
04:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:03:54 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:03:54 INFO  : 'configparams force-mem-access 0' command is executed.
04:03:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/camerasignal.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/hw/camerasignal.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

04:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:03:55 INFO  : 'con' command is executed.
04:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:03:55 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
04:04:11 INFO  : Checking for BSP changes to sync application flags for project 'display'...
04:04:15 INFO  : Disconnected from the channel tcfchan#5.
04:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:04:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
04:04:15 INFO  : 'jtag frequency' command is executed.
04:04:15 INFO  : Context for 'APU' is selected.
04:04:15 INFO  : System reset is completed.
04:04:18 INFO  : 'after 3000' command is executed.
04:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
04:04:26 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/camerasignal.bit"
04:04:26 INFO  : Context for 'APU' is selected.
04:04:26 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/hw/camerasignal.xsa'.
04:04:26 INFO  : 'configparams force-mem-access 1' command is executed.
04:04:26 INFO  : Context for 'APU' is selected.
04:04:26 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
04:04:26 INFO  : 'ps7_init' command is executed.
04:04:26 INFO  : 'ps7_post_config' command is executed.
04:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:04:26 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:04:27 INFO  : 'configparams force-mem-access 0' command is executed.
04:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/camerasignal.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/hw/camerasignal.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

04:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:04:27 INFO  : 'con' command is executed.
04:04:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:04:27 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
04:05:15 INFO  : Checking for BSP changes to sync application flags for project 'display'...
04:05:17 INFO  : Disconnected from the channel tcfchan#6.
04:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:05:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
04:05:17 INFO  : 'jtag frequency' command is executed.
04:05:17 INFO  : Context for 'APU' is selected.
04:05:18 INFO  : System reset is completed.
04:05:21 INFO  : 'after 3000' command is executed.
04:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
04:05:28 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/camerasignal.bit"
04:05:28 INFO  : Context for 'APU' is selected.
04:05:28 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/hw/camerasignal.xsa'.
04:05:28 INFO  : 'configparams force-mem-access 1' command is executed.
04:05:28 INFO  : Context for 'APU' is selected.
04:05:28 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
04:05:28 INFO  : 'ps7_init' command is executed.
04:05:28 INFO  : 'ps7_post_config' command is executed.
04:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:05:29 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:05:29 INFO  : 'configparams force-mem-access 0' command is executed.
04:05:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/camerasignal.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/hw/camerasignal.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

04:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:05:29 INFO  : 'con' command is executed.
04:05:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:05:29 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
04:53:11 INFO  : Hardware specification for platform project 'preprocessplat' is updated.
04:55:07 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;broadtest;convnew;displayloop;hls5640;preprocessplat
04:55:07 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;broadtest|H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/broadtest.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm;preprocessplat|H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/preprocessplat.xpfm
04:55:34 INFO  : The hardware specification used by project 'display' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
04:55:41 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream\camerasignal.bit' stored in project is removed.
04:55:41 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream' in project 'display'.
04:55:41 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit\ps7_init.tcl' stored in project is removed.
04:55:46 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit' in project 'display'.
04:56:10 INFO  : Checking for BSP changes to sync application flags for project 'display'...
04:56:10 INFO  : Updating application flags with new BSP settings...
04:56:10 INFO  : Successfully updated application flags for project display.
04:57:21 INFO  : Disconnected from the channel tcfchan#7.
04:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:57:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
04:57:21 INFO  : 'jtag frequency' command is executed.
04:57:21 INFO  : Context for 'APU' is selected.
04:57:22 INFO  : System reset is completed.
04:57:25 INFO  : 'after 3000' command is executed.
04:57:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
04:57:32 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit"
04:57:32 INFO  : Context for 'APU' is selected.
04:57:33 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
04:57:33 INFO  : 'configparams force-mem-access 1' command is executed.
04:57:33 INFO  : Context for 'APU' is selected.
04:57:33 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
04:57:33 INFO  : 'ps7_init' command is executed.
04:57:33 INFO  : 'ps7_post_config' command is executed.
04:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:57:33 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:57:33 INFO  : 'configparams force-mem-access 0' command is executed.
04:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

04:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:57:33 INFO  : 'con' command is executed.
04:57:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:57:33 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
04:59:38 INFO  : Checking for BSP changes to sync application flags for project 'display'...
04:59:45 INFO  : Disconnected from the channel tcfchan#9.
04:59:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:59:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
04:59:45 INFO  : 'jtag frequency' command is executed.
04:59:45 INFO  : Context for 'APU' is selected.
04:59:46 INFO  : System reset is completed.
04:59:49 INFO  : 'after 3000' command is executed.
04:59:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
04:59:56 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit"
04:59:56 INFO  : Context for 'APU' is selected.
04:59:56 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
04:59:56 INFO  : 'configparams force-mem-access 1' command is executed.
04:59:56 INFO  : Context for 'APU' is selected.
04:59:56 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
04:59:57 INFO  : 'ps7_init' command is executed.
04:59:57 INFO  : 'ps7_post_config' command is executed.
04:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:59:57 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:59:57 INFO  : 'configparams force-mem-access 0' command is executed.
04:59:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

04:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:59:57 INFO  : 'con' command is executed.
04:59:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:59:57 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
05:57:37 INFO  : Disconnected from the channel tcfchan#10.
15:15:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
15:15:26 INFO  : XSCT server has started successfully.
15:15:26 INFO  : plnx-install-location is set to ''
15:15:26 INFO  : Successfully done setting XSCT server connection channel  
15:15:26 INFO  : Successfully done setting workspace for the tool. 
15:15:26 INFO  : Registering command handlers for Vitis TCF services
15:15:26 INFO  : Platform repository initialization has completed.
15:15:28 INFO  : Successfully done query RDI_DATADIR 
15:17:08 INFO  : Hardware specification for platform project 'preprocessplat' is updated.
15:20:23 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;broadtest;convnew;displayloop;hls5640;rollback
15:20:23 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;broadtest|H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/broadtest.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm
15:21:29 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;broadtest;convnew;displayloop;hls5640;rollback
15:21:29 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;broadtest|H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/broadtest.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm;rollback|H:/VITIS-WORKSPACE/accel_test_system/rollback/export/rollback/rollback.xpfm
15:21:45 INFO  : The hardware specification used by project 'display' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:21:51 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream\preprocesstest.bit' stored in project is removed.
15:21:51 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream' in project 'display'.
15:21:51 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:21:55 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit' in project 'display'.
15:22:25 INFO  : Checking for BSP changes to sync application flags for project 'display'...
15:22:25 INFO  : Updating application flags with new BSP settings...
15:22:25 INFO  : Successfully updated application flags for project display.
15:22:44 INFO  : Checking for BSP changes to sync application flags for project 'display'...
15:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:23:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:23:25 INFO  : 'jtag frequency' command is executed.
15:23:25 INFO  : Context for 'APU' is selected.
15:23:25 INFO  : System reset is completed.
15:23:28 INFO  : 'after 3000' command is executed.
15:23:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:23:36 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/rollback.bit"
15:23:36 INFO  : Context for 'APU' is selected.
15:23:36 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/rollback/export/rollback/hw/rollback.xsa'.
15:23:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:36 INFO  : Context for 'APU' is selected.
15:23:36 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
15:23:36 INFO  : 'ps7_init' command is executed.
15:23:36 INFO  : 'ps7_post_config' command is executed.
15:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:37 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/rollback.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/rollback/export/rollback/hw/rollback.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:37 INFO  : 'con' command is executed.
15:23:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:37 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
15:26:17 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;broadtest;convnew;displayloop;hls5640;preprocessplat;rollback
15:26:17 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;broadtest|H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/broadtest.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm;rollback|H:/VITIS-WORKSPACE/accel_test_system/rollback/export/rollback/rollback.xpfm
15:27:54 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;broadtest;convnew;displayloop;hls5640;preprocessplat;rollback
15:27:54 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;broadtest|H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/broadtest.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm;preprocessplat|H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/preprocessplat.xpfm;rollback|H:/VITIS-WORKSPACE/accel_test_system/rollback/export/rollback/rollback.xpfm
15:28:20 INFO  : The hardware specification used by project 'display' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:28:25 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream\rollback.bit' stored in project is removed.
15:28:25 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\bitstream' in project 'display'.
15:28:25 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:28:30 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\display\_ide\psinit' in project 'display'.
15:28:36 INFO  : Checking for BSP changes to sync application flags for project 'display'...
15:28:36 INFO  : Updating application flags with new BSP settings...
15:28:37 INFO  : Successfully updated application flags for project display.
15:28:41 INFO  : Disconnected from the channel tcfchan#2.
15:28:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:28:42 INFO  : 'jtag frequency' command is executed.
15:28:42 INFO  : Context for 'APU' is selected.
15:28:42 INFO  : System reset is completed.
15:28:45 INFO  : 'after 3000' command is executed.
15:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:28:53 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit"
15:28:53 INFO  : Context for 'APU' is selected.
15:28:53 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
15:28:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:53 INFO  : Context for 'APU' is selected.
15:28:53 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
15:28:53 INFO  : 'ps7_init' command is executed.
15:28:53 INFO  : 'ps7_post_config' command is executed.
15:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:54 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:54 INFO  : 'con' command is executed.
15:28:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:28:54 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
15:40:48 INFO  : Disconnected from the channel tcfchan#4.
15:40:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:40:49 INFO  : 'jtag frequency' command is executed.
15:40:49 INFO  : Context for 'APU' is selected.
15:40:49 INFO  : System reset is completed.
15:40:52 INFO  : 'after 3000' command is executed.
15:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:40:59 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit"
15:40:59 INFO  : Context for 'APU' is selected.
15:40:59 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
15:40:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:59 INFO  : Context for 'APU' is selected.
15:40:59 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
15:41:00 INFO  : 'ps7_init' command is executed.
15:41:00 INFO  : 'ps7_post_config' command is executed.
15:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:00 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:00 INFO  : 'con' command is executed.
15:41:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:00 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
15:47:08 INFO  : Checking for BSP changes to sync application flags for project 'display'...
15:47:11 INFO  : Disconnected from the channel tcfchan#5.
15:47:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:47:12 INFO  : 'jtag frequency' command is executed.
15:47:12 INFO  : Context for 'APU' is selected.
15:47:12 INFO  : System reset is completed.
15:47:15 INFO  : 'after 3000' command is executed.
15:47:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:47:22 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit"
15:47:22 INFO  : Context for 'APU' is selected.
15:47:22 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
15:47:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:22 INFO  : Context for 'APU' is selected.
15:47:22 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
15:47:23 INFO  : 'ps7_init' command is executed.
15:47:23 INFO  : 'ps7_post_config' command is executed.
15:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:23 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:23 INFO  : 'con' command is executed.
15:47:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:47:23 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
15:47:52 INFO  : Checking for BSP changes to sync application flags for project 'display'...
15:47:55 INFO  : Disconnected from the channel tcfchan#6.
15:47:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:47:55 INFO  : 'jtag frequency' command is executed.
15:47:55 INFO  : Context for 'APU' is selected.
15:47:55 INFO  : System reset is completed.
15:47:58 INFO  : 'after 3000' command is executed.
15:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:48:05 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit"
15:48:06 INFO  : Context for 'APU' is selected.
15:48:06 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
15:48:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:06 INFO  : Context for 'APU' is selected.
15:48:06 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
15:48:06 INFO  : 'ps7_init' command is executed.
15:48:06 INFO  : 'ps7_post_config' command is executed.
15:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:06 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:06 INFO  : 'con' command is executed.
15:48:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:06 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
15:48:18 INFO  : Checking for BSP changes to sync application flags for project 'display'...
15:48:21 INFO  : Disconnected from the channel tcfchan#7.
15:48:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:48:21 INFO  : 'jtag frequency' command is executed.
15:48:21 INFO  : Context for 'APU' is selected.
15:48:21 INFO  : System reset is completed.
15:48:24 INFO  : 'after 3000' command is executed.
15:48:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:48:32 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit"
15:48:32 INFO  : Context for 'APU' is selected.
15:48:32 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
15:48:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:32 INFO  : Context for 'APU' is selected.
15:48:32 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
15:48:32 INFO  : 'ps7_init' command is executed.
15:48:32 INFO  : 'ps7_post_config' command is executed.
15:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:32 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:32 INFO  : 'con' command is executed.
15:48:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:32 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
15:50:38 INFO  : The hardware specification used by project 'all-test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:50:38 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\bitstream\allv2.bit' stored in project is removed.
15:50:38 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\bitstream' in project 'all-test'.
15:50:38 INFO  : The file 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:50:42 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\psinit' in project 'all-test'.
15:53:17 INFO  : Disconnected from the channel tcfchan#8.
15:53:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:53:18 INFO  : 'jtag frequency' command is executed.
15:53:18 INFO  : Context for 'APU' is selected.
15:53:18 INFO  : System reset is completed.
15:53:21 INFO  : 'after 3000' command is executed.
15:53:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:53:29 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
15:53:29 INFO  : Context for 'APU' is selected.
15:53:29 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
15:53:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:29 INFO  : Context for 'APU' is selected.
15:53:29 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
15:53:29 INFO  : 'ps7_init' command is executed.
15:53:29 INFO  : 'ps7_post_config' command is executed.
15:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:30 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:30 INFO  : 'con' command is executed.
15:53:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:53:30 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
15:54:02 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
15:54:02 INFO  : Updating application flags with new BSP settings...
15:54:02 INFO  : Successfully updated application flags for project all-test.
15:54:04 INFO  : Disconnected from the channel tcfchan#9.
15:54:48 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;broadtest;convnew;displayloop;hls5640;preprocessplat;rollback
15:54:48 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;broadtest|H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/broadtest.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm;preprocessplat|H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/preprocessplat.xpfm;rollback|H:/VITIS-WORKSPACE/accel_test_system/rollback/export/rollback/rollback.xpfm
15:54:51 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
15:54:51 INFO  : Updating application flags with new BSP settings...
15:54:51 INFO  : Successfully updated application flags for project all-test.
15:54:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
15:54:54 INFO  : 'jtag frequency' command is executed.
15:54:54 INFO  : Context for 'APU' is selected.
15:54:54 INFO  : System reset is completed.
15:54:57 INFO  : 'after 3000' command is executed.
15:54:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
15:55:04 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
15:55:05 INFO  : Context for 'APU' is selected.
15:55:05 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
15:55:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:05 INFO  : Context for 'APU' is selected.
15:55:05 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
15:55:05 INFO  : 'ps7_init' command is executed.
15:55:05 INFO  : 'ps7_post_config' command is executed.
15:55:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:05 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:05 INFO  : 'con' command is executed.
15:55:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:55:05 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:03:46 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:04:02 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:04:25 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:04:29 INFO  : Disconnected from the channel tcfchan#11.
16:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:04:29 INFO  : 'jtag frequency' command is executed.
16:04:29 INFO  : Context for 'APU' is selected.
16:04:29 INFO  : System reset is completed.
16:04:32 INFO  : 'after 3000' command is executed.
16:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:04:40 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
16:04:40 INFO  : Context for 'APU' is selected.
16:04:40 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
16:04:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:40 INFO  : Context for 'APU' is selected.
16:04:40 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:04:40 INFO  : 'ps7_init' command is executed.
16:04:40 INFO  : 'ps7_post_config' command is executed.
16:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:40 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:41 INFO  : 'con' command is executed.
16:04:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:41 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:06:55 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:06:57 INFO  : Disconnected from the channel tcfchan#12.
16:06:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:06:57 INFO  : 'jtag frequency' command is executed.
16:06:57 INFO  : Context for 'APU' is selected.
16:06:57 INFO  : System reset is completed.
16:07:00 INFO  : 'after 3000' command is executed.
16:07:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:07:08 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
16:07:08 INFO  : Context for 'APU' is selected.
16:07:08 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
16:07:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:08 INFO  : Context for 'APU' is selected.
16:07:08 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:07:08 INFO  : 'ps7_init' command is executed.
16:07:08 INFO  : 'ps7_post_config' command is executed.
16:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:09 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:09 INFO  : 'con' command is executed.
16:07:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:07:09 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:08:22 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:08:25 INFO  : Disconnected from the channel tcfchan#13.
16:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:08:25 INFO  : 'jtag frequency' command is executed.
16:08:25 INFO  : Context for 'APU' is selected.
16:08:25 INFO  : System reset is completed.
16:08:28 INFO  : 'after 3000' command is executed.
16:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:08:36 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
16:08:36 INFO  : Context for 'APU' is selected.
16:08:36 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
16:08:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:36 INFO  : Context for 'APU' is selected.
16:08:36 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:08:36 INFO  : 'ps7_init' command is executed.
16:08:36 INFO  : 'ps7_post_config' command is executed.
16:08:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:37 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:37 INFO  : 'con' command is executed.
16:08:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:08:37 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:11:08 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:11:24 INFO  : Disconnected from the channel tcfchan#14.
16:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:11:24 INFO  : 'jtag frequency' command is executed.
16:11:24 INFO  : Context for 'APU' is selected.
16:11:25 INFO  : System reset is completed.
16:11:28 INFO  : 'after 3000' command is executed.
16:11:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:11:35 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
16:11:35 INFO  : Context for 'APU' is selected.
16:11:35 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
16:11:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:35 INFO  : Context for 'APU' is selected.
16:11:35 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:11:35 INFO  : 'ps7_init' command is executed.
16:11:35 INFO  : 'ps7_post_config' command is executed.
16:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:36 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:36 INFO  : 'con' command is executed.
16:11:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:36 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:12:40 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:12:47 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:12:49 INFO  : Disconnected from the channel tcfchan#15.
16:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:12:49 INFO  : 'jtag frequency' command is executed.
16:12:49 INFO  : Context for 'APU' is selected.
16:12:50 INFO  : System reset is completed.
16:12:53 INFO  : 'after 3000' command is executed.
16:12:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:13:00 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
16:13:00 INFO  : Context for 'APU' is selected.
16:13:00 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
16:13:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:00 INFO  : Context for 'APU' is selected.
16:13:00 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:13:00 INFO  : 'ps7_init' command is executed.
16:13:00 INFO  : 'ps7_post_config' command is executed.
16:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:01 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:01 INFO  : 'con' command is executed.
16:13:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:01 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:17:35 INFO  : Disconnected from the channel tcfchan#16.
16:17:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:35 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:17:35 INFO  : 'jtag frequency' command is executed.
16:17:35 INFO  : Context for 'APU' is selected.
16:17:35 INFO  : System reset is completed.
16:17:38 INFO  : 'after 3000' command is executed.
16:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:17:46 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
16:17:46 INFO  : Context for 'APU' is selected.
16:17:46 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
16:17:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:46 INFO  : Context for 'APU' is selected.
16:17:46 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:17:46 INFO  : 'ps7_init' command is executed.
16:17:46 INFO  : 'ps7_post_config' command is executed.
16:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:47 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:47 INFO  : 'con' command is executed.
16:17:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:47 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:19:05 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:19:13 INFO  : Disconnected from the channel tcfchan#17.
16:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:19:13 INFO  : 'jtag frequency' command is executed.
16:19:13 INFO  : Context for 'APU' is selected.
16:19:13 INFO  : System reset is completed.
16:19:16 INFO  : 'after 3000' command is executed.
16:19:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:19:23 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
16:19:24 INFO  : Context for 'APU' is selected.
16:19:24 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
16:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:24 INFO  : Context for 'APU' is selected.
16:19:24 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:19:24 INFO  : 'ps7_init' command is executed.
16:19:24 INFO  : 'ps7_post_config' command is executed.
16:19:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:24 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:24 INFO  : 'con' command is executed.
16:19:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:19:24 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:20:03 INFO  : Result from executing command 'removePlatformRepo': 
16:20:22 INFO  : Result from executing command 'getProjects': 823EVE;ALL;allv1;broadtest;convnew;displayloop;hls5640;preprocessplat;rollback
16:20:22 INFO  : Result from executing command 'getPlatforms': 823EVE|H:/VITIS-WORKSPACE/accel_test_system/823EVE/export/823EVE/823EVE.xpfm;ALL|H:/VITIS-WORKSPACE/accel_test_system/ALL/export/ALL/ALL.xpfm;allv1|H:/VITIS-WORKSPACE/accel_test_system/allv1/export/allv1/allv1.xpfm;broadtest|H:/VITIS-WORKSPACE/accel_test_system/broadtest/export/broadtest/broadtest.xpfm;convnew|H:/VITIS-WORKSPACE/accel_test_system/convnew/export/convnew/convnew.xpfm;displayloop|H:/VITIS-WORKSPACE/accel_test_system/displayloop/export/displayloop/displayloop.xpfm;hls5640|H:/VITIS-WORKSPACE/accel_test_system/hls5640/export/hls5640/hls5640.xpfm;rollback|H:/VITIS-WORKSPACE/accel_test_system/rollback/export/rollback/rollback.xpfm
16:20:22 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:20:30 INFO  : Disconnected from the channel tcfchan#19.
16:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:20:31 INFO  : 'jtag frequency' command is executed.
16:20:31 INFO  : Context for 'APU' is selected.
16:20:31 INFO  : System reset is completed.
16:20:34 INFO  : 'after 3000' command is executed.
16:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:20:42 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
16:20:42 INFO  : Context for 'APU' is selected.
16:20:42 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
16:20:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:42 INFO  : Context for 'APU' is selected.
16:20:42 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:20:42 INFO  : 'ps7_init' command is executed.
16:20:42 INFO  : 'ps7_post_config' command is executed.
16:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:42 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:42 INFO  : 'con' command is executed.
16:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:20:42 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:22:15 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:22:18 INFO  : Disconnected from the channel tcfchan#23.
16:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:22:18 INFO  : 'jtag frequency' command is executed.
16:22:18 INFO  : Context for 'APU' is selected.
16:22:18 INFO  : System reset is completed.
16:22:21 INFO  : 'after 3000' command is executed.
16:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:22:29 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
16:22:29 INFO  : Context for 'APU' is selected.
16:22:29 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
16:22:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:29 INFO  : Context for 'APU' is selected.
16:22:29 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:22:29 INFO  : 'ps7_init' command is executed.
16:22:29 INFO  : 'ps7_post_config' command is executed.
16:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:29 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:29 INFO  : 'con' command is executed.
16:22:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:22:29 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:23:35 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:23:37 INFO  : Disconnected from the channel tcfchan#24.
16:23:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:23:37 INFO  : 'jtag frequency' command is executed.
16:23:37 INFO  : Context for 'APU' is selected.
16:23:37 INFO  : System reset is completed.
16:23:40 INFO  : 'after 3000' command is executed.
16:23:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:23:48 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
16:23:48 INFO  : Context for 'APU' is selected.
16:23:48 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
16:23:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:48 INFO  : Context for 'APU' is selected.
16:23:48 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:23:48 INFO  : 'ps7_init' command is executed.
16:23:48 INFO  : 'ps7_post_config' command is executed.
16:23:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:49 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:49 INFO  : 'con' command is executed.
16:23:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:23:49 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:24:37 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:24:39 INFO  : Disconnected from the channel tcfchan#25.
16:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:24:40 INFO  : 'jtag frequency' command is executed.
16:24:40 INFO  : Context for 'APU' is selected.
16:24:40 INFO  : System reset is completed.
16:24:43 INFO  : 'after 3000' command is executed.
16:24:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:24:50 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
16:24:50 INFO  : Context for 'APU' is selected.
16:24:50 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
16:24:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:50 INFO  : Context for 'APU' is selected.
16:24:50 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:24:51 INFO  : 'ps7_init' command is executed.
16:24:51 INFO  : 'ps7_post_config' command is executed.
16:24:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:51 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:51 INFO  : 'con' command is executed.
16:24:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:51 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:27:51 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:27:53 INFO  : Disconnected from the channel tcfchan#26.
16:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:27:54 INFO  : 'jtag frequency' command is executed.
16:27:54 INFO  : Context for 'APU' is selected.
16:27:54 INFO  : System reset is completed.
16:27:57 INFO  : 'after 3000' command is executed.
16:27:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:28:04 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
16:28:04 INFO  : Context for 'APU' is selected.
16:28:04 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
16:28:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:04 INFO  : Context for 'APU' is selected.
16:28:04 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:28:05 INFO  : 'ps7_init' command is executed.
16:28:05 INFO  : 'ps7_post_config' command is executed.
16:28:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:05 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:05 INFO  : 'con' command is executed.
16:28:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:05 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:28:26 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:28:28 INFO  : Disconnected from the channel tcfchan#27.
16:28:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:28:28 INFO  : 'jtag frequency' command is executed.
16:28:28 INFO  : Context for 'APU' is selected.
16:28:28 INFO  : System reset is completed.
16:28:31 INFO  : 'after 3000' command is executed.
16:28:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:28:39 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
16:28:39 INFO  : Context for 'APU' is selected.
16:28:39 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
16:28:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:39 INFO  : Context for 'APU' is selected.
16:28:39 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:28:39 INFO  : 'ps7_init' command is executed.
16:28:39 INFO  : 'ps7_post_config' command is executed.
16:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:40 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:40 INFO  : 'con' command is executed.
16:28:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:40 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
16:29:53 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
16:29:55 INFO  : Disconnected from the channel tcfchan#28.
16:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
16:29:55 INFO  : 'jtag frequency' command is executed.
16:29:55 INFO  : Context for 'APU' is selected.
16:29:55 INFO  : System reset is completed.
16:29:58 INFO  : 'after 3000' command is executed.
16:29:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
16:30:06 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
16:30:06 INFO  : Context for 'APU' is selected.
16:30:06 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
16:30:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:06 INFO  : Context for 'APU' is selected.
16:30:06 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
16:30:06 INFO  : 'ps7_init' command is executed.
16:30:06 INFO  : 'ps7_post_config' command is executed.
16:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:07 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:07 INFO  : 'con' command is executed.
16:30:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:07 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
21:02:29 INFO  : Disconnected from the channel tcfchan#29.
20:19:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\VITIS-WORKSPACE\accel_test_system\temp_xsdb_launch_script.tcl
20:19:49 INFO  : XSCT server has started successfully.
20:19:49 INFO  : plnx-install-location is set to ''
20:19:49 INFO  : Successfully done setting XSCT server connection channel  
20:19:49 INFO  : Successfully done setting workspace for the tool. 
20:19:51 INFO  : Platform repository initialization has completed.
20:19:51 INFO  : Registering command handlers for Vitis TCF services
20:19:52 INFO  : Successfully done query RDI_DATADIR 
21:08:02 ERROR : An unexpected exception occurred in the module 'platform project logging'
21:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:13:38 INFO  : 'jtag frequency' command is executed.
21:13:38 INFO  : Context for 'APU' is selected.
21:13:38 INFO  : System reset is completed.
21:13:41 INFO  : 'after 3000' command is executed.
21:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:13:41 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
21:13:41 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
21:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

21:13:41 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
21:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:14:09 INFO  : 'jtag frequency' command is executed.
21:14:09 INFO  : Context for 'APU' is selected.
21:14:09 INFO  : System reset is completed.
21:14:12 INFO  : 'after 3000' command is executed.
21:14:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:14:12 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
21:14:12 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
21:14:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

21:14:12 ERROR : couldn't open "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/ALL.bit": no such file or directory
21:14:26 INFO  : Result from executing command 'getProjects': preprocessplat
21:14:26 INFO  : Result from executing command 'getPlatforms': preprocessplat|H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/preprocessplat.xpfm
21:14:26 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
21:14:30 INFO  : The hardware specification used by project 'all-test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:14:30 INFO  : The updated bitstream files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\bitstream' in project 'all-test'.
21:14:33 INFO  : The updated ps init files are copied from platform to folder 'H:\VITIS-WORKSPACE\accel_test_system\all-test\_ide\psinit' in project 'all-test'.
21:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:14:46 INFO  : 'jtag frequency' command is executed.
21:14:46 INFO  : Context for 'APU' is selected.
21:14:46 INFO  : System reset is completed.
21:14:49 INFO  : 'after 3000' command is executed.
21:14:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:14:57 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
21:14:57 INFO  : Context for 'APU' is selected.
21:14:57 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
21:14:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:57 INFO  : Context for 'APU' is selected.
21:14:57 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
21:14:57 INFO  : 'ps7_init' command is executed.
21:14:57 INFO  : 'ps7_post_config' command is executed.
21:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:58 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:58 INFO  : 'con' command is executed.
21:14:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:14:58 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
21:18:27 INFO  : Disconnected from the channel tcfchan#1.
21:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:18:29 ERROR : port closed
21:18:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:18:29 ERROR : port closed
21:18:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:18:33 INFO  : 'jtag frequency' command is executed.
21:18:33 INFO  : Context for 'APU' is selected.
21:18:33 INFO  : System reset is completed.
21:18:36 INFO  : 'after 3000' command is executed.
21:18:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:18:44 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit"
21:18:44 INFO  : Context for 'APU' is selected.
21:18:44 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
21:18:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:44 INFO  : Context for 'APU' is selected.
21:18:44 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl' is done.
21:18:44 INFO  : 'ps7_init' command is executed.
21:18:44 INFO  : 'ps7_post_config' command is executed.
21:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:44 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/display/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/display/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/display/Debug/display.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:44 INFO  : 'con' command is executed.
21:18:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:18:44 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\display_system\_ide\scripts\systemdebugger_display_system_standalone.tcl'
21:19:15 INFO  : Disconnected from the channel tcfchan#4.
21:19:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:19:16 INFO  : 'jtag frequency' command is executed.
21:19:16 INFO  : Context for 'APU' is selected.
21:19:16 INFO  : System reset is completed.
21:19:19 INFO  : 'after 3000' command is executed.
21:19:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:19:27 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
21:19:27 INFO  : Context for 'APU' is selected.
21:19:27 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
21:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:27 INFO  : Context for 'APU' is selected.
21:19:27 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
21:19:27 INFO  : 'ps7_init' command is executed.
21:19:27 INFO  : 'ps7_post_config' command is executed.
21:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:27 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:28 INFO  : 'con' command is executed.
21:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:19:28 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
21:21:29 INFO  : Checking for BSP changes to sync application flags for project 'all-test'...
21:21:32 INFO  : Disconnected from the channel tcfchan#5.
21:21:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:21:33 INFO  : 'jtag frequency' command is executed.
21:21:33 INFO  : Context for 'APU' is selected.
21:21:33 INFO  : System reset is completed.
21:21:36 INFO  : 'after 3000' command is executed.
21:21:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:21:43 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit"
21:21:43 INFO  : Context for 'APU' is selected.
21:21:43 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa'.
21:21:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:43 INFO  : Context for 'APU' is selected.
21:21:43 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl' is done.
21:21:44 INFO  : 'ps7_init' command is executed.
21:21:44 INFO  : 'ps7_post_config' command is executed.
21:21:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:44 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/bitstream/preprocesstest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/hw/preprocesstest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/all-test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/all-test/Debug/all-test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:44 INFO  : 'con' command is executed.
21:21:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:21:44 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\all-test_system\_ide\scripts\systemdebugger_all-test_system_standalone.tcl'
21:27:00 INFO  : Result from executing command 'getProjects': accel_hardware_platform;preprocessplat
21:27:00 INFO  : Result from executing command 'getPlatforms': preprocessplat|H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/preprocessplat.xpfm
21:29:02 INFO  : Result from executing command 'getProjects': accel_hardware_platform;preprocessplat
21:29:02 INFO  : Result from executing command 'getPlatforms': accel_hardware_platform|H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/accel_hardware_platform.xpfm;preprocessplat|H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/preprocessplat.xpfm
21:30:44 INFO  : Checking for BSP changes to sync application flags for project 'detection_displayloop'...
21:30:58 INFO  : No changes in MSS file content so sources will not be generated.
21:31:17 INFO  : Result from executing command 'getProjects': accel_hardware_platform;preprocessplat
21:31:17 INFO  : Result from executing command 'getPlatforms': accel_hardware_platform|H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/accel_hardware_platform.xpfm;preprocessplat|H:/VITIS-WORKSPACE/accel_test_system/preprocessplat/export/preprocessplat/preprocessplat.xpfm
21:31:23 INFO  : Checking for BSP changes to sync application flags for project 'detection_displayloop'...
21:31:23 INFO  : Updating application flags with new BSP settings...
21:31:23 INFO  : Successfully updated application flags for project detection_displayloop.
21:31:38 INFO  : Disconnected from the channel tcfchan#6.
21:31:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:31:39 INFO  : 'jtag frequency' command is executed.
21:31:39 INFO  : Context for 'APU' is selected.
21:31:39 INFO  : System reset is completed.
21:31:42 INFO  : 'after 3000' command is executed.
21:31:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:31:50 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/detection_displayloop/_ide/bitstream/hardwareplatform.bit"
21:31:50 INFO  : Context for 'APU' is selected.
21:31:50 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa'.
21:31:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:50 INFO  : Context for 'APU' is selected.
21:31:50 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/detection_displayloop/_ide/psinit/ps7_init.tcl' is done.
21:31:51 INFO  : 'ps7_init' command is executed.
21:31:51 INFO  : 'ps7_post_config' command is executed.
21:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:51 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/detection_displayloop/Debug/detection_displayloop.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/detection_displayloop/_ide/bitstream/hardwareplatform.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/detection_displayloop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/detection_displayloop/Debug/detection_displayloop.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:51 INFO  : 'con' command is executed.
21:31:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:31:51 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\detection_displayloop_system\_ide\scripts\systemdebugger_detection_displayloop_system_standalone.tcl'
21:33:06 INFO  : Disconnected from the channel tcfchan#10.
21:33:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854819' is selected.
21:33:06 INFO  : 'jtag frequency' command is executed.
21:33:06 INFO  : Context for 'APU' is selected.
21:33:06 INFO  : System reset is completed.
21:33:09 INFO  : 'after 3000' command is executed.
21:33:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}' command is executed.
21:33:17 INFO  : Device configured successfully with "H:/VITIS-WORKSPACE/accel_test_system/detection_displayloop/_ide/bitstream/hardwareplatform.bit"
21:33:17 INFO  : Context for 'APU' is selected.
21:33:17 INFO  : Hardware design and registers information is loaded from 'H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa'.
21:33:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:17 INFO  : Context for 'APU' is selected.
21:33:17 INFO  : Sourcing of 'H:/VITIS-WORKSPACE/accel_test_system/detection_displayloop/_ide/psinit/ps7_init.tcl' is done.
21:33:17 INFO  : 'ps7_init' command is executed.
21:33:17 INFO  : 'ps7_post_config' command is executed.
21:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:17 INFO  : The application 'H:/VITIS-WORKSPACE/accel_test_system/detection_displayloop/Debug/detection_displayloop.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}
fpga -file H:/VITIS-WORKSPACE/accel_test_system/detection_displayloop/_ide/bitstream/hardwareplatform.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/VITIS-WORKSPACE/accel_test_system/detection_displayloop/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/VITIS-WORKSPACE/accel_test_system/detection_displayloop/Debug/detection_displayloop.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:18 INFO  : 'con' command is executed.
21:33:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:33:18 INFO  : Launch script is exported to file 'H:\VITIS-WORKSPACE\accel_test_system\detection_displayloop_system\_ide\scripts\systemdebugger_detection_displayloop_system_standalone.tcl'
21:33:46 INFO  : Disconnected from the channel tcfchan#11.
