#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Sep 20 18:47:11 2019
# Process ID: 7276
# Current directory: F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1
# Command line: vivado.exe -log system_MIPI_CSI_2_RX_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_MIPI_CSI_2_RX_0_0.tcl
# Log file: F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1/system_MIPI_CSI_2_RX_0_0.vds
# Journal file: F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_MIPI_CSI_2_RX_0_0.tcl -notrace
Command: synth_design -top system_MIPI_CSI_2_RX_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 487.281 ; gain = 129.148
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port idatain is neither a static name nor a globally static expression [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:148]
WARNING: [Synth 8-1565] actual for formal port s_axis_aresetn is neither a static name nor a globally static expression [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LLP.vhd:635]
WARNING: [Synth 8-1565] actual for formal port rbrst is neither a static name nor a globally static expression [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:285]
INFO: [Synth 8-638] synthesizing module 'system_MIPI_CSI_2_RX_0_0' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/synth/system_MIPI_CSI_2_RX_0_0.vhd:112]
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter kVersionMajor bound to: 1 - type: integer 
	Parameter kVersionMinor bound to: 1 - type: integer 
	Parameter kTargetDT bound to: RAW10 - type: string 
	Parameter kGenerateAXIL bound to: 1 - type: bool 
	Parameter kDebug bound to: 1 - type: bool 
	Parameter kLaneCount bound to: 2 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 10 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_M_MAX_SAMPLES_PER_CLOCK bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mipi_csi2_rx_top' declared at 'f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_RxTop.vhd:46' bound to instance 'U0' of component 'mipi_csi2_rx_top' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/synth/system_MIPI_CSI_2_RX_0_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'mipi_csi2_rx_top' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_RxTop.vhd:131]
	Parameter kVersionMajor bound to: 1 - type: integer 
	Parameter kVersionMinor bound to: 1 - type: integer 
	Parameter kTargetDT bound to: RAW10 - type: string 
	Parameter kGenerateAXIL bound to: 1 - type: bool 
	Parameter kDebug bound to: 1 - type: bool 
	Parameter kLaneCount bound to: 2 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 10 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_M_MAX_SAMPLES_PER_CLOCK bound to: 4 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MIPI_CSI2_Rx' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:80]
	Parameter kTargetDT bound to: RAW10 - type: string 
	Parameter kDebug bound to: 1 - type: bool 
	Parameter kLaneCount bound to: 2 - type: integer 
	Parameter C_M_AXIS_COMPONENT_WIDTH bound to: 10 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_M_MAX_SAMPLES_PER_CLOCK bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SyncAsyncReset.vhd:65]
	Parameter kPolarity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SyncAsync.vhd:66]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
	Parameter kResetPolarity bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SyncAsync.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (1#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SyncAsync.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (2#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SyncAsyncReset.vhd:65]
	Parameter kMaxLaneCount bound to: 4 - type: integer 
	Parameter kLaneCount bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'LM' declared at 'f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:48' bound to instance 'LM_inst' of component 'LM' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:263]
INFO: [Synth 8-638] synthesizing module 'LM' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:79]
	Parameter kMaxLaneCount bound to: 4 - type: integer 
	Parameter kLaneCount bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SimpleFIFO' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SimpleFIFO.vhd:62]
	Parameter kDataWidth bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SimpleFIFO' (3#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SimpleFIFO.vhd:62]
WARNING: [Synth 8-3848] Net dbgLMLane[2][rbSkwRdEn] in module/entity LM does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:74]
WARNING: [Synth 8-3848] Net dbgLMLane[2][rbSkwWrEn] in module/entity LM does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:74]
WARNING: [Synth 8-3848] Net dbgLMLane[2][rbSkwFull] in module/entity LM does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:74]
WARNING: [Synth 8-3848] Net dbgLMLane[2][rbActiveHS] in module/entity LM does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:74]
WARNING: [Synth 8-3848] Net dbgLMLane[2][rbSyncHS] in module/entity LM does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:74]
WARNING: [Synth 8-3848] Net dbgLMLane[2][rbValidHS] in module/entity LM does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:74]
WARNING: [Synth 8-3848] Net dbgLMLane[2][rbDataHS] in module/entity LM does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:74]
WARNING: [Synth 8-3848] Net dbgLMLane[3][rbSkwRdEn] in module/entity LM does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:74]
WARNING: [Synth 8-3848] Net dbgLMLane[3][rbSkwWrEn] in module/entity LM does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:74]
WARNING: [Synth 8-3848] Net dbgLMLane[3][rbSkwFull] in module/entity LM does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:74]
WARNING: [Synth 8-3848] Net dbgLMLane[3][rbActiveHS] in module/entity LM does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:74]
WARNING: [Synth 8-3848] Net dbgLMLane[3][rbSyncHS] in module/entity LM does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:74]
WARNING: [Synth 8-3848] Net dbgLMLane[3][rbValidHS] in module/entity LM does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:74]
WARNING: [Synth 8-3848] Net dbgLMLane[3][rbDataHS] in module/entity LM does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'LM' (4#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LM.vhd:79]
	Parameter kMaxLaneCount bound to: 4 - type: integer 
	Parameter kLaneCount bound to: 2 - type: integer 
	Parameter kTargetDT bound to: RAW10 - type: string 
INFO: [Synth 8-3491] module 'LLP' declared at 'f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LLP.vhd:49' bound to instance 'LLP_inst' of component 'LLP' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:297]
INFO: [Synth 8-638] synthesizing module 'LLP' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LLP.vhd:83]
	Parameter kMaxLaneCount bound to: 4 - type: integer 
	Parameter kLaneCount bound to: 2 - type: integer 
	Parameter kTargetDT bound to: RAW10 - type: string 
INFO: [Synth 8-638] synthesizing module 'ResetBridge__parameterized0' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SyncAsyncReset.vhd:65]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SyncAsync.vhd:66]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
	Parameter kResetPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (4#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SyncAsync.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge__parameterized0' (4#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SyncAsyncReset.vhd:65]
INFO: [Synth 8-3491] module 'cdc_fifo' declared at 'f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/synth/cdc_fifo.vhd:59' bound to instance 'DataFIFO' of component 'cdc_fifo' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LLP.vhd:231]
INFO: [Synth 8-638] synthesizing module 'cdc_fifo' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/synth/cdc_fifo.vhd:77]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 11 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 11 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 12 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x72 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 37 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 5 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 31 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1021 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1021 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 29 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/synth/cdc_fifo.vhd:555]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (5#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (6#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (11#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'cdc_fifo' (26#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/synth/cdc_fifo.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ECC' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/ECC.vhd:63]
INFO: [Synth 8-226] default block is never used [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/ECC.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element parity_reg was removed.  [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/ECC.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element sParity_reg was removed.  [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/ECC.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'ECC' (27#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/ECC.vhd:63]
INFO: [Synth 8-638] synthesizing module 'CRC16' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/CRC16_behavioral.vhd:63]
	Parameter kLaneCount bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element crc_temp_reg was removed.  [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/CRC16_behavioral.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'CRC16' (28#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/CRC16_behavioral.vhd:63]
INFO: [Synth 8-3491] module 'line_buffer' declared at 'f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/synth/line_buffer.v:57' bound to instance 'LineBufferFIFO' of component 'line_buffer' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LLP.vhd:632]
INFO: [Synth 8-638] synthesizing module 'line_buffer' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/synth/line_buffer.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_16_axis_data_fifo' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000010010011 
	Parameter C_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TREADY_EXISTS bound to: 1 - type: integer 
	Parameter P_TDATA_EXISTS bound to: 1 - type: integer 
	Parameter P_TSTRB_EXISTS bound to: 0 - type: integer 
	Parameter P_TKEEP_EXISTS bound to: 0 - type: integer 
	Parameter P_TLAST_EXISTS bound to: 1 - type: integer 
	Parameter P_TID_EXISTS bound to: 0 - type: integer 
	Parameter P_TDEST_EXISTS bound to: 0 - type: integer 
	Parameter P_TUSER_EXISTS bound to: 1 - type: integer 
	Parameter P_AXIS_PAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter P_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter P_FIFO_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter P_FIFO_TYPE bound to: 1 - type: integer 
	Parameter P_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_MSGON_VAL bound to: 1 - type: integer 
	Parameter P_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_data_fifo_v1_1_vl_rfs.v:181]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
	Parameter C_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 54 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 54 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 40 - type: integer 
	Parameter P_TKEEP_INDX bound to: 45 - type: integer 
	Parameter P_TLAST_INDX bound to: 50 - type: integer 
	Parameter P_TID_INDX bound to: 51 - type: integer 
	Parameter P_TDEST_INDX bound to: 52 - type: integer 
	Parameter P_TUSER_INDX bound to: 53 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (29#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 40 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 54 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 40 - type: integer 
	Parameter P_TKEEP_INDX bound to: 45 - type: integer 
	Parameter P_TLAST_INDX bound to: 50 - type: integer 
	Parameter P_TID_INDX bound to: 51 - type: integer 
	Parameter P_TDEST_INDX bound to: 52 - type: integer 
	Parameter P_TUSER_INDX bound to: 53 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (30#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (31#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1097]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (32#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_16_axis_data_fifo' (45#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'line_buffer' (46#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/synth/line_buffer.v:57]
WARNING: [Synth 8-6014] Unused sequential element mDataType_reg was removed.  [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LLP.vhd:334]
WARNING: [Synth 8-3848] Net dbgLLP[rbOvf] in module/entity LLP does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LLP.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'LLP' (47#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LLP.vhd:83]
INFO: [Synth 8-3491] module 'ila_rxclk' declared at 'f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:84' bound to instance 'ILARxClk' of component 'ila_rxclk' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:335]
INFO: [Synth 8-638] synthesizing module 'ila_rxclk' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (55#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (56#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (66#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (68#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50794]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (70#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50794]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (75#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_5_ila' requires 1033 connections, but only 1029 given [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_rxclk does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:126]
INFO: [Synth 8-256] done synthesizing module 'ila_rxclk' (93#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:84]
INFO: [Synth 8-3491] module 'ila_vidclk' declared at 'f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:84' bound to instance 'ILAVidClk' of component 'ila_vidclk' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:358]
INFO: [Synth 8-638] synthesizing module 'ila_vidclk' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:84]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_5_ila' requires 1033 connections, but only 1029 given [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_vidclk does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:176]
INFO: [Synth 8-256] done synthesizing module 'ila_vidclk' (94#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:84]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SyncAsync.vhd:66]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
	Parameter kResetPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (94#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SyncAsync.vhd:66]
INFO: [Synth 8-3491] module 'ila_rxclk_lane' declared at 'f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:84' bound to instance 'ILARxClk_Lane' of component 'ila_rxclk_lane' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:421]
INFO: [Synth 8-638] synthesizing module 'ila_rxclk_lane' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:84]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_5_ila' requires 1033 connections, but only 1029 given [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_rxclk_lane does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:112]
INFO: [Synth 8-256] done synthesizing module 'ila_rxclk_lane' (95#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:84]
INFO: [Synth 8-3491] module 'ila_rxclk_lane' declared at 'f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:84' bound to instance 'ILARxClk_Lane' of component 'ila_rxclk_lane' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:421]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GenerateDebug.SyncAsyncTrigAck'. This will prevent further optimization [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:412]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GenerateDebug.ILA_LaneGen[1].ILARxClk_Lane'. This will prevent further optimization [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:421]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GenerateDebug.ILA_LaneGen[0].ILARxClk_Lane'. This will prevent further optimization [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:421]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GenerateDebug.ILARxClk'. This will prevent further optimization [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:335]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'LM_inst'. This will prevent further optimization [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:263]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GenerateDebug.ILAVidClk'. This will prevent further optimization [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:358]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'LLP_inst'. This will prevent further optimization [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:297]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SyncAsyncTready'. This will prevent further optimization [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:249]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SyncReset'. This will prevent further optimization [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:184]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SyncAsyncEnable'. This will prevent further optimization [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GenerateDebug.SyncAsyncTrigOut'. This will prevent further optimization [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:405]
INFO: [Synth 8-256] done synthesizing module 'MIPI_CSI2_Rx' (96#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_Rx.vhd:80]
INFO: [Synth 8-638] synthesizing module 'MIPI_CSI_2_RX_S_AXI_LITE' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI_2_RX_v1_0_S_AXI_LITE.vhd:122]
	Parameter kVersionMajor bound to: 1 - type: integer 
	Parameter kVersionMinor bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI_2_RX_v1_0_S_AXI_LITE.vhd:353]
WARNING: [Synth 8-614] signal 'FrameCount' is read in the process but is not in the sensitivity list [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI_2_RX_v1_0_S_AXI_LITE.vhd:348]
WARNING: [Synth 8-614] signal 'CrcErrorCount' is read in the process but is not in the sensitivity list [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI_2_RX_v1_0_S_AXI_LITE.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI_2_RX_v1_0_S_AXI_LITE.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'MIPI_CSI_2_RX_S_AXI_LITE' (97#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI_2_RX_v1_0_S_AXI_LITE.vhd:122]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized2' [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SyncAsync.vhd:66]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
	Parameter kResetPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized2' (97#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/SyncAsync.vhd:66]
WARNING: [Synth 8-3848] Net aD2Enable in module/entity mipi_csi2_rx_top does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_RxTop.vhd:86]
WARNING: [Synth 8-3848] Net aD3Enable in module/entity mipi_csi2_rx_top does not have driver. [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_RxTop.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'mipi_csi2_rx_top' (98#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/MIPI_CSI2_RxTop.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'system_MIPI_CSI_2_RX_0_0' (99#1) [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/synth/system_MIPI_CSI_2_RX_0_0.vhd:112]
WARNING: [Synth 8-3331] design MIPI_CSI_2_RX_S_AXI_LITE has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design MIPI_CSI_2_RX_S_AXI_LITE has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design MIPI_CSI_2_RX_S_AXI_LITE has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design MIPI_CSI_2_RX_S_AXI_LITE has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design MIPI_CSI_2_RX_S_AXI_LITE has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design MIPI_CSI_2_RX_S_AXI_LITE has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design ltlib_v1_0_0_generic_mux__parameterized1 has unconnected port SEL_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized1 has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized1 has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized1 has unconnected port RSTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized1 has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized1 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized1 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DOUTA_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block__parameterized1 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth__parameterized1 has unconnected port S_AClk
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth__parameterized1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth__parameterized1 has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth__parameterized1 has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth__parameterized1 has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth__parameterized1 has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth__parameterized1 has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth__parameterized1 has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth__parameterized1 has unconnected port S_AXI_AWADDR[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:13 ; elapsed = 00:05:16 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/synth/ila_rxclk.v:3237]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/synth/ila_vidclk.v:3287]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/synth/ila_rxclk_lane.v:3223]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:14 ; elapsed = 00:05:17 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/mipi_csi2_rx_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/mipi_csi2_rx_ooc.xdc] for cell 'U0'
Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/line_buffer/line_buffer.xdc] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst'
Finished Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/line_buffer/line_buffer/line_buffer.xdc] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst'
Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/ila_v6_2/constraints/ila.xdc] for cell 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILA_LaneGen[0].ILARxClk_Lane/inst'
Finished Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/ila_v6_2/constraints/ila.xdc] for cell 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILA_LaneGen[0].ILARxClk_Lane/inst'
Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/ila_v6_2/constraints/ila.xdc] for cell 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILA_LaneGen[1].ILARxClk_Lane/inst'
Finished Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk_lane/ila_v6_2/constraints/ila.xdc] for cell 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILA_LaneGen[1].ILARxClk_Lane/inst'
Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/ila_v6_2/constraints/ila.xdc] for cell 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst'
Finished Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_rxclk/ila_v6_2/constraints/ila.xdc] for cell 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst'
Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/ila_v6_2/constraints/ila.xdc] for cell 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILAVidClk/inst'
Finished Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/ila_vidclk/ila_v6_2/constraints/ila.xdc] for cell 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILAVidClk/inst'
Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/cdc_fifo.xdc] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0'
Finished Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/cdc_fifo.xdc] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0'
Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/mipi_csi2_rx.xdc] for cell 'U0'
Finished Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/mipi_csi2_rx.xdc] for cell 'U0'
Parsing XDC File [F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_MIPI_CSI_2_RX_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_MIPI_CSI_2_RX_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/cdc_fifo_clocks.xdc] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0'
Finished Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/cdc_fifo_clocks.xdc] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/cdc_fifo/cdc_fifo_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_MIPI_CSI_2_RX_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_MIPI_CSI_2_RX_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/mipi_csi2_rx_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/hdl/mipi_csi2_rx_clocks.xdc] for cell 'U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_MIPI_CSI_2_RX_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_MIPI_CSI_2_RX_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_MIPI_CSI_2_RX_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_MIPI_CSI_2_RX_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_MIPI_CSI_2_RX_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_MIPI_CSI_2_RX_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1122 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 968 instances
  CFGLUT5 => SRLC32E: 154 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.317 . Memory (MB): peak = 1727.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:51 ; elapsed = 00:05:55 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:51 ; elapsed = 00:05:55 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst. (constraint file  F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILA_LaneGen[0].ILARxClk_Lane /inst. (constraint file  F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILA_LaneGen[1].ILARxClk_Lane /inst. (constraint file  F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst. (constraint file  F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1/dont_touch.xdc, line 33).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst. (constraint file  F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0. (constraint file  F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for U0. (constraint file  F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1/dont_touch.xdc, line 50).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILA_LaneGen[0].ILARxClk_Lane . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILA_LaneGen[1].ILARxClk_Lane . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/\gen_fifo_generator.fifo_generator_inst /inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:51 ; elapsed = 00:05:55 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rbEnInt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rbByteCnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sReady" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sErrSyndrome" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sValid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sHeaderOut" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "mCRC_Sent" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element mWordCount_reg was removed.  [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LLP.vhd:358]
WARNING: [Synth 8-6014] Unused sequential element mFrameCount_reg was removed.  [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LLP.vhd:468]
WARNING: [Synth 8-6014] Unused sequential element mCrcErrorCount_reg was removed.  [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LLP.vhd:479]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized53'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized54'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized55'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized56'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized57'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized58'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized59'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized60'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized61'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized62'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized63'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized64'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized65'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized66'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized67'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized68'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized69'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized70'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized71'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized72'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized73'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized74'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized75'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized76'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized77'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized78'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized79'
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:00 ; elapsed = 00:06:04 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |ila_vidclk            |           1|     38765|
|2     |MIPI_CSI2_Rx__GB1     |           1|      7489|
|3     |ila_rxclk             |           1|     17832|
|4     |MIPI_CSI2_Rx__GB3     |           1|     24730|
|5     |mipi_csi2_rx_top__GC0 |           1|       310|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 14    
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 146   
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 32    
	   2 Input     13 Bit         XORs := 202   
	   2 Input      6 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 128   
	   8 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 8     
	              304 Bit    Registers := 1     
	              288 Bit    Registers := 9     
	              128 Bit    Registers := 4     
	               78 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               51 Bit    Registers := 9     
	               42 Bit    Registers := 1     
	               40 Bit    Registers := 5     
	               37 Bit    Registers := 2     
	               33 Bit    Registers := 8     
	               32 Bit    Registers := 26    
	               31 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 773   
	               14 Bit    Registers := 22    
	               11 Bit    Registers := 48    
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 14    
	                5 Bit    Registers := 23    
	                4 Bit    Registers := 326   
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 46    
	                1 Bit    Registers := 1304  
+---Muxes : 
	   2 Input    288 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	  27 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 9     
	   3 Input     31 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 229   
	   4 Input     16 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 5     
	   8 Input     16 Bit        Muxes := 4     
	  28 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 146   
	   3 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 2     
	   8 Input     11 Bit        Muxes := 4     
	   9 Input     11 Bit        Muxes := 4     
	   6 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 14    
	   8 Input      5 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 146   
	   2 Input      4 Bit        Muxes := 159   
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 151   
	  10 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 31    
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 610   
	   3 Input      1 Bit        Muxes := 149   
	   9 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 22    
	  27 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xsdbs_v1_0_2_reg_p2s__parameterized28__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized51__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized52__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized66__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized67__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized68__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized69__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized70__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized71__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized72__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized73__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized74__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized75__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized76__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized77__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized29__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized27__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module ltlib_v1_0_0_match__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_5_ila_reset_ctrl__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__7 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_sample_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__5 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_window_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_addrgen__3 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module ltlib_v1_0_0_cfglut6__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_cap_ctrl_legacy__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     11 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_5_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ila_v6_2_5_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module xsdbs_v1_0_2_reg_p2s__parameterized28__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized51__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized52__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized66__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized67__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized68__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized69__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized70__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized71__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized72__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized73__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized74__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized75__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized76__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized77__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized29__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized15__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized17__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized18__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized19__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized20__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized21__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized22__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized23__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized24__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized25__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized26__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized27__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_5_ila_reset_ctrl__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_sample_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_window_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_addrgen__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module ltlib_v1_0_0_cfglut6__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_cap_ctrl_legacy__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              304 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     11 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_5_ila_core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    288 Bit        Muxes := 1     
Module ila_v6_2_5_ila__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncAsync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SimpleFIFO__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SimpleFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module LM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module SyncAsync__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fifo_generator_v13_2_1_reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module fifo_generator_v13_2_1_dmem 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module fifo_generator_v13_2_1_memory 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module xpm_cdc_gray__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module fifo_generator_v13_2_1_rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module fifo_generator_v13_2_1_compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_1_compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_1_rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fifo_generator_v13_2_1_rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_generator_v13_2_1_wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
Module fifo_generator_v13_2_1_compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_1_compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module fifo_generator_v13_2_1_wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ECC 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  27 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module CRC16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 35    
	   2 Input      1 Bit        Muxes := 3     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module fifo_generator_v13_2_1_reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module fifo_generator_v13_2_1_memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
Module fifo_generator_v13_2_1_rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
Module fifo_generator_v13_2_1_compare__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module fifo_generator_v13_2_1_compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module fifo_generator_v13_2_1_rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_generator_v13_2_1_rd_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module fifo_generator_v13_2_1_dc_ss_fwft 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module fifo_generator_v13_2_1_wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
Module fifo_generator_v13_2_1_compare__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module fifo_generator_v13_2_1_compare__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module fifo_generator_v13_2_1_wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LLP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 9     
	   3 Input     31 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 8     
	   3 Input     16 Bit        Muxes := 1     
	   9 Input     11 Bit        Muxes := 4     
	   6 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 2     
Module SyncAsync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__273 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__272 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__271 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__270 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__269 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__268 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__267 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__266 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__265 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__264 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__263 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__262 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__261 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__260 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__259 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__258 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__257 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__256 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__255 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__254 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__253 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__251 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__250 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__249 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__248 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__247 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__246 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__245 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__244 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__243 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__242 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__241 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__240 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	  28 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_5_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__8 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__9 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_5_ila_core__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ila_v6_2_5_ila__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncAsync__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized28__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__325 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__324 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__323 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__322 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__321 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__320 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized51__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized52__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__319 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__318 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__317 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__316 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__315 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__314 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__313 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__312 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__311 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__310 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__309 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__308 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__307 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized66__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized67__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized68__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized69__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized70__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized71__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized72__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized73__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized74__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized75__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized76__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized77__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__306 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__305 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__304 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__303 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__302 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__301 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__300 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized29__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__299 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__298 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__297 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__296 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__295 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__294 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__293 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__292 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__291 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__290 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__289 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__288 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__287 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__286 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__285 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__284 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__283 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__282 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__281 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__280 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__279 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__278 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__277 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__276 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__275 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__274 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized27__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	  28 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_5_ila_reset_ctrl__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__12 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_sample_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__10 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_window_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_addrgen__4 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module ltlib_v1_0_0_cfglut6__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_cap_ctrl_legacy__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_5_ila_core__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ila_v6_2_5_ila__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module SyncAsync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module MIPI_CSI2_Rx 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module MIPI_CSI_2_RX_S_AXI_LITE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SyncAsync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mipi_csi2_rx_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mCRC_Sent" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element mWordCount_reg was removed.  [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LLP.vhd:358]
WARNING: [Synth 8-6014] Unused sequential element mCrcErrorCount_reg was removed.  [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LLP.vhd:479]
WARNING: [Synth 8-6014] Unused sequential element mFrameCount_reg was removed.  [f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ipshared/f6f5/hdl/LLP.vhd:468]
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila__parameterized1.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila__parameterized1.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila__parameterized1__2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1023] )
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[18].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[16].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[24].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[22].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[20].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[18].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[16].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[24].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[22].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[20].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[18].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[16].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[24].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[22].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[20].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'U0/MIPI_CSI2_Rx_inst/GenerateDebug.ILARxClk/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILARxClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3332] Sequential element (reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[15]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[14]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[13]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[12]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[11]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[10]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[9]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[8]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[7]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[6]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[5]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[4]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[3]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[2]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[1]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff7_reg[0]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (slaveRegDo_ff8_reg[14]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1023]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1022]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1021]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1020]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1019]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1018]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1017]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1016]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1015]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1014]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1013]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1012]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1011]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1010]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1009]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1008]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1007]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1006]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1005]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1004]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1003]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1002]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1001]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[1000]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[999]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[998]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[997]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[996]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[995]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[994]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[993]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[992]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[991]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[990]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[989]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[988]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[987]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[986]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[985]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[984]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[983]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[982]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[981]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[980]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[979]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[978]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[977]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[976]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[975]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[974]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[973]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[972]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[971]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[970]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Synth 8-3332] Sequential element (shift_reg0_reg[969]) is unused and will be removed from module ila_v6_2_5_ila_register.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[76].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/MIPI_CSI2_Rx_inst/\GenerateDebug.ILAVidClk /inst/\ila_core_inst/u_ila_regs /\N_DDR_MODE_MU1.MU_STATUS[74].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:44 ; elapsed = 00:06:53 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                                   | RTL Object                                                                               | Inference      | Size (Depth x Width) | Primitives   | 
+----------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|U0/MIPI_CSI2_Rx_inst/i_0/LM_inst              | DeskewFIFOs[0].DeskewFIFOx/FIFO_reg                                                      | Implied        | 32 x 11              | RAM32M x 2   | 
|U0/MIPI_CSI2_Rx_inst/i_0/LM_inst              | DeskewFIFOs[1].DeskewFIFOx/FIFO_reg                                                      | Implied        | 32 x 11              | RAM32M x 2   | 
|U0/MIPI_CSI2_Rx_inst/i_0/LLP_inst/DataFIFO/U0 | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M x 7   | 
+----------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |ila_vidclk            |           1|     20881|
|2     |MIPI_CSI2_Rx__GB1     |           1|      2803|
|3     |ila_rxclk             |           1|      8784|
|4     |MIPI_CSI2_Rx__GB3     |           1|     13452|
|5     |mipi_csi2_rx_top__GC0 |           1|       211|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:03 ; elapsed = 00:07:13 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:06 ; elapsed = 00:07:15 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                                   | RTL Object                                                                               | Inference      | Size (Depth x Width) | Primitives   | 
+----------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|U0/MIPI_CSI2_Rx_inst/i_0/LM_inst              | DeskewFIFOs[0].DeskewFIFOx/FIFO_reg                                                      | Implied        | 32 x 11              | RAM32M x 2   | 
|U0/MIPI_CSI2_Rx_inst/i_0/LM_inst              | DeskewFIFOs[1].DeskewFIFOx/FIFO_reg                                                      | Implied        | 32 x 11              | RAM32M x 2   | 
|U0/MIPI_CSI2_Rx_inst/i_0/LLP_inst/DataFIFO/U0 | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 37              | RAM32M x 7   | 
+----------------------------------------------+------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |ila_vidclk            |           1|     20881|
|2     |MIPI_CSI2_Rx__GB1     |           1|      2803|
|3     |ila_rxclk             |           1|      8784|
|4     |MIPI_CSI2_Rx__GB3     |           1|     13452|
|5     |mipi_csi2_rx_top__GC0 |           1|       211|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:14 ; elapsed = 00:07:23 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_en  is driving 34 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:15 ; elapsed = 00:07:24 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:15 ; elapsed = 00:07:25 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:17 ; elapsed = 00:07:26 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:17 ; elapsed = 00:07:27 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:18 ; elapsed = 00:07:27 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:18 ; elapsed = 00:07:27 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_5_ila         | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                                                                                                                                                         | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ila_v6_2_5_ila         | ila_core_inst/shifted_data_in_reg[8][50]                                                                                                                                                                          | 9      | 367   | NO           | NO                 | YES               | 367    | 0       | 
|ila_v6_2_5_ila         | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]                                                                                                                                  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ila_v6_2_5_ila         | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]                                                                                                                                     | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ila_v6_2_5_ila         | ila_core_inst/u_ila_regs/shift_reg1_reg[15]                                                                                                                                                                       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|fifo_generator_v13_2_1 | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   421|
|2     |CFGLUT5    |  1122|
|3     |LUT1       |   271|
|4     |LUT2       |   340|
|5     |LUT3       |   726|
|6     |LUT4       |  1669|
|7     |LUT5       |   706|
|8     |LUT6       |  4593|
|9     |MUXCY      |    24|
|10    |MUXF7      |   318|
|11    |MUXF8      |    86|
|12    |RAM32M     |    11|
|13    |RAMB18E1   |     1|
|14    |RAMB18E1_1 |     1|
|15    |RAMB36E1   |    21|
|16    |RAMB36E1_1 |     2|
|17    |SRL16E     |   385|
|18    |SRLC16E    |     8|
|19    |SRLC32E    |    68|
|20    |FDCE       |    43|
|21    |FDPE       |    28|
|22    |FDRE       | 12613|
|23    |FDSE       |    81|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------+
|      |Instance                                                                                     |Module                                                           |Cells |
+------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------+
|1     |top                                                                                          |                                                                 | 23538|
|2     |  U0                                                                                         |mipi_csi2_rx_top                                                 | 23538|
|3     |    MIPI_CSI2_Rx_inst                                                                        |MIPI_CSI2_Rx                                                     | 23411|
|4     |      \GenerateDebug.ILARxClk                                                                |ila_rxclk                                                        |  4729|
|5     |        inst                                                                                 |ila_v6_2_5_ila                                                   |  4729|
|6     |          ila_core_inst                                                                      |ila_v6_2_5_ila_core                                              |  4722|
|7     |            ila_trace_memory_inst                                                            |ila_v6_2_5_ila_trace_memory                                      |     3|
|8     |              \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                      |blk_mem_gen_v8_3_6                                               |     3|
|9     |                inst_blk_mem_gen                                                             |blk_mem_gen_v8_3_6_synth                                         |     3|
|10    |                  \gnbram.gnativebmg.native_blk_mem_gen                                      |blk_mem_gen_v8_3_6_blk_mem_gen_top                               |     3|
|11    |                    \valid.cstr                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr                      |     3|
|12    |                      \ramloop[0].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width                        |     1|
|13    |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper                      |     1|
|14    |                      \ramloop[1].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0        |     1|
|15    |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0      |     1|
|16    |                      \ramloop[2].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1        |     1|
|17    |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1      |     1|
|18    |            u_ila_cap_ctrl                                                                   |ila_v6_2_5_ila_cap_ctrl_legacy_728                               |   286|
|19    |              U_CDONE                                                                        |ltlib_v1_0_0_cfglut6__parameterized0_936                         |     5|
|20    |              U_NS0                                                                          |ltlib_v1_0_0_cfglut7_937                                         |     6|
|21    |              U_NS1                                                                          |ltlib_v1_0_0_cfglut7_938                                         |     7|
|22    |              u_cap_addrgen                                                                  |ila_v6_2_5_ila_cap_addrgen_939                                   |   264|
|23    |                U_CMPRESET                                                                   |ltlib_v1_0_0_cfglut6_940                                         |     3|
|24    |                u_cap_sample_counter                                                         |ila_v6_2_5_ila_cap_sample_counter_941                            |    64|
|25    |                  U_SCE                                                                      |ltlib_v1_0_0_cfglut4_956                                         |     1|
|26    |                  U_SCMPCE                                                                   |ltlib_v1_0_0_cfglut5_957                                         |     1|
|27    |                  U_SCRST                                                                    |ltlib_v1_0_0_cfglut6_958                                         |     4|
|28    |                  u_scnt_cmp                                                                 |ltlib_v1_0_0_match_nodelay_959                                   |    23|
|29    |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay_960                              |    23|
|30    |                      DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1_961                       |    12|
|31    |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1_962                 |     5|
|32    |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2_963                 |     5|
|33    |                u_cap_window_counter                                                         |ila_v6_2_5_ila_cap_window_counter_942                            |    63|
|34    |                  U_WCE                                                                      |ltlib_v1_0_0_cfglut4_943                                         |     1|
|35    |                  U_WHCMPCE                                                                  |ltlib_v1_0_0_cfglut5_944                                         |     1|
|36    |                  U_WLCMPCE                                                                  |ltlib_v1_0_0_cfglut5_945                                         |     1|
|37    |                  u_wcnt_hcmp                                                                |ltlib_v1_0_0_match_nodelay_946                                   |    12|
|38    |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay_952                              |    12|
|39    |                      DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1_953                       |    12|
|40    |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1_954                 |     5|
|41    |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2_955                 |     5|
|42    |                  u_wcnt_lcmp                                                                |ltlib_v1_0_0_match_nodelay_947                                   |    23|
|43    |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay_948                              |    23|
|44    |                      DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1_949                       |    12|
|45    |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1_950                 |     5|
|46    |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2_951                 |     5|
|47    |            u_ila_regs                                                                       |ila_v6_2_5_ila_register                                          |  3616|
|48    |              U_XSDB_SLAVE                                                                   |xsdbs_v1_0_2_xsdbs__3                                            |   303|
|49    |              reg_890                                                                        |xsdbs_v1_0_2_reg__parameterized84__3                             |    16|
|50    |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_935                                        |    16|
|51    |              \MU_SRL[0].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s_864                                         |    74|
|52    |              \MU_SRL[10].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized9_865                         |    74|
|53    |              \MU_SRL[11].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized10_866                        |   106|
|54    |              \MU_SRL[12].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized11_867                        |    74|
|55    |              \MU_SRL[13].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized12_868                        |    74|
|56    |              \MU_SRL[14].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized13_869                        |    74|
|57    |              \MU_SRL[15].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized14_870                        |    90|
|58    |              \MU_SRL[16].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized15_871                        |    74|
|59    |              \MU_SRL[17].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized16_872                        |    74|
|60    |              \MU_SRL[18].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized17_873                        |    74|
|61    |              \MU_SRL[19].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized18_874                        |   106|
|62    |              \MU_SRL[1].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized0_875                         |    74|
|63    |              \MU_SRL[20].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized19_876                        |    74|
|64    |              \MU_SRL[21].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized20_877                        |    74|
|65    |              \MU_SRL[22].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized21_878                        |    74|
|66    |              \MU_SRL[23].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized22_879                        |    90|
|67    |              \MU_SRL[24].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized23_880                        |    74|
|68    |              \MU_SRL[25].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized24_881                        |    78|
|69    |              \MU_SRL[26].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized25_882                        |    74|
|70    |              \MU_SRL[27].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized26_883                        |    86|
|71    |              \MU_SRL[2].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized1_884                         |    74|
|72    |              \MU_SRL[3].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized2_885                         |   122|
|73    |              \MU_SRL[4].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized3_886                         |    74|
|74    |              \MU_SRL[5].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized4_887                         |    78|
|75    |              \MU_SRL[6].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized5_888                         |    74|
|76    |              \MU_SRL[7].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized6_889                         |    86|
|77    |              \MU_SRL[8].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized7_890                         |    74|
|78    |              \MU_SRL[9].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized8_891                         |    74|
|79    |              \STRG_QUAL.qual_strg_srl_reg                                                   |xsdbs_v1_0_2_reg_p2s__parameterized28_892                        |    91|
|80    |              \TC_SRL[0].tc_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized27_893                        |    76|
|81    |              reg_15                                                                         |xsdbs_v1_0_2_reg__parameterized66_894                            |    30|
|82    |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_934                                         |    30|
|83    |              reg_16                                                                         |xsdbs_v1_0_2_reg__parameterized67_895                            |    17|
|84    |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_933                                         |    17|
|85    |              reg_17                                                                         |xsdbs_v1_0_2_reg__parameterized68_896                            |    29|
|86    |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_932                                         |    29|
|87    |              reg_18                                                                         |xsdbs_v1_0_2_reg__parameterized69_897                            |    26|
|88    |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_931                                         |    26|
|89    |              reg_19                                                                         |xsdbs_v1_0_2_reg__parameterized70_898                            |    18|
|90    |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_930                                         |    18|
|91    |              reg_1a                                                                         |xsdbs_v1_0_2_reg__parameterized71_899                            |    31|
|92    |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1_929                         |    31|
|93    |              reg_6                                                                          |xsdbs_v1_0_2_reg__parameterized51_900                            |    25|
|94    |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_928                                         |    25|
|95    |              reg_7                                                                          |xsdbs_v1_0_2_reg__parameterized52_901                            |    47|
|96    |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized0_927                         |    47|
|97    |              reg_8                                                                          |xsdbs_v1_0_2_reg__parameterized53_902                            |     4|
|98    |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_926                                        |     4|
|99    |              reg_80                                                                         |xsdbs_v1_0_2_reg__parameterized72_903                            |    17|
|100   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1_925                         |    17|
|101   |              reg_81                                                                         |xsdbs_v1_0_2_reg__parameterized73_904                            |    17|
|102   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_924                                         |    17|
|103   |              reg_82                                                                         |xsdbs_v1_0_2_reg__parameterized74_905                            |    17|
|104   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1_923                         |    17|
|105   |              reg_83                                                                         |xsdbs_v1_0_2_reg__parameterized75_906                            |    50|
|106   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_922                                         |    50|
|107   |              reg_84                                                                         |xsdbs_v1_0_2_reg__parameterized76_907                            |    40|
|108   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_921                                         |    40|
|109   |              reg_85                                                                         |xsdbs_v1_0_2_reg__parameterized77_908                            |    17|
|110   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_920                                         |    17|
|111   |              reg_887                                                                        |xsdbs_v1_0_2_reg__parameterized79_909                            |     3|
|112   |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_919                                        |     3|
|113   |              reg_88d                                                                        |xsdbs_v1_0_2_reg__parameterized81_910                            |     5|
|114   |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_918                                        |     5|
|115   |              reg_9                                                                          |xsdbs_v1_0_2_reg__parameterized54_911                            |    20|
|116   |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_917                                        |    20|
|117   |              reg_srl_fff                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized29_912                        |   106|
|118   |              reg_stream_ffd                                                                 |xsdbs_v1_0_2_reg_stream_913                                      |    35|
|119   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_916                                         |    35|
|120   |              reg_stream_ffe                                                                 |xsdbs_v1_0_2_reg_stream__parameterized0_914                      |    16|
|121   |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_915                                        |    16|
|122   |            u_ila_reset_ctrl                                                                 |ila_v6_2_5_ila_reset_ctrl_729                                    |    46|
|123   |              arm_detection_inst                                                             |ltlib_v1_0_0_rising_edge_detection_858                           |     5|
|124   |              \asyncrounous_transfer.arm_in_transfer_inst                                    |ltlib_v1_0_0_async_edge_xfer_859                                 |     7|
|125   |              \asyncrounous_transfer.arm_out_transfer_inst                                   |ltlib_v1_0_0_async_edge_xfer_860                                 |     6|
|126   |              \asyncrounous_transfer.halt_in_transfer_inst                                   |ltlib_v1_0_0_async_edge_xfer_861                                 |     7|
|127   |              \asyncrounous_transfer.halt_out_transfer_inst                                  |ltlib_v1_0_0_async_edge_xfer_862                                 |     6|
|128   |              halt_detection_inst                                                            |ltlib_v1_0_0_rising_edge_detection_863                           |     6|
|129   |            u_trig                                                                           |ila_v6_2_5_ila_trigger                                           |   465|
|130   |              \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                |ltlib_v1_0_0_match                                               |    25|
|131   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |ltlib_v1_0_0_allx_typeA_852                                      |    23|
|132   |                  DUT                                                                        |ltlib_v1_0_0_all_typeA_853                                       |    23|
|133   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_854                                 |     5|
|134   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_855                                 |     5|
|135   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_856                                 |     5|
|136   |                    \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized0_857                 |     6|
|137   |              \STRG_QUAL.U_STRG_QUAL                                                         |ltlib_v1_0_0_match_730                                           |    52|
|138   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |ltlib_v1_0_0_allx_typeA                                          |    51|
|139   |                  DUT                                                                        |ltlib_v1_0_0_all_typeA_847                                       |    23|
|140   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_848                                 |     5|
|141   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_849                                 |     5|
|142   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_850                                 |     5|
|143   |                    \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized0_851                 |     6|
|144   |              U_TM                                                                           |ila_v6_2_5_ila_trig_match                                        |   384|
|145   |                \N_DDR_MODE.G_NMU[0].U_M                                                     |ltlib_v1_0_0_match__parameterized0_731                           |    15|
|146   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized0_844                      |    14|
|147   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_845                       |     8|
|148   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_846                 |     6|
|149   |                \N_DDR_MODE.G_NMU[10].U_M                                                    |ltlib_v1_0_0_match__parameterized4_732                           |    11|
|150   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_841                      |    10|
|151   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_842                       |     8|
|152   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_843                 |     6|
|153   |                \N_DDR_MODE.G_NMU[11].U_M                                                    |ltlib_v1_0_0_match__parameterized4_733                           |     9|
|154   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_838                      |     8|
|155   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_839                       |     8|
|156   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_840                 |     6|
|157   |                \N_DDR_MODE.G_NMU[12].U_M                                                    |ltlib_v1_0_0_match__parameterized4_734                           |    11|
|158   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_835                      |    10|
|159   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_836                       |     8|
|160   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_837                 |     6|
|161   |                \N_DDR_MODE.G_NMU[13].U_M                                                    |ltlib_v1_0_0_match__parameterized4_735                           |     9|
|162   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_832                      |     8|
|163   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_833                       |     8|
|164   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_834                 |     6|
|165   |                \N_DDR_MODE.G_NMU[14].U_M                                                    |ltlib_v1_0_0_match__parameterized4_736                           |    11|
|166   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_829                      |    10|
|167   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_830                       |     8|
|168   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_831                 |     6|
|169   |                \N_DDR_MODE.G_NMU[15].U_M                                                    |ltlib_v1_0_0_match__parameterized4_737                           |     9|
|170   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_826                      |     8|
|171   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_827                       |     8|
|172   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_828                 |     6|
|173   |                \N_DDR_MODE.G_NMU[16].U_M                                                    |ltlib_v1_0_0_match__parameterized4_738                           |    11|
|174   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_823                      |    10|
|175   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_824                       |     8|
|176   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_825                 |     6|
|177   |                \N_DDR_MODE.G_NMU[17].U_M                                                    |ltlib_v1_0_0_match__parameterized4_739                           |     9|
|178   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_820                      |     8|
|179   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_821                       |     8|
|180   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_822                 |     6|
|181   |                \N_DDR_MODE.G_NMU[18].U_M                                                    |ltlib_v1_0_0_match__parameterized4_740                           |    11|
|182   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_817                      |    10|
|183   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_818                       |     8|
|184   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_819                 |     6|
|185   |                \N_DDR_MODE.G_NMU[19].U_M                                                    |ltlib_v1_0_0_match__parameterized4_741                           |     9|
|186   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_814                      |     8|
|187   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_815                       |     8|
|188   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_816                 |     6|
|189   |                \N_DDR_MODE.G_NMU[1].U_M                                                     |ltlib_v1_0_0_match__parameterized0_742                           |     9|
|190   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized0_811                      |     8|
|191   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_812                       |     8|
|192   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_813                 |     6|
|193   |                \N_DDR_MODE.G_NMU[20].U_M                                                    |ltlib_v1_0_0_match__parameterized4_743                           |    11|
|194   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_808                      |    10|
|195   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_809                       |     8|
|196   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_810                 |     6|
|197   |                \N_DDR_MODE.G_NMU[21].U_M                                                    |ltlib_v1_0_0_match__parameterized4_744                           |     9|
|198   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_805                      |     8|
|199   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_806                       |     8|
|200   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_807                 |     6|
|201   |                \N_DDR_MODE.G_NMU[22].U_M                                                    |ltlib_v1_0_0_match__parameterized4_745                           |    11|
|202   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_802                      |    10|
|203   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_803                       |     8|
|204   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_804                 |     6|
|205   |                \N_DDR_MODE.G_NMU[23].U_M                                                    |ltlib_v1_0_0_match__parameterized4_746                           |     9|
|206   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_799                      |     8|
|207   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_800                       |     8|
|208   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_801                 |     6|
|209   |                \N_DDR_MODE.G_NMU[24].U_M                                                    |ltlib_v1_0_0_match__parameterized4_747                           |    11|
|210   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_796                      |    10|
|211   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_797                       |     8|
|212   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_798                 |     6|
|213   |                \N_DDR_MODE.G_NMU[25].U_M                                                    |ltlib_v1_0_0_match__parameterized4_748                           |     9|
|214   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_793                      |     8|
|215   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_794                       |     8|
|216   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_795                 |     6|
|217   |                \N_DDR_MODE.G_NMU[26].U_M                                                    |ltlib_v1_0_0_match__parameterized4_749                           |    11|
|218   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_790                      |    10|
|219   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_791                       |     8|
|220   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_792                 |     6|
|221   |                \N_DDR_MODE.G_NMU[27].U_M                                                    |ltlib_v1_0_0_match__parameterized4_750                           |     9|
|222   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_787                      |     8|
|223   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_788                       |     8|
|224   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_789                 |     6|
|225   |                \N_DDR_MODE.G_NMU[2].U_M                                                     |ltlib_v1_0_0_match__parameterized1                               |    13|
|226   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized1_784                      |    12|
|227   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_785                       |     8|
|228   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_786                 |     6|
|229   |                \N_DDR_MODE.G_NMU[3].U_M                                                     |ltlib_v1_0_0_match__parameterized1_751                           |     9|
|230   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized1                          |     8|
|231   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_782                       |     8|
|232   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_783                 |     6|
|233   |                \N_DDR_MODE.G_NMU[4].U_M                                                     |ltlib_v1_0_0_match__parameterized2_752                           |    88|
|234   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_776                      |    87|
|235   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA_777                                       |    23|
|236   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_778                                 |     5|
|237   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_779                                 |     5|
|238   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_780                                 |     5|
|239   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_781                 |     6|
|240   |                \N_DDR_MODE.G_NMU[5].U_M                                                     |ltlib_v1_0_0_match__parameterized2_753                           |    24|
|241   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_770                      |    23|
|242   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA_771                                       |    23|
|243   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_772                                 |     5|
|244   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_773                                 |     5|
|245   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_774                                 |     5|
|246   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_775                 |     6|
|247   |                \N_DDR_MODE.G_NMU[6].U_M                                                     |ltlib_v1_0_0_match__parameterized3_754                           |    17|
|248   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized3_767                      |    16|
|249   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_768                       |     8|
|250   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_769                 |     6|
|251   |                \N_DDR_MODE.G_NMU[7].U_M                                                     |ltlib_v1_0_0_match__parameterized3_755                           |     9|
|252   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized3_764                      |     8|
|253   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_765                       |     8|
|254   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_766                 |     6|
|255   |                \N_DDR_MODE.G_NMU[8].U_M                                                     |ltlib_v1_0_0_match__parameterized4_756                           |    11|
|256   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_761                      |    10|
|257   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_762                       |     8|
|258   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_763                 |     6|
|259   |                \N_DDR_MODE.G_NMU[9].U_M                                                     |ltlib_v1_0_0_match__parameterized4_757                           |     9|
|260   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_758                      |     8|
|261   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_759                       |     8|
|262   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_760                 |     6|
|263   |            xsdb_memory_read_inst                                                            |ltlib_v1_0_0_generic_memrd                                       |   134|
|264   |      \GenerateDebug.ILAVidClk                                                               |ila_vidclk                                                       | 10873|
|265   |        inst                                                                                 |ila_v6_2_5_ila__parameterized0                                   | 10873|
|266   |          ila_core_inst                                                                      |ila_v6_2_5_ila_core__parameterized0                              | 10866|
|267   |            ila_trace_memory_inst                                                            |ila_v6_2_5_ila_trace_memory__parameterized0                      |    17|
|268   |              \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                      |blk_mem_gen_v8_3_6__parameterized0                               |    17|
|269   |                inst_blk_mem_gen                                                             |blk_mem_gen_v8_3_6_synth__parameterized0                         |    17|
|270   |                  \gnbram.gnativebmg.native_blk_mem_gen                                      |blk_mem_gen_v8_3_6_blk_mem_gen_top__parameterized0               |    17|
|271   |                    \valid.cstr                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized0      |    17|
|272   |                      \ramloop[0].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2        |     1|
|273   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2      |     1|
|274   |                      \ramloop[10].ram.r                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12       |     1|
|275   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12     |     1|
|276   |                      \ramloop[11].ram.r                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13       |     1|
|277   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13     |     1|
|278   |                      \ramloop[12].ram.r                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized14       |     1|
|279   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized14     |     1|
|280   |                      \ramloop[13].ram.r                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized15       |     1|
|281   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized15     |     1|
|282   |                      \ramloop[14].ram.r                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized16       |     1|
|283   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized16     |     1|
|284   |                      \ramloop[15].ram.r                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized17       |     1|
|285   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized17     |     1|
|286   |                      \ramloop[16].ram.r                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized18       |     1|
|287   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized18     |     1|
|288   |                      \ramloop[1].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3        |     1|
|289   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3      |     1|
|290   |                      \ramloop[2].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4        |     1|
|291   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4      |     1|
|292   |                      \ramloop[3].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5        |     1|
|293   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5      |     1|
|294   |                      \ramloop[4].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6        |     1|
|295   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6      |     1|
|296   |                      \ramloop[5].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7        |     1|
|297   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7      |     1|
|298   |                      \ramloop[6].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8        |     1|
|299   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8      |     1|
|300   |                      \ramloop[7].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9        |     1|
|301   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9      |     1|
|302   |                      \ramloop[8].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10       |     1|
|303   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10     |     1|
|304   |                      \ramloop[9].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11       |     1|
|305   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11     |     1|
|306   |            u_ila_cap_ctrl                                                                   |ila_v6_2_5_ila_cap_ctrl_legacy_273                               |   286|
|307   |              U_CDONE                                                                        |ltlib_v1_0_0_cfglut6__parameterized0_700                         |     5|
|308   |              U_NS0                                                                          |ltlib_v1_0_0_cfglut7_701                                         |     6|
|309   |              U_NS1                                                                          |ltlib_v1_0_0_cfglut7_702                                         |     6|
|310   |              u_cap_addrgen                                                                  |ila_v6_2_5_ila_cap_addrgen_703                                   |   263|
|311   |                U_CMPRESET                                                                   |ltlib_v1_0_0_cfglut6_704                                         |     3|
|312   |                u_cap_sample_counter                                                         |ila_v6_2_5_ila_cap_sample_counter_705                            |    63|
|313   |                  U_SCE                                                                      |ltlib_v1_0_0_cfglut4_720                                         |     1|
|314   |                  U_SCMPCE                                                                   |ltlib_v1_0_0_cfglut5_721                                         |     1|
|315   |                  U_SCRST                                                                    |ltlib_v1_0_0_cfglut6_722                                         |     3|
|316   |                  u_scnt_cmp                                                                 |ltlib_v1_0_0_match_nodelay_723                                   |    23|
|317   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay_724                              |    23|
|318   |                      DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1_725                       |    12|
|319   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1_726                 |     5|
|320   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2_727                 |     5|
|321   |                u_cap_window_counter                                                         |ila_v6_2_5_ila_cap_window_counter_706                            |    63|
|322   |                  U_WCE                                                                      |ltlib_v1_0_0_cfglut4_707                                         |     1|
|323   |                  U_WHCMPCE                                                                  |ltlib_v1_0_0_cfglut5_708                                         |     1|
|324   |                  U_WLCMPCE                                                                  |ltlib_v1_0_0_cfglut5_709                                         |     1|
|325   |                  u_wcnt_hcmp                                                                |ltlib_v1_0_0_match_nodelay_710                                   |    12|
|326   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay_716                              |    12|
|327   |                      DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1_717                       |    12|
|328   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1_718                 |     5|
|329   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2_719                 |     5|
|330   |                  u_wcnt_lcmp                                                                |ltlib_v1_0_0_match_nodelay_711                                   |    23|
|331   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay_712                              |    23|
|332   |                      DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1_713                       |    12|
|333   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1_714                 |     5|
|334   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2_715                 |     5|
|335   |            u_ila_regs                                                                       |ila_v6_2_5_ila_register__parameterized0                          |  7709|
|336   |              U_XSDB_SLAVE                                                                   |xsdbs_v1_0_2_xsdbs__2                                            |   303|
|337   |              reg_890                                                                        |xsdbs_v1_0_2_reg__parameterized84__2                             |    16|
|338   |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_699                                        |    16|
|339   |              \MU_SRL[0].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s_642                                         |    74|
|340   |              \MU_SRL[10].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized9_643                         |    74|
|341   |              \MU_SRL[11].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized10_644                        |   105|
|342   |              \MU_SRL[12].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized11_645                        |    74|
|343   |              \MU_SRL[13].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized12_646                        |    74|
|344   |              \MU_SRL[14].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized13                            |    74|
|345   |              \MU_SRL[15].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized14                            |    90|
|346   |              \MU_SRL[16].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized15                            |    74|
|347   |              \MU_SRL[17].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized16                            |    74|
|348   |              \MU_SRL[18].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized17                            |    74|
|349   |              \MU_SRL[19].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized18                            |   122|
|350   |              \MU_SRL[1].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized0_647                         |    74|
|351   |              \MU_SRL[20].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized19                            |    74|
|352   |              \MU_SRL[21].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized20                            |    74|
|353   |              \MU_SRL[22].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized21                            |    74|
|354   |              \MU_SRL[23].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized22                            |    90|
|355   |              \MU_SRL[24].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized23                            |    74|
|356   |              \MU_SRL[25].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized24                            |    74|
|357   |              \MU_SRL[26].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized25                            |    74|
|358   |              \MU_SRL[27].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized26                            |   106|
|359   |              \MU_SRL[28].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized30                            |    74|
|360   |              \MU_SRL[29].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized31                            |    74|
|361   |              \MU_SRL[2].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized1_648                         |    74|
|362   |              \MU_SRL[30].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized32                            |    74|
|363   |              \MU_SRL[31].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized33                            |    90|
|364   |              \MU_SRL[32].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized34                            |    74|
|365   |              \MU_SRL[33].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized35                            |    74|
|366   |              \MU_SRL[34].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized36                            |    74|
|367   |              \MU_SRL[35].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized37                            |   122|
|368   |              \MU_SRL[36].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized38                            |    74|
|369   |              \MU_SRL[37].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized39                            |    74|
|370   |              \MU_SRL[38].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized40                            |    74|
|371   |              \MU_SRL[39].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized41                            |    90|
|372   |              \MU_SRL[3].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized2_649                         |   120|
|373   |              \MU_SRL[40].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized42                            |    74|
|374   |              \MU_SRL[41].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized43                            |    74|
|375   |              \MU_SRL[42].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized44                            |    74|
|376   |              \MU_SRL[43].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized45                            |   106|
|377   |              \MU_SRL[44].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized46                            |    74|
|378   |              \MU_SRL[45].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized47                            |    74|
|379   |              \MU_SRL[46].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized48                            |    74|
|380   |              \MU_SRL[47].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized49                            |    90|
|381   |              \MU_SRL[48].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized50                            |    74|
|382   |              \MU_SRL[49].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized51                            |    74|
|383   |              \MU_SRL[4].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized3_650                         |    74|
|384   |              \MU_SRL[50].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized52                            |    74|
|385   |              \MU_SRL[51].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized53                            |   154|
|386   |              \MU_SRL[52].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized54                            |    74|
|387   |              \MU_SRL[53].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized55                            |    74|
|388   |              \MU_SRL[54].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized56                            |    74|
|389   |              \MU_SRL[55].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized57                            |    90|
|390   |              \MU_SRL[56].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized58                            |    74|
|391   |              \MU_SRL[57].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized59                            |    74|
|392   |              \MU_SRL[58].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized60                            |    74|
|393   |              \MU_SRL[59].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized61                            |   106|
|394   |              \MU_SRL[5].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized4_651                         |    74|
|395   |              \MU_SRL[60].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized62                            |    74|
|396   |              \MU_SRL[61].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized63                            |    74|
|397   |              \MU_SRL[62].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized64                            |    74|
|398   |              \MU_SRL[63].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized65                            |    90|
|399   |              \MU_SRL[64].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized66                            |    74|
|400   |              \MU_SRL[65].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized67                            |    74|
|401   |              \MU_SRL[66].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized68                            |    74|
|402   |              \MU_SRL[67].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized69                            |    90|
|403   |              \MU_SRL[68].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized70                            |    74|
|404   |              \MU_SRL[69].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized71                            |    74|
|405   |              \MU_SRL[6].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized5_652                         |    74|
|406   |              \MU_SRL[70].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized72                            |    74|
|407   |              \MU_SRL[71].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized73                            |    90|
|408   |              \MU_SRL[72].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized74                            |    74|
|409   |              \MU_SRL[73].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized75                            |    74|
|410   |              \MU_SRL[74].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized76                            |    74|
|411   |              \MU_SRL[75].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized77                            |    90|
|412   |              \MU_SRL[76].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized78                            |    74|
|413   |              \MU_SRL[77].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized79                            |   106|
|414   |              \MU_SRL[7].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized6_653                         |    91|
|415   |              \MU_SRL[8].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized7_654                         |    74|
|416   |              \MU_SRL[9].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized8_655                         |    74|
|417   |              \STRG_QUAL.qual_strg_srl_reg                                                   |xsdbs_v1_0_2_reg_p2s__parameterized28_656                        |    91|
|418   |              \TC_SRL[0].tc_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized27_657                        |    76|
|419   |              reg_15                                                                         |xsdbs_v1_0_2_reg__parameterized66_658                            |    35|
|420   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_698                                         |    35|
|421   |              reg_16                                                                         |xsdbs_v1_0_2_reg__parameterized67_659                            |    18|
|422   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_697                                         |    18|
|423   |              reg_17                                                                         |xsdbs_v1_0_2_reg__parameterized68_660                            |    26|
|424   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_696                                         |    26|
|425   |              reg_18                                                                         |xsdbs_v1_0_2_reg__parameterized69_661                            |    31|
|426   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_695                                         |    31|
|427   |              reg_19                                                                         |xsdbs_v1_0_2_reg__parameterized70_662                            |    18|
|428   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_694                                         |    18|
|429   |              reg_1a                                                                         |xsdbs_v1_0_2_reg__parameterized71_663                            |    33|
|430   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1_693                         |    33|
|431   |              reg_6                                                                          |xsdbs_v1_0_2_reg__parameterized51_664                            |    28|
|432   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_692                                         |    28|
|433   |              reg_7                                                                          |xsdbs_v1_0_2_reg__parameterized52_665                            |    31|
|434   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized0_691                         |    31|
|435   |              reg_8                                                                          |xsdbs_v1_0_2_reg__parameterized53_666                            |     7|
|436   |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_690                                        |     7|
|437   |              reg_80                                                                         |xsdbs_v1_0_2_reg__parameterized72_667                            |    17|
|438   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1_689                         |    17|
|439   |              reg_81                                                                         |xsdbs_v1_0_2_reg__parameterized73_668                            |    17|
|440   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_688                                         |    17|
|441   |              reg_82                                                                         |xsdbs_v1_0_2_reg__parameterized74_669                            |    17|
|442   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1_687                         |    17|
|443   |              reg_83                                                                         |xsdbs_v1_0_2_reg__parameterized75_670                            |    33|
|444   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_686                                         |    33|
|445   |              reg_84                                                                         |xsdbs_v1_0_2_reg__parameterized76_671                            |    47|
|446   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_685                                         |    47|
|447   |              reg_85                                                                         |xsdbs_v1_0_2_reg__parameterized77_672                            |    19|
|448   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_684                                         |    19|
|449   |              reg_887                                                                        |xsdbs_v1_0_2_reg__parameterized79_673                            |     3|
|450   |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_683                                        |     3|
|451   |              reg_88d                                                                        |xsdbs_v1_0_2_reg__parameterized81_674                            |     6|
|452   |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_682                                        |     6|
|453   |              reg_9                                                                          |xsdbs_v1_0_2_reg__parameterized54_675                            |    13|
|454   |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_681                                        |    13|
|455   |              reg_srl_fff                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized29_676                        |   108|
|456   |              reg_stream_ffd                                                                 |xsdbs_v1_0_2_reg_stream_677                                      |    33|
|457   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_680                                         |    33|
|458   |              reg_stream_ffe                                                                 |xsdbs_v1_0_2_reg_stream__parameterized0_678                      |    16|
|459   |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_679                                        |    16|
|460   |            u_ila_reset_ctrl                                                                 |ila_v6_2_5_ila_reset_ctrl_274                                    |    46|
|461   |              arm_detection_inst                                                             |ltlib_v1_0_0_rising_edge_detection_636                           |     5|
|462   |              \asyncrounous_transfer.arm_in_transfer_inst                                    |ltlib_v1_0_0_async_edge_xfer_637                                 |     7|
|463   |              \asyncrounous_transfer.arm_out_transfer_inst                                   |ltlib_v1_0_0_async_edge_xfer_638                                 |     6|
|464   |              \asyncrounous_transfer.halt_in_transfer_inst                                   |ltlib_v1_0_0_async_edge_xfer_639                                 |     7|
|465   |              \asyncrounous_transfer.halt_out_transfer_inst                                  |ltlib_v1_0_0_async_edge_xfer_640                                 |     6|
|466   |              halt_detection_inst                                                            |ltlib_v1_0_0_rising_edge_detection_641                           |     6|
|467   |            u_trig                                                                           |ila_v6_2_5_ila_trigger__parameterized0                           |  1679|
|468   |              \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                |ltlib_v1_0_0_match__parameterized5                               |    55|
|469   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |ltlib_v1_0_0_allx_typeA__parameterized5_624                      |    53|
|470   |                  DUT                                                                        |ltlib_v1_0_0_all_typeA__parameterized2_625                       |    53|
|471   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_626                                 |     5|
|472   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_627                                 |     5|
|473   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_628                                 |     5|
|474   |                    \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_629                                 |     5|
|475   |                    \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_630                                 |     5|
|476   |                    \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_631                                 |     5|
|477   |                    \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_632                                 |     5|
|478   |                    \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_633                                 |     5|
|479   |                    \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_634                                 |     5|
|480   |                    \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized0_635                 |     6|
|481   |              \STRG_QUAL.U_STRG_QUAL                                                         |ltlib_v1_0_0_match__parameterized5_275                           |   132|
|482   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |ltlib_v1_0_0_allx_typeA__parameterized5                          |   131|
|483   |                  DUT                                                                        |ltlib_v1_0_0_all_typeA__parameterized2                           |    53|
|484   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_614                                 |     5|
|485   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_615                                 |     5|
|486   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_616                                 |     5|
|487   |                    \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_617                                 |     5|
|488   |                    \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_618                                 |     5|
|489   |                    \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_619                                 |     5|
|490   |                    \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_620                                 |     5|
|491   |                    \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_621                                 |     5|
|492   |                    \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_622                                 |     5|
|493   |                    \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized0_623                 |     6|
|494   |              U_TM                                                                           |ila_v6_2_5_ila_trig_match__parameterized0                        |  1488|
|495   |                \N_DDR_MODE.G_NMU[0].U_M                                                     |ltlib_v1_0_0_match__parameterized4_276                           |    11|
|496   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_611                      |    10|
|497   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_612                       |     8|
|498   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_613                 |     6|
|499   |                \N_DDR_MODE.G_NMU[10].U_M                                                    |ltlib_v1_0_0_match__parameterized3                               |    17|
|500   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized3_608                      |    16|
|501   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_609                       |     8|
|502   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_610                 |     6|
|503   |                \N_DDR_MODE.G_NMU[11].U_M                                                    |ltlib_v1_0_0_match__parameterized3_277                           |     9|
|504   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized3_605                      |     8|
|505   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_606                       |     8|
|506   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_607                 |     6|
|507   |                \N_DDR_MODE.G_NMU[12].U_M                                                    |ltlib_v1_0_0_match__parameterized4_278                           |    11|
|508   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_602                      |    10|
|509   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_603                       |     8|
|510   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_604                 |     6|
|511   |                \N_DDR_MODE.G_NMU[13].U_M                                                    |ltlib_v1_0_0_match__parameterized4_279                           |     9|
|512   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_599                      |     8|
|513   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_600                       |     8|
|514   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_601                 |     6|
|515   |                \N_DDR_MODE.G_NMU[14].U_M                                                    |ltlib_v1_0_0_match__parameterized4_280                           |    11|
|516   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_596                      |    10|
|517   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_597                       |     8|
|518   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_598                 |     6|
|519   |                \N_DDR_MODE.G_NMU[15].U_M                                                    |ltlib_v1_0_0_match__parameterized4_281                           |     9|
|520   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_593                      |     8|
|521   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_594                       |     8|
|522   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_595                 |     6|
|523   |                \N_DDR_MODE.G_NMU[16].U_M                                                    |ltlib_v1_0_0_match__parameterized4_282                           |    11|
|524   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_590                      |    10|
|525   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_591                       |     8|
|526   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_592                 |     6|
|527   |                \N_DDR_MODE.G_NMU[17].U_M                                                    |ltlib_v1_0_0_match__parameterized4_283                           |     9|
|528   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_587                      |     8|
|529   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_588                       |     8|
|530   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_589                 |     6|
|531   |                \N_DDR_MODE.G_NMU[18].U_M                                                    |ltlib_v1_0_0_match__parameterized4_284                           |    11|
|532   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_584                      |    10|
|533   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_585                       |     8|
|534   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_586                 |     6|
|535   |                \N_DDR_MODE.G_NMU[19].U_M                                                    |ltlib_v1_0_0_match__parameterized4_285                           |     9|
|536   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_581                      |     8|
|537   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_582                       |     8|
|538   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_583                 |     6|
|539   |                \N_DDR_MODE.G_NMU[1].U_M                                                     |ltlib_v1_0_0_match__parameterized4_286                           |     9|
|540   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_578                      |     8|
|541   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_579                       |     8|
|542   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_580                 |     6|
|543   |                \N_DDR_MODE.G_NMU[20].U_M                                                    |ltlib_v1_0_0_match__parameterized4_287                           |    11|
|544   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_575                      |    10|
|545   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_576                       |     8|
|546   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_577                 |     6|
|547   |                \N_DDR_MODE.G_NMU[21].U_M                                                    |ltlib_v1_0_0_match__parameterized4_288                           |     9|
|548   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_572                      |     8|
|549   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_573                       |     8|
|550   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_574                 |     6|
|551   |                \N_DDR_MODE.G_NMU[22].U_M                                                    |ltlib_v1_0_0_match__parameterized6                               |    46|
|552   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized6_568                      |    45|
|553   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized3_569                       |    13|
|554   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_570                                 |     5|
|555   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_571                 |     6|
|556   |                \N_DDR_MODE.G_NMU[23].U_M                                                    |ltlib_v1_0_0_match__parameterized6_289                           |    14|
|557   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized6_564                      |    13|
|558   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized3_565                       |    13|
|559   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_566                                 |     5|
|560   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_567                 |     6|
|561   |                \N_DDR_MODE.G_NMU[24].U_M                                                    |ltlib_v1_0_0_match__parameterized7                               |    21|
|562   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized7_561                      |    20|
|563   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_562                       |     8|
|564   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_563                 |     6|
|565   |                \N_DDR_MODE.G_NMU[25].U_M                                                    |ltlib_v1_0_0_match__parameterized7_290                           |     9|
|566   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized7                          |     8|
|567   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_559                       |     8|
|568   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_560                 |     6|
|569   |                \N_DDR_MODE.G_NMU[26].U_M                                                    |ltlib_v1_0_0_match__parameterized4_291                           |    11|
|570   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_556                      |    10|
|571   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_557                       |     8|
|572   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_558                 |     6|
|573   |                \N_DDR_MODE.G_NMU[27].U_M                                                    |ltlib_v1_0_0_match__parameterized4_292                           |     9|
|574   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_553                      |     8|
|575   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_554                       |     8|
|576   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_555                 |     6|
|577   |                \N_DDR_MODE.G_NMU[28].U_M                                                    |ltlib_v1_0_0_match__parameterized4_293                           |    11|
|578   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_550                      |    10|
|579   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_551                       |     8|
|580   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_552                 |     6|
|581   |                \N_DDR_MODE.G_NMU[29].U_M                                                    |ltlib_v1_0_0_match__parameterized4_294                           |     9|
|582   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_547                      |     8|
|583   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_548                       |     8|
|584   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_549                 |     6|
|585   |                \N_DDR_MODE.G_NMU[2].U_M                                                     |ltlib_v1_0_0_match__parameterized4_295                           |    11|
|586   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_544                      |    10|
|587   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_545                       |     8|
|588   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_546                 |     6|
|589   |                \N_DDR_MODE.G_NMU[30].U_M                                                    |ltlib_v1_0_0_match__parameterized6_296                           |    46|
|590   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized6_540                      |    45|
|591   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized3_541                       |    13|
|592   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_542                                 |     5|
|593   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_543                 |     6|
|594   |                \N_DDR_MODE.G_NMU[31].U_M                                                    |ltlib_v1_0_0_match__parameterized6_297                           |    14|
|595   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized6_536                      |    13|
|596   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized3_537                       |    13|
|597   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_538                                 |     5|
|598   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_539                 |     6|
|599   |                \N_DDR_MODE.G_NMU[32].U_M                                                    |ltlib_v1_0_0_match__parameterized4_298                           |    11|
|600   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_533                      |    10|
|601   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_534                       |     8|
|602   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_535                 |     6|
|603   |                \N_DDR_MODE.G_NMU[33].U_M                                                    |ltlib_v1_0_0_match__parameterized4_299                           |     9|
|604   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_530                      |     8|
|605   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_531                       |     8|
|606   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_532                 |     6|
|607   |                \N_DDR_MODE.G_NMU[34].U_M                                                    |ltlib_v1_0_0_match__parameterized4_300                           |    11|
|608   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_527                      |    10|
|609   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_528                       |     8|
|610   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_529                 |     6|
|611   |                \N_DDR_MODE.G_NMU[35].U_M                                                    |ltlib_v1_0_0_match__parameterized4_301                           |     9|
|612   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_524                      |     8|
|613   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_525                       |     8|
|614   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_526                 |     6|
|615   |                \N_DDR_MODE.G_NMU[36].U_M                                                    |ltlib_v1_0_0_match__parameterized4_302                           |    11|
|616   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_521                      |    10|
|617   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_522                       |     8|
|618   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_523                 |     6|
|619   |                \N_DDR_MODE.G_NMU[37].U_M                                                    |ltlib_v1_0_0_match__parameterized4_303                           |     9|
|620   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_518                      |     8|
|621   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_519                       |     8|
|622   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_520                 |     6|
|623   |                \N_DDR_MODE.G_NMU[38].U_M                                                    |ltlib_v1_0_0_match__parameterized4_304                           |    11|
|624   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_515                      |    10|
|625   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_516                       |     8|
|626   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_517                 |     6|
|627   |                \N_DDR_MODE.G_NMU[39].U_M                                                    |ltlib_v1_0_0_match__parameterized4_305                           |     9|
|628   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_512                      |     8|
|629   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_513                       |     8|
|630   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_514                 |     6|
|631   |                \N_DDR_MODE.G_NMU[3].U_M                                                     |ltlib_v1_0_0_match__parameterized4_306                           |     9|
|632   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_509                      |     8|
|633   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_510                       |     8|
|634   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_511                 |     6|
|635   |                \N_DDR_MODE.G_NMU[40].U_M                                                    |ltlib_v1_0_0_match__parameterized2                               |    88|
|636   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_503                      |    87|
|637   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA_504                                       |    23|
|638   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_505                                 |     5|
|639   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_506                                 |     5|
|640   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_507                                 |     5|
|641   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_508                 |     6|
|642   |                \N_DDR_MODE.G_NMU[41].U_M                                                    |ltlib_v1_0_0_match__parameterized2_307                           |    24|
|643   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_497                      |    23|
|644   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA_498                                       |    23|
|645   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_499                                 |     5|
|646   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_500                                 |     5|
|647   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_501                                 |     5|
|648   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_502                 |     6|
|649   |                \N_DDR_MODE.G_NMU[42].U_M                                                    |ltlib_v1_0_0_match__parameterized3_308                           |    17|
|650   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized3_494                      |    16|
|651   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_495                       |     8|
|652   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_496                 |     6|
|653   |                \N_DDR_MODE.G_NMU[43].U_M                                                    |ltlib_v1_0_0_match__parameterized3_309                           |     9|
|654   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized3_491                      |     8|
|655   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_492                       |     8|
|656   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_493                 |     6|
|657   |                \N_DDR_MODE.G_NMU[44].U_M                                                    |ltlib_v1_0_0_match__parameterized6_310                           |    46|
|658   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized6_487                      |    45|
|659   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized3_488                       |    13|
|660   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_489                                 |     5|
|661   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_490                 |     6|
|662   |                \N_DDR_MODE.G_NMU[45].U_M                                                    |ltlib_v1_0_0_match__parameterized6_311                           |    14|
|663   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized6_483                      |    13|
|664   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized3_484                       |    13|
|665   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_485                                 |     5|
|666   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_486                 |     6|
|667   |                \N_DDR_MODE.G_NMU[46].U_M                                                    |ltlib_v1_0_0_match__parameterized4_312                           |    11|
|668   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_480                      |    10|
|669   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_481                       |     8|
|670   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_482                 |     6|
|671   |                \N_DDR_MODE.G_NMU[47].U_M                                                    |ltlib_v1_0_0_match__parameterized4_313                           |     9|
|672   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_477                      |     8|
|673   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_478                       |     8|
|674   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_479                 |     6|
|675   |                \N_DDR_MODE.G_NMU[48].U_M                                                    |ltlib_v1_0_0_match__parameterized4_314                           |    11|
|676   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_474                      |    10|
|677   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_475                       |     8|
|678   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_476                 |     6|
|679   |                \N_DDR_MODE.G_NMU[49].U_M                                                    |ltlib_v1_0_0_match__parameterized4_315                           |     9|
|680   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_471                      |     8|
|681   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_472                       |     8|
|682   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_473                 |     6|
|683   |                \N_DDR_MODE.G_NMU[4].U_M                                                     |ltlib_v1_0_0_match__parameterized4_316                           |    11|
|684   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_468                      |    10|
|685   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_469                       |     8|
|686   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_470                 |     6|
|687   |                \N_DDR_MODE.G_NMU[50].U_M                                                    |ltlib_v1_0_0_match__parameterized6_317                           |    46|
|688   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized6_464                      |    45|
|689   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized3_465                       |    13|
|690   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_466                                 |     5|
|691   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_467                 |     6|
|692   |                \N_DDR_MODE.G_NMU[51].U_M                                                    |ltlib_v1_0_0_match__parameterized6_318                           |    14|
|693   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized6                          |    13|
|694   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized3_461                       |    13|
|695   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_462                                 |     5|
|696   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_463                 |     6|
|697   |                \N_DDR_MODE.G_NMU[52].U_M                                                    |ltlib_v1_0_0_match__parameterized4_319                           |    11|
|698   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_458                      |    10|
|699   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_459                       |     8|
|700   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_460                 |     6|
|701   |                \N_DDR_MODE.G_NMU[53].U_M                                                    |ltlib_v1_0_0_match__parameterized4_320                           |     9|
|702   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_455                      |     8|
|703   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_456                       |     8|
|704   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_457                 |     6|
|705   |                \N_DDR_MODE.G_NMU[54].U_M                                                    |ltlib_v1_0_0_match__parameterized4_321                           |    11|
|706   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_452                      |    10|
|707   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_453                       |     8|
|708   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_454                 |     6|
|709   |                \N_DDR_MODE.G_NMU[55].U_M                                                    |ltlib_v1_0_0_match__parameterized4_322                           |     9|
|710   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_449                      |     8|
|711   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_450                       |     8|
|712   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_451                 |     6|
|713   |                \N_DDR_MODE.G_NMU[56].U_M                                                    |ltlib_v1_0_0_match__parameterized4_323                           |    11|
|714   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_446                      |    10|
|715   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_447                       |     8|
|716   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_448                 |     6|
|717   |                \N_DDR_MODE.G_NMU[57].U_M                                                    |ltlib_v1_0_0_match__parameterized4_324                           |     9|
|718   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_443                      |     8|
|719   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_444                       |     8|
|720   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_445                 |     6|
|721   |                \N_DDR_MODE.G_NMU[58].U_M                                                    |ltlib_v1_0_0_match__parameterized4_325                           |    11|
|722   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_440                      |    10|
|723   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_441                       |     8|
|724   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_442                 |     6|
|725   |                \N_DDR_MODE.G_NMU[59].U_M                                                    |ltlib_v1_0_0_match__parameterized4_326                           |     9|
|726   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_437                      |     8|
|727   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_438                       |     8|
|728   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_439                 |     6|
|729   |                \N_DDR_MODE.G_NMU[5].U_M                                                     |ltlib_v1_0_0_match__parameterized4_327                           |     9|
|730   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_434                      |     8|
|731   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_435                       |     8|
|732   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_436                 |     6|
|733   |                \N_DDR_MODE.G_NMU[60].U_M                                                    |ltlib_v1_0_0_match__parameterized8                               |   109|
|734   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized8_427                      |   108|
|735   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized4_428                       |    28|
|736   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_429                                 |     5|
|737   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_430                                 |     5|
|738   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_431                                 |     5|
|739   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_432                                 |     5|
|740   |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_433                 |     6|
|741   |                \N_DDR_MODE.G_NMU[61].U_M                                                    |ltlib_v1_0_0_match__parameterized8_328                           |    29|
|742   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized8                          |    28|
|743   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized4                           |    28|
|744   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_422                                 |     5|
|745   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_423                                 |     5|
|746   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_424                                 |     5|
|747   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_425                                 |     5|
|748   |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_426                 |     6|
|749   |                \N_DDR_MODE.G_NMU[62].U_M                                                    |ltlib_v1_0_0_match__parameterized0                               |    15|
|750   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized0_419                      |    14|
|751   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_420                       |     8|
|752   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_421                 |     6|
|753   |                \N_DDR_MODE.G_NMU[63].U_M                                                    |ltlib_v1_0_0_match__parameterized0_329                           |     9|
|754   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized0                          |     8|
|755   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_417                       |     8|
|756   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_418                 |     6|
|757   |                \N_DDR_MODE.G_NMU[64].U_M                                                    |ltlib_v1_0_0_match__parameterized9                               |    36|
|758   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized9_413                      |    35|
|759   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized3_414                       |    13|
|760   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_415                                 |     5|
|761   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_416                 |     6|
|762   |                \N_DDR_MODE.G_NMU[65].U_M                                                    |ltlib_v1_0_0_match__parameterized9_330                           |    14|
|763   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized9                          |    13|
|764   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized3_410                       |    13|
|765   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_411                                 |     5|
|766   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_412                 |     6|
|767   |                \N_DDR_MODE.G_NMU[66].U_M                                                    |ltlib_v1_0_0_match__parameterized4_331                           |    11|
|768   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_407                      |    10|
|769   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_408                       |     8|
|770   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_409                 |     6|
|771   |                \N_DDR_MODE.G_NMU[67].U_M                                                    |ltlib_v1_0_0_match__parameterized4_332                           |     9|
|772   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_404                      |     8|
|773   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_405                       |     8|
|774   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_406                 |     6|
|775   |                \N_DDR_MODE.G_NMU[68].U_M                                                    |ltlib_v1_0_0_match__parameterized3_333                           |    17|
|776   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized3_401                      |    16|
|777   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_402                       |     8|
|778   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_403                 |     6|
|779   |                \N_DDR_MODE.G_NMU[69].U_M                                                    |ltlib_v1_0_0_match__parameterized3_334                           |     9|
|780   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized3                          |     8|
|781   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_399                       |     8|
|782   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_400                 |     6|
|783   |                \N_DDR_MODE.G_NMU[6].U_M                                                     |ltlib_v1_0_0_match__parameterized4_335                           |    11|
|784   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_396                      |    10|
|785   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_397                       |     8|
|786   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_398                 |     6|
|787   |                \N_DDR_MODE.G_NMU[70].U_M                                                    |ltlib_v1_0_0_match__parameterized4_336                           |    11|
|788   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_393                      |    10|
|789   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_394                       |     8|
|790   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_395                 |     6|
|791   |                \N_DDR_MODE.G_NMU[71].U_M                                                    |ltlib_v1_0_0_match__parameterized4_337                           |     9|
|792   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_390                      |     8|
|793   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_391                       |     8|
|794   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_392                 |     6|
|795   |                \N_DDR_MODE.G_NMU[72].U_M                                                    |ltlib_v1_0_0_match__parameterized2_338                           |    88|
|796   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_384                      |    87|
|797   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA_385                                       |    23|
|798   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_386                                 |     5|
|799   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_387                                 |     5|
|800   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_388                                 |     5|
|801   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_389                 |     6|
|802   |                \N_DDR_MODE.G_NMU[73].U_M                                                    |ltlib_v1_0_0_match__parameterized2_339                           |    24|
|803   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_378                      |    23|
|804   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA_379                                       |    23|
|805   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_380                                 |     5|
|806   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_381                                 |     5|
|807   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_382                                 |     5|
|808   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_383                 |     6|
|809   |                \N_DDR_MODE.G_NMU[74].U_M                                                    |ltlib_v1_0_0_match__parameterized2_340                           |    88|
|810   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_372                      |    87|
|811   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA_373                                       |    23|
|812   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_374                                 |     5|
|813   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_375                                 |     5|
|814   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_376                                 |     5|
|815   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_377                 |     6|
|816   |                \N_DDR_MODE.G_NMU[75].U_M                                                    |ltlib_v1_0_0_match__parameterized2_341                           |    24|
|817   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_366                      |    23|
|818   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA_367                                       |    23|
|819   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_368                                 |     5|
|820   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_369                                 |     5|
|821   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_370                                 |     5|
|822   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_371                 |     6|
|823   |                \N_DDR_MODE.G_NMU[76].U_M                                                    |ltlib_v1_0_0_match__parameterized4_342                           |    11|
|824   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_363                      |    10|
|825   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_364                       |     8|
|826   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_365                 |     6|
|827   |                \N_DDR_MODE.G_NMU[77].U_M                                                    |ltlib_v1_0_0_match__parameterized4_343                           |     9|
|828   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_360                      |     8|
|829   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_361                       |     8|
|830   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_362                 |     6|
|831   |                \N_DDR_MODE.G_NMU[7].U_M                                                     |ltlib_v1_0_0_match__parameterized4_344                           |     9|
|832   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_357                      |     8|
|833   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_358                       |     8|
|834   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_359                 |     6|
|835   |                \N_DDR_MODE.G_NMU[8].U_M                                                     |ltlib_v1_0_0_match__parameterized2_345                           |    88|
|836   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2_351                      |    87|
|837   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA_352                                       |    23|
|838   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_353                                 |     5|
|839   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_354                                 |     5|
|840   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_355                                 |     5|
|841   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_356                 |     6|
|842   |                \N_DDR_MODE.G_NMU[9].U_M                                                     |ltlib_v1_0_0_match__parameterized2_346                           |    24|
|843   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized2                          |    23|
|844   |                    DUT                                                                      |ltlib_v1_0_0_all_typeA                                           |    23|
|845   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_347                                 |     5|
|846   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_348                                 |     5|
|847   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice_349                                 |     5|
|848   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_350                 |     6|
|849   |            xsdb_memory_read_inst                                                            |ltlib_v1_0_0_generic_memrd__parameterized0                       |   475|
|850   |      SyncAsyncEnable                                                                        |SyncAsync__2                                                     |     3|
|851   |      SyncAsyncTready                                                                        |SyncAsync                                                        |     3|
|852   |      LM_inst                                                                                |LM                                                               |   184|
|853   |        \DeskewFIFOs[0].DeskewFIFOx                                                          |SimpleFIFO                                                       |    57|
|854   |        \DeskewFIFOs[1].DeskewFIFOx                                                          |SimpleFIFO_272                                                   |    41|
|855   |      LLP_inst                                                                               |LLP                                                              |  1160|
|856   |        DataFIFO                                                                             |cdc_fifo                                                         |   235|
|857   |          U0                                                                                 |fifo_generator_v13_2_1                                           |   235|
|858   |            inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth                                     |   235|
|859   |              \gaxis_fifo.gaxisf.axisf                                                       |fifo_generator_v13_2_1_fifo_generator_top                        |   235|
|860   |                \grf.rf                                                                      |fifo_generator_v13_2_1_fifo_generator_ramfifo                    |   235|
|861   |                  \gntv_or_sync_fifo.gcx.clkx                                                |fifo_generator_v13_2_1_clk_x_pntrs                               |    60|
|862   |                    wr_pntr_cdc_inst                                                         |xpm_cdc_gray__1                                                  |    28|
|863   |                    rd_pntr_cdc_inst                                                         |xpm_cdc_gray                                                     |    28|
|864   |                  \gntv_or_sync_fifo.gl0.rd                                                  |fifo_generator_v13_2_1_rd_logic                                  |    35|
|865   |                    \gr1.gr1_int.rfwft                                                       |fifo_generator_v13_2_1_rd_fwft                                   |    17|
|866   |                    \gras.rsts                                                               |fifo_generator_v13_2_1_rd_status_flags_as                        |     2|
|867   |                    rpntr                                                                    |fifo_generator_v13_2_1_rd_bin_cntr                               |    16|
|868   |                  \gntv_or_sync_fifo.gl0.wr                                                  |fifo_generator_v13_2_1_wr_logic                                  |    30|
|869   |                    \gwas.wsts                                                               |fifo_generator_v13_2_1_wr_status_flags_as                        |     5|
|870   |                    wpntr                                                                    |fifo_generator_v13_2_1_wr_bin_cntr                               |    25|
|871   |                  \gntv_or_sync_fifo.mem                                                     |fifo_generator_v13_2_1_memory                                    |    81|
|872   |                    \gdm.dm_gen.dm                                                           |fifo_generator_v13_2_1_dmem                                      |    44|
|873   |                  rstblk                                                                     |fifo_generator_v13_2_1_reset_blk_ramfifo                         |    29|
|874   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__1                                             |     2|
|875   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst                                                |     2|
|876   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__1                                                |     4|
|877   |                    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single                                                   |     4|
|878   |        LineBufferFIFO                                                                       |line_buffer                                                      |   240|
|879   |          inst                                                                               |axis_data_fifo_v1_1_16_axis_data_fifo                            |   240|
|880   |            \gen_fifo_generator.fifo_generator_inst                                          |fifo_generator_v13_2_1__parameterized0                           |   240|
|881   |              inst_fifo_gen                                                                  |fifo_generator_v13_2_1_synth__parameterized0                     |   240|
|882   |                \gaxis_fifo.gaxisf.axisf                                                     |fifo_generator_v13_2_1_fifo_generator_top__parameterized0        |   240|
|883   |                  \grf.rf                                                                    |fifo_generator_v13_2_1_fifo_generator_ramfifo__parameterized0    |   240|
|884   |                    \gntv_or_sync_fifo.gl0.rd                                                |fifo_generator_v13_2_1_rd_logic__parameterized0                  |    99|
|885   |                      \gr1.gdcf.dc                                                           |fifo_generator_v13_2_1_dc_ss_fwft                                |    12|
|886   |                        dc                                                                   |fifo_generator_v13_2_1_updn_cntr                                 |    12|
|887   |                      \gr1.gr1_int.rfwft                                                     |fifo_generator_v13_2_1_rd_fwft__parameterized0                   |    34|
|888   |                      \grss.rsts                                                             |fifo_generator_v13_2_1_rd_status_flags_ss                        |    15|
|889   |                        c1                                                                   |fifo_generator_v13_2_1_compare__parameterized0_270               |     7|
|890   |                        c2                                                                   |fifo_generator_v13_2_1_compare__parameterized0_271               |     6|
|891   |                      rpntr                                                                  |fifo_generator_v13_2_1_rd_bin_cntr__parameterized0               |    38|
|892   |                    \gntv_or_sync_fifo.gl0.wr                                                |fifo_generator_v13_2_1_wr_logic__parameterized0                  |    73|
|893   |                      \gwss.wsts                                                             |fifo_generator_v13_2_1_wr_status_flags_ss                        |    19|
|894   |                        c0                                                                   |fifo_generator_v13_2_1_compare__parameterized0                   |     7|
|895   |                        c1                                                                   |fifo_generator_v13_2_1_compare__parameterized0_269               |     6|
|896   |                      wpntr                                                                  |fifo_generator_v13_2_1_wr_bin_cntr__parameterized0               |    54|
|897   |                    \gntv_or_sync_fifo.mem                                                   |fifo_generator_v13_2_1_memory__parameterized0                    |    53|
|898   |                      \gbm.gbmg.gbmga.ngecc.bmg                                              |blk_mem_gen_v8_4_1                                               |    11|
|899   |                        inst_blk_mem_gen                                                     |blk_mem_gen_v8_4_1_synth                                         |    11|
|900   |                          \gnbram.gnativebmg.native_blk_mem_gen                              |blk_mem_gen_v8_4_1_blk_mem_gen_top                               |    11|
|901   |                            \valid.cstr                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr                      |    11|
|902   |                              \ramloop[0].ram.r                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width                        |     1|
|903   |                                \prim_noinit.ram                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper                      |     1|
|904   |                              \ramloop[1].ram.r                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0        |     1|
|905   |                                \prim_noinit.ram                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized0      |     1|
|906   |                              \ramloop[2].ram.r                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1        |     9|
|907   |                                \prim_noinit.ram                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized1      |     2|
|908   |                    rstblk                                                                   |fifo_generator_v13_2_1_reset_blk_ramfifo__parameterized0         |    15|
|909   |                      \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |xpm_cdc_sync_rst                                                 |     5|
|910   |        CRC16x                                                                               |CRC16                                                            |   118|
|911   |        ECCx                                                                                 |ECC                                                              |   175|
|912   |        SyncMReset                                                                           |ResetBridge__parameterized0_265                                  |    14|
|913   |          SyncAsyncx                                                                         |SyncAsync__parameterized0_268                                    |    14|
|914   |        SyncSReset                                                                           |ResetBridge__parameterized0_266                                  |     3|
|915   |          SyncAsyncx                                                                         |SyncAsync__parameterized0_267                                    |     3|
|916   |      SyncReset                                                                              |ResetBridge                                                      |     3|
|917   |        SyncAsyncx                                                                           |SyncAsync__3                                                     |     3|
|918   |      \GenerateDebug.SyncAsyncTrigAck                                                        |SyncAsync__parameterized1__1                                     |     2|
|919   |      \GenerateDebug.ILA_LaneGen[0].ILARxClk_Lane                                            |ila_rxclk_lane__xdcDup__1                                        |  3219|
|920   |        inst                                                                                 |ila_v6_2_5_ila__parameterized1                                   |  3219|
|921   |          ila_core_inst                                                                      |ila_v6_2_5_ila_core__parameterized1_93                           |  3212|
|922   |            ila_trace_memory_inst                                                            |ila_v6_2_5_ila_trace_memory__parameterized1_94                   |     1|
|923   |              \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                      |blk_mem_gen_v8_3_6__parameterized1_259                           |     1|
|924   |                inst_blk_mem_gen                                                             |blk_mem_gen_v8_3_6_synth__parameterized1_260                     |     1|
|925   |                  \gnbram.gnativebmg.native_blk_mem_gen                                      |blk_mem_gen_v8_3_6_blk_mem_gen_top__parameterized1_261           |     1|
|926   |                    \valid.cstr                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized1_262  |     1|
|927   |                      \ramloop[0].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized19_263   |     1|
|928   |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19_264 |     1|
|929   |            u_ila_cap_ctrl                                                                   |ila_v6_2_5_ila_cap_ctrl_legacy_95                                |   286|
|930   |              U_CDONE                                                                        |ltlib_v1_0_0_cfglut6__parameterized0_231                         |     5|
|931   |              U_NS0                                                                          |ltlib_v1_0_0_cfglut7_232                                         |     6|
|932   |              U_NS1                                                                          |ltlib_v1_0_0_cfglut7_233                                         |     7|
|933   |              u_cap_addrgen                                                                  |ila_v6_2_5_ila_cap_addrgen_234                                   |   264|
|934   |                U_CMPRESET                                                                   |ltlib_v1_0_0_cfglut6_235                                         |     3|
|935   |                u_cap_sample_counter                                                         |ila_v6_2_5_ila_cap_sample_counter_236                            |    64|
|936   |                  U_SCE                                                                      |ltlib_v1_0_0_cfglut4_251                                         |     1|
|937   |                  U_SCMPCE                                                                   |ltlib_v1_0_0_cfglut5_252                                         |     1|
|938   |                  U_SCRST                                                                    |ltlib_v1_0_0_cfglut6_253                                         |     4|
|939   |                  u_scnt_cmp                                                                 |ltlib_v1_0_0_match_nodelay_254                                   |    23|
|940   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay_255                              |    23|
|941   |                      DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1_256                       |    12|
|942   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1_257                 |     5|
|943   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2_258                 |     5|
|944   |                u_cap_window_counter                                                         |ila_v6_2_5_ila_cap_window_counter_237                            |    63|
|945   |                  U_WCE                                                                      |ltlib_v1_0_0_cfglut4_238                                         |     1|
|946   |                  U_WHCMPCE                                                                  |ltlib_v1_0_0_cfglut5_239                                         |     1|
|947   |                  U_WLCMPCE                                                                  |ltlib_v1_0_0_cfglut5_240                                         |     1|
|948   |                  u_wcnt_hcmp                                                                |ltlib_v1_0_0_match_nodelay_241                                   |    12|
|949   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay_247                              |    12|
|950   |                      DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1_248                       |    12|
|951   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1_249                 |     5|
|952   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2_250                 |     5|
|953   |                  u_wcnt_lcmp                                                                |ltlib_v1_0_0_match_nodelay_242                                   |    23|
|954   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay_243                              |    23|
|955   |                      DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1_244                       |    12|
|956   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1_245                 |     5|
|957   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2_246                 |     5|
|958   |            u_ila_regs                                                                       |ila_v6_2_5_ila_register__parameterized1_96                       |  2514|
|959   |              U_XSDB_SLAVE                                                                   |xsdbs_v1_0_2_xsdbs                                               |   303|
|960   |              reg_890                                                                        |xsdbs_v1_0_2_reg__parameterized84                                |    16|
|961   |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_230                                        |    16|
|962   |              \MU_SRL[0].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s_173                                         |    74|
|963   |              \MU_SRL[10].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized9_174                         |    74|
|964   |              \MU_SRL[11].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized10_175                        |    90|
|965   |              \MU_SRL[12].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized11_176                        |    74|
|966   |              \MU_SRL[13].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized12_177                        |   106|
|967   |              \MU_SRL[1].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized0_178                         |    74|
|968   |              \MU_SRL[2].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized1_179                         |    74|
|969   |              \MU_SRL[3].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized2_180                         |    90|
|970   |              \MU_SRL[4].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized3_181                         |    74|
|971   |              \MU_SRL[5].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized4_182                         |    74|
|972   |              \MU_SRL[6].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized5_183                         |    74|
|973   |              \MU_SRL[7].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized6_184                         |    90|
|974   |              \MU_SRL[8].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized7_185                         |    74|
|975   |              \MU_SRL[9].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized8_186                         |    74|
|976   |              \STRG_QUAL.qual_strg_srl_reg                                                   |xsdbs_v1_0_2_reg_p2s__parameterized28_187                        |   107|
|977   |              \TC_SRL[0].tc_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized27_188                        |    76|
|978   |              reg_15                                                                         |xsdbs_v1_0_2_reg__parameterized66_189                            |    37|
|979   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_229                                         |    37|
|980   |              reg_16                                                                         |xsdbs_v1_0_2_reg__parameterized67_190                            |    19|
|981   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_228                                         |    19|
|982   |              reg_17                                                                         |xsdbs_v1_0_2_reg__parameterized68_191                            |    19|
|983   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_227                                         |    19|
|984   |              reg_18                                                                         |xsdbs_v1_0_2_reg__parameterized69_192                            |    41|
|985   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_226                                         |    41|
|986   |              reg_19                                                                         |xsdbs_v1_0_2_reg__parameterized70_193                            |    19|
|987   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_225                                         |    19|
|988   |              reg_1a                                                                         |xsdbs_v1_0_2_reg__parameterized71_194                            |    19|
|989   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1_224                         |    19|
|990   |              reg_6                                                                          |xsdbs_v1_0_2_reg__parameterized51_195                            |    41|
|991   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_223                                         |    41|
|992   |              reg_7                                                                          |xsdbs_v1_0_2_reg__parameterized52_196                            |    36|
|993   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized0_222                         |    36|
|994   |              reg_8                                                                          |xsdbs_v1_0_2_reg__parameterized53_197                            |     4|
|995   |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_221                                        |     4|
|996   |              reg_80                                                                         |xsdbs_v1_0_2_reg__parameterized72_198                            |    17|
|997   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1_220                         |    17|
|998   |              reg_81                                                                         |xsdbs_v1_0_2_reg__parameterized73_199                            |    17|
|999   |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_219                                         |    17|
|1000  |              reg_82                                                                         |xsdbs_v1_0_2_reg__parameterized74_200                            |    17|
|1001  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1_218                         |    17|
|1002  |              reg_83                                                                         |xsdbs_v1_0_2_reg__parameterized75_201                            |    59|
|1003  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_217                                         |    59|
|1004  |              reg_84                                                                         |xsdbs_v1_0_2_reg__parameterized76_202                            |    37|
|1005  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_216                                         |    37|
|1006  |              reg_85                                                                         |xsdbs_v1_0_2_reg__parameterized77_203                            |    23|
|1007  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_215                                         |    23|
|1008  |              reg_887                                                                        |xsdbs_v1_0_2_reg__parameterized79_204                            |     3|
|1009  |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_214                                        |     3|
|1010  |              reg_88d                                                                        |xsdbs_v1_0_2_reg__parameterized81_205                            |     8|
|1011  |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_213                                        |     8|
|1012  |              reg_9                                                                          |xsdbs_v1_0_2_reg__parameterized54_206                            |    22|
|1013  |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_212                                        |    22|
|1014  |              reg_srl_fff                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized29_207                        |   108|
|1015  |              reg_stream_ffd                                                                 |xsdbs_v1_0_2_reg_stream_208                                      |    19|
|1016  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_211                                         |    19|
|1017  |              reg_stream_ffe                                                                 |xsdbs_v1_0_2_reg_stream__parameterized0_209                      |    15|
|1018  |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_210                                        |    15|
|1019  |            u_ila_reset_ctrl                                                                 |ila_v6_2_5_ila_reset_ctrl_97                                     |    46|
|1020  |              arm_detection_inst                                                             |ltlib_v1_0_0_rising_edge_detection_167                           |     5|
|1021  |              \asyncrounous_transfer.arm_in_transfer_inst                                    |ltlib_v1_0_0_async_edge_xfer_168                                 |     7|
|1022  |              \asyncrounous_transfer.arm_out_transfer_inst                                   |ltlib_v1_0_0_async_edge_xfer_169                                 |     6|
|1023  |              \asyncrounous_transfer.halt_in_transfer_inst                                   |ltlib_v1_0_0_async_edge_xfer_170                                 |     7|
|1024  |              \asyncrounous_transfer.halt_out_transfer_inst                                  |ltlib_v1_0_0_async_edge_xfer_171                                 |     6|
|1025  |              halt_detection_inst                                                            |ltlib_v1_0_0_rising_edge_detection_172                           |     6|
|1026  |            u_trig                                                                           |ila_v6_2_5_ila_trigger__parameterized1_98                        |   201|
|1027  |              \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                |ltlib_v1_0_0_match__parameterized10_100                          |    15|
|1028  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |ltlib_v1_0_0_allx_typeA__parameterized10_163                     |    13|
|1029  |                  DUT                                                                        |ltlib_v1_0_0_all_typeA__parameterized3_164                       |    13|
|1030  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_165                                 |     5|
|1031  |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized0_166                 |     6|
|1032  |              \STRG_QUAL.U_STRG_QUAL                                                         |ltlib_v1_0_0_match__parameterized10_101                          |    28|
|1033  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |ltlib_v1_0_0_allx_typeA__parameterized10_159                     |    27|
|1034  |                  DUT                                                                        |ltlib_v1_0_0_all_typeA__parameterized3_160                       |    13|
|1035  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_161                                 |     5|
|1036  |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized0_162                 |     6|
|1037  |              U_TM                                                                           |ila_v6_2_5_ila_trig_match__parameterized1_102                    |   154|
|1038  |                \N_DDR_MODE.G_NMU[0].U_M                                                     |ltlib_v1_0_0_match__parameterized4_103                           |    11|
|1039  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_156                      |    10|
|1040  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_157                       |     8|
|1041  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_158                 |     6|
|1042  |                \N_DDR_MODE.G_NMU[10].U_M                                                    |ltlib_v1_0_0_match__parameterized4_104                           |    11|
|1043  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_153                      |    10|
|1044  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_154                       |     8|
|1045  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_155                 |     6|
|1046  |                \N_DDR_MODE.G_NMU[11].U_M                                                    |ltlib_v1_0_0_match__parameterized4_105                           |     9|
|1047  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_150                      |     8|
|1048  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_151                       |     8|
|1049  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_152                 |     6|
|1050  |                \N_DDR_MODE.G_NMU[12].U_M                                                    |ltlib_v1_0_0_match__parameterized11_106                          |    25|
|1051  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized11_147                     |    24|
|1052  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_148                       |     8|
|1053  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_149                 |     6|
|1054  |                \N_DDR_MODE.G_NMU[13].U_M                                                    |ltlib_v1_0_0_match__parameterized11_107                          |     9|
|1055  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized11_144                     |     8|
|1056  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_145                       |     8|
|1057  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_146                 |     6|
|1058  |                \N_DDR_MODE.G_NMU[1].U_M                                                     |ltlib_v1_0_0_match__parameterized4_108                           |     9|
|1059  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_141                      |     8|
|1060  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_142                       |     8|
|1061  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_143                 |     6|
|1062  |                \N_DDR_MODE.G_NMU[2].U_M                                                     |ltlib_v1_0_0_match__parameterized4_109                           |    11|
|1063  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_138                      |    10|
|1064  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_139                       |     8|
|1065  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_140                 |     6|
|1066  |                \N_DDR_MODE.G_NMU[3].U_M                                                     |ltlib_v1_0_0_match__parameterized4_110                           |     9|
|1067  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_135                      |     8|
|1068  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_136                       |     8|
|1069  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_137                 |     6|
|1070  |                \N_DDR_MODE.G_NMU[4].U_M                                                     |ltlib_v1_0_0_match__parameterized4_111                           |    11|
|1071  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_132                      |    10|
|1072  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_133                       |     8|
|1073  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_134                 |     6|
|1074  |                \N_DDR_MODE.G_NMU[5].U_M                                                     |ltlib_v1_0_0_match__parameterized4_112                           |     9|
|1075  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_129                      |     8|
|1076  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_130                       |     8|
|1077  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_131                 |     6|
|1078  |                \N_DDR_MODE.G_NMU[6].U_M                                                     |ltlib_v1_0_0_match__parameterized4_113                           |    11|
|1079  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_126                      |    10|
|1080  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_127                       |     8|
|1081  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_128                 |     6|
|1082  |                \N_DDR_MODE.G_NMU[7].U_M                                                     |ltlib_v1_0_0_match__parameterized4_114                           |     9|
|1083  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_123                      |     8|
|1084  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_124                       |     8|
|1085  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_125                 |     6|
|1086  |                \N_DDR_MODE.G_NMU[8].U_M                                                     |ltlib_v1_0_0_match__parameterized4_115                           |    11|
|1087  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_120                      |    10|
|1088  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_121                       |     8|
|1089  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_122                 |     6|
|1090  |                \N_DDR_MODE.G_NMU[9].U_M                                                     |ltlib_v1_0_0_match__parameterized4_116                           |     9|
|1091  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_117                      |     8|
|1092  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_118                       |     8|
|1093  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_119                 |     6|
|1094  |            xsdb_memory_read_inst                                                            |ltlib_v1_0_0_generic_memrd__parameterized1_99                    |    69|
|1095  |      \GenerateDebug.ILA_LaneGen[1].ILARxClk_Lane                                            |ila_rxclk_lane                                                   |  3219|
|1096  |        inst                                                                                 |ila_v6_2_5_ila__parameterized1__2                                |  3219|
|1097  |          ila_core_inst                                                                      |ila_v6_2_5_ila_core__parameterized1                              |  3212|
|1098  |            ila_trace_memory_inst                                                            |ila_v6_2_5_ila_trace_memory__parameterized1                      |     1|
|1099  |              \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                      |blk_mem_gen_v8_3_6__parameterized1                               |     1|
|1100  |                inst_blk_mem_gen                                                             |blk_mem_gen_v8_3_6_synth__parameterized1                         |     1|
|1101  |                  \gnbram.gnativebmg.native_blk_mem_gen                                      |blk_mem_gen_v8_3_6_blk_mem_gen_top__parameterized1               |     1|
|1102  |                    \valid.cstr                                                              |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized1      |     1|
|1103  |                      \ramloop[0].ram.r                                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized19       |     1|
|1104  |                        \prim_noinit.ram                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19     |     1|
|1105  |            u_ila_cap_ctrl                                                                   |ila_v6_2_5_ila_cap_ctrl_legacy                                   |   286|
|1106  |              U_CDONE                                                                        |ltlib_v1_0_0_cfglut6__parameterized0                             |     5|
|1107  |              U_NS0                                                                          |ltlib_v1_0_0_cfglut7                                             |     6|
|1108  |              U_NS1                                                                          |ltlib_v1_0_0_cfglut7_78                                          |     7|
|1109  |              u_cap_addrgen                                                                  |ila_v6_2_5_ila_cap_addrgen                                       |   264|
|1110  |                U_CMPRESET                                                                   |ltlib_v1_0_0_cfglut6                                             |     3|
|1111  |                u_cap_sample_counter                                                         |ila_v6_2_5_ila_cap_sample_counter                                |    64|
|1112  |                  U_SCE                                                                      |ltlib_v1_0_0_cfglut4_85                                          |     1|
|1113  |                  U_SCMPCE                                                                   |ltlib_v1_0_0_cfglut5_86                                          |     1|
|1114  |                  U_SCRST                                                                    |ltlib_v1_0_0_cfglut6_87                                          |     4|
|1115  |                  u_scnt_cmp                                                                 |ltlib_v1_0_0_match_nodelay_88                                    |    23|
|1116  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay_89                               |    23|
|1117  |                      DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1_90                        |    12|
|1118  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1_91                  |     5|
|1119  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2_92                  |     5|
|1120  |                u_cap_window_counter                                                         |ila_v6_2_5_ila_cap_window_counter                                |    63|
|1121  |                  U_WCE                                                                      |ltlib_v1_0_0_cfglut4                                             |     1|
|1122  |                  U_WHCMPCE                                                                  |ltlib_v1_0_0_cfglut5                                             |     1|
|1123  |                  U_WLCMPCE                                                                  |ltlib_v1_0_0_cfglut5_79                                          |     1|
|1124  |                  u_wcnt_hcmp                                                                |ltlib_v1_0_0_match_nodelay                                       |    12|
|1125  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay_81                               |    12|
|1126  |                      DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1_82                        |    12|
|1127  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1_83                  |     5|
|1128  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2_84                  |     5|
|1129  |                  u_wcnt_lcmp                                                                |ltlib_v1_0_0_match_nodelay_80                                    |    23|
|1130  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |ltlib_v1_0_0_allx_typeA_nodelay                                  |    23|
|1131  |                      DUT                                                                    |ltlib_v1_0_0_all_typeA__parameterized1                           |    12|
|1132  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized1                     |     5|
|1133  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |ltlib_v1_0_0_all_typeA_slice__parameterized2                     |     5|
|1134  |            u_ila_regs                                                                       |ila_v6_2_5_ila_register__parameterized1                          |  2514|
|1135  |              U_XSDB_SLAVE                                                                   |xsdbs_v1_0_2_xsdbs__4                                            |   303|
|1136  |              reg_890                                                                        |xsdbs_v1_0_2_reg__parameterized84__4                             |    16|
|1137  |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_77                                         |    16|
|1138  |              \MU_SRL[0].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s                                             |    74|
|1139  |              \MU_SRL[10].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized9                             |    74|
|1140  |              \MU_SRL[11].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized10                            |    90|
|1141  |              \MU_SRL[12].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized11                            |    74|
|1142  |              \MU_SRL[13].mu_srl_reg                                                         |xsdbs_v1_0_2_reg_p2s__parameterized12                            |   106|
|1143  |              \MU_SRL[1].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized0                             |    74|
|1144  |              \MU_SRL[2].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized1                             |    74|
|1145  |              \MU_SRL[3].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized2                             |    90|
|1146  |              \MU_SRL[4].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized3                             |    74|
|1147  |              \MU_SRL[5].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized4                             |    74|
|1148  |              \MU_SRL[6].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized5                             |    74|
|1149  |              \MU_SRL[7].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized6                             |    90|
|1150  |              \MU_SRL[8].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized7                             |    74|
|1151  |              \MU_SRL[9].mu_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized8                             |    74|
|1152  |              \STRG_QUAL.qual_strg_srl_reg                                                   |xsdbs_v1_0_2_reg_p2s__parameterized28                            |   107|
|1153  |              \TC_SRL[0].tc_srl_reg                                                          |xsdbs_v1_0_2_reg_p2s__parameterized27                            |    76|
|1154  |              reg_15                                                                         |xsdbs_v1_0_2_reg__parameterized66                                |    37|
|1155  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_76                                          |    37|
|1156  |              reg_16                                                                         |xsdbs_v1_0_2_reg__parameterized67                                |    19|
|1157  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_75                                          |    19|
|1158  |              reg_17                                                                         |xsdbs_v1_0_2_reg__parameterized68                                |    19|
|1159  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_74                                          |    19|
|1160  |              reg_18                                                                         |xsdbs_v1_0_2_reg__parameterized69                                |    41|
|1161  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_73                                          |    41|
|1162  |              reg_19                                                                         |xsdbs_v1_0_2_reg__parameterized70                                |    19|
|1163  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_72                                          |    19|
|1164  |              reg_1a                                                                         |xsdbs_v1_0_2_reg__parameterized71                                |    19|
|1165  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1_71                          |    19|
|1166  |              reg_6                                                                          |xsdbs_v1_0_2_reg__parameterized51                                |    41|
|1167  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_70                                          |    41|
|1168  |              reg_7                                                                          |xsdbs_v1_0_2_reg__parameterized52                                |    36|
|1169  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized0                             |    36|
|1170  |              reg_8                                                                          |xsdbs_v1_0_2_reg__parameterized53                                |     4|
|1171  |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_69                                         |     4|
|1172  |              reg_80                                                                         |xsdbs_v1_0_2_reg__parameterized72                                |    17|
|1173  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1_68                          |    17|
|1174  |              reg_81                                                                         |xsdbs_v1_0_2_reg__parameterized73                                |    17|
|1175  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_67                                          |    17|
|1176  |              reg_82                                                                         |xsdbs_v1_0_2_reg__parameterized74                                |    17|
|1177  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl__parameterized1                             |    17|
|1178  |              reg_83                                                                         |xsdbs_v1_0_2_reg__parameterized75                                |    59|
|1179  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_66                                          |    59|
|1180  |              reg_84                                                                         |xsdbs_v1_0_2_reg__parameterized76                                |    37|
|1181  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_65                                          |    37|
|1182  |              reg_85                                                                         |xsdbs_v1_0_2_reg__parameterized77                                |    23|
|1183  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl_64                                          |    23|
|1184  |              reg_887                                                                        |xsdbs_v1_0_2_reg__parameterized79                                |     3|
|1185  |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_63                                         |     3|
|1186  |              reg_88d                                                                        |xsdbs_v1_0_2_reg__parameterized81                                |     8|
|1187  |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_62                                         |     8|
|1188  |              reg_9                                                                          |xsdbs_v1_0_2_reg__parameterized54                                |    22|
|1189  |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat_61                                         |    22|
|1190  |              reg_srl_fff                                                                    |xsdbs_v1_0_2_reg_p2s__parameterized29                            |   108|
|1191  |              reg_stream_ffd                                                                 |xsdbs_v1_0_2_reg_stream                                          |    19|
|1192  |                \I_EN_CTL_EQ1.U_CTL                                                          |xsdbs_v1_0_2_reg_ctl                                             |    19|
|1193  |              reg_stream_ffe                                                                 |xsdbs_v1_0_2_reg_stream__parameterized0                          |    15|
|1194  |                \I_EN_STAT_EQ1.U_STAT                                                        |xsdbs_v1_0_2_reg_stat                                            |    15|
|1195  |            u_ila_reset_ctrl                                                                 |ila_v6_2_5_ila_reset_ctrl                                        |    46|
|1196  |              arm_detection_inst                                                             |ltlib_v1_0_0_rising_edge_detection                               |     5|
|1197  |              \asyncrounous_transfer.arm_in_transfer_inst                                    |ltlib_v1_0_0_async_edge_xfer                                     |     7|
|1198  |              \asyncrounous_transfer.arm_out_transfer_inst                                   |ltlib_v1_0_0_async_edge_xfer_57                                  |     6|
|1199  |              \asyncrounous_transfer.halt_in_transfer_inst                                   |ltlib_v1_0_0_async_edge_xfer_58                                  |     7|
|1200  |              \asyncrounous_transfer.halt_out_transfer_inst                                  |ltlib_v1_0_0_async_edge_xfer_59                                  |     6|
|1201  |              halt_detection_inst                                                            |ltlib_v1_0_0_rising_edge_detection_60                            |     6|
|1202  |            u_trig                                                                           |ila_v6_2_5_ila_trigger__parameterized1                           |   201|
|1203  |              \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                |ltlib_v1_0_0_match__parameterized10                              |    15|
|1204  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |ltlib_v1_0_0_allx_typeA__parameterized10_53                      |    13|
|1205  |                  DUT                                                                        |ltlib_v1_0_0_all_typeA__parameterized3_54                        |    13|
|1206  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice_55                                  |     5|
|1207  |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized0_56                  |     6|
|1208  |              \STRG_QUAL.U_STRG_QUAL                                                         |ltlib_v1_0_0_match__parameterized10_1                            |    28|
|1209  |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |ltlib_v1_0_0_allx_typeA__parameterized10                         |    27|
|1210  |                  DUT                                                                        |ltlib_v1_0_0_all_typeA__parameterized3                           |    13|
|1211  |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice                                     |     5|
|1212  |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |ltlib_v1_0_0_all_typeA_slice__parameterized0_52                  |     6|
|1213  |              U_TM                                                                           |ila_v6_2_5_ila_trig_match__parameterized1                        |   154|
|1214  |                \N_DDR_MODE.G_NMU[0].U_M                                                     |ltlib_v1_0_0_match__parameterized4                               |    11|
|1215  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_49                       |    10|
|1216  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_50                        |     8|
|1217  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_51                  |     6|
|1218  |                \N_DDR_MODE.G_NMU[10].U_M                                                    |ltlib_v1_0_0_match__parameterized4_2                             |    11|
|1219  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_46                       |    10|
|1220  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_47                        |     8|
|1221  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_48                  |     6|
|1222  |                \N_DDR_MODE.G_NMU[11].U_M                                                    |ltlib_v1_0_0_match__parameterized4_3                             |     9|
|1223  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_43                       |     8|
|1224  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_44                        |     8|
|1225  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_45                  |     6|
|1226  |                \N_DDR_MODE.G_NMU[12].U_M                                                    |ltlib_v1_0_0_match__parameterized11                              |    25|
|1227  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized11_40                      |    24|
|1228  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_41                        |     8|
|1229  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_42                  |     6|
|1230  |                \N_DDR_MODE.G_NMU[13].U_M                                                    |ltlib_v1_0_0_match__parameterized11_4                            |     9|
|1231  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized11                         |     8|
|1232  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_38                        |     8|
|1233  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_39                  |     6|
|1234  |                \N_DDR_MODE.G_NMU[1].U_M                                                     |ltlib_v1_0_0_match__parameterized4_5                             |     9|
|1235  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_35                       |     8|
|1236  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_36                        |     8|
|1237  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_37                  |     6|
|1238  |                \N_DDR_MODE.G_NMU[2].U_M                                                     |ltlib_v1_0_0_match__parameterized4_6                             |    11|
|1239  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_32                       |    10|
|1240  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_33                        |     8|
|1241  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_34                  |     6|
|1242  |                \N_DDR_MODE.G_NMU[3].U_M                                                     |ltlib_v1_0_0_match__parameterized4_7                             |     9|
|1243  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_29                       |     8|
|1244  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_30                        |     8|
|1245  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_31                  |     6|
|1246  |                \N_DDR_MODE.G_NMU[4].U_M                                                     |ltlib_v1_0_0_match__parameterized4_8                             |    11|
|1247  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_26                       |    10|
|1248  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_27                        |     8|
|1249  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_28                  |     6|
|1250  |                \N_DDR_MODE.G_NMU[5].U_M                                                     |ltlib_v1_0_0_match__parameterized4_9                             |     9|
|1251  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_23                       |     8|
|1252  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_24                        |     8|
|1253  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_25                  |     6|
|1254  |                \N_DDR_MODE.G_NMU[6].U_M                                                     |ltlib_v1_0_0_match__parameterized4_10                            |    11|
|1255  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_20                       |    10|
|1256  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_21                        |     8|
|1257  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_22                  |     6|
|1258  |                \N_DDR_MODE.G_NMU[7].U_M                                                     |ltlib_v1_0_0_match__parameterized4_11                            |     9|
|1259  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_17                       |     8|
|1260  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_18                        |     8|
|1261  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_19                  |     6|
|1262  |                \N_DDR_MODE.G_NMU[8].U_M                                                     |ltlib_v1_0_0_match__parameterized4_12                            |    11|
|1263  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4_14                       |    10|
|1264  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0_15                        |     8|
|1265  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0_16                  |     6|
|1266  |                \N_DDR_MODE.G_NMU[9].U_M                                                     |ltlib_v1_0_0_match__parameterized4_13                            |     9|
|1267  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |ltlib_v1_0_0_allx_typeA__parameterized4                          |     8|
|1268  |                    DUT                                                                      |ltlib_v1_0_0_all_typeA__parameterized0                           |     8|
|1269  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |ltlib_v1_0_0_all_typeA_slice__parameterized0                     |     6|
|1270  |            xsdb_memory_read_inst                                                            |ltlib_v1_0_0_generic_memrd__parameterized1                       |    69|
|1271  |      \GenerateDebug.SyncAsyncTrigOut                                                        |SyncAsync__parameterized1                                        |     2|
|1272  |      \GenerateDebug.ILA_LaneGen[0].SyncAsyncTrigOut                                         |SyncAsync__parameterized1__4                                     |     3|
|1273  |      \GenerateDebug.ILA_LaneGen[1].SyncAsyncTrigOut                                         |SyncAsync__parameterized1_0                                      |     2|
|1274  |    \YesAXILITE.AXI_Lite_Control                                                             |MIPI_CSI_2_RX_S_AXI_LITE                                         |   121|
|1275  |    \YesAXILITE.CoreSoftReset                                                                |ResetBridge__parameterized0                                      |     3|
|1276  |      SyncAsyncx                                                                             |SyncAsync__parameterized0                                        |     3|
|1277  |    \YesAXILITE.SyncAsyncClkEnable                                                           |SyncAsync__parameterized2                                        |     2|
+------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:18 ; elapsed = 00:07:27 . Memory (MB): peak = 1727.270 ; gain = 1369.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:06:55 . Memory (MB): peak = 1727.270 ; gain = 1369.137
Synthesis Optimization Complete : Time (s): cpu = 00:07:18 ; elapsed = 00:07:27 . Memory (MB): peak = 1727.270 ; gain = 1369.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2007 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1141 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 968 instances
  CFGLUT5 => SRLC32E: 154 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
732 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:30 ; elapsed = 00:07:41 . Memory (MB): peak = 1727.270 ; gain = 1370.863
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1/system_MIPI_CSI_2_RX_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP f:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.srcs/sources_1/bd/system/ip/system_MIPI_CSI_2_RX_0_0/system_MIPI_CSI_2_RX_0_0.xci
INFO: [Coretcl 2-1174] Renamed 1276 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/xilinx_project/AX7Z020/mipi_hdmi_7Z020_crc/mipi_hdmi.runs/system_MIPI_CSI_2_RX_0_0_synth_1/system_MIPI_CSI_2_RX_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_MIPI_CSI_2_RX_0_0_utilization_synth.rpt -pb system_MIPI_CSI_2_RX_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1727.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 20 18:55:22 2019...
