<stg><name>dateport_DS2_layer</name>


<trans_list>

<trans id="384" from="1" to="2">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="2" to="5">
<condition id="178">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="2" to="3">
<condition id="180">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="3" to="2">
<condition id="182">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="3" to="4">
<condition id="184">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="4" to="3">
<condition id="186">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="4" to="4">
<condition id="188">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="5" to="8">
<condition id="190">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="5" to="6">
<condition id="192">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="6" to="5">
<condition id="194">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="6" to="7">
<condition id="196">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="7" to="6">
<condition id="198">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="7" to="7">
<condition id="200">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="8" to="12">
<condition id="202">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="8" to="9">
<condition id="204">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="9" to="8">
<condition id="206">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="9" to="10">
<condition id="208">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="10" to="11">
<condition id="209">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="10" to="9">
<condition id="214">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="11" to="10">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="12" to="40">
<condition id="247">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="12" to="13">
<condition id="275">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="13" to="14">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="14" to="15">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="15" to="16">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="16" to="17">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="17" to="18">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="18" to="19">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="19" to="20">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="20" to="21">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="21" to="22">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="22" to="23">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="23" to="24">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="24" to="25">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="25" to="26">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="26" to="27">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="27" to="28">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="28" to="29">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="29" to="30">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="30" to="31">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="31" to="32">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="32" to="33">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="33" to="34">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="34" to="35">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="35" to="36">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="36" to="37">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="37" to="38">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="38" to="39">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="39" to="12">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="64">
<![CDATA[
:0  %tmp1 = alloca [5184 x float], align 4

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_14, %.preheader26 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond = icmp eq i3 %i, -2

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_14 = add i3 %i, 1

]]></node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond, label %.preheader24, label %.preheader26.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader26.preheader:0  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %i, i4 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="7">
<![CDATA[
.preheader26.preheader:1  %p_shl_cast = zext i7 %tmp to i8

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader26.preheader:2  %tmp_116 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i, i1 false)

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="4">
<![CDATA[
.preheader26.preheader:3  %p_shl48_cast = zext i4 %tmp_116 to i8

]]></node>
<StgValue><ssdm name="p_shl48_cast"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader26.preheader:4  %S2_d_addr1 = sub i8 %p_shl_cast, %p_shl48_cast

]]></node>
<StgValue><ssdm name="S2_d_addr1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="9" op_0_bw="8">
<![CDATA[
.preheader26.preheader:5  %S2_d_addr1_cast = sext i8 %S2_d_addr1 to i9

]]></node>
<StgValue><ssdm name="S2_d_addr1_cast"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0">
<![CDATA[
.preheader26.preheader:6  br label %.preheader26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader26:0  %p = phi i4 [ 0, %.preheader26.preheader ], [ %p_4, %.preheader25 ]

]]></node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader26:1  %exitcond11 = icmp eq i4 %p, -2

]]></node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader26:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader26:3  %p_4 = add i4 %p, 1

]]></node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader26:4  br i1 %exitcond11, label %.loopexit, label %.preheader25.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="9" op_0_bw="4">
<![CDATA[
.preheader25.preheader:0  %tmp_95_trn_cast = zext i4 %p to i9

]]></node>
<StgValue><ssdm name="tmp_95_trn_cast"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader25.preheader:1  %S2_d_addr2 = add i9 %S2_d_addr1_cast, %tmp_95_trn_cast

]]></node>
<StgValue><ssdm name="S2_d_addr2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
.preheader25.preheader:2  %tmp_97 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %S2_d_addr2, i4 0)

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="13">
<![CDATA[
.preheader25.preheader:3  %p_shl = sext i13 %tmp_97 to i32

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader25.preheader:4  %tmp_98 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %S2_d_addr2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="10">
<![CDATA[
.preheader25.preheader:5  %p_shl20 = sext i10 %tmp_98 to i32

]]></node>
<StgValue><ssdm name="p_shl20"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader25.preheader:6  %S2_d_addr3 = sub i32 %p_shl, %p_shl20

]]></node>
<StgValue><ssdm name="S2_d_addr3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
.preheader25.preheader:7  br label %.preheader25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader25:0  %q = phi i4 [ %q_3, %1 ], [ 0, %.preheader25.preheader ]

]]></node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader25:1  %exitcond12 = icmp eq i4 %q, -2

]]></node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader25:2  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader25:3  %q_3 = add i4 %q, 1

]]></node>
<StgValue><ssdm name="q_3"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader25:4  br i1 %exitcond12, label %.preheader26, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="4">
<![CDATA[
:0  %tmp_101_trn = zext i4 %q to i32

]]></node>
<StgValue><ssdm name="tmp_101_trn"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %S2_d_addr4 = add i32 %S2_d_addr3, %tmp_101_trn

]]></node>
<StgValue><ssdm name="S2_d_addr4"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_141 = zext i32 %S2_d_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %S2_d_addr = getelementptr [1176 x float]* @S2_d, i64 0, i64 %tmp_141

]]></node>
<StgValue><ssdm name="S2_d_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store float 0.000000e+00, float* %S2_d_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader24:0  %i_1 = phi i5 [ 0, %.loopexit ], [ %i_15, %.preheader23 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader24:1  %exitcond5 = icmp eq i5 %i_1, -16

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader24:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader24:3  %i_15 = add i5 %i_1, 1

]]></node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader24:4  br i1 %exitcond5, label %.preheader21, label %.preheader23.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader23.preheader:0  %tmp_117 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_1, i4 0)

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="10" op_0_bw="9">
<![CDATA[
.preheader23.preheader:1  %p_shl49_cast = zext i9 %tmp_117 to i10

]]></node>
<StgValue><ssdm name="p_shl49_cast"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader23.preheader:2  %tmp_118 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_1, i1 false)

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="10" op_0_bw="6">
<![CDATA[
.preheader23.preheader:3  %p_shl50_cast = zext i6 %tmp_118 to i10

]]></node>
<StgValue><ssdm name="p_shl50_cast"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader23.preheader:4  %p_addr = add i10 %p_shl50_cast, %p_shl49_cast

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader23.preheader:5  br label %.preheader23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader23:0  %p_1 = phi i5 [ 0, %.preheader23.preheader ], [ %p_5, %.preheader22 ]

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader23:1  %exitcond10 = icmp eq i5 %p_1, -14

]]></node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader23:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18) nounwind

]]></node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader23:3  %p_5 = add i5 %p_1, 1

]]></node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader23:4  br i1 %exitcond10, label %.preheader24, label %.preheader22.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="10" op_0_bw="5">
<![CDATA[
.preheader22.preheader:0  %tmp_97_trn_cast = zext i5 %p_1 to i10

]]></node>
<StgValue><ssdm name="tmp_97_trn_cast"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader22.preheader:1  %p_addr2 = add i10 %p_addr, %tmp_97_trn_cast

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader22.preheader:2  %tmp_107 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_addr2, i4 0)

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="14">
<![CDATA[
.preheader22.preheader:3  %p_shl26 = zext i14 %tmp_107 to i32

]]></node>
<StgValue><ssdm name="p_shl26"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader22.preheader:4  %tmp_108 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_addr2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="11">
<![CDATA[
.preheader22.preheader:5  %p_shl27 = zext i11 %tmp_108 to i32

]]></node>
<StgValue><ssdm name="p_shl27"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22.preheader:6  %p_addr3 = add i32 %p_shl27, %p_shl26

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader:7  br label %.preheader22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader22:0  %q_1 = phi i5 [ %q_4, %2 ], [ 0, %.preheader22.preheader ]

]]></node>
<StgValue><ssdm name="q_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader22:1  %exitcond9 = icmp eq i5 %q_1, -14

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18) nounwind

]]></node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader22:3  %q_4 = add i5 %q_1, 1

]]></node>
<StgValue><ssdm name="q_4"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22:4  br i1 %exitcond9, label %.preheader23, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="5">
<![CDATA[
:0  %tmp_103_trn = zext i5 %q_1 to i32

]]></node>
<StgValue><ssdm name="tmp_103_trn"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %p_addr14 = add i32 %p_addr3, %tmp_103_trn

]]></node>
<StgValue><ssdm name="p_addr14"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_142 = zext i32 %p_addr14 to i64

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %tmp1_addr = getelementptr [5184 x float]* %tmp1, i64 0, i64 %tmp_142

]]></node>
<StgValue><ssdm name="tmp1_addr"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:4  store float 0.000000e+00, float* %tmp1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader21:0  %i_2 = phi i5 [ 0, %.preheader24 ], [ %i_16, %.preheader20 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader21:1  %exitcond8 = icmp eq i5 %i_2, -16

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader21:3  %i_16 = add i5 %i_2, 1

]]></node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21:4  br i1 %exitcond8, label %.preheader, label %.preheader20.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader20.preheader:0  %tmp_119 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="9" op_0_bw="8">
<![CDATA[
.preheader20.preheader:1  %p_shl53_cast = zext i8 %tmp_119 to i9

]]></node>
<StgValue><ssdm name="p_shl53_cast"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader20.preheader:2  %tmp_120 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="10" op_0_bw="6">
<![CDATA[
.preheader20.preheader:3  %p_shl54_cast1 = zext i6 %tmp_120 to i10

]]></node>
<StgValue><ssdm name="p_shl54_cast1"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="9" op_0_bw="6">
<![CDATA[
.preheader20.preheader:4  %p_shl54_cast = zext i6 %tmp_120 to i9

]]></node>
<StgValue><ssdm name="p_shl54_cast"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader20.preheader:5  %C3_d_addr4 = add i9 %p_shl54_cast, %p_shl53_cast

]]></node>
<StgValue><ssdm name="C3_d_addr4"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader20.preheader:6  %tmp_121 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_2, i4 0)

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="10" op_0_bw="9">
<![CDATA[
.preheader20.preheader:7  %p_shl55_cast = zext i9 %tmp_121 to i10

]]></node>
<StgValue><ssdm name="p_shl55_cast"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader20.preheader:8  %p_addr1 = add i10 %p_shl54_cast1, %p_shl55_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.preheader:9  br label %.preheader20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader20:0  %p_2 = phi i4 [ %p_6, %4 ], [ 2, %.preheader20.preheader ]

]]></node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader20:1  %exitcond7 = icmp eq i4 %p_2, -5

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader20:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader20:3  br i1 %exitcond7, label %.preheader21, label %.preheader19.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19.preheader:0  %tmp_75 = add i4 %p_2, -2

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="9" op_0_bw="4">
<![CDATA[
.preheader19.preheader:1  %tmp_99_trn_cast = zext i4 %tmp_75 to i9

]]></node>
<StgValue><ssdm name="tmp_99_trn_cast"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader19.preheader:2  %C3_d_addr5 = add i9 %C3_d_addr4, %tmp_99_trn_cast

]]></node>
<StgValue><ssdm name="C3_d_addr5"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader19.preheader:3  %tmp_109 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %C3_d_addr5, i3 0)

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="12">
<![CDATA[
.preheader19.preheader:4  %p_shl28 = zext i12 %tmp_109 to i32

]]></node>
<StgValue><ssdm name="p_shl28"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader19.preheader:5  %tmp_110 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %C3_d_addr5, i1 false)

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="10">
<![CDATA[
.preheader19.preheader:6  %p_shl29 = zext i10 %tmp_110 to i32

]]></node>
<StgValue><ssdm name="p_shl29"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19.preheader:7  %C3_d_addr6 = add i32 %p_shl29, %p_shl28

]]></node>
<StgValue><ssdm name="C3_d_addr6"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="10" op_0_bw="4">
<![CDATA[
.preheader19.preheader:8  %tmp_100_trn_cast = zext i4 %p_2 to i10

]]></node>
<StgValue><ssdm name="tmp_100_trn_cast"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader19.preheader:9  %p_addr12 = add i10 %p_addr1, %tmp_100_trn_cast

]]></node>
<StgValue><ssdm name="p_addr12"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader19.preheader:10  %tmp_111 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_addr12, i4 0)

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="14">
<![CDATA[
.preheader19.preheader:11  %p_shl30 = zext i14 %tmp_111 to i32

]]></node>
<StgValue><ssdm name="p_shl30"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader19.preheader:12  %tmp_112 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_addr12, i1 false)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="11">
<![CDATA[
.preheader19.preheader:13  %p_shl31 = zext i11 %tmp_112 to i32

]]></node>
<StgValue><ssdm name="p_shl31"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19.preheader:14  %p_addr13 = add i32 %p_shl31, %p_shl30

]]></node>
<StgValue><ssdm name="p_addr13"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.preheader:15  br label %.preheader19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader19:0  %q_2 = phi i4 [ %q_5, %3 ], [ 2, %.preheader19.preheader ]

]]></node>
<StgValue><ssdm name="q_2"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:1  %exitcond6 = icmp eq i4 %q_2, -5

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader19:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader19:3  br i1 %exitcond6, label %4, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_76 = add i4 %q_2, -2

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="4">
<![CDATA[
:1  %tmp_105_trn = zext i4 %tmp_76 to i32

]]></node>
<StgValue><ssdm name="tmp_105_trn"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %C3_d_addr7 = add i32 %C3_d_addr6, %tmp_105_trn

]]></node>
<StgValue><ssdm name="C3_d_addr7"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_143 = zext i32 %C3_d_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %C3_d_addr = getelementptr [1600 x float]* @C3_d, i64 0, i64 %tmp_143

]]></node>
<StgValue><ssdm name="C3_d_addr"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="11">
<![CDATA[
:5  %C3_d_load = load float* %C3_d_addr, align 4

]]></node>
<StgValue><ssdm name="C3_d_load"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="4">
<![CDATA[
:6  %tmp_106_trn = zext i4 %q_2 to i32

]]></node>
<StgValue><ssdm name="tmp_106_trn"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %p_addr15 = add i32 %p_addr13, %tmp_106_trn

]]></node>
<StgValue><ssdm name="p_addr15"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %q_5 = add i4 %q_2, 1

]]></node>
<StgValue><ssdm name="q_5"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %p_6 = add i4 %p_2, 1

]]></node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="164" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="11">
<![CDATA[
:5  %C3_d_load = load float* %C3_d_addr, align 4

]]></node>
<StgValue><ssdm name="C3_d_load"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="64" op_0_bw="32">
<![CDATA[
:8  %tmp_144 = zext i32 %p_addr15 to i64

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %tmp1_addr_1 = getelementptr [5184 x float]* %tmp1, i64 0, i64 %tmp_144

]]></node>
<StgValue><ssdm name="tmp1_addr_1"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:10  store float %C3_d_load, float* %tmp1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten6 = phi i17 [ %indvar_flatten_next8, %.preheader18 ], [ 0, %.preheader21 ]

]]></node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:1  %i_3 = phi i3 [ %i_3_mid2, %.preheader18 ], [ 0, %.preheader21 ]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten7 = phi i15 [ %indvar_flatten_next7, %.preheader18 ], [ 0, %.preheader21 ]

]]></node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:3  %j = phi i5 [ %j_mid2, %.preheader18 ], [ 0, %.preheader21 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:4  %indvar_flatten8 = phi i11 [ %indvar_flatten_next6, %.preheader18 ], [ 0, %.preheader21 ]

]]></node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:5  %k = phi i4 [ %k_mid2, %.preheader18 ], [ 0, %.preheader21 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:6  %indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader18 ], [ 0, %.preheader21 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:7  %m = phi i4 [ %m_mid2, %.preheader18 ], [ 0, %.preheader21 ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:8  %p_3 = phi i3 [ %p_7, %.preheader18 ], [ 0, %.preheader21 ]

]]></node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader:9  %exitcond_flatten8 = icmp eq i17 %indvar_flatten6, -36992

]]></node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader:10  %indvar_flatten_next8 = add i17 %indvar_flatten6, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next8"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:11  br i1 %exitcond_flatten8, label %5, label %.preheader18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader18:2  %exitcond_flatten = icmp eq i15 %indvar_flatten7, 15680

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:3  %j_mid = select i1 %exitcond_flatten, i5 0, i5 %j

]]></node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:4  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader18:5  %exitcond13 = icmp eq i3 %p_3, -3

]]></node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:6  %exitcond1_mid = and i1 %exitcond13, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond1_mid"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader18:7  %exitcond_flatten3 = icmp eq i7 %indvar_flatten, -58

]]></node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:8  %exitcond_flatten_mid = and i1 %exitcond_flatten3, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader18:9  %exitcond_flatten4 = icmp eq i11 %indvar_flatten8, 980

]]></node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:10  %exitcond_flatten15_mid = and i1 %exitcond_flatten4, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond_flatten15_mid"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:13  %j_12 = add i5 1, %j_mid

]]></node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:15  %tmp_122 = or i1 %exitcond_flatten15_mid, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:17  %exitcond_flatten15_not = xor i1 %exitcond_flatten4, true

]]></node>
<StgValue><ssdm name="exitcond_flatten15_not"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:18  %not_exitcond_flatten15_mid = or i1 %exitcond_flatten, %exitcond_flatten15_not

]]></node>
<StgValue><ssdm name="not_exitcond_flatten15_mid"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:19  %exitcond1_mid1 = and i1 %exitcond1_mid, %not_exitcond_flatten15_mid

]]></node>
<StgValue><ssdm name="exitcond1_mid1"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:20  %exitcond_flatten_mid2 = and i1 %exitcond_flatten_mid, %not_exitcond_flatten15_mid

]]></node>
<StgValue><ssdm name="exitcond_flatten_mid2"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader18:21  %j_mid2 = select i1 %exitcond_flatten15_mid, i5 %j_12, i5 %j_mid

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:27  %not_exitcond_flatten_mid = xor i1 %exitcond_flatten_mid2, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader18:151  %indvar_flatten13_op = add i11 1, %indvar_flatten8

]]></node>
<StgValue><ssdm name="indvar_flatten13_op"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader18:152  %indvar_flatten_next6 = select i1 %tmp_122, i11 1, i11 %indvar_flatten13_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next6"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader18:153  %indvar_flatten33_op = add i15 1, %indvar_flatten7

]]></node>
<StgValue><ssdm name="indvar_flatten33_op"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader18:154  %indvar_flatten_next7 = select i1 %exitcond_flatten, i15 1, i15 %indvar_flatten33_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="202" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader18:11  %i_s = add i3 1, %i_3

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader18:12  %i_3_mid2 = select i1 %exitcond_flatten, i3 %i_s, i3 %i_3

]]></node>
<StgValue><ssdm name="i_3_mid2"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader18:16  %k_mid = select i1 %tmp_122, i4 0, i4 %k

]]></node>
<StgValue><ssdm name="k_mid"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="exitcond_flatten_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:22  %k_11 = add i4 1, %k_mid

]]></node>
<StgValue><ssdm name="k_11"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:24  %tmp_123 = or i1 %exitcond_flatten_mid2, %exitcond_flatten15_mid

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:25  %tmp_99 = or i1 %tmp_123, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader18:26  %m_mid3 = select i1 %tmp_99, i4 0, i4 %m

]]></node>
<StgValue><ssdm name="m_mid3"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:28  %exitcond1_mid2 = and i1 %exitcond1_mid1, %not_exitcond_flatten_mid

]]></node>
<StgValue><ssdm name="exitcond1_mid2"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader18:29  %k_mid2 = select i1 %exitcond_flatten_mid2, i4 %k_11, i4 %k_mid

]]></node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="5" op_0_bw="4">
<![CDATA[
.preheader18:30  %tmp_123_cast = zext i4 %k_mid2 to i5

]]></node>
<StgValue><ssdm name="tmp_123_cast"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:31  %m_3 = add i4 1, %m_mid3

]]></node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:33  %tmp_124 = or i1 %exitcond1_mid2, %exitcond_flatten_mid2

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader18:34  %tmp_100 = or i1 %tmp_124, %tmp_122

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader18:35  %p_3_mid2 = select i1 %tmp_100, i3 0, i3 %p_3

]]></node>
<StgValue><ssdm name="p_3_mid2"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader18:36  %m_mid2 = select i1 %exitcond1_mid2, i4 %m_3, i4 %m_mid3

]]></node>
<StgValue><ssdm name="m_mid2"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="5" op_0_bw="3">
<![CDATA[
.preheader18:46  %tmp_127_cast = zext i3 %p_3_mid2 to i5

]]></node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:47  %tmp_s = add i5 %tmp_123_cast, %tmp_127_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="10" op_0_bw="5">
<![CDATA[
.preheader18:48  %tmp_110_trn_cast = zext i5 %tmp_s to i10

]]></node>
<StgValue><ssdm name="tmp_110_trn_cast"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader18:49  %tmp_125 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %j_mid2, i4 0)

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="10" op_0_bw="9">
<![CDATA[
.preheader18:50  %p_shl59_cast = zext i9 %tmp_125 to i10

]]></node>
<StgValue><ssdm name="p_shl59_cast"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader18:51  %tmp_126 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %j_mid2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="10" op_0_bw="6">
<![CDATA[
.preheader18:52  %p_shl60_cast1 = zext i6 %tmp_126 to i10

]]></node>
<StgValue><ssdm name="p_shl60_cast1"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="9" op_0_bw="6">
<![CDATA[
.preheader18:53  %p_shl60_cast = zext i6 %tmp_126 to i9

]]></node>
<StgValue><ssdm name="p_shl60_cast"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader18:54  %p_addr4 = add i10 %p_shl59_cast, %p_shl60_cast1

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader18:55  %p_addr5 = add i10 %tmp_110_trn_cast, %p_addr4

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="10" op_0_bw="3">
<![CDATA[
.preheader18:66  %tmp_96_trn_cast = zext i3 %i_3_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_96_trn_cast"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader18:67  %tmp_128 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %j_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="9" op_0_bw="8">
<![CDATA[
.preheader18:68  %p_shl63_cast = zext i8 %tmp_128 to i9

]]></node>
<StgValue><ssdm name="p_shl63_cast"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader18:69  %C3_mapData_addr5 = sub i9 %p_shl63_cast, %p_shl60_cast

]]></node>
<StgValue><ssdm name="C3_mapData_addr5"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="10" op_0_bw="9">
<![CDATA[
.preheader18:70  %C3_mapData_addr10_cast = sext i9 %C3_mapData_addr5 to i10

]]></node>
<StgValue><ssdm name="C3_mapData_addr10_cast"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader18:71  %C3_mapData_addr6 = add i10 %tmp_96_trn_cast, %C3_mapData_addr10_cast

]]></node>
<StgValue><ssdm name="C3_mapData_addr6"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:72  %C3_mapData_addr11_cast = sext i10 %C3_mapData_addr6 to i32

]]></node>
<StgValue><ssdm name="C3_mapData_addr11_cast"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="3">
<![CDATA[
.preheader18:73  %tmp_111_trn = zext i3 %p_3_mid2 to i32

]]></node>
<StgValue><ssdm name="tmp_111_trn"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader18:74  %tmp_103 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C3_mapData_addr6, i2 0)

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:75  %p_shl23 = sext i12 %tmp_103 to i32

]]></node>
<StgValue><ssdm name="p_shl23"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:76  %C3_mapData_addr7 = add i32 %p_shl23, %C3_mapData_addr11_cast

]]></node>
<StgValue><ssdm name="C3_mapData_addr7"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:77  %C3_mapData_addr8 = add i32 %tmp_111_trn, %C3_mapData_addr7

]]></node>
<StgValue><ssdm name="C3_mapData_addr8"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader18:148  %p_7 = add i3 1, %p_3_mid2

]]></node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader18:149  %indvar_flatten_op = add i7 1, %indvar_flatten

]]></node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader18:150  %indvar_flatten_next = select i1 %tmp_99, i7 1, i7 %indvar_flatten_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="242" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:38  %tmp_170_1 = add i4 1, %m_mid2

]]></node>
<StgValue><ssdm name="tmp_170_1"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="4">
<![CDATA[
.preheader18:56  %tmp_108_trn = zext i4 %m_mid2 to i32

]]></node>
<StgValue><ssdm name="tmp_108_trn"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader18:57  %tmp_101 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_addr5, i4 0)

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="14">
<![CDATA[
.preheader18:58  %p_shl21 = zext i14 %tmp_101 to i32

]]></node>
<StgValue><ssdm name="p_shl21"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader18:59  %tmp_102 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_addr5, i1 false)

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:60  %p_shl22 = zext i11 %tmp_102 to i32

]]></node>
<StgValue><ssdm name="p_shl22"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:61  %p_addr6 = add i32 %p_shl21, %p_shl22

]]></node>
<StgValue><ssdm name="p_addr6"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:62  %p_addr7 = add i32 %tmp_108_trn, %p_addr6

]]></node>
<StgValue><ssdm name="p_addr7"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:63  %tmp_127 = zext i32 %p_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:64  %tmp1_addr_2 = getelementptr [5184 x float]* %tmp1, i64 0, i64 %tmp_127

]]></node>
<StgValue><ssdm name="tmp1_addr_2"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:65  %empty_47 = load float* %tmp1_addr_2, align 4

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:78  %tmp_104 = shl i32 %C3_mapData_addr8, 2

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:79  %C3_mapData_addr9 = add i32 %tmp_104, %C3_mapData_addr8

]]></node>
<StgValue><ssdm name="C3_mapData_addr9"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:80  %tmp_129 = zext i32 %C3_mapData_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:81  %C3_mapData_addr = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_129

]]></node>
<StgValue><ssdm name="C3_mapData_addr"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:82  %C3_mapData_load = load float* %C3_mapData_addr, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="9" op_0_bw="4">
<![CDATA[
.preheader18:84  %tmp_107_trn_cast = zext i4 %k_mid2 to i9

]]></node>
<StgValue><ssdm name="tmp_107_trn_cast"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader18:85  %tmp_130 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %i_3_mid2, i4 0)

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="8" op_0_bw="7">
<![CDATA[
.preheader18:86  %p_shl67_cast = zext i7 %tmp_130 to i8

]]></node>
<StgValue><ssdm name="p_shl67_cast"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader18:87  %tmp_131 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_3_mid2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="8" op_0_bw="4">
<![CDATA[
.preheader18:88  %p_shl68_cast = zext i4 %tmp_131 to i8

]]></node>
<StgValue><ssdm name="p_shl68_cast"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader18:89  %S2_d_addr5 = sub i8 %p_shl67_cast, %p_shl68_cast

]]></node>
<StgValue><ssdm name="S2_d_addr5"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="9" op_0_bw="8">
<![CDATA[
.preheader18:90  %S2_d_addr5_cast = sext i8 %S2_d_addr5 to i9

]]></node>
<StgValue><ssdm name="S2_d_addr5_cast"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader18:91  %S2_d_addr6 = add i9 %tmp_107_trn_cast, %S2_d_addr5_cast

]]></node>
<StgValue><ssdm name="S2_d_addr6"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
.preheader18:92  %tmp_105 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %S2_d_addr6, i4 0)

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:93  %p_shl24 = sext i13 %tmp_105 to i32

]]></node>
<StgValue><ssdm name="p_shl24"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader18:94  %tmp_106 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %S2_d_addr6, i1 false)

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="10">
<![CDATA[
.preheader18:95  %p_shl25 = sext i10 %tmp_106 to i32

]]></node>
<StgValue><ssdm name="p_shl25"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:96  %S2_d_addr7 = sub i32 %p_shl24, %p_shl25

]]></node>
<StgValue><ssdm name="S2_d_addr7"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:97  %S2_d_addr8 = add i32 %tmp_108_trn, %S2_d_addr7

]]></node>
<StgValue><ssdm name="S2_d_addr8"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:98  %tmp_132 = zext i32 %S2_d_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:99  %S2_d_addr_1 = getelementptr [1176 x float]* @S2_d, i64 0, i64 %tmp_132

]]></node>
<StgValue><ssdm name="S2_d_addr_1"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="4">
<![CDATA[
.preheader18:102  %tmp_171_1_trn = zext i4 %tmp_170_1 to i32

]]></node>
<StgValue><ssdm name="tmp_171_1_trn"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:103  %p_addr8 = add i32 %tmp_171_1_trn, %p_addr6

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:104  %tmp_133 = zext i32 %p_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:105  %tmp1_addr_3 = getelementptr [5184 x float]* %tmp1, i64 0, i64 %tmp_133

]]></node>
<StgValue><ssdm name="tmp1_addr_3"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:106  %empty_48 = load float* %tmp1_addr_3, align 4

]]></node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:107  %C3_mapData_addr10 = add i32 1, %C3_mapData_addr9

]]></node>
<StgValue><ssdm name="C3_mapData_addr10"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:108  %tmp_134 = zext i32 %C3_mapData_addr10 to i64

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:109  %C3_mapData_addr_1 = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_134

]]></node>
<StgValue><ssdm name="C3_mapData_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:110  %C3_mapData_load_1 = load float* %C3_mapData_addr_1, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="5" op_0_bw="4">
<![CDATA[
.preheader18:37  %tmp_125_cast2 = zext i4 %m_mid2 to i5

]]></node>
<StgValue><ssdm name="tmp_125_cast2"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader18:39  %tmp_170_2 = add i4 2, %m_mid2

]]></node>
<StgValue><ssdm name="tmp_170_2"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:40  %tmp_170_3 = add i5 3, %tmp_125_cast2

]]></node>
<StgValue><ssdm name="tmp_170_3"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:41  %tmp_170_4 = add i5 4, %tmp_125_cast2

]]></node>
<StgValue><ssdm name="tmp_170_4"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:65  %empty_47 = load float* %tmp1_addr_2, align 4

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:82  %C3_mapData_load = load float* %C3_mapData_addr, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:83  %tmp_73 = fmul float %empty_47, %C3_mapData_load

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:106  %empty_48 = load float* %tmp1_addr_3, align 4

]]></node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:110  %C3_mapData_load_1 = load float* %C3_mapData_addr_1, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_1"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="4">
<![CDATA[
.preheader18:113  %tmp_171_2_trn = zext i4 %tmp_170_2 to i32

]]></node>
<StgValue><ssdm name="tmp_171_2_trn"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:114  %p_addr9 = add i32 %tmp_171_2_trn, %p_addr6

]]></node>
<StgValue><ssdm name="p_addr9"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:115  %tmp_135 = zext i32 %p_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:116  %tmp1_addr_4 = getelementptr [5184 x float]* %tmp1, i64 0, i64 %tmp_135

]]></node>
<StgValue><ssdm name="tmp1_addr_4"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:117  %empty_49 = load float* %tmp1_addr_4, align 4

]]></node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:118  %C3_mapData_addr11 = add i32 2, %C3_mapData_addr9

]]></node>
<StgValue><ssdm name="C3_mapData_addr11"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:119  %tmp_136 = zext i32 %C3_mapData_addr11 to i64

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:120  %C3_mapData_addr_2 = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_136

]]></node>
<StgValue><ssdm name="C3_mapData_addr_2"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:121  %C3_mapData_load_2 = load float* %C3_mapData_addr_2, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_2"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="5">
<![CDATA[
.preheader18:124  %tmp_171_3_trn = zext i5 %tmp_170_3 to i32

]]></node>
<StgValue><ssdm name="tmp_171_3_trn"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:125  %p_addr10 = add i32 %tmp_171_3_trn, %p_addr6

]]></node>
<StgValue><ssdm name="p_addr10"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:126  %tmp_137 = zext i32 %p_addr10 to i64

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:127  %tmp1_addr_5 = getelementptr [5184 x float]* %tmp1, i64 0, i64 %tmp_137

]]></node>
<StgValue><ssdm name="tmp1_addr_5"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:128  %empty_50 = load float* %tmp1_addr_5, align 4

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:129  %C3_mapData_addr12 = add i32 3, %C3_mapData_addr9

]]></node>
<StgValue><ssdm name="C3_mapData_addr12"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:130  %tmp_138 = zext i32 %C3_mapData_addr12 to i64

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:131  %C3_mapData_addr_3 = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_138

]]></node>
<StgValue><ssdm name="C3_mapData_addr_3"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:132  %C3_mapData_load_3 = load float* %C3_mapData_addr_3, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_3"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="5">
<![CDATA[
.preheader18:135  %tmp_171_4_trn = zext i5 %tmp_170_4 to i32

]]></node>
<StgValue><ssdm name="tmp_171_4_trn"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:136  %p_addr11 = add i32 %tmp_171_4_trn, %p_addr6

]]></node>
<StgValue><ssdm name="p_addr11"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="312" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:83  %tmp_73 = fmul float %empty_47, %C3_mapData_load

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:111  %tmp_173_1 = fmul float %empty_48, %C3_mapData_load_1

]]></node>
<StgValue><ssdm name="tmp_173_1"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:117  %empty_49 = load float* %tmp1_addr_4, align 4

]]></node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:121  %C3_mapData_load_2 = load float* %C3_mapData_addr_2, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_2"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:128  %empty_50 = load float* %tmp1_addr_5, align 4

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:132  %C3_mapData_load_3 = load float* %C3_mapData_addr_3, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_3"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:137  %tmp_139 = zext i32 %p_addr11 to i64

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:138  %tmp1_addr_6 = getelementptr [5184 x float]* %tmp1, i64 0, i64 %tmp_139

]]></node>
<StgValue><ssdm name="tmp1_addr_6"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:139  %empty_51 = load float* %tmp1_addr_6, align 4

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:140  %C3_mapData_addr13 = add i32 4, %C3_mapData_addr9

]]></node>
<StgValue><ssdm name="C3_mapData_addr13"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="64" op_0_bw="32">
<![CDATA[
.preheader18:141  %tmp_140 = zext i32 %C3_mapData_addr13 to i64

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader18:142  %C3_mapData_addr_4 = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_140

]]></node>
<StgValue><ssdm name="C3_mapData_addr_4"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:143  %C3_mapData_load_4 = load float* %C3_mapData_addr_4, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="325" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:83  %tmp_73 = fmul float %empty_47, %C3_mapData_load

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:111  %tmp_173_1 = fmul float %empty_48, %C3_mapData_load_1

]]></node>
<StgValue><ssdm name="tmp_173_1"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:122  %tmp_173_2 = fmul float %empty_49, %C3_mapData_load_2

]]></node>
<StgValue><ssdm name="tmp_173_2"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="13">
<![CDATA[
.preheader18:139  %empty_51 = load float* %tmp1_addr_6, align 4

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="12">
<![CDATA[
.preheader18:143  %C3_mapData_load_4 = load float* %C3_mapData_addr_4, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="330" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:83  %tmp_73 = fmul float %empty_47, %C3_mapData_load

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:100  %S2_d_load = load float* %S2_d_addr_1, align 4

]]></node>
<StgValue><ssdm name="S2_d_load"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:111  %tmp_173_1 = fmul float %empty_48, %C3_mapData_load_1

]]></node>
<StgValue><ssdm name="tmp_173_1"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:122  %tmp_173_2 = fmul float %empty_49, %C3_mapData_load_2

]]></node>
<StgValue><ssdm name="tmp_173_2"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:133  %tmp_173_3 = fmul float %empty_50, %C3_mapData_load_3

]]></node>
<StgValue><ssdm name="tmp_173_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="335" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="11">
<![CDATA[
.preheader18:100  %S2_d_load = load float* %S2_d_addr_1, align 4

]]></node>
<StgValue><ssdm name="S2_d_load"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:101  %tmp_74 = fadd float %S2_d_load, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:111  %tmp_173_1 = fmul float %empty_48, %C3_mapData_load_1

]]></node>
<StgValue><ssdm name="tmp_173_1"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:122  %tmp_173_2 = fmul float %empty_49, %C3_mapData_load_2

]]></node>
<StgValue><ssdm name="tmp_173_2"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:133  %tmp_173_3 = fmul float %empty_50, %C3_mapData_load_3

]]></node>
<StgValue><ssdm name="tmp_173_3"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:144  %tmp_173_4 = fmul float %empty_51, %C3_mapData_load_4

]]></node>
<StgValue><ssdm name="tmp_173_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="341" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:101  %tmp_74 = fadd float %S2_d_load, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:122  %tmp_173_2 = fmul float %empty_49, %C3_mapData_load_2

]]></node>
<StgValue><ssdm name="tmp_173_2"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:133  %tmp_173_3 = fmul float %empty_50, %C3_mapData_load_3

]]></node>
<StgValue><ssdm name="tmp_173_3"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:144  %tmp_173_4 = fmul float %empty_51, %C3_mapData_load_4

]]></node>
<StgValue><ssdm name="tmp_173_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="345" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:101  %tmp_74 = fadd float %S2_d_load, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:133  %tmp_173_3 = fmul float %empty_50, %C3_mapData_load_3

]]></node>
<StgValue><ssdm name="tmp_173_3"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:144  %tmp_173_4 = fmul float %empty_51, %C3_mapData_load_4

]]></node>
<StgValue><ssdm name="tmp_173_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="348" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:101  %tmp_74 = fadd float %S2_d_load, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:144  %tmp_173_4 = fmul float %empty_51, %C3_mapData_load_4

]]></node>
<StgValue><ssdm name="tmp_173_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="350" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:101  %tmp_74 = fadd float %S2_d_load, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:112  %tmp_174_1 = fadd float %tmp_74, %tmp_173_1

]]></node>
<StgValue><ssdm name="tmp_174_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="352" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:112  %tmp_174_1 = fadd float %tmp_74, %tmp_173_1

]]></node>
<StgValue><ssdm name="tmp_174_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="353" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:112  %tmp_174_1 = fadd float %tmp_74, %tmp_173_1

]]></node>
<StgValue><ssdm name="tmp_174_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="354" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:112  %tmp_174_1 = fadd float %tmp_74, %tmp_173_1

]]></node>
<StgValue><ssdm name="tmp_174_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="355" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:112  %tmp_174_1 = fadd float %tmp_74, %tmp_173_1

]]></node>
<StgValue><ssdm name="tmp_174_1"/></StgValue>
</operation>

<operation id="356" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:123  %tmp_174_2 = fadd float %tmp_174_1, %tmp_173_2

]]></node>
<StgValue><ssdm name="tmp_174_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="357" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:123  %tmp_174_2 = fadd float %tmp_174_1, %tmp_173_2

]]></node>
<StgValue><ssdm name="tmp_174_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="358" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:123  %tmp_174_2 = fadd float %tmp_174_1, %tmp_173_2

]]></node>
<StgValue><ssdm name="tmp_174_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="359" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:123  %tmp_174_2 = fadd float %tmp_174_1, %tmp_173_2

]]></node>
<StgValue><ssdm name="tmp_174_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="360" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:123  %tmp_174_2 = fadd float %tmp_174_1, %tmp_173_2

]]></node>
<StgValue><ssdm name="tmp_174_2"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:134  %tmp_174_3 = fadd float %tmp_174_2, %tmp_173_3

]]></node>
<StgValue><ssdm name="tmp_174_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="362" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:134  %tmp_174_3 = fadd float %tmp_174_2, %tmp_173_3

]]></node>
<StgValue><ssdm name="tmp_174_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="363" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:134  %tmp_174_3 = fadd float %tmp_174_2, %tmp_173_3

]]></node>
<StgValue><ssdm name="tmp_174_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="364" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:134  %tmp_174_3 = fadd float %tmp_174_2, %tmp_173_3

]]></node>
<StgValue><ssdm name="tmp_174_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="365" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:134  %tmp_174_3 = fadd float %tmp_174_2, %tmp_173_3

]]></node>
<StgValue><ssdm name="tmp_174_3"/></StgValue>
</operation>

<operation id="366" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:145  %tmp_174_4 = fadd float %tmp_174_3, %tmp_173_4

]]></node>
<StgValue><ssdm name="tmp_174_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="367" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:145  %tmp_174_4 = fadd float %tmp_174_3, %tmp_173_4

]]></node>
<StgValue><ssdm name="tmp_174_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="368" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:145  %tmp_174_4 = fadd float %tmp_174_3, %tmp_173_4

]]></node>
<StgValue><ssdm name="tmp_174_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="369" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:145  %tmp_174_4 = fadd float %tmp_174_3, %tmp_173_4

]]></node>
<StgValue><ssdm name="tmp_174_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="370" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader18:0  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @L_L_L_DS2_layer_label4_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18:1  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 94080, i64 94080, i64 94080) nounwind

]]></node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="372" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader18:14  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_L_DS2_layer_label4_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader18:23  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_L_DS2_layer_label4_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader18:32  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_DS2_layer_label4_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader18:42  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader18:43  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="377" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader18:44  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader18:45  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:145  %tmp_174_4 = fadd float %tmp_174_3, %tmp_173_4

]]></node>
<StgValue><ssdm name="tmp_174_4"/></StgValue>
</operation>

<operation id="380" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader18:146  store float %tmp_174_4, float* %S2_d_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader18:147  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str9, i32 %tmp_14) nounwind

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="382" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="0" op_0_bw="0">
<![CDATA[
.preheader18:155  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="383" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
