// Seed: 2070100078
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign module_2.id_0 = 0;
  logic id_3;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd29
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  inout wire id_2;
  output wire _id_1;
  logic [1 'b0 : id_1] id_5;
endmodule
module module_2 #(
    parameter id_3 = 32'd96
) (
    input supply1 id_0,
    input tri0 id_1
);
  wire _id_3;
  ;
  wire [1 'b0 : id_3] id_4 = id_4;
  assign id_4 = id_1;
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
