"use strict";(self.webpackChunkpcd_card=self.webpackChunkpcd_card||[]).push([[2899],{795:(t,e,n)=>{n.r(e),n.d(e,{comp:()=>p,data:()=>l});var r=n(6254);const o={},p=(0,n(2496).A)(o,[["render",function(t,e){return(0,r.uX)(),(0,r.CE)("div",null,e[0]||(e[0]=[(0,r.Lk)("p",null,"处理器类（运算核心）",-1),(0,r.Lk)("p",null,"CPU（通用计算，例：Intel、AMD、华为鲲鹏）",-1),(0,r.Lk)("p",null,"GPU（图形/并行计算，例：NVIDIA、AMD、摩尔线程）",-1),(0,r.Lk)("p",null,"NPU/AI芯片（人工智能推理/训练，例：寒武纪、华为昇腾）",-1),(0,r.Lk)("p",null,"DSP（数字信号处理，例：德州仪器 TI）",-1),(0,r.Lk)("p",null,"FPGA（可编程逻辑器件，例：赛灵思、Intel Altera）",-1),(0,r.Lk)("p",null,"ASIC（专用集成电路，例：比特大陆矿机芯片）",-1)]))}]]),l=JSON.parse('{"path":"/zh/Products/Processorclass/","title":"处理器类（运算核心）","lang":"zh-CN","frontmatter":{"title":"处理器类（运算核心）","icon":"lightbulb","index":false,"category":["CPU（通用计算，例：Intel、AMD、华为鲲鹏）"],"tag":["介绍"],"description":"处理器类（运算核心） CPU（通用计算，例：Intel、AMD、华为鲲鹏） GPU（图形/并行计算，例：NVIDIA、AMD、摩尔线程） NPU/AI芯片（人工智能推理/训练，例：寒武纪、华为昇腾） DSP（数字信号处理，例：德州仪器 TI） FPGA（可编程逻辑器件，例：赛灵思、Intel Altera） ASIC（专用集成电路，例：比特大陆矿机芯片）","head":[["script",{"type":"application/ld+json"},"{\\"@context\\":\\"https://schema.org\\",\\"@type\\":\\"Article\\",\\"headline\\":\\"处理器类（运算核心）\\",\\"image\\":[\\"\\"],\\"dateModified\\":\\"2025-09-20T09:12:42.000Z\\",\\"author\\":[{\\"@type\\":\\"Person\\",\\"name\\":\\"Mr.HQSIM\\",\\"url\\":\\"https://www.hqsim.com\\"}]}"],["meta",{"property":"og:url","content":"https://www.hqsim.com/zh/Products/Processorclass/"}],["meta",{"property":"og:site_name","content":"HQSIM"}],["meta",{"property":"og:title","content":"处理器类（运算核心）"}],["meta",{"property":"og:description","content":"处理器类（运算核心） CPU（通用计算，例：Intel、AMD、华为鲲鹏） GPU（图形/并行计算，例：NVIDIA、AMD、摩尔线程） NPU/AI芯片（人工智能推理/训练，例：寒武纪、华为昇腾） DSP（数字信号处理，例：德州仪器 TI） FPGA（可编程逻辑器件，例：赛灵思、Intel Altera） ASIC（专用集成电路，例：比特大陆矿机芯片）"}],["meta",{"property":"og:type","content":"article"}],["meta",{"property":"og:locale","content":"zh-CN"}],["meta",{"property":"og:updated_time","content":"2025-09-20T09:12:42.000Z"}],["meta",{"property":"article:tag","content":"介绍"}],["meta",{"property":"article:modified_time","content":"2025-09-20T09:12:42.000Z"}]]},"git":{"createdTime":1758359562000,"updatedTime":1758359562000,"contributors":[{"name":"luke","username":"luke","email":"173202461@qq.com","commits":1,"url":"https://github.com/luke"}]},"readingTime":{"minutes":0.42,"words":127},"filePathRelative":"zh/Products/Processorclass/README.md","excerpt":"<p>处理器类（运算核心）</p>\\n<p>CPU（通用计算，例：Intel、AMD、华为鲲鹏）</p>\\n<p>GPU（图形/并行计算，例：NVIDIA、AMD、摩尔线程）</p>\\n<p>NPU/AI芯片（人工智能推理/训练，例：寒武纪、华为昇腾）</p>\\n<p>DSP（数字信号处理，例：德州仪器 TI）</p>\\n<p>FPGA（可编程逻辑器件，例：赛灵思、Intel Altera）</p>\\n<p>ASIC（专用集成电路，例：比特大陆矿机芯片）</p>\\n","autoDesc":true}')},2496:(t,e)=>{e.A=(t,e)=>{const n=t.__vccOpts||t;for(const[t,r]of e)n[t]=r;return n}}}]);