Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Yoshio/git/ecorun/ecorun_fi_hardware/fi_timer/FiTimer/Stepper.vhd" in Library work.
Architecture behavioral of Entity stepper is up to date.
Compiling vhdl file "C:/Users/Yoshio/git/ecorun/ecorun_fi_hardware/fi_timer/FiTimer/Stopwatch.vhd" in Library work.
Architecture rtl of Entity stopwatch is up to date.
Compiling vhdl file "C:/Users/Yoshio/git/ecorun/ecorun_fi_hardware/fi_timer/FiTimer/SPISlave.vhd" in Library work.
Architecture behavioral of Entity spislave is up to date.
Compiling vhdl file "C:/Users/Yoshio/git/ecorun/ecorun_fi_hardware/fi_timer/FiTimer/PulseTimer.vhd" in Library work.
Architecture rtl of Entity pulsetimer is up to date.
Compiling vhdl file "C:/Users/Yoshio/git/ecorun/ecorun_fi_hardware/fi_timer/FiTimer/Main.vhd" in Library work.
Architecture rtl of Entity main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <Stepper> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Stopwatch> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <SPISlave> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PulseTimer> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Main> in library <work> (Architecture <rtl>).
Entity <Main> analyzed. Unit <Main> generated.

Analyzing Entity <Stepper> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Yoshio/git/ecorun/ecorun_fi_hardware/fi_timer/FiTimer/Stepper.vhd" line 51: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/Yoshio/git/ecorun/ecorun_fi_hardware/fi_timer/FiTimer/Stepper.vhd" line 37: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <phase>
Entity <Stepper> analyzed. Unit <Stepper> generated.

Analyzing Entity <Stopwatch> in library <work> (Architecture <rtl>).
Entity <Stopwatch> analyzed. Unit <Stopwatch> generated.

Analyzing Entity <SPISlave> in library <work> (Architecture <behavioral>).
Entity <SPISlave> analyzed. Unit <SPISlave> generated.

Analyzing Entity <PulseTimer> in library <work> (Architecture <rtl>).
Entity <PulseTimer> analyzed. Unit <PulseTimer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Stepper>.
    Related source file is "C:/Users/Yoshio/git/ecorun/ecorun_fi_hardware/fi_timer/FiTimer/Stepper.vhd".
    Found 2-bit updown counter for signal <phase>.
    Summary:
	inferred   1 Counter(s).
Unit <Stepper> synthesized.


Synthesizing Unit <Stopwatch>.
    Related source file is "C:/Users/Yoshio/git/ecorun/ecorun_fi_hardware/fi_timer/FiTimer/Stopwatch.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | stamp_and_reset           (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | should_stamp                                   |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <time_stamp>.
    Found 12-bit register for signal <counter>.
    Found 12-bit adder for signal <counter$addsub0000> created at line 55.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Adder/Subtractor(s).
Unit <Stopwatch> synthesized.


Synthesizing Unit <SPISlave>.
    Related source file is "C:/Users/Yoshio/git/ecorun/ecorun_fi_hardware/fi_timer/FiTimer/SPISlave.vhd".
    Found 8-bit register for signal <out_data>.
    Found 1-bit tristate buffer for signal <miso>.
    Found 1-bit register for signal <first<0>>.
    Found 1-bit register for signal <mosi_cache>.
    Found 1-bit register for signal <Mtridata_miso> created at line 49.
    Found 7-bit register for signal <reg>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <SPISlave> synthesized.


Synthesizing Unit <PulseTimer>.
    Related source file is "C:/Users/Yoshio/git/ecorun/ecorun_fi_hardware/fi_timer/FiTimer/PulseTimer.vhd".
    Found 1-bit register for signal <pulse>.
    Found 8-bit register for signal <counter>.
    Found 8-bit adder for signal <counter$addsub0000> created at line 54.
    Found 8-bit comparator equal for signal <counter$cmp_eq0001> created at line 47.
    Found 1-bit register for signal <enabled<0>>.
    Found 8-bit comparator not equal for signal <enabled_0$cmp_ne0000> created at line 47.
    Found 8-bit register for signal <match_cache>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <PulseTimer> synthesized.


Synthesizing Unit <Main>.
    Related source file is "C:/Users/Yoshio/git/ecorun/ecorun_fi_hardware/fi_timer/FiTimer/Main.vhd".
WARNING:Xst:2565 - Inout <cpu_con<0>> is never assigned.
WARNING:Xst:2565 - Inout <cpu_con<1>> is never assigned.
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 2-bit updown counter                                  : 1
# Registers                                            : 11
 1-bit register                                        : 5
 12-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator not equal                            : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <sw/state/FSM> on signal <state[1:4]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0001
 should_stamp | 0010
 should_reset | 0100
 counting     | 1000
--------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 2-bit updown counter                                  : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 1
 8-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1348 - Unit SPISlave is merged (output interface has tristates)

Optimizing unit <Main> ...
  implementation constraint: IOB=auto	 : spi/Mtridata_miso
  implementation constraint: INIT=r	 : spi/reg_0
  implementation constraint: INIT=r	 : spi/reg_1
  implementation constraint: INIT=r	 : spi/reg_2
  implementation constraint: INIT=r	 : spi/reg_3
  implementation constraint: INIT=r	 : spi/reg_4
  implementation constraint: INIT=r	 : spi/reg_5
  implementation constraint: INIT=r	 : spi/reg_6
  implementation constraint: INIT=s	 : spi/first_0
  implementation constraint: INIT=r	 : spi/mosi_cache

Optimizing unit <Stopwatch> ...
  implementation constraint: INIT=r	 : state_FSM_FFd3
  implementation constraint: INIT=r	 : counter_1
  implementation constraint: INIT=r	 : counter_2
  implementation constraint: INIT=r	 : counter_3
  implementation constraint: INIT=r	 : counter_4
  implementation constraint: INIT=r	 : counter_5
  implementation constraint: INIT=r	 : counter_6
  implementation constraint: INIT=r	 : counter_7
  implementation constraint: INIT=r	 : counter_8
  implementation constraint: INIT=r	 : counter_9
  implementation constraint: INIT=r	 : counter_10
  implementation constraint: INIT=r	 : counter_0
  implementation constraint: INIT=r	 : counter_11
  implementation constraint: INIT=r	 : state_FSM_FFd1
  implementation constraint: INIT=r	 : state_FSM_FFd2

Optimizing unit <PulseTimer> ...
  implementation constraint: INIT=r	 : counter_5
  implementation constraint: INIT=r	 : enabled_0
  implementation constraint: INIT=r	 : pulse
  implementation constraint: INIT=r	 : counter_6
  implementation constraint: INIT=r	 : counter_7
  implementation constraint: INIT=r	 : counter_0
  implementation constraint: INIT=r	 : counter_1
  implementation constraint: INIT=r	 : counter_2
  implementation constraint: INIT=r	 : counter_3
  implementation constraint: INIT=r	 : counter_4

Optimizing unit <Stepper> ...
  implementation constraint: INIT=r	 : phase_1
  implementation constraint: INIT=r	 : phase_0

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 259
#      AND2                        : 111
#      AND3                        : 9
#      AND4                        : 2
#      GND                         : 3
#      INV                         : 59
#      OR2                         : 37
#      OR3                         : 8
#      OR4                         : 1
#      XOR2                        : 29
# FlipFlops/Latches                : 61
#      FD                          : 11
#      FDC                         : 2
#      FDCE                        : 45
#      FDP                         : 1
#      FDPE                        : 2
# IO Buffers                       : 18
#      IBUF                        : 8
#      OBUF                        : 9
#      OBUFE                       : 1
=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.61 secs
 
--> 

Total memory usage is 258888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

