[{"caption":"verilogHDL<span style=\"font-size:14px;font-family:宋体;\">的基本结构中通常需要进行模块范围的定义，<\/span><span style=\"font-size:14px;font-family:'Calibri','sans-serif';\">VerilogHDL<\/span><span style=\"font-size:14px;font-family:宋体;\">的模块范围的定义的开始和结束方式是<\/span>","answer":"module...endmodule<br\/>","analysis":""},{"caption":"Verilog基本语法中通常表示不确定的逻辑状态和高阻态的符号分别是<br\/>","answer":"x和z<br\/>","analysis":""},{"caption":"在使用verilog描述一个二选一的数据选择器时，使用一条语句来进行描述 assign out1=（sel & b）|（~sel & a），这条语句对应的是课程讲解中的<br\/>","answer":"数据流描述方式<br\/>","analysis":""},{"caption":"非阻塞赋值使用符号（）来表示<br\/>","answer":"<=<br\/>","analysis":""},{"caption":"有如下一个描述电路的verilogHDL程序段","answer":"1,0,1<br\/>","analysis":""},{"caption":"现在定义了一个1位的加法器addbit（ci，a， b， co， sum），模块的结果用表达式表示为{co， sub}=a+b+ci，其中a, b","answer":"addbitU0(ci,r1[0],r2[0],cl,result[0])<br\/>","analysis":""},{"caption":"通过verilogHDL描述电路的方式有<br\/>","answer":"行为描述方式<br\/>,数据流描述方式<br\/>,结构描述方式<br\/>,","analysis":""},{"caption":"verilogHDL中已经预先定义了的门级原型的符号有","answer":"xor<br\/>,not<br\/>,or<br\/>,","analysis":""},{"caption":"在课程内容中，讲解过的正确的层次调用方法有<br\/>","answer":"端口名对应调用方式<br\/>,位置对应调用方式<br\/>,","analysis":""},{"caption":"VHDL语言相对verilog语言更早成为国际标准<br\/>","answer":"correct","analysis":""},{"caption":"HDL在执行方式上总体是以并行的方式工作的<br\/>","answer":"correct","analysis":""},{"caption":"assign语句只能描述组合逻辑","answer":"correct","analysis":""},{"caption":"通过层次调用的方式来实现较为复杂的电路逻辑时，可采用端口对应的方式来完成层次调用，如果底层模块里头有顶层模块里头不需要的输出信号时，可以在引用的端口名表项的地方不关联顶层的变量<br\/>","answer":"correct","analysis":""},{"caption":"使用高级语句case描述电路时，default语句必须进行描述","answer":"wrong","analysis":""},{"caption":"讲解中提到的VHDL和Verilog 这两中HDL语言先后与1987年和1995年成为（）标准<br\/>","answer":"IEEE<br\/>","analysis":""},{"caption":"verilog中经常使用（）来表示一个常量，用以提高程序的可读性，且经常用于定义变量的宽度<br\/>","answer":"parameter<br\/>","analysis":""},{"caption":"verilogHDL中对于变量的定义一般有wire和reg两种，若a为wire型，b为reg型，其余信号不确定，所有信号位宽都是一位的，下面的描述错误的是<br\/>","answer":"assignb=a<br\/>","analysis":""},{"caption":"对于通过verilogHDL描述电路时有时会使用到case语句，对于case语句，如果在其中一个分支下面需要描述的语句多于一条，正确的处理方式是","answer":"使用begin...end方式进行区域限定操作<br\/>","analysis":""},{"caption":"在verilogHDL的数字表达方式用，和十进制数127表示的数字相同的表达方式有<br\/>","answer":"8'd127<br\/>,8'h7f<br\/>,8'b1111111<br\/>,","analysis":""},{"caption":"verilogHDL中已经预先定义了的门级原型的符号有","answer":"or<br\/>,nand<br\/>,nor<br\/>,","analysis":""},{"caption":"always模块只能描述时序逻辑","answer":"wrong","analysis":""},{"caption":"and是Verilog语法中预先定义了的门级原型","answer":"correct","analysis":""},{"caption":"verilog 语法中，间隔符号主要包括<br\/>","answer":"换页符<br\/>,空格符<br\/>,换行符<br\/>,TAB键<br\/>,","analysis":""},{"caption":"在verilogHDL的数字表达方式用，和十进制数127表示的数字相同的表达方式有<br\/>","answer":"8'd127<br\/>,8'h7f<br\/>,","analysis":""},{"caption":"verilogHDL中已经预先定义了的门级原型的符号有","answer":"nor<br\/>,or<br\/>,not<br\/>,xor<br\/>,","analysis":""},{"caption":"Verilog语法中通过拼接运算符{ }来将两个小位宽的数据组合成大位宽的数据<br\/>","answer":"correct","analysis":""},{"caption":"时序逻辑只能使用非阻塞逻辑<br\/>","answer":"correct","analysis":""},{"caption":"在verilogHDL的数字表达方式用，和十进制数127表示的数字相同的表达方式有<br\/>","answer":"8'd127<br\/>,8'b1111111<br\/>,8'h7f<br\/>,8'b11_11_11_11<br\/>,","analysis":""},{"caption":"verilogHDL中已经预先定义了的门级原型的符号有","answer":"nand<br\/>,or<br\/>,xor<br\/>,","analysis":""},{"caption":"在课程内容中，讲解过的正确的层次调用方法有<br\/>","answer":"位置对应调用方式<br\/>,端口名对应调用方式<br\/>,","analysis":""},{"caption":"VerilogHDL语法中的关键词是区分大小写的<br\/>","answer":"correct","analysis":""},{"caption":"verilog 语法中，间隔符号主要包括<br\/>","answer":"空格符<br\/>,TAB键<br\/>,","analysis":""},{"caption":"通过verilogHDL描述电路的方式有<br\/>","answer":"行为描述方式<br\/>,数据流描述方式<br\/>,","analysis":""},{"caption":"通过verilogHDL描述电路的方式有<br\/>","answer":"行为描述方式<br\/>,结构描述方式<br\/>,数据流描述方式<br\/>,","analysis":""},{"caption":"verilogHDL中已经预先定义了的门级原型的符号有","answer":"nor<br\/>,not<br\/>,xor<br\/>,","analysis":""},{"caption":"在verilogHDL的数字表达方式用，和十进制数127表示的数字相同的表达方式有<br\/>","answer":"8'b11_11_11_11<br\/>,8'd127<br\/>,8'b1111111<br\/>,8'h7f<br\/>,","analysis":""},{"caption":"通过verilogHDL描述电路的方式有<br\/>","answer":"结构描述方式<br\/>,数据流描述方式<br\/>,行为描述方式<br\/>,","analysis":""}]