instMap,*EN2JI3VX0,*nand2_1,*nand2_1
instMaster,*EN2JI3VX0,*nand2_1,*GATES_JI3V_nand2ji3v_schematic
instMap,*EN2JI3VX0,*o2na2_1,*o2na2_1
instMaster,*EN2JI3VX0,*o2na2_1,*GATES_JI3V_o2na2ji3v_schematic
netMap,*EN2JI3VX0,*inh_power_vdd3i_vdd3i!,*\vdd3i! 
netMap,*EN2JI3VX0,*inh_ground_gnd3i_gnd3i!,*\gnd3i! 
netMap,*EN2JI3VX0,*gnd3i!,*cds_globals.\gnd3i! 
netMap,*EN2JI3VX0,*vdd3i!,*cds_globals.\vdd3i! 
netMap,*EN2JI3VX0,*gnd!,*cds_globals.\gnd! 
cellMap,*EN2JI3VX0,*EN2JI3VX0,*D_CELLS_JI3V,*cmos_sch
