\doxysection{RCC Bit\+Address Alias\+Region}
\label{group___r_c_c___bit_address___alias_region}\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}


RCC registers bit address in the alias region.  


Collaboration diagram for RCC Bit\+Address Alias\+Region\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___r_c_c___bit_address___alias_region}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+OFFSET}~(\textbf{ RCC\+\_\+\+BASE} -\/ \textbf{ PERIPH\+\_\+\+BASE})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+OFFSET}~(\textbf{ RCC\+\_\+\+OFFSET} + 0x00U)
\item 
\#define \textbf{ RCC\+\_\+\+HSION\+\_\+\+BIT\+\_\+\+NUMBER}~0x00U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+BB}~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+CR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+HSION\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ RCC\+\_\+\+CSSON\+\_\+\+BIT\+\_\+\+NUMBER}~0x13U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+BB}~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+CR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+CSSON\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ RCC\+\_\+\+PLLON\+\_\+\+BIT\+\_\+\+NUMBER}~0x18U
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+BB}~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+CR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+PLLON\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+OFFSET}~(\textbf{ RCC\+\_\+\+OFFSET} + 0x70U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCEN\+\_\+\+BIT\+\_\+\+NUMBER}~0x0\+FU
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+BB}~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+BDCR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+RTCEN\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ RCC\+\_\+\+BDRST\+\_\+\+BIT\+\_\+\+NUMBER}~0x10U
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+BB}~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+BDCR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+BDRST\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+OFFSET}~(\textbf{ RCC\+\_\+\+OFFSET} + 0x74U)
\item 
\#define \textbf{ RCC\+\_\+\+LSION\+\_\+\+BIT\+\_\+\+NUMBER}~0x00U
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+BB}~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+CSR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+LSION\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~((uint32\+\_\+t)0x40023802U)
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS}~((uint32\+\_\+t)(\textbf{ RCC\+\_\+\+BASE} + 0x0\+CU + 0x01U))
\item 
\#define \textbf{ RCC\+\_\+\+CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~((uint32\+\_\+t)(\textbf{ RCC\+\_\+\+BASE} + 0x0\+CU + 0x02U))
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS}~(\textbf{ PERIPH\+\_\+\+BASE} + \textbf{ RCC\+\_\+\+BDCR\+\_\+\+OFFSET})
\item 
\#define \textbf{ RCC\+\_\+\+DBP\+\_\+\+TIMEOUT\+\_\+\+VALUE}~((uint32\+\_\+t)2U)
\item 
\#define \textbf{ RCC\+\_\+\+LSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}~\textbf{ LSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}
\item 
\#define \textbf{ HSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}~\textbf{ HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}
\item 
\#define \textbf{ HSI\+\_\+\+TIMEOUT\+\_\+\+VALUE}~((uint32\+\_\+t)2U)  /$\ast$ 2 ms $\ast$/
\item 
\#define \textbf{ LSI\+\_\+\+TIMEOUT\+\_\+\+VALUE}~((uint32\+\_\+t)2U)  /$\ast$ 2 ms $\ast$/
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC registers bit address in the alias region. 



\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c___bit_address___alias_region_gac0cd4ed24fa948844e1a40b12c450f32}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!HSE\_TIMEOUT\_VALUE@{HSE\_TIMEOUT\_VALUE}}
\index{HSE\_TIMEOUT\_VALUE@{HSE\_TIMEOUT\_VALUE}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{HSE\_TIMEOUT\_VALUE}
{\footnotesize\ttfamily \#define HSE\+\_\+\+TIMEOUT\+\_\+\+VALUE~\textbf{ HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}



Definition at line 1299 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_gad9e56670dcbbe9dbc3a8971b36bbec58}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!HSI\_TIMEOUT\_VALUE@{HSI\_TIMEOUT\_VALUE}}
\index{HSI\_TIMEOUT\_VALUE@{HSI\_TIMEOUT\_VALUE}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{HSI\_TIMEOUT\_VALUE}
{\footnotesize\ttfamily \#define HSI\+\_\+\+TIMEOUT\+\_\+\+VALUE~((uint32\+\_\+t)2U)  /$\ast$ 2 ms $\ast$/}



Definition at line 1300 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_gad52c7f624c88b0c82ab41b9dbd2b347f}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!LSI\_TIMEOUT\_VALUE@{LSI\_TIMEOUT\_VALUE}}
\index{LSI\_TIMEOUT\_VALUE@{LSI\_TIMEOUT\_VALUE}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{LSI\_TIMEOUT\_VALUE}
{\footnotesize\ttfamily \#define LSI\+\_\+\+TIMEOUT\+\_\+\+VALUE~((uint32\+\_\+t)2U)  /$\ast$ 2 ms $\ast$/}



Definition at line 1301 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_ga5e5805d3c5b9ad3ebc13e030e5fdd86c}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_BDCR\_BDRST\_BB@{RCC\_BDCR\_BDRST\_BB}}
\index{RCC\_BDCR\_BDRST\_BB@{RCC\_BDCR\_BDRST\_BB}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_BDCR\_BDRST\_BB}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+BB~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+BDCR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+BDRST\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}



Definition at line 1276 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_ga12a7b221df58454d4c59e1d3109b72f2}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_BDCR\_BYTE0\_ADDRESS@{RCC\_BDCR\_BYTE0\_ADDRESS}}
\index{RCC\_BDCR\_BYTE0\_ADDRESS@{RCC\_BDCR\_BYTE0\_ADDRESS}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_BDCR\_BYTE0\_ADDRESS}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS~(\textbf{ PERIPH\+\_\+\+BASE} + \textbf{ RCC\+\_\+\+BDCR\+\_\+\+OFFSET})}



Definition at line 1294 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_gaf234fe5d9628a3f0769721e76f83c566}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_BDCR\_OFFSET@{RCC\_BDCR\_OFFSET}}
\index{RCC\_BDCR\_OFFSET@{RCC\_BDCR\_OFFSET}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_BDCR\_OFFSET}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+OFFSET~(\textbf{ RCC\+\_\+\+OFFSET} + 0x70U)}



Definition at line 1271 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_ga583ba8653153b48a06473d0a331f781d}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_BDCR\_RTCEN\_BB@{RCC\_BDCR\_RTCEN\_BB}}
\index{RCC\_BDCR\_RTCEN\_BB@{RCC\_BDCR\_RTCEN\_BB}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_BDCR\_RTCEN\_BB}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+BB~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+BDCR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+RTCEN\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}



Definition at line 1273 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_ga68b0f7a13e733453c7efcd66a6ee251d}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_BDRST\_BIT\_NUMBER@{RCC\_BDRST\_BIT\_NUMBER}}
\index{RCC\_BDRST\_BIT\_NUMBER@{RCC\_BDRST\_BIT\_NUMBER}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_BDRST\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDRST\+\_\+\+BIT\+\_\+\+NUMBER~0x10U}



Definition at line 1275 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_ga97f80d22ba3506a43accbeb9ceb31f51}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_CIR\_BYTE1\_ADDRESS@{RCC\_CIR\_BYTE1\_ADDRESS}}
\index{RCC\_CIR\_BYTE1\_ADDRESS@{RCC\_CIR\_BYTE1\_ADDRESS}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_CIR\_BYTE1\_ADDRESS}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS~((uint32\+\_\+t)(\textbf{ RCC\+\_\+\+BASE} + 0x0\+CU + 0x01U))}



Definition at line 1288 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_ga1387fb2dfadb830eb83ab2772c8d2294}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_CIR\_BYTE2\_ADDRESS@{RCC\_CIR\_BYTE2\_ADDRESS}}
\index{RCC\_CIR\_BYTE2\_ADDRESS@{RCC\_CIR\_BYTE2\_ADDRESS}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_CIR\_BYTE2\_ADDRESS}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS~((uint32\+\_\+t)(\textbf{ RCC\+\_\+\+BASE} + 0x0\+CU + 0x02U))}



Definition at line 1291 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_ga1da336203f39dd57462e7f331271f699}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_CR\_BYTE2\_ADDRESS@{RCC\_CR\_BYTE2\_ADDRESS}}
\index{RCC\_CR\_BYTE2\_ADDRESS@{RCC\_CR\_BYTE2\_ADDRESS}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_CR\_BYTE2\_ADDRESS}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+BYTE2\+\_\+\+ADDRESS~((uint32\+\_\+t)0x40023802U)}



Definition at line 1285 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_ga37c353c62ad303e661e99f20dcc6d1f0}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_CR\_CSSON\_BB@{RCC\_CR\_CSSON\_BB}}
\index{RCC\_CR\_CSSON\_BB@{RCC\_CR\_CSSON\_BB}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_CR\_CSSON\_BB}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+BB~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+CR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+CSSON\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}



Definition at line 1264 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_gabd3eca3cc8b1501f9d8a62c4a0ebcfe7}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_CR\_HSION\_BB@{RCC\_CR\_HSION\_BB}}
\index{RCC\_CR\_HSION\_BB@{RCC\_CR\_HSION\_BB}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_CR\_HSION\_BB}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+BB~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+CR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+HSION\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}



Definition at line 1261 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_ga6df8d81c05c07cb0c26bbf27ea7fe55c}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_CR\_OFFSET@{RCC\_CR\_OFFSET}}
\index{RCC\_CR\_OFFSET@{RCC\_CR\_OFFSET}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_CR\_OFFSET}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+OFFSET~(\textbf{ RCC\+\_\+\+OFFSET} + 0x00U)}



Definition at line 1259 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_ga0b0a8f171b66cc0d767716ba23ad3c6f}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_CR\_PLLON\_BB@{RCC\_CR\_PLLON\_BB}}
\index{RCC\_CR\_PLLON\_BB@{RCC\_CR\_PLLON\_BB}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_CR\_PLLON\_BB}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+BB~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+CR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+PLLON\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}



Definition at line 1267 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_gac34a2d63deae3efc65e66f8fb3c26dae}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_CSR\_LSION\_BB@{RCC\_CSR\_LSION\_BB}}
\index{RCC\_CSR\_LSION\_BB@{RCC\_CSR\_LSION\_BB}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_CSR\_LSION\_BB}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+BB~(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ RCC\+\_\+\+CSR\+\_\+\+OFFSET} $\ast$ 32U) + (\textbf{ RCC\+\_\+\+LSION\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}



Definition at line 1282 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_ga63141585a221eed1fd009eb80e406619}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_CSR\_OFFSET@{RCC\_CSR\_OFFSET}}
\index{RCC\_CSR\_OFFSET@{RCC\_CSR\_OFFSET}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_CSR\_OFFSET}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+OFFSET~(\textbf{ RCC\+\_\+\+OFFSET} + 0x74U)}



Definition at line 1280 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_gaa8a1695db870d271a9e79bf0272ec8b6}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_CSSON\_BIT\_NUMBER@{RCC\_CSSON\_BIT\_NUMBER}}
\index{RCC\_CSSON\_BIT\_NUMBER@{RCC\_CSSON\_BIT\_NUMBER}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_CSSON\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSSON\+\_\+\+BIT\+\_\+\+NUMBER~0x13U}



Definition at line 1263 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_gae578b5efd6bd38193ab426ce65cb77b1}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_DBP\_TIMEOUT\_VALUE@{RCC\_DBP\_TIMEOUT\_VALUE}}
\index{RCC\_DBP\_TIMEOUT\_VALUE@{RCC\_DBP\_TIMEOUT\_VALUE}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_DBP\_TIMEOUT\_VALUE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+DBP\+\_\+\+TIMEOUT\+\_\+\+VALUE~((uint32\+\_\+t)2U)}



Definition at line 1296 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_ga9bf60daa74224ea82d3df7e08d4533f1}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_HSION\_BIT\_NUMBER@{RCC\_HSION\_BIT\_NUMBER}}
\index{RCC\_HSION\_BIT\_NUMBER@{RCC\_HSION\_BIT\_NUMBER}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_HSION\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSION\+\_\+\+BIT\+\_\+\+NUMBER~0x00U}



Definition at line 1260 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_gafe8ed1c0ca0e1c17ea69e09391498cc7}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_LSE\_TIMEOUT\_VALUE@{RCC\_LSE\_TIMEOUT\_VALUE}}
\index{RCC\_LSE\_TIMEOUT\_VALUE@{RCC\_LSE\_TIMEOUT\_VALUE}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_LSE\_TIMEOUT\_VALUE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LSE\+\_\+\+TIMEOUT\+\_\+\+VALUE~\textbf{ LSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}



Definition at line 1297 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_ga577ffeb20561aa8395fe5327807b5709}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_LSION\_BIT\_NUMBER@{RCC\_LSION\_BIT\_NUMBER}}
\index{RCC\_LSION\_BIT\_NUMBER@{RCC\_LSION\_BIT\_NUMBER}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_LSION\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LSION\+\_\+\+BIT\+\_\+\+NUMBER~0x00U}



Definition at line 1281 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_ga539e07c3b3c55f1f1d47231341fb11e1}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_OFFSET@{RCC\_OFFSET}}
\index{RCC\_OFFSET@{RCC\_OFFSET}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_OFFSET}
{\footnotesize\ttfamily \#define RCC\+\_\+\+OFFSET~(\textbf{ RCC\+\_\+\+BASE} -\/ \textbf{ PERIPH\+\_\+\+BASE})}



Definition at line 1256 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_gaed4c77e51cc821b9645cb7874bf5861b}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_PLLON\_BIT\_NUMBER@{RCC\_PLLON\_BIT\_NUMBER}}
\index{RCC\_PLLON\_BIT\_NUMBER@{RCC\_PLLON\_BIT\_NUMBER}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_PLLON\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLON\+\_\+\+BIT\+\_\+\+NUMBER~0x18U}



Definition at line 1266 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___bit_address___alias_region_gac4074d20c157f0892c6effb8bf22c8d7}} 
\index{RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}!RCC\_RTCEN\_BIT\_NUMBER@{RCC\_RTCEN\_BIT\_NUMBER}}
\index{RCC\_RTCEN\_BIT\_NUMBER@{RCC\_RTCEN\_BIT\_NUMBER}!RCC BitAddress AliasRegion@{RCC BitAddress AliasRegion}}
\doxysubsubsection{RCC\_RTCEN\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCEN\+\_\+\+BIT\+\_\+\+NUMBER~0x0\+FU}



Definition at line 1272 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

