<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443695039065" xml:lang="en-us">
  <title class="- topic/title ">TRCCONFIGR, Trace Configuration Register</title>
  <shortdesc class="- topic/shortdesc ">The TRCCONFIGR controls the tracing options.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">The TRCCONFIGR is a 32-bit register.</p>
      <fig class="- topic/fig ">
        <title class="- topic/title ">TRCCONFIGR bit assignments</title>
        <image class="- topic/image " href="lau1443695077007.svg" placement="inline">
          <alt class="- topic/alt ">TRCCONFIGR bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [31:18]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">DV, [17]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Enables data value tracing. The possible values
              are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Disables data value tracing.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Enables data value tracing.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">DA, [16]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Enables data address tracing. The possible values
              are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Disables data address tracing.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Enables data address tracing.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">VMIDOPT, [15]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Configures the Virtual context identifier value
              used by the trace unit, both for trace generation and in the Virtual context
              identifier comparators. The possible values are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b0</codeph></dt>
                <dd class="- topic/dd ">VTTBR_EL2.VMID is used. If the trace unit supports a Virtual context
                  identifier larger than the VTTBR_EL2.VMID, the upper unused bits are always
                  zero. If the trace unit supports a Virtual context identifier larger than 8 bits and
                  if the VTCR_EL2.VS bit forces use of an 8-bit Virtual context identifier, bits
                  [15:8] of the trace unit Virtual context identifier are always zero.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b1</codeph></dt>
                <dd class="- topic/dd ">CONTEXTIDR_EL2 is used.
                  TRCIDR2.VMIDOPT indicates whether this field is implemented.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">QE, [14:13]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Enables Q element. The possible values
              are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b00</codeph></dt>
                <dd class="- topic/dd ">Q elements are disabled.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b01</codeph></dt>
                <dd class="- topic/dd ">Q elements with instruction counts are disabled. Q elements without instruction counts are disabled.</dd>
              </dlentry>
                <dlentry class="- topic/dlentry ">
                  <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b10</codeph></dt>
                  <dd class="- topic/dd ">Reserved.</dd>
                </dlentry>
                <dlentry class="- topic/dlentry ">
                  <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b11</codeph></dt>
                  <dd class="- topic/dd ">Q elements with and without instruction counts are enabled.</dd>
                </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RS, [12]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Enables the return stack. The possible values
              are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Disables the return stack.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Enables the return stack.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">TS, [11]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Enables global timestamp tracing. The possible
              values are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Disables global timestamp tracing.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Enables global timestamp tracing.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">COND, [10:8]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Enables conditional instruction tracing. The possible values
            are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b000</codeph></dt>
                <dd class="- topic/dd ">Conditional instruction tracing is disabled.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b001</codeph></dt>
                <dd class="- topic/dd ">Conditional load instructions are traced.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b010</codeph></dt>
                <dd class="- topic/dd ">Conditional store instructions are traced.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b011</codeph></dt>
                <dd class="- topic/dd ">Conditional load and store instructions are traced.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b111</codeph></dt>
                <dd class="- topic/dd ">All conditional instructions are traced.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">VMID, [7]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Enables VMID tracing. The possible values
              are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Disables VMID tracing.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Enables VMID tracing.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">CID, [6]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Enables context ID tracing. The possible values
              are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Disables context ID tracing.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Enables context ID tracing.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [5]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">CCI, [4]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Enables cycle counting instruction trace. The
              possible values are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Disables cycle counting instruction trace.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Enables cycle counting instruction trace.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">BB, [3]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Enables branch broadcast mode. The possible
              values are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Disables branch broadcast mode.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Enables branch broadcast mode.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">INSTP0, [2:1]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Controls whether load and store instructions are traced as P0 instructions. The possible values
            are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b00</codeph></dt>
                <dd class="- topic/dd ">Load and store instructions are not traced as P0 instructions.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b01</codeph></dt>
                <dd class="- topic/dd ">Load instructions are traced as P0 instructions.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b10</codeph></dt>
                <dd class="- topic/dd ">Store instructions are traced as P0 instructions.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0b11</codeph></dt>
                <dd class="- topic/dd ">Load and store instructions are traced as P0 instructions.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES1, [0]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res1</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">Bit fields and details not provided in this description are
        architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
      <p class="- topic/p ">The TRCCONFIGR can be accessed through the external debug interface, offset <codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.hex">010</ph></codeph>.</p>
      
    </section>
  </refbody>
</reference>