<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_alu.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_mcode.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\cz80\cz80_reg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\sdram\ip_sdram_tangnano20k.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_color_bus.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_color_decoder.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_command.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_double_buffer.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_graphic123m.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_graphic4567.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_interrupt.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_lcd.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_ram_256byte.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_ram_line_buffer.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_ram_palette.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_register.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_spinforam.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_sprite.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_ssg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_text12.v<br>
D:\github\HRA_product\TangCartMSX\RTL\modules\v9958\vdp_wait_control.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step3\src\gowin_pll\gowin_pll.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step3\src\ram\ip_ram.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step3\src\rom\ip_hello_world_rom.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step3\src\tangnano20k_step3.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step3\src\uart\ip_uart.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step3\src\uart\ip_uart_inst.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec 10 06:43:51 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>tangnano20k_step3</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 0.958s, Peak memory usage = 468.688MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.984s, Elapsed time = 0h 0m 0.981s, Peak memory usage = 468.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.421s, Elapsed time = 0h 0m 0.42s, Peak memory usage = 468.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.765s, Elapsed time = 0h 0m 0.83s, Peak memory usage = 468.688MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.625s, Elapsed time = 0h 0m 0.62s, Peak memory usage = 468.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 468.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 468.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 468.688MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.687s, Elapsed time = 0h 0m 0.71s, Peak memory usage = 468.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.097s, Peak memory usage = 468.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.191s, Peak memory usage = 468.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 23s, Elapsed time = 0h 0m 24s, Peak memory usage = 468.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.468s, Elapsed time = 0h 0m 0.469s, Peak memory usage = 468.688MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.379s, Peak memory usage = 468.688MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 28s, Elapsed time = 0h 0m 29s, Peak memory usage = 468.688MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>25</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>80</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1704</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>347</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>100</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>1140</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3821</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>299</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1289</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2233</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>383</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>383</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>28</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4352(3849 LUT, 383 ALU, 20 RAM16) / 20736</td>
<td>21%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1704 / 15915</td>
<td>11%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15915</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1704 / 15915</td>
<td>11%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>26 / 46</td>
<td>57%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.574</td>
<td>86.4</td>
<td>0.000</td>
<td>5.787</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.574</td>
<td>86.4</td>
<td>0.000</td>
<td>5.787</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.148</td>
<td>43.2</td>
<td>0.000</td>
<td>11.574</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.722</td>
<td>28.8</td>
<td>0.000</td>
<td>17.361</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>86.400(MHz)</td>
<td>59.261(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/incdecz_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>1751</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>76</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s23/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s23/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s21/I0</td>
</tr>
<tr>
<td>2.698</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s21/O</td>
</tr>
<tr>
<td>3.172</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s16/I0</td>
</tr>
<tr>
<td>3.275</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_z80/u_cz80/u_mcode/n87_s16/O</td>
</tr>
<tr>
<td>3.749</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13/F</td>
</tr>
<tr>
<td>4.740</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11/I1</td>
</tr>
<tr>
<td>5.295</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11/F</td>
</tr>
<tr>
<td>5.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5/I2</td>
</tr>
<tr>
<td>6.222</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5/F</td>
</tr>
<tr>
<td>6.696</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_1_s15/I2</td>
</tr>
<tr>
<td>7.149</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/regaddra_1_s15/F</td>
</tr>
<tr>
<td>7.623</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s18/I0</td>
</tr>
<tr>
<td>8.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/n2064_s18/F</td>
</tr>
<tr>
<td>8.614</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s14/I3</td>
</tr>
<tr>
<td>8.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/n2064_s14/F</td>
</tr>
<tr>
<td>9.459</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_1_s22/I3</td>
</tr>
<tr>
<td>9.830</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_z80/u_cz80/regaddra_1_s22/F</td>
</tr>
<tr>
<td>10.304</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s14/I1</td>
</tr>
<tr>
<td>10.859</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s14/F</td>
</tr>
<tr>
<td>11.333</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s9/I0</td>
</tr>
<tr>
<td>11.436</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>u_z80/u_cz80/regaddra_2_s9/O</td>
</tr>
<tr>
<td>11.910</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>12.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>12.901</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[0]_1_s/I0</td>
</tr>
<tr>
<td>13.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_z80/u_cz80/id16[0]_1_s/COUT</td>
</tr>
<tr>
<td>13.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_z80/u_cz80/id16[1]_1_s/CIN</td>
</tr>
<tr>
<td>13.485</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.591</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.626</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.661</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.767</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[9]_1_s/COUT</td>
</tr>
<tr>
<td>13.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[10]_1_s/CIN</td>
</tr>
<tr>
<td>13.802</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[10]_1_s/COUT</td>
</tr>
<tr>
<td>13.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[11]_1_s/CIN</td>
</tr>
<tr>
<td>13.837</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[11]_1_s/COUT</td>
</tr>
<tr>
<td>13.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[12]_1_s/CIN</td>
</tr>
<tr>
<td>13.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[12]_1_s/COUT</td>
</tr>
<tr>
<td>13.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[13]_1_s/CIN</td>
</tr>
<tr>
<td>14.342</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[13]_1_s/SUM</td>
</tr>
<tr>
<td>14.816</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s12/I1</td>
</tr>
<tr>
<td>15.371</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s12/F</td>
</tr>
<tr>
<td>15.845</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s3/I2</td>
</tr>
<tr>
<td>16.298</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s3/F</td>
</tr>
<tr>
<td>16.772</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s0/I2</td>
</tr>
<tr>
<td>17.225</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s0/F</td>
</tr>
<tr>
<td>17.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/incdecz_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.074</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>1751</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.434</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/incdecz_s0/CLK</td>
</tr>
<tr>
<td>12.399</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_z80/u_cz80/incdecz_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.075, 47.955%; route: 8.532, 50.667%; tC2Q: 0.232, 1.378%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>1751</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>76</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s23/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s23/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s21/I0</td>
</tr>
<tr>
<td>2.698</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s21/O</td>
</tr>
<tr>
<td>3.172</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s16/I0</td>
</tr>
<tr>
<td>3.275</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_z80/u_cz80/u_mcode/n87_s16/O</td>
</tr>
<tr>
<td>3.749</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13/F</td>
</tr>
<tr>
<td>4.740</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11/I1</td>
</tr>
<tr>
<td>5.295</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11/F</td>
</tr>
<tr>
<td>5.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5/I2</td>
</tr>
<tr>
<td>6.222</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5/F</td>
</tr>
<tr>
<td>6.696</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_1_s15/I2</td>
</tr>
<tr>
<td>7.149</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/regaddra_1_s15/F</td>
</tr>
<tr>
<td>7.623</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s18/I0</td>
</tr>
<tr>
<td>8.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/n2064_s18/F</td>
</tr>
<tr>
<td>8.614</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s14/I3</td>
</tr>
<tr>
<td>8.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/n2064_s14/F</td>
</tr>
<tr>
<td>9.459</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_1_s22/I3</td>
</tr>
<tr>
<td>9.830</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_z80/u_cz80/regaddra_1_s22/F</td>
</tr>
<tr>
<td>10.304</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s14/I1</td>
</tr>
<tr>
<td>10.859</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s14/F</td>
</tr>
<tr>
<td>11.333</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s9/I0</td>
</tr>
<tr>
<td>11.436</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>u_z80/u_cz80/regaddra_2_s9/O</td>
</tr>
<tr>
<td>11.910</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>12.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>12.901</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[0]_1_s/I0</td>
</tr>
<tr>
<td>13.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_z80/u_cz80/id16[0]_1_s/COUT</td>
</tr>
<tr>
<td>13.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_z80/u_cz80/id16[1]_1_s/CIN</td>
</tr>
<tr>
<td>13.485</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.591</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.626</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.661</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.767</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[9]_1_s/COUT</td>
</tr>
<tr>
<td>13.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[10]_1_s/CIN</td>
</tr>
<tr>
<td>13.802</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[10]_1_s/COUT</td>
</tr>
<tr>
<td>13.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[11]_1_s/CIN</td>
</tr>
<tr>
<td>13.837</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[11]_1_s/COUT</td>
</tr>
<tr>
<td>13.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[12]_1_s/CIN</td>
</tr>
<tr>
<td>13.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[12]_1_s/COUT</td>
</tr>
<tr>
<td>13.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[13]_1_s/CIN</td>
</tr>
<tr>
<td>13.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[13]_1_s/COUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[14]_1_s/CIN</td>
</tr>
<tr>
<td>13.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[14]_1_s/COUT</td>
</tr>
<tr>
<td>13.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[15]_1_s/CIN</td>
</tr>
<tr>
<td>14.413</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[15]_1_s/SUM</td>
</tr>
<tr>
<td>14.887</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regdih_7_s2/I1</td>
</tr>
<tr>
<td>15.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regdih_7_s2/F</td>
</tr>
<tr>
<td>15.916</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regdih_7_s0/I1</td>
</tr>
<tr>
<td>16.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/regdih_7_s0/F</td>
</tr>
<tr>
<td>16.945</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s1/DI[3]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.074</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>1751</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.434</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s1/CLK</td>
</tr>
<tr>
<td>12.399</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.795, 48.461%; route: 8.058, 50.097%; tC2Q: 0.232, 1.442%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>1751</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>76</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s23/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s23/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s21/I0</td>
</tr>
<tr>
<td>2.698</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s21/O</td>
</tr>
<tr>
<td>3.172</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s16/I0</td>
</tr>
<tr>
<td>3.275</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_z80/u_cz80/u_mcode/n87_s16/O</td>
</tr>
<tr>
<td>3.749</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13/F</td>
</tr>
<tr>
<td>4.740</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11/I1</td>
</tr>
<tr>
<td>5.295</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11/F</td>
</tr>
<tr>
<td>5.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5/I2</td>
</tr>
<tr>
<td>6.222</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5/F</td>
</tr>
<tr>
<td>6.696</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_1_s15/I2</td>
</tr>
<tr>
<td>7.149</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/regaddra_1_s15/F</td>
</tr>
<tr>
<td>7.623</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s18/I0</td>
</tr>
<tr>
<td>8.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/n2064_s18/F</td>
</tr>
<tr>
<td>8.614</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s14/I3</td>
</tr>
<tr>
<td>8.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/n2064_s14/F</td>
</tr>
<tr>
<td>9.459</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_1_s22/I3</td>
</tr>
<tr>
<td>9.830</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_z80/u_cz80/regaddra_1_s22/F</td>
</tr>
<tr>
<td>10.304</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s14/I1</td>
</tr>
<tr>
<td>10.859</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s14/F</td>
</tr>
<tr>
<td>11.333</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s9/I0</td>
</tr>
<tr>
<td>11.436</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>u_z80/u_cz80/regaddra_2_s9/O</td>
</tr>
<tr>
<td>11.910</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>12.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>12.901</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[0]_1_s/I0</td>
</tr>
<tr>
<td>13.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_z80/u_cz80/id16[0]_1_s/COUT</td>
</tr>
<tr>
<td>13.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_z80/u_cz80/id16[1]_1_s/CIN</td>
</tr>
<tr>
<td>13.485</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.591</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.626</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.661</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.767</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[9]_1_s/COUT</td>
</tr>
<tr>
<td>13.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[10]_1_s/CIN</td>
</tr>
<tr>
<td>13.802</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[10]_1_s/COUT</td>
</tr>
<tr>
<td>13.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[11]_1_s/CIN</td>
</tr>
<tr>
<td>13.837</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[11]_1_s/COUT</td>
</tr>
<tr>
<td>13.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[12]_1_s/CIN</td>
</tr>
<tr>
<td>13.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[12]_1_s/COUT</td>
</tr>
<tr>
<td>13.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[13]_1_s/CIN</td>
</tr>
<tr>
<td>13.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[13]_1_s/COUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[14]_1_s/CIN</td>
</tr>
<tr>
<td>13.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[14]_1_s/COUT</td>
</tr>
<tr>
<td>13.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[15]_1_s/CIN</td>
</tr>
<tr>
<td>14.413</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[15]_1_s/SUM</td>
</tr>
<tr>
<td>14.887</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regdih_7_s2/I1</td>
</tr>
<tr>
<td>15.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regdih_7_s2/F</td>
</tr>
<tr>
<td>15.916</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regdih_7_s0/I1</td>
</tr>
<tr>
<td>16.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/regdih_7_s0/F</td>
</tr>
<tr>
<td>16.945</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s0/DI[3]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.074</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>1751</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.434</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s0/CLK</td>
</tr>
<tr>
<td>12.399</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.795, 48.461%; route: 8.058, 50.097%; tC2Q: 0.232, 1.442%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>1751</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>76</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s23/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s23/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s21/I0</td>
</tr>
<tr>
<td>2.698</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s21/O</td>
</tr>
<tr>
<td>3.172</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s16/I0</td>
</tr>
<tr>
<td>3.275</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_z80/u_cz80/u_mcode/n87_s16/O</td>
</tr>
<tr>
<td>3.749</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13/F</td>
</tr>
<tr>
<td>4.740</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11/I1</td>
</tr>
<tr>
<td>5.295</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11/F</td>
</tr>
<tr>
<td>5.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5/I2</td>
</tr>
<tr>
<td>6.222</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5/F</td>
</tr>
<tr>
<td>6.696</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_1_s15/I2</td>
</tr>
<tr>
<td>7.149</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/regaddra_1_s15/F</td>
</tr>
<tr>
<td>7.623</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s18/I0</td>
</tr>
<tr>
<td>8.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/n2064_s18/F</td>
</tr>
<tr>
<td>8.614</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s14/I3</td>
</tr>
<tr>
<td>8.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/n2064_s14/F</td>
</tr>
<tr>
<td>9.459</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_1_s22/I3</td>
</tr>
<tr>
<td>9.830</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_z80/u_cz80/regaddra_1_s22/F</td>
</tr>
<tr>
<td>10.304</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s14/I1</td>
</tr>
<tr>
<td>10.859</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s14/F</td>
</tr>
<tr>
<td>11.333</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s9/I0</td>
</tr>
<tr>
<td>11.436</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>u_z80/u_cz80/regaddra_2_s9/O</td>
</tr>
<tr>
<td>11.910</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>12.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>12.901</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[0]_1_s/I0</td>
</tr>
<tr>
<td>13.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_z80/u_cz80/id16[0]_1_s/COUT</td>
</tr>
<tr>
<td>13.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_z80/u_cz80/id16[1]_1_s/CIN</td>
</tr>
<tr>
<td>13.485</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.591</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.626</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.661</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.767</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[9]_1_s/COUT</td>
</tr>
<tr>
<td>13.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[10]_1_s/CIN</td>
</tr>
<tr>
<td>13.802</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[10]_1_s/COUT</td>
</tr>
<tr>
<td>13.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[11]_1_s/CIN</td>
</tr>
<tr>
<td>13.837</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[11]_1_s/COUT</td>
</tr>
<tr>
<td>13.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[12]_1_s/CIN</td>
</tr>
<tr>
<td>13.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[12]_1_s/COUT</td>
</tr>
<tr>
<td>13.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[13]_1_s/CIN</td>
</tr>
<tr>
<td>13.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[13]_1_s/COUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[14]_1_s/CIN</td>
</tr>
<tr>
<td>13.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[14]_1_s/COUT</td>
</tr>
<tr>
<td>13.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[15]_1_s/CIN</td>
</tr>
<tr>
<td>14.413</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[15]_1_s/SUM</td>
</tr>
<tr>
<td>14.887</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regdih_7_s2/I1</td>
</tr>
<tr>
<td>15.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regdih_7_s2/F</td>
</tr>
<tr>
<td>15.916</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regdih_7_s0/I1</td>
</tr>
<tr>
<td>16.471</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/regdih_7_s0/F</td>
</tr>
<tr>
<td>16.945</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s/DI[3]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.074</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>1751</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.434</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s/CLK</td>
</tr>
<tr>
<td>12.399</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.795, 48.461%; route: 8.058, 50.097%; tC2Q: 0.232, 1.442%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>1751</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>76</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s23/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s23/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s21/I0</td>
</tr>
<tr>
<td>2.698</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s21/O</td>
</tr>
<tr>
<td>3.172</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n87_s16/I0</td>
</tr>
<tr>
<td>3.275</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_z80/u_cz80/u_mcode/n87_s16/O</td>
</tr>
<tr>
<td>3.749</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13/I0</td>
</tr>
<tr>
<td>4.266</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13/F</td>
</tr>
<tr>
<td>4.740</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11/I1</td>
</tr>
<tr>
<td>5.295</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s11/F</td>
</tr>
<tr>
<td>5.769</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5/I2</td>
</tr>
<tr>
<td>6.222</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s5/F</td>
</tr>
<tr>
<td>6.696</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_1_s15/I2</td>
</tr>
<tr>
<td>7.149</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/regaddra_1_s15/F</td>
</tr>
<tr>
<td>7.623</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s18/I0</td>
</tr>
<tr>
<td>8.140</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/n2064_s18/F</td>
</tr>
<tr>
<td>8.614</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n2064_s14/I3</td>
</tr>
<tr>
<td>8.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/n2064_s14/F</td>
</tr>
<tr>
<td>9.459</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_1_s22/I3</td>
</tr>
<tr>
<td>9.830</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_z80/u_cz80/regaddra_1_s22/F</td>
</tr>
<tr>
<td>10.304</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s14/I1</td>
</tr>
<tr>
<td>10.859</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s14/F</td>
</tr>
<tr>
<td>11.333</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regaddra_2_s9/I0</td>
</tr>
<tr>
<td>11.436</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>u_z80/u_cz80/regaddra_2_s9/O</td>
</tr>
<tr>
<td>11.910</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>12.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>12.901</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[0]_1_s/I0</td>
</tr>
<tr>
<td>13.450</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_z80/u_cz80/id16[0]_1_s/COUT</td>
</tr>
<tr>
<td>13.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_z80/u_cz80/id16[1]_1_s/CIN</td>
</tr>
<tr>
<td>13.485</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.591</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.626</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.661</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.767</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[9]_1_s/COUT</td>
</tr>
<tr>
<td>13.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[10]_1_s/CIN</td>
</tr>
<tr>
<td>13.802</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[10]_1_s/COUT</td>
</tr>
<tr>
<td>13.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[11]_1_s/CIN</td>
</tr>
<tr>
<td>13.837</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[11]_1_s/COUT</td>
</tr>
<tr>
<td>13.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[12]_1_s/CIN</td>
</tr>
<tr>
<td>13.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[12]_1_s/COUT</td>
</tr>
<tr>
<td>13.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[13]_1_s/CIN</td>
</tr>
<tr>
<td>13.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/id16[13]_1_s/COUT</td>
</tr>
<tr>
<td>13.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[14]_1_s/CIN</td>
</tr>
<tr>
<td>14.377</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/id16[14]_1_s/SUM</td>
</tr>
<tr>
<td>14.851</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regdih_6_s2/I1</td>
</tr>
<tr>
<td>15.406</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regdih_6_s2/F</td>
</tr>
<tr>
<td>15.880</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/regdih_6_s0/I1</td>
</tr>
<tr>
<td>16.435</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/regdih_6_s0/F</td>
</tr>
<tr>
<td>16.909</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s1/DI[2]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.074</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>1751</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.434</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s1/CLK</td>
</tr>
<tr>
<td>12.399</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_z80/u_cz80/u_regs/register_h_register_h_0_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.760, 48.348%; route: 8.058, 50.206%; tC2Q: 0.232, 1.446%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
