SCHM0106

HEADER
{
 FREEID 713
 VARIABLES
 {
  #ARCHITECTURE="Processor"
  #BLOCKTABLE_FILE="#HDL2DIAGRAM.bde"
  #BLOCKTABLE_INCLUDED="1"
  #DEFAULT_RANGE0="<range<index=\"0\"><name=\"addr\"><left=\"n - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE1="<range<index=\"0\"><name=\"alu_opcode\"><left=\"ALU_OP_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE2="<range<index=\"0\"><name=\"alu_out\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE3="<range<index=\"0\"><name=\"alu_rd_in\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE4="<range<index=\"0\"><name=\"alu_rs1_in\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE5="<range<index=\"0\"><name=\"alu_rs2_in\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE6="<range<index=\"0\"><name=\"alu_rs3_in\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE7="<range<index=\"0\"><name=\"ex_wb_instr_out\"><left=\"INSTR_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE8="<range<index=\"0\"><name=\"ex_wb_instr_out_r3_op\"><left=\"R3_OPCODE_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE9="<range<index=\"0\"><name=\"id_ex_instr_out\"><left=\"INSTR_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE10="<range<index=\"0\"><name=\"id_ex_rs1_out\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE11="<range<index=\"0\"><name=\"id_ex_rs2_out\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE12="<range<index=\"0\"><name=\"id_ex_rs3_out\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE13="<range<index=\"0\"><name=\"if_id_instr_out\"><left=\"INSTR_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE14="<range<index=\"0\"><name=\"instruction_in\"><left=\"INSTR_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE15="<range<index=\"0\"><name=\"instruction_out\"><left=\"INSTR_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE16="<range<index=\"0\"><name=\"rs1_out\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE17="<range<index=\"0\"><name=\"rs1_sel\"><left=\"LOG_NUM_REG - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE18="<range<index=\"0\"><name=\"rs2_in_forward_unit\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE19="<range<index=\"0\"><name=\"rs2_out\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE20="<range<index=\"0\"><name=\"rs2_sel\"><left=\"LOG_NUM_REG - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE21="<range<index=\"0\"><name=\"rs3_out\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE22="<range<index=\"0\"><name=\"rs3_sel\"><left=\"LOG_NUM_REG - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE23="<range<index=\"0\"><name=\"write_data\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE24="<range<index=\"0\"><name=\"write_sel\"><left=\"LOG_NUM_REG - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #ENTITY="Processor"
  #LANGUAGE="VHDL"
  #RANGE_RESOLUTION0="<range<index=\"0\"><name=\"addr\"><left=\"n - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION1="<range<index=\"0\"><name=\"instruction_out\"><left=\"INSTR_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION2="<range<index=\"0\"><name=\"IF_ID_instr_out\"><left=\"INSTR_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION3="<range<index=\"0\"><name=\"rs1_sel\"><left=\"LOG_NUM_REG - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION4="<range<index=\"0\"><name=\"rs2_sel\"><left=\"LOG_NUM_REG - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION5="<range<index=\"0\"><name=\"rs3_sel\"><left=\"LOG_NUM_REG - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION6="<range<index=\"0\"><name=\"rs1_out\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION7="<range<index=\"0\"><name=\"rs2_out\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION8="<range<index=\"0\"><name=\"rs3_out\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION9="<range<index=\"0\"><name=\"write_data\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION10="<range<index=\"0\"><name=\"write_sel\"><left=\"LOG_NUM_REG - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION11="<range<index=\"0\"><name=\"ID_EX_instr_out\"><left=\"INSTR_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION12="<range<index=\"0\"><name=\"ID_EX_rs1_out\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION13="<range<index=\"0\"><name=\"ID_EX_rs2_out\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION14="<range<index=\"0\"><name=\"ID_EX_rs3_out\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION15="<range<index=\"0\"><name=\"ALU_rs1_in\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION16="<range<index=\"0\"><name=\"ALU_rs2_in\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION17="<range<index=\"0\"><name=\"ALU_rs3_in\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION18="<range<index=\"0\"><name=\"ALU_rd_in\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION19="<range<index=\"0\"><name=\"ALU_opcode\"><left=\"ALU_OP_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION20="<range<index=\"0\"><name=\"ALU_out\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION21="<range<index=\"0\"><name=\"EX_WB_instr_out\"><left=\"INSTR_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION22="<range<index=\"0\"><name=\"EX_WB_instr_out_r3_op\"><left=\"R3_OPCODE_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #RANGE_RESOLUTION23="<range<index=\"0\"><name=\"rs2_in_forward_unit\"><left=\"REG_WIDTH - 1\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  AUTHOR="Brian Eng"
  COMPANY="StonyBrook"
  CREATIONDATE="12/5/2019"
  PAGECOUNT="2"
  SOURCE=".\\..\\src\\Processor.vhd"
 }
 SYMBOL "#default" "ALU" "ALU"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #GENERIC0="REG_WIDTH : POSITIVE := 128"
    #GENERIC1="ALU_OP_WIDTH : POSITIVE := 10"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575533296"
    #NAME="ALU"
    #PRAGMED_GENERICS="REG_WIDTH;ALU_OP_WIDTH;"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d4083a1a-86f7-4d31-a862-7cdfe3ba03c1"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,440,240)
    FREEID 14
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,216,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,216,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,216,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,206,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,292,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (241,28,415,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs1(REG_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs2(REG_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs3(REG_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd(REG_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Opcode(ALU_OP_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="c(REG_WIDTH-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "EX_WB" "EX_WB"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #GENERIC0="INSTR_WIDTH : POSITIVE := 25"
    #GENERIC1="REG_WIDTH : POSITIVE := 128"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575533296"
    #NAME="EX_WB"
    #PRAGMED_GENERICS="INSTR_WIDTH;REG_WIDTH;"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0f6d07b6-e1cd-49a4-a786-dec6a84ff2aa"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,440,200)
    FREEID 14
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,210,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,233,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,48,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,28,415,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (220,68,415,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Ins_In(INSTR_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd_In(REG_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Ins_Out(INSTR_WIDTH-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (440,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd_Out(REG_WIDTH-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Forwarding_Unit" "Forwarding_Unit"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #GENERIC0="REG_SEL : POSITIVE := 5"
    #GENERIC1="REG_WIDTH : POSITIVE := 128"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575533296"
    #NAME="Forwarding_Unit"
    #PRAGMED_GENERICS="REG_SEL;REG_WIDTH;"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ab95a5b4-25f8-4a08-b0f8-f2131547b051"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,440,560)
    FREEID 36
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,560)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,88,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,206,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,211,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,216,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,225,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,231,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,241,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,241,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,241,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,388,178,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,428,106,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,468,250,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,508,293,532)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (187,28,415,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (216,68,415,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (221,108,415,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (226,148,415,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="op(1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd_sel(REG_SEL-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs1_sel(REG_SEL-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs2_sel(REG_SEL-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs3_sel(REG_SEL-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd_in(REG_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs1_in(REG_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs2_in(REG_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs3_in(REG_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs2_is_immediate"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="wr_en_rd"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd_wb_sel(REG_SEL-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="data_foward(REG_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs1_out(REG_WIDTH-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (440,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs2_out(REG_WIDTH-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (440,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs3_out(REG_WIDTH-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (440,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd_out(REG_WIDTH-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "ID_EX" "ID_EX"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #GENERIC0="INSTR_WIDTH : POSITIVE := 25"
    #GENERIC1="REG_WIDTH : POSITIVE := 128"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575533296"
    #NAME="ID_EX"
    #PRAGMED_GENERICS="INSTR_WIDTH;REG_WIDTH;"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="27c213d9-022e-4a1d-9686-ba8e3c307f65"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,340,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,320,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,258,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (68,28,315,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Ins_In(INSTR_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (340,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Ins_Out(INSTR_WIDTH-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "IF_ID" "IF_ID"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #GENERIC0="INSTR_WIDTH : POSITIVE := 25"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575533296"
    #NAME="IF_ID"
    #PRAGMED_GENERICS="INSTR_WIDTH;"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="f8b52049-1d34-4126-86b5-ece9226bebe6"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,340,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,320,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,258,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (68,28,315,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Ins_In(INSTR_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (340,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Ins_Out(INSTR_WIDTH-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Instruction_Buffer" "Instruction_Buffer"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #GENERIC0="n : POSITIVE := 6"
    #GENERIC1="INSTR_BUF_SIZE : POSITIVE := 64"
    #GENERIC2="INSTR_WIDTH : POSITIVE := 25"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575533296"
    #NAME="Instruction_Buffer"
    #PRAGMED_GENERICS="n;INSTR_BUF_SIZE;INSTR_WIDTH;"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="31c9bddd-60b3-4aba-b07b-da37eddc1e10"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,400,200)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,380,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,63,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,136,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,315,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (73,28,375,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="load"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="PC_In(n-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="instruction_in(INSTR_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (400,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="instruction_out(INSTR_WIDTH-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Program_Counter" "Program_Counter"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #GENERIC0="n : INTEGER := 6"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575533296"
    #NAME="Program_Counter"
    #PRAGMED_GENERICS="n;"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="5980f5f9-5b59-4290-8654-f07acbad2c92"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,180,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,160,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,70,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (60,28,155,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="reset"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (180,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="addr(n-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "RegFile" "RegFile"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #GENERIC0="n : POSITIVE := 6"
    #GENERIC1="NUM_REGISTERS : POSITIVE := 32"
    #GENERIC2="INSTR_WIDTH : POSITIVE := 25"
    #GENERIC3="LOG_NUM_REG : POSITIVE := 5"
    #GENERIC4="REG_WIDTH : POSITIVE := 128"
    #GENERIC5="ALU_OP_WIDTH : POSITIVE := 10"
    #GENERIC6="R3_OPCODE_WIDTH : POSITIVE := 8"
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1575533296"
    #NAME="RegFile"
    #PRAGMED_GENERICS="n;NUM_REGISTERS;INSTR_WIDTH;LOG_NUM_REG;REG_WIDTH;ALU_OP_WIDTH;R3_OPCODE_WIDTH;"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="fb23f12d-50d4-43a9-a6f8-6a94e828bfa8"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,440,360)
    FREEID 24
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,360)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,70,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,217,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,281,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,281,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,275,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,134,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,293,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (187,28,415,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (187,68,415,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (227,108,415,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="reset"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs1_sel(LOG_NUM_REG-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs2_sel(LOG_NUM_REG-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs3_sel(LOG_NUM_REG-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="write_data(REG_WIDTH-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="write_enable"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="write_sel(LOG_NUM_REG-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs1_out(REG_WIDTH-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (440,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs2_out(REG_WIDTH-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (440,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs3_out(REG_WIDTH-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (6361,2600)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  VHDLDESIGNUNITHDR  1, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library ieee;\n"+
"use ieee.std_logic_1164.all;\n"+
"use ieee.NUMERIC_STD.all;"
   RECT (220,260,620,472)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  ARCHITECTUREDECLARATIONS  2, 0, 0
  {
   LABEL "Architecture Declaration"
   TEXT 
"constant NOP_BINARY : std_logic_vector(INSTR_WIDTH - 1 downto 0) := b\"1_1000_0000_0000_0000_0000_0000\";\n"+
""
   RECT (220,472,620,651)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  GENERIC  3, 0, 0
  {
   LABEL "Generics"
   TEXT 
"n : positive := 6;\n"+
"INSTR_BUF_SIZE : positive := 64;\n"+
"INSTR_WIDTH : positive := 25;\n"+
"LOG_NUM_REG : positive := 5;\n"+
"REG_WIDTH : positive := 128;\n"+
"ALU_OP_WIDTH : positive := 10;\n"+
"R3_OPCODE_WIDTH : positive := 8;"
   RECT (220,724,620,995)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  SIGNALASSIGN  4, 0, 0
  {
   LABEL "Statement_1"
   TEXT "ID_EX_rs1_out <= rs1_out;"
   RECT (220,1068,610,1141)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  SIGNALASSIGN  5, 0, 0
  {
   LABEL "Statement_2"
   TEXT "ID_EX_rs2_out <= rs2_out;"
   RECT (220,1214,610,1287)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  SIGNALASSIGN  6, 0, 0
  {
   LABEL "Statement_3"
   TEXT "ID_EX_rs3_out <= rs3_out;"
   RECT (220,1360,610,1433)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  TEXT  7, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (235,204,271,237)
   ALIGN 4
   PARENT 8
  }
  INSTANCE  8, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Global"
    #CUSTOM_NAME=""
    #LIBRARY="#connectors"
    #REFERENCE="clk"
    #SYMBOL="Global"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (220,220)
  }
  INSTANCE  9, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Program_Counter"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="u1"
    #SYMBOL="Program_Counter"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="5980f5f9-5b59-4290-8654-f07acbad2c92"
   }
   COORD (1020,1740)
   VERTEXES ( (4,433), (6,427) )
  }
  INSTANCE  10, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Instruction_Buffer"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="u2"
    #SYMBOL="Instruction_Buffer"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="31c9bddd-60b3-4aba-b07b-da37eddc1e10"
   }
   COORD (1300,1660)
   VERTEXES ( (4,432), (6,428), (8,429), (10,425) )
  }
  PROCESS  11, 0, 0
  {
   LABEL "alu_inputs"
   TEXT 
"alu_inputs : process (ID_EX_instr_out,ID_EX_rs2_out,ALU_rs2_in)\n"+
"                       begin\n"+
"                         ALU_opcode <= ID_EX_instr_out(INSTR_WIDTH - 1 downto INSTR_WIDTH - 10);\n"+
"                         if (ID_EX_instr_out(24) = '0') then\n"+
"                            rs2_is_immediate <= '1';\n"+
"                            rs2_in_forward_unit <= std_logic_vector(resize(signed(ID_EX_instr_out(20 downto 5)),ALU_rs2_in'length));\n"+
"                         elsif (ID_EX_instr_out(24 downto 15) = b\"11_0000_1111\") then\n"+
"                            rs2_is_immediate <= '1';\n"+
"                            rs2_in_forward_unit <= std_logic_vector(resize(signed(ID_EX_instr_out(13 downto 10)),ALU_rs2_in'length));\n"+
"                         else \n"+
"                            rs2_is_immediate <= '0';\n"+
"                            rs2_in_forward_unit <= ID_EX_rs2_out;\n"+
"                         end if;\n"+
"                       end process;\n"+
"                      "
   RECT (2820,1440,3221,1840)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   VTX (  415, 414, 408, 400, 402, 383 )
   VARIABLES
   {
    #DIRECTION_LIST="415 414 408 "
    #UPDATE_SENS_LIST="0"
   }
   LIST (  415, 414, 408 )
  }
  INSTANCE  12, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ALU"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="u6"
    #SYMBOL="ALU"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d4083a1a-86f7-4d31-a862-7cdfe3ba03c1"
   }
   COORD (4000,1140)
   VERTEXES ( (2,378), (4,373), (6,381), (8,376), (10,382), (12,367) )
  }
  INSTANCE  13, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="EX_WB"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="u7"
    #SYMBOL="EX_WB"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0f6d07b6-e1cd-49a4-a786-dec6a84ff2aa"
   }
   COORD (4580,1060)
   VERTEXES ( (4,369), (6,368), (8,366), (10,349), (12,357) )
  }
  INSTANCE  14, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Forwarding_Unit"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="u8"
    #SYMBOL="Forwarding_Unit"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ab95a5b4-25f8-4a08-b0f8-f2131547b051"
   }
   COORD (3440,1140)
   VERTEXES ( (2,392), (4,393), (6,395), (8,388), (10,390), (12,397), (14,398), (16,399), (18,404), (20,401), (22,384), (24,387), (26,403), (28,379), (30,375), (32,380), (34,377) )
  }
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="clk"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1300,780)
  }
  INSTANCE  16, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IF_ID"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="u3"
    #SYMBOL="IF_ID"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="f8b52049-1d34-4126-86b5-ece9226bebe6"
   }
   COORD (1800,1580)
   VERTEXES ( (4,423), (6,426), (8,419) )
  }
  INSTANCE  17, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="RegFile"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="u4"
    #SYMBOL="RegFile"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="fb23f12d-50d4-43a9-a6f8-6a94e828bfa8"
   }
   COORD (5200,460)
   VERTEXES ( (22,347), (20,345), (18,343), (16,360), (14,358), (12,355), (10,354), (8,352), (6,364), (4,362) )
  }
  INSTANCE  18, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ID_EX"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="u5"
    #SYMBOL="ID_EX"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="27c213d9-022e-4a1d-9686-ba8e3c307f65"
   }
   COORD (2260,1500)
   VERTEXES ( (4,417), (6,420), (8,410) )
  }
  SIGNALASSIGN  19, 0, 0
  {
   LABEL "block_132"
   TEXT "EX_WB_instr_out_r3_op <= unsigned(EX_WB_instr_out(22 downto 15));"
   RECT (2260,1940,2661,2040)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  421, 406 )
  }
  SIGNALASSIGN  20, 0, 0
  {
   LABEL "block_133"
   TEXT "write_sel <= EX_WB_instr_out(4 downto 0);"
   RECT (2820,2060,3221,2160)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  411, 386 )
  }
  SIGNALASSIGN  21, 0, 0
  {
   LABEL "block_135"
   TEXT "write_enable <= '1' when ((EX_WB_instr_out(24) = '0') or (EX_WB_instr_out(24 downto 23) = \"10\") or ((EX_WB_instr_out(24 downto 23) = \"11\") and (EX_WB_instr_out_r3_op < 20) and (EX_WB_instr_out_r3_op > 0))) else '0';"
   RECT (2820,1900,3221,2000)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  413, 407, 385 )
  }
  PROCESS  22, 0, 0
  {
   LABEL "rs_sel"
   TEXT 
"rs_sel : process (IF_ID_instr_out(19 downto 15),IF_ID_instr_out(14 downto 10),IF_ID_instr_out(9 downto 5),IF_ID_instr_out(4 downto 0),IF_ID_instr_out(24))\n"+
"                       begin\n"+
"                         if (IF_ID_instr_out(24) = '0') then\n"+
"                            rs1_sel <= IF_ID_instr_out(4 downto 0);\n"+
"                         else \n"+
"                            rs1_sel <= IF_ID_instr_out(9 downto 5);\n"+
"                         end if;\n"+
"                         rs2_sel <= IF_ID_instr_out(14 downto 10);\n"+
"                         rs3_sel <= IF_ID_instr_out(19 downto 15);\n"+
"                       end process;\n"+
"                      "
   RECT (4580,600,4981,1000)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   VTX (  371, 365, 353, 351 )
   VARIABLES
   {
    #DIRECTION_LIST="371 "
    #UPDATE_SENS_LIST="0"
   }
   LIST (  371 )
  }
  INSTANCE  23, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="instruction_in(INSTR_WIDTH - 1:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
   COORD (880,1960)
   VERTEXES ( (2,430) )
  }
  INSTANCE  24, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="load"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (1020,1920)
   VERTEXES ( (2,431) )
  }
  INSTANCE  25, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="reset"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (880,1820)
   VERTEXES ( (2,435) )
  }
  TEXT  26, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1020,1707,1052,1740)
   ALIGN 8
   PARENT 9
  }
  TEXT  27, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1020,1860,1251,1893)
   PARENT 9
  }
  TEXT  28, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1300,1627,1332,1660)
   ALIGN 8
   PARENT 10
  }
  TEXT  29, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1300,1860,1527,1893)
   PARENT 10
  }
  TEXT  30, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4000,1107,4032,1140)
   ALIGN 8
   PARENT 12
  }
  TEXT  31, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (4000,1380,4056,1413)
   PARENT 12
  }
  TEXT  32, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4580,1027,4612,1060)
   ALIGN 8
   PARENT 13
  }
  TEXT  33, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (4580,1260,4683,1293)
   PARENT 13
  }
  TEXT  34, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3440,1107,3472,1140)
   ALIGN 8
   PARENT 14
  }
  TEXT  35, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3440,1700,3654,1733)
   PARENT 14
  }
  TEXT  36, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1212,764,1248,797)
   ALIGN 6
   PARENT 15
  }
  TEXT  37, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1800,1547,1832,1580)
   ALIGN 8
   PARENT 16
  }
  TEXT  38, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1800,1740,1869,1773)
   PARENT 16
  }
  TEXT  39, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (5200,427,5232,460)
   ALIGN 8
   PARENT 17
  }
  TEXT  40, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (5200,820,5301,853)
   PARENT 17
  }
  TEXT  41, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2260,1467,2292,1500)
   ALIGN 8
   PARENT 18
  }
  TEXT  42, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2260,1660,2342,1693)
   PARENT 18
  }
  TEXT  43, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (368,1944,828,1977)
   ALIGN 6
   PARENT 23
  }
  TEXT  44, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (913,1904,968,1937)
   ALIGN 6
   PARENT 24
  }
  TEXT  45, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (763,1804,828,1837)
   ALIGN 6
   PARENT 25
  }
  NET BUS  46, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="ID_EX_rs2_out(REG_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  47, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="ID_EX_rs3_out(REG_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  48, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="rs1_out(REG_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  49, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="rs2_out(REG_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  50, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="rs3_out(REG_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  51, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="addr(n - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  52, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="ALU_opcode(ALU_OP_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  53, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="ALU_out(REG_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  54, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="ALU_rd_in(REG_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  55, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="ALU_rs1_in(REG_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  56, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="ALU_rs3_in(REG_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  57, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="EX_WB_instr_out_r3_op(R3_OPCODE_WIDTH - 1:0)"
    #VHDL_TYPE="UNSIGNED"
   }
  }
  NET BUS  58, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="ID_EX_rs1_out(REG_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  59, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="instruction_in(INSTR_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  60, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="instruction_out(INSTR_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  61, 0, 0
  {
   VARIABLES
   {
    #NAME="load"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  62, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="rs1_sel(LOG_NUM_REG - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  63, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="rs2_in_forward_unit(REG_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  64, 0, 0
  {
   VARIABLES
   {
    #NAME="rs2_is_immediate"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  65, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="rs2_sel(LOG_NUM_REG - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  66, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="rs3_sel(LOG_NUM_REG - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  67, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="ALU_rs2_in(REG_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  68, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="IF_ID_instr_out(INSTR_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  69, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="write_data(REG_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  70, 0, 0
  {
   VARIABLES
   {
    #NAME="write_enable"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  71, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="write_sel(LOG_NUM_REG - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  72, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="EX_WB_instr_out(INSTR_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  73, 0, 0
  {
   VARIABLES
   {
    #NAME="EX_WB_instr_out(4:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  74, 0, 0
  {
   VARIABLES
   {
    #NAME="EX_WB_instr_out(22:15)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  75, 0, 0
  {
   VARIABLES
   {
    #NAME="reset"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  76, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="ID_EX_instr_out(INSTR_WIDTH - 1:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  77, 0, 0
  {
   VARIABLES
   {
    #NAME="ID_EX_instr_out(19:15)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  78, 0, 0
  {
   VARIABLES
   {
    #NAME="ID_EX_instr_out(24:23)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  79, 0, 0
  {
   VARIABLES
   {
    #NAME="ID_EX_instr_out(4:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  80, 0, 0
  {
   VARIABLES
   {
    #NAME="ID_EX_instr_out(9:5)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  81, 0, 0
  {
   VARIABLES
   {
    #NAME="ID_EX_instr_out(14:10)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  VTX  343, 0, 0
  {
   COORD (5640,500)
  }
  VTX  344, 0, 0
  {
   COORD (5700,500)
  }
  VTX  345, 0, 0
  {
   COORD (5640,540)
  }
  VTX  346, 0, 0
  {
   COORD (5700,540)
  }
  VTX  347, 0, 0
  {
   COORD (5640,580)
  }
  VTX  348, 0, 0
  {
   COORD (5700,580)
  }
  VTX  349, 0, 0
  {
   COORD (5020,1100)
  }
  VTX  350, 0, 0
  {
   COORD (2760,1920)
  }
  VTX  351, 0, 0
  {
   COORD (4981,620)
  }
  VTX  352, 0, 0
  {
   COORD (5200,620)
  }
  VTX  353, 0, 0
  {
   COORD (4981,660)
  }
  VTX  354, 0, 0
  {
   COORD (5200,660)
  }
  VTX  355, 0, 0
  {
   COORD (5200,700)
  }
  VTX  356, 0, 0
  {
   COORD (5100,700)
  }
  VTX  357, 0, 0
  {
   COORD (5020,1140)
  }
  VTX  358, 0, 0
  {
   COORD (5200,740)
  }
  VTX  359, 0, 0
  {
   COORD (3320,1580)
  }
  VTX  360, 0, 0
  {
   COORD (5200,780)
  }
  VTX  361, 0, 0
  {
   COORD (3340,1620)
  }
  VTX  362, 0, 0
  {
   COORD (5200,540)
  }
  VTX  363, 0, 0
  {
   COORD (4500,1080)
  }
  VTX  364, 0, 0
  {
   COORD (5200,580)
  }
  VTX  365, 0, 0
  {
   COORD (4981,700)
  }
  VTX  366, 0, 0
  {
   COORD (4580,1220)
  }
  VTX  367, 0, 0
  {
   COORD (4440,1180)
  }
  VTX  368, 0, 0
  {
   COORD (4580,1180)
  }
  VTX  369, 0, 0
  {
   COORD (4580,1140)
  }
  VTX  370, 0, 0
  {
   COORD (3360,1180)
  }
  VTX  371, 0, 0
  {
   COORD (4580,620)
  }
  VTX  372, 0, 0
  {
   COORD (2220,1620)
  }
  VTX  373, 0, 0
  {
   COORD (4000,1220)
  }
  VTX  374, 0, 0
  {
   COORD (3940,1220)
  }
  VTX  375, 0, 0
  {
   COORD (3880,1220)
  }
  VTX  376, 0, 0
  {
   COORD (4000,1300)
  }
  VTX  377, 0, 0
  {
   COORD (3880,1300)
  }
  VTX  378, 0, 0
  {
   COORD (4000,1180)
  }
  VTX  379, 0, 0
  {
   COORD (3880,1180)
  }
  VTX  380, 0, 0
  {
   COORD (3880,1260)
  }
  VTX  381, 0, 0
  {
   COORD (4000,1260)
  }
  VTX  382, 0, 0
  {
   COORD (4000,1340)
  }
  VTX  383, 0, 0
  {
   COORD (3221,1540)
  }
  VTX  384, 0, 0
  {
   COORD (3440,1580)
  }
  VTX  385, 0, 0
  {
   COORD (3221,1920)
  }
  VTX  386, 0, 0
  {
   COORD (3221,2080)
  }
  VTX  387, 0, 0
  {
   COORD (3440,1620)
  }
  VTX  388, 0, 0
  {
   COORD (3440,1300)
  }
  VTX  389, 0, 0
  {
   COORD (3360,1300)
  }
  VTX  390, 0, 0
  {
   COORD (3440,1340)
  }
  VTX  391, 0, 0
  {
   COORD (3360,1340)
  }
  VTX  392, 0, 0
  {
   COORD (3440,1180)
  }
  VTX  393, 0, 0
  {
   COORD (3440,1220)
  }
  VTX  394, 0, 0
  {
   COORD (3360,1220)
  }
  VTX  395, 0, 0
  {
   COORD (3440,1260)
  }
  VTX  396, 0, 0
  {
   COORD (3360,1260)
  }
  VTX  397, 0, 0
  {
   COORD (3440,1380)
  }
  VTX  398, 0, 0
  {
   COORD (3440,1420)
  }
  VTX  399, 0, 0
  {
   COORD (3440,1460)
  }
  VTX  400, 0, 0
  {
   COORD (3221,1460)
  }
  VTX  401, 0, 0
  {
   COORD (3440,1540)
  }
  VTX  402, 0, 0
  {
   COORD (3221,1500)
  }
  VTX  403, 0, 0
  {
   COORD (3440,1660)
  }
  VTX  404, 0, 0
  {
   COORD (3440,1500)
  }
  VTX  405, 0, 0
  {
   COORD (3420,1500)
  }
  VTX  406, 0, 0
  {
   COORD (2661,1960)
  }
  VTX  407, 0, 0
  {
   COORD (2820,1960)
  }
  VTX  408, 0, 0
  {
   COORD (2820,1540)
  }
  VTX  409, 0, 0
  {
   COORD (2740,1540)
  }
  VTX  410, 0, 0
  {
   COORD (2600,1540)
  }
  VTX  411, 0, 0
  {
   COORD (2820,2080)
  }
  VTX  412, 0, 0
  {
   COORD (2760,2080)
  }
  VTX  413, 0, 0
  {
   COORD (2820,1920)
  }
  VTX  414, 0, 0
  {
   COORD (2820,1500)
  }
  VTX  415, 0, 0
  {
   COORD (2820,1460)
  }
  VTX  416, 0, 0
  {
   COORD (2800,1460)
  }
  VTX  417, 0, 0
  {
   COORD (2260,1580)
  }
  VTX  418, 0, 0
  {
   COORD (2200,1560)
  }
  VTX  419, 0, 0
  {
   COORD (2140,1620)
  }
  VTX  420, 0, 0
  {
   COORD (2260,1620)
  }
  VTX  421, 0, 0
  {
   COORD (2260,1960)
  }
  VTX  422, 0, 0
  {
   COORD (2240,1960)
  }
  VTX  423, 0, 0
  {
   COORD (1800,1660)
  }
  VTX  424, 0, 0
  {
   COORD (1760,1640)
  }
  VTX  425, 0, 0
  {
   COORD (1700,1700)
  }
  VTX  426, 0, 0
  {
   COORD (1800,1700)
  }
  VTX  427, 0, 0
  {
   COORD (1200,1780)
  }
  VTX  428, 0, 0
  {
   COORD (1300,1780)
  }
  VTX  429, 0, 0
  {
   COORD (1300,1820)
  }
  VTX  430, 0, 0
  {
   COORD (880,1960)
  }
  VTX  431, 0, 0
  {
   COORD (1020,1920)
  }
  VTX  432, 0, 0
  {
   COORD (1300,1740)
  }
  VTX  433, 0, 0
  {
   COORD (1020,1820)
  }
  VTX  434, 0, 0
  {
   COORD (1000,1820)
  }
  VTX  435, 0, 0
  {
   COORD (880,1820)
  }
  BUS  436, 0, 0
  {
   NET 48
   VTX 343, 344
  }
  BUS  437, 0, 0
  {
   NET 49
   VTX 345, 346
  }
  BUS  438, 0, 0
  {
   NET 50
   VTX 347, 348
  }
  VTX  439, 0, 0
  {
   COORD (5080,1100)
  }
  BUS  440, 0, 0
  {
   NET 72
   VTX 349, 439
  }
  VTX  441, 0, 0
  {
   COORD (5080,1040)
  }
  BUS  442, 0, 0
  {
   NET 72
   VTX 439, 441
  }
  VTX  443, 0, 0
  {
   COORD (2760,1040)
  }
  BUS  444, 0, 0
  {
   NET 72
   VTX 441, 443
  }
  BUS  445, 0, 0
  {
   NET 72
   VTX 443, 350
  }
  BUS  446, 0, 0
  {
   NET 65
   VTX 351, 352
  }
  BUS  447, 0, 0
  {
   NET 66
   VTX 353, 354
  }
  BUS  448, 0, 0
  {
   NET 69
   VTX 355, 356
  }
  VTX  449, 0, 0
  {
   COORD (5100,1140)
  }
  BUS  450, 0, 0
  {
   NET 69
   VTX 357, 449
  }
  BUS  451, 0, 0
  {
   NET 69
   VTX 449, 356
  }
  VTX  452, 0, 0
  {
   COORD (5120,740)
  }
  WIRE  453, 0, 0
  {
   NET 70
   VTX 358, 452
  }
  VTX  454, 0, 0
  {
   COORD (5120,560)
  }
  WIRE  455, 0, 0
  {
   NET 70
   VTX 452, 454
  }
  VTX  456, 0, 0
  {
   COORD (3320,560)
  }
  WIRE  457, 0, 0
  {
   NET 70
   VTX 454, 456
  }
  WIRE  458, 0, 0
  {
   NET 70
   VTX 456, 359
  }
  VTX  459, 0, 0
  {
   COORD (5140,780)
  }
  BUS  460, 0, 0
  {
   NET 71
   VTX 360, 459
  }
  VTX  461, 0, 0
  {
   COORD (5140,540)
  }
  BUS  462, 0, 0
  {
   NET 71
   VTX 459, 461
  }
  VTX  463, 0, 0
  {
   COORD (3340,540)
  }
  BUS  464, 0, 0
  {
   NET 71
   VTX 461, 463
  }
  BUS  465, 0, 0
  {
   NET 71
   VTX 463, 361
  }
  VTX  466, 0, 0
  {
   COORD (5160,540)
  }
  WIRE  467, 0, 0
  {
   NET 75
   VTX 362, 466
  }
  VTX  468, 0, 0
  {
   COORD (5160,520)
  }
  WIRE  469, 0, 0
  {
   NET 75
   VTX 466, 468
  }
  VTX  470, 0, 0
  {
   COORD (4500,520)
  }
  WIRE  471, 0, 0
  {
   NET 75
   VTX 468, 470
  }
  WIRE  472, 0, 0
  {
   NET 75
   VTX 470, 363
  }
  VTX  473, 0, 0
  {
   COORD (5180,580)
  }
  BUS  474, 0, 0
  {
   NET 62
   VTX 364, 473
  }
  VTX  475, 0, 0
  {
   COORD (5180,700)
  }
  BUS  476, 0, 0
  {
   NET 62
   VTX 473, 475
  }
  BUS  477, 0, 0
  {
   NET 62
   VTX 475, 365
   BUSTAPS ( 356 )
  }
  VTX  478, 0, 0
  {
   COORD (4500,1220)
  }
  WIRE  479, 0, 0
  {
   NET 75
   VTX 366, 478
  }
  WIRE  480, 0, 0
  {
   NET 75
   VTX 478, 363
  }
  BUS  481, 0, 0
  {
   NET 53
   VTX 367, 368
  }
  VTX  482, 0, 0
  {
   COORD (4540,1140)
  }
  BUS  483, 0, 0
  {
   NET 76
   VTX 369, 482
  }
  VTX  484, 0, 0
  {
   COORD (4540,1060)
  }
  BUS  485, 0, 0
  {
   NET 76
   VTX 482, 484
  }
  VTX  486, 0, 0
  {
   COORD (3360,1060)
  }
  BUS  487, 0, 0
  {
   NET 76
   VTX 484, 486
  }
  BUS  488, 0, 0
  {
   NET 76
   VTX 486, 370
  }
  VTX  489, 0, 0
  {
   COORD (4560,620)
  }
  BUS  490, 0, 0
  {
   NET 68
   VTX 371, 489
  }
  VTX  491, 0, 0
  {
   COORD (2220,620)
  }
  BUS  492, 0, 0
  {
   NET 68
   VTX 489, 491
  }
  BUS  493, 0, 0
  {
   NET 68
   VTX 491, 372
  }
  BUS  494, 0, 0
  {
   NET 67
   VTX 373, 374
  }
  BUS  495, 0, 0
  {
   NET 67
   VTX 375, 374
  }
  BUS  496, 0, 0
  {
   NET 54
   VTX 376, 377
  }
  BUS  497, 0, 0
  {
   NET 55
   VTX 378, 379
  }
  BUS  498, 0, 0
  {
   NET 56
   VTX 380, 381
  }
  VTX  499, 0, 0
  {
   COORD (3980,1340)
  }
  BUS  500, 0, 0
  {
   NET 52
   VTX 382, 499
  }
  VTX  501, 0, 0
  {
   COORD (3980,1120)
  }
  BUS  502, 0, 0
  {
   NET 52
   VTX 499, 501
  }
  VTX  503, 0, 0
  {
   COORD (3300,1120)
  }
  BUS  504, 0, 0
  {
   NET 52
   VTX 501, 503
  }
  VTX  505, 0, 0
  {
   COORD (3300,1540)
  }
  BUS  506, 0, 0
  {
   NET 52
   VTX 503, 505
  }
  BUS  507, 0, 0
  {
   NET 52
   VTX 505, 383
  }
  WIRE  508, 0, 0
  {
   NET 70
   VTX 384, 359
  }
  VTX  509, 0, 0
  {
   COORD (3320,1920)
  }
  WIRE  510, 0, 0
  {
   NET 70
   VTX 385, 509
  }
  WIRE  511, 0, 0
  {
   NET 70
   VTX 509, 359
  }
  VTX  512, 0, 0
  {
   COORD (3340,2080)
  }
  BUS  513, 0, 0
  {
   NET 71
   VTX 386, 512
  }
  BUS  514, 0, 0
  {
   NET 71
   VTX 512, 361
  }
  BUS  515, 0, 0
  {
   NET 71
   VTX 387, 361
  }
  BUS  516, 0, 0
  {
   NET 81
   VTX 388, 389
  }
  BUS  517, 0, 0
  {
   NET 77
   VTX 390, 391
  }
  BUS  518, 0, 0
  {
   NET 78
   VTX 392, 370
  }
  BUS  519, 0, 0
  {
   NET 79
   VTX 393, 394
  }
  BUS  520, 0, 0
  {
   NET 80
   VTX 395, 396
  }
  VTX  521, 0, 0
  {
   COORD (3380,1380)
  }
  BUS  522, 0, 0
  {
   NET 58
   VTX 397, 521
  }
  VTX  523, 0, 0
  {
   COORD (3380,1420)
  }
  BUS  524, 0, 0
  {
   NET 58
   VTX 521, 523
  }
  BUS  525, 0, 0
  {
   NET 58
   VTX 523, 398
  }
  BUS  526, 0, 0
  {
   NET 63
   VTX 399, 400
  }
  VTX  527, 0, 0
  {
   COORD (3380,1540)
  }
  WIRE  528, 0, 0
  {
   NET 64
   VTX 401, 527
  }
  VTX  529, 0, 0
  {
   COORD (3380,1500)
  }
  WIRE  530, 0, 0
  {
   NET 64
   VTX 527, 529
  }
  WIRE  531, 0, 0
  {
   NET 64
   VTX 529, 402
  }
  VTX  532, 0, 0
  {
   COORD (3400,1660)
  }
  BUS  533, 0, 0
  {
   NET 69
   VTX 403, 532
  }
  VTX  534, 0, 0
  {
   COORD (3400,580)
  }
  BUS  535, 0, 0
  {
   NET 69
   VTX 532, 534
  }
  VTX  536, 0, 0
  {
   COORD (5100,580)
  }
  BUS  537, 0, 0
  {
   NET 69
   VTX 534, 536
  }
  BUS  538, 0, 0
  {
   NET 69
   VTX 536, 356
  }
  BUS  539, 0, 0
  {
   NET 47
   VTX 404, 405
  }
  BUS  540, 0, 0
  {
   NET 57
   VTX 406, 407
  }
  BUS  541, 0, 0
  {
   NET 76
   VTX 408, 409
  }
  BUS  542, 0, 0
  {
   NET 76
   VTX 410, 409
  }
  BUS  543, 0, 0
  {
   NET 73
   VTX 411, 412
  }
  BUS  544, 0, 0
  {
   NET 72
   VTX 413, 350
  }
  VTX  545, 0, 0
  {
   COORD (2780,1500)
  }
  BUS  546, 0, 0
  {
   NET 67
   VTX 414, 545
  }
  VTX  547, 0, 0
  {
   COORD (2780,1100)
  }
  BUS  548, 0, 0
  {
   NET 67
   VTX 545, 547
  }
  VTX  549, 0, 0
  {
   COORD (3940,1100)
  }
  BUS  550, 0, 0
  {
   NET 67
   VTX 547, 549
  }
  BUS  551, 0, 0
  {
   NET 67
   VTX 549, 374
  }
  BUS  552, 0, 0
  {
   NET 46
   VTX 415, 416
  }
  VTX  553, 0, 0
  {
   COORD (2200,1580)
  }
  WIRE  554, 0, 0
  {
   NET 75
   VTX 417, 553
  }
  WIRE  555, 0, 0
  {
   NET 75
   VTX 553, 418
  }
  BUS  556, 0, 0
  {
   NET 68
   VTX 419, 372
  }
  BUS  557, 0, 0
  {
   NET 68
   VTX 420, 372
  }
  BUS  558, 0, 0
  {
   NET 74
   VTX 421, 422
  }
  VTX  559, 0, 0
  {
   COORD (1760,1660)
  }
  WIRE  560, 0, 0
  {
   NET 75
   VTX 423, 559
  }
  WIRE  561, 0, 0
  {
   NET 75
   VTX 559, 424
  }
  BUS  562, 0, 0
  {
   NET 60
   VTX 425, 426
  }
  BUS  563, 0, 0
  {
   NET 51
   VTX 427, 428
  }
  VTX  564, 0, 0
  {
   COORD (1260,1820)
  }
  BUS  565, 0, 0
  {
   NET 59
   VTX 429, 564
  }
  VTX  566, 0, 0
  {
   COORD (1260,1960)
  }
  BUS  567, 0, 0
  {
   NET 59
   VTX 564, 566
  }
  BUS  568, 0, 0
  {
   NET 59
   VTX 566, 430
  }
  VTX  569, 0, 0
  {
   COORD (1280,1920)
  }
  WIRE  570, 0, 0
  {
   NET 61
   VTX 431, 569
  }
  VTX  571, 0, 0
  {
   COORD (1280,1740)
  }
  WIRE  572, 0, 0
  {
   NET 61
   VTX 569, 571
  }
  WIRE  573, 0, 0
  {
   NET 61
   VTX 571, 432
  }
  WIRE  574, 0, 0
  {
   NET 75
   VTX 433, 434
  }
  WIRE  575, 0, 0
  {
   NET 75
   VTX 435, 434
  }
  VTX  576, 0, 0
  {
   COORD (2240,1920)
  }
  BUS  577, 0, 0
  {
   NET 72
   VTX 350, 576
  }
  BUS  578, 0, 0
  {
   NET 72
   VTX 576, 422
  }
  VTX  579, 0, 0
  {
   COORD (2200,1080)
  }
  WIRE  580, 0, 0
  {
   NET 75
   VTX 363, 579
  }
  WIRE  581, 0, 0
  {
   NET 75
   VTX 579, 418
  }
  VTX  582, 0, 0
  {
   COORD (1760,1560)
  }
  WIRE  583, 0, 0
  {
   NET 75
   VTX 418, 582
  }
  WIRE  584, 0, 0
  {
   NET 75
   VTX 582, 424
  }
  VTX  585, 0, 0
  {
   COORD (1000,1640)
  }
  WIRE  586, 0, 0
  {
   NET 75
   VTX 424, 585
  }
  WIRE  587, 0, 0
  {
   NET 75
   VTX 585, 434
  }
  VTX  588, 0, 0
  {
   COORD (2740,1180)
  }
  BUS  589, 0, 0
  {
   NET 76
   VTX 370, 588
  }
  BUS  590, 0, 0
  {
   NET 76
   VTX 588, 409
  }
  BUS  591, 0, 0
  {
   NET 72
   VTX 350, 412
  }
  BUS  592, 0, 0
  {
   NET 76
   VTX 370, 394
  }
  BUS  593, 0, 0
  {
   NET 76
   VTX 394, 396
  }
  BUS  594, 0, 0
  {
   NET 76
   VTX 396, 389
  }
  BUS  595, 0, 0
  {
   NET 76
   VTX 389, 391
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (6361,2600)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1519136626"
   PAGENAME=""
   PAGENUMBER="1"
   REVISION="1.0"
   TITLE="No Title"
  }
 }
 
 BODY
 {
  TEXT  696, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (5301,2166,5418,2219)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  697, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (5475,2162,6145,2222)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  698, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (5299,2226,5370,2279)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  699, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (5472,2222,6142,2282)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  700, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (5501,2040,5796,2141)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  TEXT  701, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (5299,2344,5378,2397)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  702, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (5471,2340,6141,2400)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  703, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (5297,2284,5425,2337)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  704, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (5471,2294,6131,2329)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,204,0,"Arial")
   UPDATE 0
  }
  GROUP  705, 0, 0
  {
   PAGEALIGN 10
   RECT (5281,2020,6162,2401)
   FREEID 595
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,380), (880,0), (0,0), (0,380), (880,380) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  706, 0, 0
  {
   PAGEALIGN 10
   RECT (5281,2220,6162,2221)
   FREEID 579
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  707, 0, 0
  {
   PAGEALIGN 10
   RECT (5281,2160,6162,2161)
   FREEID 578
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  708, 0, 0
  {
   PAGEALIGN 10
   RECT (5281,2280,6162,2281)
   FREEID 584
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  709, 0, 0
  {
   PAGEALIGN 10
   RECT (5281,2340,6162,2341)
   FREEID 583
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  710, 0, 0
  {
   PAGEALIGN 10
   RECT (5461,2020,5462,2161)
   FREEID 582
   LINE  581, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,140) )
   }
  }
  GROUP  711, 0, 0
  {
   PAGEALIGN 10
   RECT (5461,2160,5462,2401)
   FREEID 580
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
  BMPPICT  712, 0, 0
  {
   PAGEALIGN 10
   RECT (5301,2080,5440,2125)
   TEXT
   "ezE1QTMzOEZELTk0QjYtNGZmNC1BMUUwLTZCREEwNTg1QzkwRH0A/EkAACgAAACLAAAALQAAAAEAGAAAAAAA1kkAABILAAASCwAAAAAAAAAAAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////8+vX28OHu5Mji0KDYv37QsmTLqlTKqFHNrFjStWrbxInn16/y6tT69u3///////////////////////////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////749Onw5sziz5/Wu3bPsGHNrFjLqlTKp07GoULBmTO+kye5ixazgQKygAC3iBDHo0bbxIju5Mj8+vX///////////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz28eLt4sXr377v5cr38uX+/fv////////////////////69+7x6NDm1avVunXDnDmygACygACzgQLGoUPfy5b69u3///////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////78+/b+/vz////////////////////////////////////////////////////7+PHu48bStWu4ihSygACygAC+lCjhzZr9+/f///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////179/Wu3a3iBGygACygADGoULw5sz///////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////v5MnIpEmygACygAC5ixbhzpz///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/frZwIC0gweygACygADWu3b+/fv///////////////////////8AAAD////q3Ljv5cr////n2LHx6NH////m1q328ODq3LjXvHnWvHjy6dP////////k0qXYv3/fy5b59er////m1avXvnzYv37r377cxYrbxIn48+f07dvm1av////w5s3awYPcxYv07Nnu5Mju48f////p2rXq3bv////////////x6NDfy5b////9/PjfypXXvHnbxInz69bm1av9+/fo2bPw5szn2LD07drl1ar+/fv////t4sTr377////q3LjXvXviz57p27fu48b////z69fn167y6tXo2bL////w5szq3Lj////v5cvYvn3iz57+/vz1797o2bL////x6NDk0qT+/vz////////49Ojdx47XvXvx6ND9/frfypTZwYLz69b8+vXm1av69+7q3Lj69u3s37/w5szn2LH179/////p2rXw5sz////x6NHo2bLs4MDw5s3////m1avt4sX////n167z7Nj////////////////////////////////////k06a3iBGygACygADUuHD9/fr///////////////////8AAAD////Orl3awoX////Jpkziz5/////Ho0bp27bMq1bStGnm1qz28OD////+/fvAly7awoTWu3fHo0f69+/GoULUuHDo2bPr3r3gzJjWvHjNrVvm1qzKp0/t4cLAly/fy5bQsmTVuXPZwIHbxIj59eq3iBHUuHH////////////Ttm2ygAD07dv59uy9kSPfypXq3brp2rXFoED179/EnTvp27fIpEjm1avEnj3////////Wu3bVunTm1avAmDDdx47n2LHdx47Jpk338uTQsWPWu3bk06bJpkz////cxYrRs2fw5s3CmjTeyZLNrVvWu3fn2LDLqlT+/vzEnjzEnTr9/Pj////69+7GoEHPsGDhzZrv5cvQsmTPr1/eyJHFnz/r3r3Jpk3t4sW4iRPp27fTt27eyZPJpkzo2bL////dxo3LqlT38uTNrVvawYPVunXdyJD49OiygAHawoX////IpEjl1Kn////////////////////////////////////////n2LG2hw6ygACygADYv3////////////////////8AAAD////Rs2bcxoz////NrVrPr1/l1KjCmjTs4MHOr17UuXLq3Lj7+fP////9/frEnTvy6tX////IpUrhzp3NrFnXvHnp27f///759uzUuXLNrFjo2bLOrlzQsmXawoX9/PnLqlTUuXLbxIneyJHawoW8kCHawYP////////38uXKp07MqlXbw4f8+/bAly7hzpzu48fu5MjAly/Orl3NrFj8+/bHo0fo2rTDnDjgy5fx6NDbxIjVunXIpUrm1qz////////28OHAly7MqlW5jBjx58/m1q3Mq1b////dyJDVunTWvHjVunT////28OHDnDjcxYrUt2/m1au9kiXOr178+vT////j0aLFnz/////////v5cu/lSv6+PD////StWvStWrStGndxo3BmTLawoTTtmzk06bLqVPKp07j0aLx58++lCnKqFC7jx7w5szXvXrgy5fVuXO+kyfeyZP////GoUPk06f////////////////////////////////////////////l1Km0hAiygACygADk06f///////////////8AAAD////TtmzeyZP////Pr1/EnjzVunW9kiXt4sXPsGDMqlXgy5f59uz////9/frEnTvy6dP////Pr1/cxYvOrl3Orlzhzp3x6NHGoULUuHD38uXn16/NrVrRs2bcxoz9/Pnn2LH07dvcxYvLqVLNrFjbw4fWu3b////////o2rTKp07v5MnIpUr7+PHAly/Wu3bo2bLt4sXCmjXcxYrMq1fy6tTJpk3p2rXCmzbYvn3t4sTcxYrVunTIpEnr3rz////////////QsWLeyZLJpk39/Pnn167NrVr////eyZPVunXUuXLZwID////69u3DnDjcxYrNrFjJpUvfypXNrFn7+fL////hzp3Ho0f////////u48fAmDD9+/f////Wu3fRs2bUt2/GoEHk0qXStGnHokTo2bLLqlTeyZPNrFncxYrTtm3dyJDKp0/8+vTZwYLKp0/QsWPawYPcxoz07du+kyfQsmT////////////////////////////////////////////////aw4aygACygAC6jhz07Nn///////////8AAADy6dPGoUPPsGH17t3JpUvhzpz////GoUPq3LjLqVPawoXy6tX7+fL////+/fu/lizk06fm1qzAli3x58/HokXcxYvz7Njn16++lCns37/48+fk06fJpUvr377BmDHl1Knw5s39+/faw4aygADs4MHdx4/QsmX////////NrVvWvHj////DnDnl1arBmTPp27f17t3r377BmTPs37/BmTPp2rXHo0fm1q3BmTLt4sX38ePWu3fVunTiz5/FoEDq3Lnt4cP+/v3iz5+2hw7XvHn38ePVunTCmzby6tXZwYLStWrs37/Cmzbr3rzWu3bMq1fq3buygADcxYrs4MHGoUL7+fL////38+bEnTrawoXt4sXz69fKqFDYv3/q3brAmDDs4MHLqVO4ihT7+fPYv3+zgQPs4MHHokTj0aPQsWLawoThzp23iBHYv37////UuXKygADx6NDcxYvWu3fNrFnhzpzNrVrhzZr////////////////////////////////////////////+/vzJpUuygACygADNrFj+/v3///////8AAADVunXNrVvMq1beyZPfypTt4sX////dx47y6tThzpzMqlXPr1/z69b////////bxIjQsmTTtm3s37/////cxozNrVrQsWL07dvj0KHMq1fn16/x6dLcxoz////q3brQsmTOrl3z7Njp27fVunX////p27fk0qT///////7ZwIHw5sz////hzp3l1KnXvXrNrVvWvHj179/UuXLQsWLi0KD8+vXcxYry6tTUuHHMq1bfypXn2LDl1Kj////hzp3OrlzVunX9+/f48+fPsGHx6NDiz5/NrFjNrFnXvXrk0qTj0aP////o2bLPsGDVunT49On07NnPsGD8+vT07Nndx479+/f////////07NnUuHDNrFnr37759uzVunXPr1/n167////cxozawoX////y6dPRtGj28OHgzJjPsGDZwID6+PD07tzRs2bx6ND////j0aLbw4f////q3LndyJDYvn39/Pjt4cPbw4f///7////////////////////////////////////////////x6dK4ihWygAC0gwbp27b///////8AAAD///////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7////////////////////////////////////////////////XvnyygACygADHo0f///7///8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////38uW6jRqygACzgQLt4sX///8AAADs37/n2LHo2rTo2rTo2rTn16/z7Nj////////////////////////////////////////////////////////49Ojo2bLo2rTo2rTo2rTo2rTp27b49Onq3bro2bPo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bL07Nn////t4sXn2LDo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTr3rzy6tX+/vz////////////////8+vXr377n2LHo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bPq3Ln8+vX////////////////9/Pnt4cPi0KDdx47bw4fZwIDYvn3Yvn3Yvn3Yvn3Yvn3XvnzZwIDbw4fdx47hzpzq3Lj48+f////////////w587l1arp2rX9+/f////////////////////////////////////UuHCygACygADStWv///8AAADYv36zggS0gwe0gwe0gwe0ggXBmTL48+f////////////////////////////////////////////////////Wu3a0gwa0gwe0gwe0gwe0gwfCmjTw5866jRu0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwbStWr////Ho0e0gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hQq4ihTBmDHdx479+/f////////48+fAli20gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hAnx58/////////////o2bPCmjW2hg2ygACygACygACygACygACygACygACygACygACygACygACygACygACygAC1hAm6jhzStWr49Oj59uzeyJHbxIjcxYrp27f////////////////////////////////////v5cuzgQOygADAli369+4AAAD48+e/lSqygACygACygACygACygADVunX////////////////////////////////////////////////69u26jBmygACygACygACygACygADZwYL7+fK9kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADKp07////NrVuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr49On////9/frBmTKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACy"+
"gACygACygADq3br////////l1aq1hAmygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADBmDHo2bLm1qzTtmziz5/l1ar////////////////////////////////////8+vTDnDmygAC2hgzs4MEAAAD////k0qSzgQKygACygACygACygAC2hg3q3bv38uX28OH28OH28OH28OH179/07Nnz7Njz7Njz7Nj17t3dx4+ygACygACygACygACygAC3hw/v5cv////Enj2ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTr////VunSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADStGn////////JpUuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADk06b////59eu8kCCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpEjk0qXdx47cxYr07dr////////////////////////////////////////UuXKygACygADgzJgAAAD////////IpEiygACygACygACygACygAC0gwa3iRK3iBC3iBC3iBC3iBC3hw+1hQu1hQq1hQq1hQq1hQuzgQKygACygACygACygACygADHokT+/v3///7LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jx7+/v3cxYuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC0ggXx6dL////PsGGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADbxIj////j0KGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADr3rz49Oj69+/////////////////////////////////////////////j0aOygACygADUuHAAAAD////////v5cu2hgyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfypX////////Rs2aygACygACygACygACygAC6jBm9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO8kCHCmjX7+fLk0qWygACygACygACygACygAC2hgy7jh26jRu6jRu6jRu6jRu5ixe5ixa6jRu6jRq0gweygACygACygACygACygACygACygADawYP////Wu3eygACygACygACygACygAC5ixa9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO7jx/awoX////Wu3aygACygACygACygACygACygACygACzggS9kSPAli2/liy/liy/lizAli2+lCm3iRKygACygACygACygACygACygACygADVunT////////////////////////////////////////////////////s4MG2hgyygADNrFgAAAD////////////UuHCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC4iRP38+b////////XvHmygACygACygACygACygADgzJj38uX38uT38uT38uT38uT38uT38uT38uT38uT38eP38uX+/v3q3bqzggSygACygACygACygADMq1b28OD28OD28OD28OD28OD179717t328OD179/y6dPYv361hQuygACygACygACygACygADJpkz////dx46ygACygACygACygACygADZwIH38uX38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT28eL69+/////Rs2aygACygACygACygACygACygAHRtGjx58/38eP49Oj49Oj49Oj49Oj49Oj38+b07dvj0aK7jx+ygACygACygACygACygADHokT////////////////////////////////////////////////////z69a7jh2ygADIpUoAAAD////////////28OG9kiSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADPsGD////////////eyJGygACygACygACygACygADfypT////////////////////////////////////////////////x58+0gweygACygACygACygADKqFD////////////////////////////////////////////dxo2zgQKygACygACygACygADAly/////l1KmygACygACygACygACygADXvXr////////////////////////////////////////////////////////////////StWuygACygACygACygACygADEnjz///7////////////////////////////////////////k0qSzgQKygACygACygACygAC9kiX9/Pj////////////////////////////////////////////////38eO+kyeygADGoEEAAAD////////////////fypWygACygACygACygACygACygAC2hg23hw+2hgy1hQu0gwa0ggW0gwa0gweygACygACygACygACygACygADp27f////////////k06eygACygACygACygACygADXvXr////////////////////////////////////////////////38eO3hw+ygACygACygACygADCmzb+/v3////////////////////////////////////////69+66jRqygACygACygACygAC7jx/7+fPt4cKzgQKygACygACygACygADPr1/////////////////////////////////////////////////////////////////Yvn2ygACygACygACygACygADTtmz////////////////////////////////////////////38uW7jx61hAm2hgy2hgy0hAi9kyb59uz////////////////////////////////////////////////38+a+lCiygADIpEgAAAD////////////////+/fvEnjyygACygACygACygACygADPr1/38uX17t307dvy6tTy6tT07drRs2aygACygACygACygACygADAly/69u3////////////p27e0gweygACygACygACygADQsWP////////////////////////////////////////////////7+fO8kCGygACygACygACygAC9kiT6+PD////////////////////////////////////////////Enj2ygACygACygACygAC5ixb07tz07du0gwaygACygACygACygAC4iRPFnz/Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7DnDjQsmX7+fP////eyZOygACygACygACygACygADTtm3////////////////////////////////////////////////28OD07dv07tz07tz07dv28OD+/fv////////////////////////////////////////////////38uW+kyeygADMqlUAAAD////////////////////r3r21hAmygACygACygACygAC5jBjy6tT////////////////////BmTKygACygACygACygACygADXvXv////////////////u5Mi4ihSygACygACygACygADIpUr+/fv///////////////////////////////////////////////7CmjSygACygACygACygAC6jRv179/////////////////////////////////////////////LqlSygACygACygACygAC2hw7u48f7+PG4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jh338uX////l1aqzgQOygACygACygACygADMq1f////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07du8kCCygADStWoAAAD///////////////////////7QsWKygACygACygACygACygADNrFj////////////////s4MCzgQOygACygACygACygAC2hw7u5Mj////////////////07dq8kCGygACygACygACygADCmjT9+/f////////////////////////////////////////////////IpUqygACygACygACygAC3iRLv5cv////////////////////////////////////////////TtmyygACygACygACygAC0gwbn2LH///69kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBH1797////s4MG0hAiygACygACygACygADFnz/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////u5Mi3iBCygADdxo0AAAD////////////////////////07Nm6jRuygACygACygACygACzgQLq3Ln////////////TtmyygACygACygACygACygADGoUL////////////////////59eu/liyygACygACygACygAC8kCD7+PH////////////////////////////////////////////////QsWOygACygACygACygAC0hAjp27b////////////////////////////////////////////awoWygACygACygACygACygADhzpz////EnTqygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADu5Mj////z7Ni2hgyygACygACygACygAC/lSr9/Pj////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////n166ygACzggTp27cAAAD////////////////////////////bxIiygACygACygACygACygADGoEH8+vT////59evAli2ygACygACygACygACygADgzJj////////////////////9/frDnDmygACygACygACygAC3hw/28OH////////////////////////////////////////////////XvXuygACygACygACygACygAHk0qT////////////////////////////////////////////hzp2ygACygACygACygACygADbxIn////KqFGygACygACygACygACzggTCmjXIpUrHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bGoUPv5cv////49Om5ixaygACygACygACygAC6jRv38+b////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////awoSygAC8kSL38eMAAAD////////////////////////////8+vTBmDGygACygACygACygACygADi0KD////m1q2zgQKygACygACygACygAC4ihT38+b////////////////////////Jpk2ygACygACygACygACygAHw587////////////////////////////////////////////////eyZOygACygACygACygACygADdyJD////////////////////////////////////////////fy5aygACygACygACygACygADUuHH////StWuygACygACygACygAC0hAjn2LD9/Pj9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f8+/b+/vz////9/Pm+lCiygACygACygACygAC1hQvs4MD////////////////////////////////////////////q3brVuXPWu3fWu3fWu3bWu3bu48f////////////////////////////////////////////9/frKp06ygADLqlT///8AAAD////////////////////////////////n1660hAiygACygACygACygAC/lSr6+PDRtGiygACygACygACygACygADQsWL///7////////////////////////QsmWygACygACygACygACygADp27f////////////////////////////////////////////////l1KmygACygACygACygACygADXvnz////////////////////////////////////////8+vXFnz6ygACygACygACygACygADOrlz////awoSygACygACygACygACygADk06b////////////////////////////////////////////////////////////////Ho0aygACygACygACygACygADUt2/////////////////////////////////////////////StGmygACygACygACygACygADZwIH////////////////////////////////////////////179+4iROygADl1Kj///8AAAD////////////////////////////////9/frLqlSygACygACygACygACygADPsGC8kSKygACygACygACygACzgQLo2bL////////////////////////////XvHmygACygACygACygACygADi0KD////////////////////////////////////////////////s37+ygACygACygACygACygADLqlTz69by6tXy6tTy6tTx6NDx58/y6tTy6tXx6NHk06bHokWygACygACygACygACygACygADMq1b////hzZqygACygACygACygACygADYv3/69+738+b38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uT7+fP////Wu3aygACygACygACygACygAC1hQvWvHjx6ND69u38+vT8+vT8+vT8+vT8+vT8+vX69+/n16+5jBiygACygACygACygACygADVunX////////////////////////////////////////////hzpyygAC9kiX7+fP///8AAAD////////////////////////////////////x6NG3iBCygACygACygACygACygACygACygACygACygACygADBmTL59uz////////////////////////////eyJGygACygACygACygACygADbxIj////////////////////////////////////////////////x6dK1hQuygACygACygACygACzgQK0hAi0hAi0gwe0gwe0gwe0gwe0gwe0hAi0gweygACygACygACygACygACygACygACygADRs2b////n2LCygACygACygACygACygAC1hAm4ihW4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO3iRK2hgzZwID////q3LiygACygACygACygACygACygACygAC0hAi6jBm9kSO8kSK8kSK8kSK8kSK9kiS6jRqzgQKygACygACygACygACygACygADUuHD////////////////////////////////////////+/vzDnDiygADdx4////////8AAAD////////////////////////////////////////XvXqygACygACygACygACygACygACygACygACygACygADXvHn////////////////////////////////l1KmygACygACygACygACygADTt27////////////////////////////////////////////////07ty6jhyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfy5b////t4cKzgQKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADOrlz////7+fLBmTOygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADZwYL////////////////////////////////////////o2bOygAG9kiX59er///////8AAAD////////////////////////////////////////49Oi+lCmygACygACygACygACygACygACygACygAC1hQrx58/////////////////////////////////s4MCzgQKygACygACygACygADNrFn////////////////////////////////////////////////48+fAly+ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kSL48+f////x6NG3iBGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr///7////k06eygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAHp27b////////////////////////////////////9/PjFoECygADj0aP///////////8AAAD////////////////////////////////////////////i0KCzggSygACygACygACygACygACygACygADGoUL////////////////////////////////////z69a0gwaygACygACygACygADGoUL////////////////////////////////////////////////7+fLGoEGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kCHr"+
"3r3////////17t28kSKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTv7+fL////////bxIi0hAiygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADJpk39/fr////////////////////////////////////hzpyygADMq1b///////////////8AAAD////////////////////////////////////////////8+/bIpEiygACygACygACygACygACygACygADhzpz////////////////////////////////////49Om3iBGygACygACygACygAC/lSr8+/b////////////////////////////////////////////+/v3LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC2hg3BmTLXvnz07Nn////////////49OjBmDGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC+lCn38eP////////////q3LjNrFm4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBHQsmX48+f////////////////////////////////////17963iRK+lCn38uT///////////////8AAAD////////////////////////////////////////////////38uTr3rzq3bvo2rTo2bPo2bPo2bLo2rT8+vT////////////////////////////////////+/v3t4sXq3bvr3r3r3r3q3bvu48b+/fv////////////////////////////////////////////////z69bq3brr3r3r3r3r3r3r3r3r3r3r3r3r3r3r377p27fp27br377r3r3r3r3r3rzr377w5sz28OH8+vX////////////////////+/vzw5szq3bvr3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3q3bvt4sT8+vX///////////////////738+br377i0KDcxYraw4bbw4fbw4fbw4fbw4fbw4fbw4fbw4faw4bcxYvhzZvp27f28eL////////////////////////////////////////9/PjFoEC1hQrt4sX///////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7RtGi0gwbp27b///////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////VunS3iRLo2bL///////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/PnStGm+lCjt4sX///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////28OHMq1fKqFH179////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/Pjp2rXNrFjgy5f+/fv///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07driz5/dx47179////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz17t3t4sX17t3///////////////////////////////////////////////////////8AAAA="
  }
 }
 
}

