# Verilog
# Verilog Projects Repository

Welcome to my Verilog repository! This repo contains all my Verilog HDL (Hardware Description Language) codes, ranging from basic digital logic modules to complete mini-projects. It's intended for learning, experimentation, and showcasing my digital design work.

## üîß Tools Used

- **Icarus Verilog** ‚Äì Simulation
- **GTKWave** ‚Äì Waveform viewing
- **ModelSim** ‚Äì Alternative simulation
- **Vivado / Quartus** ‚Äì FPGA Synthesis (optional)
- **VS Code** ‚Äì Code editing with Verilog extensions


  ## ‚ñ∂Ô∏è How to Run (Simulation)

1. Install Icarus Verilog and GTKWave
2. Navigate to a project folder:
    ```bash
    cd projects/alu_8bit
    ```
3. Compile and simulate:
    ```bash
    iverilog -o alu_tb alu_8bit.v testbench.v
    vvp alu_tb
    gtkwave dump.vcd
    ```

---


