# svANN_FPGA
>The following is a scalable neural network with 3 stages that predicts the output of a XOR FUNCTION.


![alt text](https://github.com/dhruvpatelgeek/svANN_FPGA/blob/master/Screen%20Shot%202019-10-07%20at%2011.14.17%20PM.png)

>here you can see the three layers firing up one after the other 

![alt text](https://github.com/dhruvpatelgeek/svANN_FPGA/blob/master/Screen%20Shot%202019-10-07%20at%2011.14.47%20PM.png)
> here are the bias_functinons that folow ready-en protocol
![alt text](https://github.com/dhruvpatelgeek/svANN_FPGA/blob/master/Screen%20Shot%202019-10-07%20at%2011.15.11%20PM.png)
> this is the output of the Neurons for similicity i have set the operations to add so you can see here that 1+1+1+3 and so on
![alt text](https://github.com/dhruvpatelgeek/svANN_FPGA/blob/master/Screen%20Shot%202019-10-07%20at%2011.15.35%20PM.png)

![alt text](https://github.com/dhruvpatelgeek/svANN_FPGA/blob/master/Screen%20Shot%202019-10-07%20at%2011.30.11%20PM.png)
>> this is the master FSM Block diagram
![alt_text](https://github.com/dhruvpatelgeek/svANN_FPGA/blob/master/Screen%20Shot%202019-10-26%20at%205.14.50%20PM.png)
