<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jun  9 13:33:55 2021" VIVADOVERSION="2020.3">

  <SYSTEMINFO ARCH="versal" DEVICE="xcvc1802" NAME="RISCV_Uniciclo" PACKAGE="viva1596" SPEEDGRADE="-1LHP"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PC_Register_0" PORT="CLK"/>
        <CONNECTION INSTANCE="Register_File_0" PORT="CLK"/>
        <CONNECTION INSTANCE="Data_Memory_0" PORT="CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RST" SIGIS="undef" SIGNAME="External_Ports_RST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PC_Register_0" PORT="RST"/>
        <CONNECTION INSTANCE="Register_File_0" PORT="RES"/>
        <CONNECTION INSTANCE="Control_Unit_0" PORT="RST"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ALU_0" HWVERSION="1.0" INSTANCE="ALU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU" VLNV="xilinx.com:module_ref:ALU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_ALU_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_CALU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="CALU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rs1" RIGHT="0" SIGIS="undef" SIGNAME="Mux2a1_32bit_1_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_1" PORT="OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rs2" RIGHT="0" SIGIS="undef" SIGNAME="Mux2a1_32bit_0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_0" PORT="OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sal" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_sal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OR_32bit_0" PORT="IN"/>
            <CONNECTION INSTANCE="Mux2a1_32bit_4" PORT="IN0"/>
            <CONNECTION INSTANCE="Data_Memory_0" PORT="ADDr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MSB" SIGIS="undef" SIGNAME="ALU_0_MSB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NAND_0" PORT="IN1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Control_Unit_0" HWVERSION="1.0" INSTANCE="Control_Unit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Control_Unit" VLNV="xilinx.com:module_ref:Control_Unit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_Control_Unit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="RST" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="OP_CODE" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Memory_0_OPCODE_IM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Memory_0" PORT="OPCODE_IM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="FUNCT_3" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Memory_0_FUNCT3_IM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Memory_0" PORT="FUNCT3_IM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="FUNCT_7" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Memory_0_FUNCT7_IM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Memory_0" PORT="FUNCT7_IM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OS" SIGIS="undef" SIGNAME="Control_Unit_0_OS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_4" PORT="SEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CDM" SIGIS="undef" SIGNAME="Control_Unit_0_CDM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Data_Memory_0" PORT="RW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CALU" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_CALU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BS" SIGIS="undef" SIGNAME="Control_Unit_0_BS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_2" PORT="SEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ALUS1" SIGIS="undef" SIGNAME="Control_Unit_0_ALUS1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_1" PORT="SEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ALUS2" SIGIS="undef" SIGNAME="Control_Unit_0_ALUS2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_0" PORT="SEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CRF" SIGIS="undef" SIGNAME="Control_Unit_0_CRF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_File_0" PORT="WE_RF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="CEU" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_CEU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Extension_Unit_0" PORT="CEU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DWS" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_DWS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux4a1_32bit_1" PORT="SEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="PCS" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_PCS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux4a1_32bit_0" PORT="SEL"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Data_Memory_0" HWVERSION="1.0" INSTANCE="Data_Memory_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Data_Memory" VLNV="xilinx.com:module_ref:Data_Memory:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_Data_Memory_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="RW" SIGIS="undef" SIGNAME="Control_Unit_0_CDM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="CDM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ADDr" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_sal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="sal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="Register_File_0_B_RF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_File_0" PORT="B_RF"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="Data_Memory_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_4" PORT="IN1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Extension_Unit_0" HWVERSION="1.0" INSTANCE="Extension_Unit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Extension_Unit" VLNV="xilinx.com:module_ref:Extension_Unit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_Extension_Unit_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="CEU" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_CEU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="CEU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="Dint" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Memory_0_EU_IM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Memory_0" PORT="EU_IM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="Extension_Unit_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux4a1_32bit_1" PORT="IN0"/>
            <CONNECTION INSTANCE="Mux2a1_32bit_0" PORT="IN1"/>
            <CONNECTION INSTANCE="Mux2a1_32bit_3" PORT="IN1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Instruction_Memory_0" HWVERSION="1.0" INSTANCE="Instruction_Memory_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Instruction_Memory" VLNV="xilinx.com:module_ref:Instruction_Memory:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_Instruction_Memory_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="A_IM" RIGHT="0" SIGIS="undef" SIGNAME="PC_Register_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_Register_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="OPCODE_IM" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Memory_0_OPCODE_IM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="OP_CODE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FUNCT3_IM" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Memory_0_FUNCT3_IM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="FUNCT_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="FUNCT7_IM" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Memory_0_FUNCT7_IM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="FUNCT_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="RA_IM" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Memory_0_RA_IM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_File_0" PORT="RA_RF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="RB_IM" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Memory_0_RB_IM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_File_0" PORT="RB_RF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="RW_IM" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Memory_0_RW_IM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_File_0" PORT="RW_RF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="EU_IM" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Memory_0_EU_IM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Extension_Unit_0" PORT="Dint"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mux2a1_32bit_0" HWVERSION="1.0" INSTANCE="Mux2a1_32bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Mux2a1_32bit" VLNV="xilinx.com:module_ref:Mux2a1_32bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_Mux2a1_32bit_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="SEL" SIGIS="undef" SIGNAME="Control_Unit_0_ALUS2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="ALUS2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN0" RIGHT="0" SIGIS="undef" SIGNAME="Register_File_0_B_RF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_File_0" PORT="B_RF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN1" RIGHT="0" SIGIS="undef" SIGNAME="Extension_Unit_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Extension_Unit_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="OUT" RIGHT="0" SIGIS="undef" SIGNAME="Mux2a1_32bit_0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="rs2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mux2a1_32bit_1" HWVERSION="1.0" INSTANCE="Mux2a1_32bit_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Mux2a1_32bit" VLNV="xilinx.com:module_ref:Mux2a1_32bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_Mux2a1_32bit_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="SEL" SIGIS="undef" SIGNAME="Control_Unit_0_ALUS1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="ALUS1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN0" RIGHT="0" SIGIS="undef" SIGNAME="PC_Register_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_Register_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN1" RIGHT="0" SIGIS="undef" SIGNAME="Register_File_0_A_RF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_File_0" PORT="A_RF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="OUT" RIGHT="0" SIGIS="undef" SIGNAME="Mux2a1_32bit_1_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="rs1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mux2a1_32bit_2" HWVERSION="1.0" INSTANCE="Mux2a1_32bit_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Mux2a1_32bit" VLNV="xilinx.com:module_ref:Mux2a1_32bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_Mux2a1_32bit_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="SEL" SIGIS="undef" SIGNAME="Control_Unit_0_BS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="BS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN0" RIGHT="0" SIGIS="undef" SIGNAME="NAND_0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NAND_0" PORT="OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN1" RIGHT="0" SIGIS="undef" SIGNAME="OR_32bit_0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OR_32bit_0" PORT="OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="OUT" RIGHT="0" SIGIS="undef" SIGNAME="Mux2a1_32bit_2_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_3" PORT="SEL"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mux2a1_32bit_3" HWVERSION="1.0" INSTANCE="Mux2a1_32bit_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Mux2a1_32bit" VLNV="xilinx.com:module_ref:Mux2a1_32bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_Mux2a1_32bit_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="SEL" SIGIS="undef" SIGNAME="Mux2a1_32bit_2_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_2" PORT="OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN0" RIGHT="0" SIGIS="undef" SIGNAME="SIEMPRE4_0_SIEMPRE4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SIEMPRE4_0" PORT="SIEMPRE4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN1" RIGHT="0" SIGIS="undef" SIGNAME="Extension_Unit_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Extension_Unit_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="OUT" RIGHT="0" SIGIS="undef" SIGNAME="Mux2a1_32bit_3_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Sumador_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mux2a1_32bit_4" HWVERSION="1.0" INSTANCE="Mux2a1_32bit_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Mux2a1_32bit" VLNV="xilinx.com:module_ref:Mux2a1_32bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_Mux2a1_32bit_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="SEL" SIGIS="undef" SIGNAME="Control_Unit_0_OS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="OS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN0" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_sal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="sal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN1" RIGHT="0" SIGIS="undef" SIGNAME="Data_Memory_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Data_Memory_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="OUT" RIGHT="0" SIGIS="undef" SIGNAME="Mux2a1_32bit_4_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux4a1_32bit_0" PORT="IN1"/>
            <CONNECTION INSTANCE="Mux4a1_32bit_1" PORT="IN1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mux4a1_32bit_0" HWVERSION="1.0" INSTANCE="Mux4a1_32bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Mux4a1_32bit" VLNV="xilinx.com:module_ref:Mux4a1_32bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_Mux4a1_32bit_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="SEL" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_PCS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="PCS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN0" RIGHT="0" SIGIS="undef" SIGNAME="Sumador_0_SAL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Sumador_0" PORT="SAL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN1" RIGHT="0" SIGIS="undef" SIGNAME="Mux2a1_32bit_4_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_4" PORT="OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN2" RIGHT="0" SIGIS="undef" SIGNAME="Sumar4_0_SAL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Sumar4_0" PORT="SAL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="OUT" RIGHT="0" SIGIS="undef" SIGNAME="Mux4a1_32bit_0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_Register_0" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mux4a1_32bit_1" HWVERSION="1.0" INSTANCE="Mux4a1_32bit_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Mux4a1_32bit" VLNV="xilinx.com:module_ref:Mux4a1_32bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_Mux4a1_32bit_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="SEL" RIGHT="0" SIGIS="undef" SIGNAME="Control_Unit_0_DWS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="DWS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN0" RIGHT="0" SIGIS="undef" SIGNAME="Extension_Unit_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Extension_Unit_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN1" RIGHT="0" SIGIS="undef" SIGNAME="Mux2a1_32bit_4_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_4" PORT="OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN2" RIGHT="0" SIGIS="undef" SIGNAME="Sumar4_0_SAL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Sumar4_0" PORT="SAL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="IN3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="OUT" RIGHT="0" SIGIS="undef" SIGNAME="Mux4a1_32bit_1_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Register_File_0" PORT="DW_RF"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/NAND_0" HWVERSION="1.0" INSTANCE="NAND_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="NAND" VLNV="xilinx.com:module_ref:NAND:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_NAND_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IN1" SIGIS="undef" SIGNAME="ALU_0_MSB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="MSB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IN2" SIGIS="undef" SIGNAME="OR_32bit_0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="OR_32bit_0" PORT="OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT" SIGIS="undef" SIGNAME="NAND_0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_2" PORT="IN0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/OR_32bit_0" HWVERSION="1.0" INSTANCE="OR_32bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="OR_32bit" VLNV="xilinx.com:module_ref:OR_32bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_OR_32bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="IN" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_sal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="sal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT" SIGIS="undef" SIGNAME="OR_32bit_0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NAND_0" PORT="IN2"/>
            <CONNECTION INSTANCE="Mux2a1_32bit_2" PORT="IN1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PC_Register_0" HWVERSION="1.0" INSTANCE="PC_Register_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PC_Register" VLNV="xilinx.com:module_ref:PC_Register:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_PC_Register_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="Mux4a1_32bit_0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux4a1_32bit_0" PORT="OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="undef" SIGNAME="PC_Register_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Memory_0" PORT="A_IM"/>
            <CONNECTION INSTANCE="Sumar4_0" PORT="PC"/>
            <CONNECTION INSTANCE="Sumador_0" PORT="B"/>
            <CONNECTION INSTANCE="Mux2a1_32bit_1" PORT="IN0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Register_File_0" HWVERSION="1.0" INSTANCE="Register_File_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Register_File" VLNV="xilinx.com:module_ref:Register_File:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_Register_File_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="WE_RF" SIGIS="undef" SIGNAME="Control_Unit_0_CRF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Control_Unit_0" PORT="CRF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="RA_RF" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Memory_0_RA_IM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Memory_0" PORT="RA_IM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="RB_RF" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Memory_0_RB_IM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Memory_0" PORT="RB_IM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="RW_RF" RIGHT="0" SIGIS="undef" SIGNAME="Instruction_Memory_0_RW_IM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Instruction_Memory_0" PORT="RW_IM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DW_RF" RIGHT="0" SIGIS="undef" SIGNAME="Mux4a1_32bit_1_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux4a1_32bit_1" PORT="OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="A_RF" RIGHT="0" SIGIS="undef" SIGNAME="Register_File_0_A_RF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_1" PORT="IN1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="B_RF" RIGHT="0" SIGIS="undef" SIGNAME="Register_File_0_B_RF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_0" PORT="IN0"/>
            <CONNECTION INSTANCE="Data_Memory_0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RES" SIGIS="undef" SIGNAME="External_Ports_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/SIEMPRE4_0" HWVERSION="1.0" INSTANCE="SIEMPRE4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SIEMPRE4" VLNV="xilinx.com:module_ref:SIEMPRE4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_SIEMPRE4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="SIEMPRE4" RIGHT="0" SIGIS="undef" SIGNAME="SIEMPRE4_0_SIEMPRE4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_3" PORT="IN0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Sumador_0" HWVERSION="1.0" INSTANCE="Sumador_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Sumador" VLNV="xilinx.com:module_ref:Sumador:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_Sumador_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="Mux2a1_32bit_3_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux2a1_32bit_3" PORT="OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="PC_Register_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_Register_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="SAL" RIGHT="0" SIGIS="undef" SIGNAME="Sumador_0_SAL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux4a1_32bit_0" PORT="IN0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Sumar4_0" HWVERSION="1.0" INSTANCE="Sumar4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Sumar4" VLNV="xilinx.com:module_ref:Sumar4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RISCV_Uniciclo_Sumar4_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="PC" RIGHT="0" SIGIS="undef" SIGNAME="PC_Register_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_Register_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="SAL" RIGHT="0" SIGIS="undef" SIGNAME="Sumar4_0_SAL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mux4a1_32bit_0" PORT="IN2"/>
            <CONNECTION INSTANCE="Mux4a1_32bit_1" PORT="IN2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
