#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fa271104f80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fa27110a220 .scope module, "spi_tx_tb" "spi_tx_tb" 3 4;
 .timescale -9 -12;
v0x7fa271128c70_0 .var "clk_in", 0 0;
v0x7fa271128d30_0 .net "data_clk_out", 0 0, v0x7fa271128730_0;  1 drivers
v0x7fa271128dc0_0 .var "data_in", 15 0;
v0x7fa271128e70_0 .net "data_out", 0 0, v0x7fa271128920_0;  1 drivers
v0x7fa271128f20_0 .var "rst_in", 0 0;
v0x7fa271128ff0_0 .net "sel_out", 0 0, v0x7fa271128a60_0;  1 drivers
v0x7fa2711290a0_0 .var "trigger_in", 0 0;
S_0x7fa27110a390 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 43, 3 43 0, S_0x7fa27110a220;
 .timescale -9 -12;
v0x7fa27110b740_0 .var/2s "i", 31 0;
S_0x7fa271127e00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 52, 3 52 0, S_0x7fa27110a220;
 .timescale -9 -12;
v0x7fa271127fd0_0 .var/2s "i", 31 0;
S_0x7fa271128060 .scope module, "uut" "spi_tx" 3 12, 4 3 0, S_0x7fa27110a220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "trigger_in";
    .port_info 4 /OUTPUT 1 "data_out";
    .port_info 5 /OUTPUT 1 "data_clk_out";
    .port_info 6 /OUTPUT 1 "sel_out";
P_0x7fa271128240 .param/l "DATA_PERIOD" 0 4 5, +C4<00000000000000000000000000001010>;
P_0x7fa271128280 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x7fa271128540_0 .var "bit_counter", 4 0;
v0x7fa271128600_0 .net "clk_in", 0 0, v0x7fa271128c70_0;  1 drivers
v0x7fa2711286a0_0 .var "clock_counter", 4 0;
v0x7fa271128730_0 .var "data_clk_out", 0 0;
v0x7fa2711287c0_0 .net "data_in", 15 0, v0x7fa271128dc0_0;  1 drivers
v0x7fa271128870_0 .var "data_in_temp", 15 0;
v0x7fa271128920_0 .var "data_out", 0 0;
v0x7fa2711289c0_0 .net "rst_in", 0 0, v0x7fa271128f20_0;  1 drivers
v0x7fa271128a60_0 .var "sel_out", 0 0;
v0x7fa271128b70_0 .net "trigger_in", 0 0, v0x7fa2711290a0_0;  1 drivers
E_0x7fa2711284f0 .event posedge, v0x7fa271128600_0;
    .scope S_0x7fa271128060;
T_0 ;
    %wait E_0x7fa2711284f0;
    %load/vec4 v0x7fa2711289c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa271128730_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa271128540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa2711286a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa271128a60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa271128b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa271128a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa271128730_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa271128540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa2711286a0_0, 0;
    %load/vec4 v0x7fa2711287c0_0;
    %assign/vec4 v0x7fa271128870_0, 0;
    %load/vec4 v0x7fa271128870_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x7fa271128540_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x7fa271128920_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fa271128540_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa271128a60_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fa2711286a0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x7fa271128730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x7fa271128540_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7fa271128540_0, 0;
T_0.8 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa2711286a0_0, 0;
    %load/vec4 v0x7fa271128730_0;
    %inv;
    %assign/vec4 v0x7fa271128730_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fa2711286a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7fa2711286a0_0, 0;
T_0.7 ;
    %load/vec4 v0x7fa271128870_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x7fa271128540_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %store/vec4 v0x7fa271128920_0, 0, 1;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa27110a220;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x7fa271128c70_0;
    %nor/r;
    %store/vec4 v0x7fa271128c70_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa27110a220;
T_2 ;
    %vpi_call/w 3 26 "$dumpfile", "spi.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa27110a220 {0 0 0};
    %vpi_call/w 3 28 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa271128c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa271128f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa2711290a0_0, 0, 1;
    %pushi/vec4 48879, 0, 16;
    %store/vec4 v0x7fa271128dc0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa271128f20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa271128f20_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa2711290a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa2711290a0_0, 0, 1;
    %vpi_call/w 3 41 "$display", "data_in = %16b ", v0x7fa271128dc0_0 {0 0 0};
    %vpi_call/w 3 42 "$display", "trig data clk" {0 0 0};
    %fork t_1, S_0x7fa27110a390;
    %jmp t_0;
    .scope S_0x7fa27110a390;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa27110b740_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fa27110b740_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_call/w 3 44 "$display", "%b     %b    %b", v0x7fa2711290a0_0, v0x7fa271128e70_0, v0x7fa271128d30_0 {0 0 0};
    %delay 10000, 0;
    %load/vec4 v0x7fa27110b740_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fa27110b740_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x7fa27110a220;
t_0 %join;
    %pushi/vec4 65261, 0, 16;
    %store/vec4 v0x7fa271128dc0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa2711290a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa2711290a0_0, 0, 1;
    %vpi_call/w 3 51 "$display", "trig data clk" {0 0 0};
    %fork t_3, S_0x7fa271127e00;
    %jmp t_2;
    .scope S_0x7fa271127e00;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa271127fd0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fa271127fd0_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_2.3, 5;
    %vpi_call/w 3 53 "$display", "%b   %b    %b", v0x7fa2711290a0_0, v0x7fa271128e70_0, v0x7fa271128d30_0 {0 0 0};
    %delay 10000, 0;
    %load/vec4 v0x7fa271127fd0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fa271127fd0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x7fa27110a220;
t_2 %join;
    %vpi_call/w 3 56 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/spi_tx_ts.sv";
    "hdl/spi_tx.sv";
