0.6
2017.2
Aug  9 2017
16:49:39
D:/CSE_31L/Lab5/Counter/Counter.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,xil_defaultlib,,,,,,
D:/CSE_31L/Lab5/Counter/Counter.srcs/sources_1/new/counter.sv,1509493252,systemVerilog,,,,counter,,xil_defaultlib,,,,,,
