Analysis & Elaboration report for projeto_relogio
Fri Oct 16 19:41:39 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |projeto_relogio
  5. Parameter Settings for User Entity Instance: processador:processador
  6. Parameter Settings for User Entity Instance: processador:processador|memoriaROM:ROM
  7. Parameter Settings for User Entity Instance: processador:processador|registradorGenerico:PC
  8. Parameter Settings for User Entity Instance: processador:processador|somaConstante:incremento1
  9. Parameter Settings for User Entity Instance: processador:processador|muxGenerico2x1:MUX_PC
 10. Parameter Settings for User Entity Instance: processador:processador|bancoRegistradoresArqRegMem:bancoRegistrador
 11. Parameter Settings for User Entity Instance: processador:processador|muxGenerico2x1:muxULA
 12. Parameter Settings for User Entity Instance: processador:processador|ULA:ULA
 13. Parameter Settings for User Entity Instance: interfaceCHAVES:interfaceSW
 14. Parameter Settings for User Entity Instance: registradorGenerico:regDSP
 15. Parameter Settings for User Entity Instance: decodificador:decodificadorRelogio
 16. Analysis & Elaboration Settings
 17. Port Connectivity Checks: "decodificador:decodificadorRelogio"
 18. Port Connectivity Checks: "conversorHex7Seg:DSP5"
 19. Port Connectivity Checks: "conversorHex7Seg:DSP4"
 20. Port Connectivity Checks: "conversorHex7Seg:DSP3"
 21. Port Connectivity Checks: "conversorHex7Seg:DSP2"
 22. Port Connectivity Checks: "conversorHex7Seg:DSP1"
 23. Port Connectivity Checks: "conversorHex7Seg:DSP0"
 24. Port Connectivity Checks: "registradorGenerico:regDSP"
 25. Port Connectivity Checks: "processador:processador|UnidadeControle:unidadeControle"
 26. Port Connectivity Checks: "processador:processador|flipflopGenerico:flipFLop"
 27. Port Connectivity Checks: "processador:processador|registradorGenerico:PC"
 28. Port Connectivity Checks: "processador:processador"
 29. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Oct 16 19:41:39 2020       ;
; Quartus Prime Version         ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                 ; projeto_relogio                             ;
; Top-level Entity Name         ; projeto_relogio                             ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |projeto_relogio ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                         ;
; ADDR_WIDTH     ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; enderecowidth  ; 10    ; Signed Integer                              ;
; dadoswidth     ; 8     ; Signed Integer                              ;
; dataromwidth   ; 19    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|memoriaROM:ROM ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; datawidth      ; 19    ; Signed Integer                                             ;
; addrwidth      ; 10    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|registradorGenerico:PC ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; larguradados   ; 10    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|somaConstante:incremento1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; larguradados   ; 10    ; Signed Integer                                                        ;
; constante      ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|muxGenerico2x1:MUX_PC ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; larguradados   ; 10    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|bancoRegistradoresArqRegMem:bancoRegistrador ;
+---------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------+
; larguradados        ; 8     ; Signed Integer                                                                      ;
; larguraendbancoregs ; 5     ; Signed Integer                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|muxGenerico2x1:muxULA ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|ULA:ULA ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interfaceCHAVES:interfaceSW ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; datawidth      ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registradorGenerico:regDSP ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; larguradados   ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decodificador:decodificadorRelogio ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; projeto_relogio    ; projeto_relogio    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decodificador:decodificadorRelogio"                                                                  ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; selecionabotao        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; selecionadisp_u_h     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; selecionadisp_d_h     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; selecionadisp_d_m     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; selecionadisp_u_m     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; selecionadisp_d_s     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; selecionabtempo_hab   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; selecionabtempo_limpa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DSP5" ;
+----------+-------+----------+---------------------+
; Port     ; Type  ; Severity ; Details             ;
+----------+-------+----------+---------------------+
; apaga    ; Input ; Info     ; Stuck at GND        ;
; negativo ; Input ; Info     ; Stuck at GND        ;
; overflow ; Input ; Info     ; Stuck at GND        ;
+----------+-------+----------+---------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DSP4" ;
+----------+-------+----------+---------------------+
; Port     ; Type  ; Severity ; Details             ;
+----------+-------+----------+---------------------+
; apaga    ; Input ; Info     ; Stuck at GND        ;
; negativo ; Input ; Info     ; Stuck at GND        ;
; overflow ; Input ; Info     ; Stuck at GND        ;
+----------+-------+----------+---------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DSP3" ;
+----------+-------+----------+---------------------+
; Port     ; Type  ; Severity ; Details             ;
+----------+-------+----------+---------------------+
; apaga    ; Input ; Info     ; Stuck at GND        ;
; negativo ; Input ; Info     ; Stuck at GND        ;
; overflow ; Input ; Info     ; Stuck at GND        ;
+----------+-------+----------+---------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DSP2" ;
+----------+-------+----------+---------------------+
; Port     ; Type  ; Severity ; Details             ;
+----------+-------+----------+---------------------+
; apaga    ; Input ; Info     ; Stuck at GND        ;
; negativo ; Input ; Info     ; Stuck at GND        ;
; overflow ; Input ; Info     ; Stuck at GND        ;
+----------+-------+----------+---------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DSP1" ;
+----------+-------+----------+---------------------+
; Port     ; Type  ; Severity ; Details             ;
+----------+-------+----------+---------------------+
; apaga    ; Input ; Info     ; Stuck at GND        ;
; negativo ; Input ; Info     ; Stuck at GND        ;
; overflow ; Input ; Info     ; Stuck at GND        ;
+----------+-------+----------+---------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "conversorHex7Seg:DSP0" ;
+----------+-------+----------+---------------------+
; Port     ; Type  ; Severity ; Details             ;
+----------+-------+----------+---------------------+
; apaga    ; Input ; Info     ; Stuck at GND        ;
; negativo ; Input ; Info     ; Stuck at GND        ;
; overflow ; Input ; Info     ; Stuck at GND        ;
+----------+-------+----------+---------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "registradorGenerico:regDSP" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processador|UnidadeControle:unidadeControle"                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; palavracontrole[5..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; palavracontrole[9]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processador|flipflopGenerico:flipFLop"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rst  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processador|registradorGenerico:PC" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                   ;
; rst    ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processador"                                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; barramentoend ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Oct 16 19:41:23 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_relogio -c projeto_relogio --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file registradorgenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/registradorGenerico.vhd Line: 15
    Info (12023): Found entity 1: registradorGenerico File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoriarom.vhd
    Info (12022): Found design unit 1: memoriaROM-assincrona File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/memoriaROM.vhd Line: 16
    Info (12023): Found entity 1: memoriaROM File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/memoriaROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somaconstante.vhd
    Info (12022): Found design unit 1: somaConstante-comportamento File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/somaConstante.vhd Line: 18
    Info (12023): Found entity 1: somaConstante File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/somaConstante.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd
    Info (12022): Found design unit 1: muxGenerico2x1-comportamento File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/muxGenerico2x1.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico2x1 File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/muxGenerico2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd
    Info (12022): Found design unit 1: bancoRegistradoresArqRegMem-comportamento File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/bancoRegistradoresArqRegMem.vhd Line: 23
    Info (12023): Found entity 1: bancoRegistradoresArqRegMem File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/bancoRegistradoresArqRegMem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file processador.vhd
    Info (12022): Found design unit 1: processador-arch_name File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 23
    Info (12023): Found entity 1: processador File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ULA-comportamento File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/ULA.vhd Line: 19
    Info (12023): Found entity 1: ULA File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/ULA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd
    Info (12022): Found design unit 1: flipflopGenerico-comportamento File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/flipflopGenerico.vhd Line: 13
    Info (12023): Found entity 1: flipflopGenerico File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/flipflopGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file unidadecontrole.vhd
    Info (12022): Found design unit 1: UnidadeControle-arch_name File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/UnidadeControle.vhd Line: 15
    Info (12023): Found entity 1: UnidadeControle File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/UnidadeControle.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file projeto_relogio.vhd
    Info (12022): Found design unit 1: projeto_relogio-arch_name File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 24
    Info (12023): Found entity 1: projeto_relogio File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decodificador.vhd
    Info (12022): Found design unit 1: decodificador-arch_name File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd Line: 41
    Info (12023): Found entity 1: decodificador File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file interfacechaves.vhd
    Info (12022): Found design unit 1: interfaceCHAVES-comportamento File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/interfaceCHAVES.vhd Line: 15
    Info (12023): Found entity 1: interfaceCHAVES File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/interfaceCHAVES.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/conversorHex7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file interfacebotao.vhd
    Info (12022): Found design unit 1: interfaceBotao-comportamento File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/interfaceBotao.vhd Line: 15
    Info (12023): Found entity 1: interfaceBotao File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/interfaceBotao.vhd Line: 4
Info (12127): Elaborating entity "projeto_relogio" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at projeto_relogio.vhd(27): object "habilitaBtempo_Limpa" assigned a value but never read File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 27
Warning (10036): Verilog HDL or VHDL warning at projeto_relogio.vhd(28): object "habilitaBtempo_Hab" assigned a value but never read File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at projeto_relogio.vhd(30): object "habilitaBotao" assigned a value but never read File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at projeto_relogio.vhd(34): object "habilitaDisp_u_h" assigned a value but never read File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at projeto_relogio.vhd(35): object "habilitaDisp_d_h" assigned a value but never read File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at projeto_relogio.vhd(36): object "habilitaDisp_d_m" assigned a value but never read File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at projeto_relogio.vhd(37): object "habilitaDisp_u_m" assigned a value but never read File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at projeto_relogio.vhd(38): object "habilitaDisp_d_s" assigned a value but never read File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at projeto_relogio.vhd(45): object "processador_in_end" assigned a value but never read File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 45
Info (12128): Elaborating entity "processador" for hierarchy "processador:processador" File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 52
Warning (10541): VHDL Signal Declaration warning at processador.vhd(15): used implicit default value for signal "barramentoEnd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 15
Warning (10036): Verilog HDL or VHDL warning at processador.vhd(26): object "flagUC" assigned a value but never read File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 26
Warning (10036): Verilog HDL or VHDL warning at processador.vhd(27): object "selMuxProxPC_flag" assigned a value but never read File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at processador.vhd(28): used implicit default value for signal "operacao" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at processador.vhd(29): used implicit default value for signal "saidaFlipFlop" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 29
Info (12128): Elaborating entity "memoriaROM" for hierarchy "processador:processador|memoriaROM:ROM" File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 59
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "processador:processador|registradorGenerico:PC" File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 69
Info (12128): Elaborating entity "somaConstante" for hierarchy "processador:processador|somaConstante:incremento1" File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 81
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "processador:processador|muxGenerico2x1:MUX_PC" File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 90
Info (12128): Elaborating entity "bancoRegistradoresArqRegMem" for hierarchy "processador:processador|bancoRegistradoresArqRegMem:bancoRegistrador" File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 107
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "processador:processador|muxGenerico2x1:muxULA" File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 119
Info (12128): Elaborating entity "ULA" for hierarchy "processador:processador|ULA:ULA" File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 130
Info (12128): Elaborating entity "flipflopGenerico" for hierarchy "processador:processador|flipflopGenerico:flipFLop" File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 142
Info (12128): Elaborating entity "UnidadeControle" for hierarchy "processador:processador|UnidadeControle:unidadeControle" File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/processador.vhd Line: 151
Info (12128): Elaborating entity "interfaceCHAVES" for hierarchy "interfaceCHAVES:interfaceSW" File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 65
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "registradorGenerico:regDSP" File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 75
Info (12128): Elaborating entity "conversorHex7Seg" for hierarchy "conversorHex7Seg:DSP0" File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 86
Info (12128): Elaborating entity "decodificador" for hierarchy "decodificador:decodificadorRelogio" File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.vhd Line: 175
Warning (10620): VHDL warning at decodificador.vhd(48): comparison between unequal length operands always returns FALSE File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd Line: 48
Warning (10620): VHDL warning at decodificador.vhd(49): comparison between unequal length operands always returns FALSE File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd Line: 49
Warning (10620): VHDL warning at decodificador.vhd(52): comparison between unequal length operands always returns FALSE File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd Line: 52
Warning (10620): VHDL warning at decodificador.vhd(53): comparison between unequal length operands always returns FALSE File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd Line: 53
Warning (10620): VHDL warning at decodificador.vhd(54): comparison between unequal length operands always returns FALSE File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd Line: 54
Warning (10620): VHDL warning at decodificador.vhd(55): comparison between unequal length operands always returns FALSE File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd Line: 55
Warning (10620): VHDL warning at decodificador.vhd(56): comparison between unequal length operands always returns FALSE File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd Line: 56
Warning (10620): VHDL warning at decodificador.vhd(57): comparison between unequal length operands always returns FALSE File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd Line: 57
Warning (10620): VHDL warning at decodificador.vhd(59): comparison between unequal length operands always returns FALSE File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd Line: 59
Warning (10620): VHDL warning at decodificador.vhd(60): comparison between unequal length operands always returns FALSE File: C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/decodificador.vhd Line: 60
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Fri Oct 16 19:41:39 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:36


