
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version O-2018.06-SP1 for linux64 - Jul 19, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/marupust/.synopsys_dv_prefs.tcl
remove_design -designs
1
set search_path {/home/marupust/Desktop/research_benchmark/nikhil_bhaiya_files/technology_files}
/home/marupust/Desktop/research_benchmark/nikhil_bhaiya_files/technology_files
set target_library {saed90nm_typ_ht.db}
saed90nm_typ_ht.db
set link_library {saed90nm_typ_ht.db}
saed90nm_typ_ht.db
set symbol_library {saed90nm.sdb}
saed90nm.sdb
set asynch 1;
1
set design {test}
test
#set_dont_use saed90nm_typ_ht/AND2X1
#set_dont_use saed90nm_typ_ht/AND2X2
#set_dont_use saed90nm_typ_ht/AND2X4
set_dont_use saed90nm_typ_ht/AND3X1
Loading db file '/home/marupust/Desktop/research_benchmark/nikhil_bhaiya_files/technology_files/saed90nm_typ_ht.db'
1
set_dont_use saed90nm_typ_ht/AND3X2
1
set_dont_use saed90nm_typ_ht/AND3X4
1
set_dont_use saed90nm_typ_ht/AND4X1
1
set_dont_use saed90nm_typ_ht/AND4X2
1
set_dont_use saed90nm_typ_ht/AND4X4
1
set_dont_use saed90nm_typ_ht/ANTENNA
1
set_dont_use saed90nm_typ_ht/AO21X1
1
set_dont_use saed90nm_typ_ht/AO21X2
1
set_dont_use saed90nm_typ_ht/AO22X1
1
set_dont_use saed90nm_typ_ht/AO22X2
1
set_dont_use saed90nm_typ_ht/AO221X1
1
set_dont_use saed90nm_typ_ht/AO221X2
1
set_dont_use saed90nm_typ_ht/AO222X1
1
set_dont_use saed90nm_typ_ht/AO222X2
1
set_dont_use saed90nm_typ_ht/AOBUFX1
1
set_dont_use saed90nm_typ_ht/AOBUFX2
1
set_dont_use saed90nm_typ_ht/AOBUFX4
1
set_dont_use saed90nm_typ_ht/AODFFARX1
1
set_dont_use saed90nm_typ_ht/AODFFARX2
1
set_dont_use saed90nm_typ_ht/AODFFNARX1
1
set_dont_use saed90nm_typ_ht/AODFFNARX2
1
set_dont_use saed90nm_typ_ht/AOI21X1
1
set_dont_use saed90nm_typ_ht/AOI21X2
1
set_dont_use saed90nm_typ_ht/AOI22X1
1
set_dont_use saed90nm_typ_ht/AOI22X2
1
set_dont_use saed90nm_typ_ht/AOI221X1
1
set_dont_use saed90nm_typ_ht/AOI221X2
1
set_dont_use saed90nm_typ_ht/AOI222X1
1
set_dont_use saed90nm_typ_ht/AOI222X2
1
set_dont_use saed90nm_typ_ht/AOINVX1
1
set_dont_use saed90nm_typ_ht/AOINVX2
1
set_dont_use saed90nm_typ_ht/AOINVX4
1
set_dont_use saed90nm_typ_ht/BSLEX1
1
set_dont_use saed90nm_typ_ht/BSLEX2
1
set_dont_use saed90nm_typ_ht/BSLEX4
1
set_dont_use saed90nm_typ_ht/BUSKP
1
set_dont_use saed90nm_typ_ht/CLOAD1
1
set_dont_use saed90nm_typ_ht/DCAP
1
set_dont_use saed90nm_typ_ht/DEC24X1
1
set_dont_use saed90nm_typ_ht/DEC24X2
1
set_dont_use saed90nm_typ_ht/DELLN1X2
1
set_dont_use saed90nm_typ_ht/DELLN2X2
1
set_dont_use saed90nm_typ_ht/DELLN3X2
1
#set_dont_use saed90nm_typ_ht/DFFARX1
set_dont_use saed90nm_typ_ht/DFFARX2
1
set_dont_use saed90nm_typ_ht/DFFASRX1
1
set_dont_use saed90nm_typ_ht/DFFASRX2
1
set_dont_use saed90nm_typ_ht/DFFASX1
1
set_dont_use saed90nm_typ_ht/DFFASX2
1
set_dont_use saed90nm_typ_ht/DFFNARX1
1
set_dont_use saed90nm_typ_ht/DFFNARX2
1
set_dont_use saed90nm_typ_ht/DFFNASRNX1
1
set_dont_use saed90nm_typ_ht/DFFNASRNX2
1
set_dont_use saed90nm_typ_ht/DFFNASRQX1
1
set_dont_use saed90nm_typ_ht/DFFNASRQX2
1
set_dont_use saed90nm_typ_ht/DFFNASRX1
1
set_dont_use saed90nm_typ_ht/DFFNASRX2
1
set_dont_use saed90nm_typ_ht/DFFNASX1
1
set_dont_use saed90nm_typ_ht/DFFNASX2
1
set_dont_use saed90nm_typ_ht/DFFNX1
1
set_dont_use saed90nm_typ_ht/DFFNX2
1
set_dont_use saed90nm_typ_ht/DFFX1
1
set_dont_use saed90nm_typ_ht/DFFX2
1
set_dont_use saed90nm_typ_ht/DFFSSRX1
1
set_dont_use saed90nm_typ_ht/DFFSSRX2
1
set_dont_use saed90nm_typ_ht/DHFILLHLH2
1
set_dont_use saed90nm_typ_ht/DHFILLHLHLS11
1
set_dont_use saed90nm_typ_ht/DHFILLLHL2
1
set_dont_use saed90nm_typ_ht/FADDX1
1
set_dont_use saed90nm_typ_ht/FADDX2
1
set_dont_use saed90nm_typ_ht/HADDX1
1
set_dont_use saed90nm_typ_ht/HADDX2
1
set_dont_use saed90nm_typ_ht/HEAD2X2
1
set_dont_use saed90nm_typ_ht/HEAD2X4
1
set_dont_use saed90nm_typ_ht/HEAD2X8
1
set_dont_use saed90nm_typ_ht/HEAD2X16
1
set_dont_use saed90nm_typ_ht/HEAD2X32
1
set_dont_use saed90nm_typ_ht/HEADX2
1
set_dont_use saed90nm_typ_ht/HEADX4
1
set_dont_use saed90nm_typ_ht/HEADX8
1
set_dont_use saed90nm_typ_ht/HEADX16
1
set_dont_use saed90nm_typ_ht/HEADX32
1
#set_dont_use saed90nm_typ_ht/INVX0
#set_dont_use saed90nm_typ_ht/INVX1
#set_dont_use saed90nm_typ_ht/INVX2
#set_dont_use saed90nm_typ_ht/INVX4
#set_dont_use saed90nm_typ_ht/INVX8
#set_dont_use saed90nm_typ_ht/INVX16
#set_dont_use saed90nm_typ_ht/INVX32
set_dont_use saed90nm_typ_ht/IBUFFX2
1
set_dont_use saed90nm_typ_ht/IBUFFX4
1
set_dont_use saed90nm_typ_ht/IBUFFX8
1
set_dont_use saed90nm_typ_ht/IBUFFX16
1
set_dont_use saed90nm_typ_ht/IBUFFX32
1
set_dont_use saed90nm_typ_ht/ISOLANDX1
1
set_dont_use saed90nm_typ_ht/ISOLANDX2
1
set_dont_use saed90nm_typ_ht/ISOLANDX4
1
set_dont_use saed90nm_typ_ht/ISOLANDX8
1
set_dont_use saed90nm_typ_ht/ISOLORX1
1
set_dont_use saed90nm_typ_ht/ISOLORX2
1
set_dont_use saed90nm_typ_ht/ISOLORX4
1
set_dont_use saed90nm_typ_ht/ISOLORX8
1
set_dont_use saed90nm_typ_ht/LARX1
1
set_dont_use saed90nm_typ_ht/LARX2
1
set_dont_use saed90nm_typ_ht/LASRNX1
1
set_dont_use saed90nm_typ_ht/LASRNX2
1
set_dont_use saed90nm_typ_ht/LASRQX1
1
set_dont_use saed90nm_typ_ht/LASRQX2
1
set_dont_use saed90nm_typ_ht/LASRX1
1
set_dont_use saed90nm_typ_ht/LASRX2
1
set_dont_use saed90nm_typ_ht/LASX1
1
set_dont_use saed90nm_typ_ht/LASX2
1
set_dont_use saed90nm_typ_ht/LATCHX1
1
set_dont_use saed90nm_typ_ht/LATCHX2
1
set_dont_use saed90nm_typ_ht/LNANDX1
1
set_dont_use saed90nm_typ_ht/LNANDX2
1
set_dont_use saed90nm_typ_ht/MUX21X1
1
set_dont_use saed90nm_typ_ht/MUX21X2
1
set_dont_use saed90nm_typ_ht/MUX41X1
1
set_dont_use saed90nm_typ_ht/MUX41X2
1
#set_dont_use saed90nm_typ_ht/NAND2X0
#set_dont_use saed90nm_typ_ht/NAND2X1
#set_dont_use saed90nm_typ_ht/NAND2X2
#set_dont_use saed90nm_typ_ht/NAND2X4
set_dont_use saed90nm_typ_ht/NAND3X0
1
set_dont_use saed90nm_typ_ht/NAND3X1
1
set_dont_use saed90nm_typ_ht/NAND3X2
1
set_dont_use saed90nm_typ_ht/NAND3X4
1
set_dont_use saed90nm_typ_ht/NAND4X0
1
set_dont_use saed90nm_typ_ht/NAND4X1
1
set_dont_use saed90nm_typ_ht/NBUFFX2
1
set_dont_use saed90nm_typ_ht/NBUFFX4
1
set_dont_use saed90nm_typ_ht/NBUFFX8
1
set_dont_use saed90nm_typ_ht/NBUFFX16
1
set_dont_use saed90nm_typ_ht/NBUFFX32
1
set_dont_use saed90nm_typ_ht/NMT1
1
set_dont_use saed90nm_typ_ht/NMT2
1
set_dont_use saed90nm_typ_ht/NMT3
1
#set_dont_use saed90nm_typ_ht/NOR2X0
#set_dont_use saed90nm_typ_ht/NOR2X1
#set_dont_use saed90nm_typ_ht/NOR2X2
#set_dont_use saed90nm_typ_ht/NOR2X4
set_dont_use saed90nm_typ_ht/NOR3X0
1
set_dont_use saed90nm_typ_ht/NOR3X1
1
set_dont_use saed90nm_typ_ht/NOR3X2
1
set_dont_use saed90nm_typ_ht/NOR3X4
1
set_dont_use saed90nm_typ_ht/NOR4X0
1
set_dont_use saed90nm_typ_ht/NOR4X1
1
set_dont_use saed90nm_typ_ht/OA21X1
1
set_dont_use saed90nm_typ_ht/OA21X2
1
set_dont_use saed90nm_typ_ht/OA22X1
1
set_dont_use saed90nm_typ_ht/OA22X2
1
set_dont_use saed90nm_typ_ht/OA221X1
1
set_dont_use saed90nm_typ_ht/OA221X2
1
set_dont_use saed90nm_typ_ht/OA222X1
1
set_dont_use saed90nm_typ_ht/OA222X2
1
set_dont_use saed90nm_typ_ht/OAI21X1
1
set_dont_use saed90nm_typ_ht/OAI21X2
1
set_dont_use saed90nm_typ_ht/OAI22X1
1
set_dont_use saed90nm_typ_ht/OAI22X2
1
set_dont_use saed90nm_typ_ht/OAI221X1
1
set_dont_use saed90nm_typ_ht/OAI221X2
1
set_dont_use saed90nm_typ_ht/OAI222X1
1
set_dont_use saed90nm_typ_ht/OAI222X2
1
#set_dont_use saed90nm_typ_ht/OR2X1
#set_dont_use saed90nm_typ_ht/OR2X2
#set_dont_use saed90nm_typ_ht/OR2X4
set_dont_use saed90nm_typ_ht/OR3X1
1
set_dont_use saed90nm_typ_ht/OR3X2
1
set_dont_use saed90nm_typ_ht/OR3X4
1
set_dont_use saed90nm_typ_ht/OR4X1
1
set_dont_use saed90nm_typ_ht/OR4X2
1
set_dont_use saed90nm_typ_ht/OR4X4
1
set_dont_use saed90nm_typ_ht/PGX1
1
set_dont_use saed90nm_typ_ht/PGX2
1
set_dont_use saed90nm_typ_ht/PGX4
1
set_dont_use saed90nm_typ_ht/PMT1
1
set_dont_use saed90nm_typ_ht/PMT2
1
set_dont_use saed90nm_typ_ht/PMT3
1
set_dont_use saed90nm_typ_ht/SDFFARX1
1
set_dont_use saed90nm_typ_ht/SDFFARX2
1
set_dont_use saed90nm_typ_ht/SDFFASRSX1
1
set_dont_use saed90nm_typ_ht/SDFFASRSX2
1
set_dont_use saed90nm_typ_ht/SDFFASRX1
1
set_dont_use saed90nm_typ_ht/SDFFASRX2
1
set_dont_use saed90nm_typ_ht/SDFFASX1
1
set_dont_use saed90nm_typ_ht/SDFFASX2
1
set_dont_use saed90nm_typ_ht/SDFFNARX1
1
set_dont_use saed90nm_typ_ht/SDFFNARX2
1
set_dont_use saed90nm_typ_ht/SDFFNASRX1
1
set_dont_use saed90nm_typ_ht/SDFFNASRX2
1
set_dont_use saed90nm_typ_ht/SDFFNASX1
1
set_dont_use saed90nm_typ_ht/SDFFNASX2
1
set_dont_use saed90nm_typ_ht/SDFFNX1
1
set_dont_use saed90nm_typ_ht/SDFFNX2
1
set_dont_use saed90nm_typ_ht/SDFFSSRX1
1
set_dont_use saed90nm_typ_ht/SDFFSSRX2
1
set_dont_use saed90nm_typ_ht/SDFFX1
1
set_dont_use saed90nm_typ_ht/SDFFX2
1
set_dont_use saed90nm_typ_ht/SHFILL1
1
set_dont_use saed90nm_typ_ht/SHFILL2
1
set_dont_use saed90nm_typ_ht/SHFILL3
1
set_dont_use saed90nm_typ_ht/SHFILL64
1
set_dont_use saed90nm_typ_ht/SHFILL128
1
set_dont_use saed90nm_typ_ht/TIEH
1
set_dont_use saed90nm_typ_ht/TIEL
1
set_dont_use saed90nm_typ_ht/TNBUFFX1
1
set_dont_use saed90nm_typ_ht/TNBUFFX2
1
set_dont_use saed90nm_typ_ht/TNBUFFX4
1
set_dont_use saed90nm_typ_ht/TNBUFFX8
1
set_dont_use saed90nm_typ_ht/TNBUFFX16
1
set_dont_use saed90nm_typ_ht/TNBUFFX32
1
#set_dont_use saed90nm_typ_ht/XNOR2X1
#set_dont_use saed90nm_typ_ht/XNOR2X2
#set_dont_use saed90nm_typ_ht/XOR2X1
#set_dont_use saed90nm_typ_ht/XOR2X2
set_dont_use saed90nm_typ_ht/XNOR3X1
1
set_dont_use saed90nm_typ_ht/XNOR3X2
1
set_dont_use saed90nm_typ_ht/XOR3X1
1
set_dont_use saed90nm_typ_ht/XOR3X2
1
analyze -library WORK -format verilog {/home/marupust/Desktop/AGG_ANTLR_AMAR/Attributed_graph_Grammar/Antlr/AGL/pattern_merge_graphs/pattern_7_6.v}
Running PRESTO HDLC
Compiling source file /home/marupust/Desktop/AGG_ANTLR_AMAR/Attributed_graph_Grammar/Antlr/AGL/pattern_merge_graphs/pattern_7_6.v
Presto compilation completed successfully.
1
elaborate test_final -architecture verilog -library DEFAULT
Loading db file '/opt/eda/synopsys/syn/current/libraries/syn/gtech.db'
Loading db file '/opt/eda/synopsys/syn/current/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'test_final'.
1
link

  Linking design 'test_final'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed90nm_typ_ht (library)   /home/marupust/Desktop/research_benchmark/nikhil_bhaiya_files/technology_files/saed90nm_typ_ht.db

1
uniquify
1
compile -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'test_final'
Information: The register 'I_4' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'test_final' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Structuring 'test_final'
  Mapping 'test_final'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
    0:00:00     131.8      0.00       0.0       0.0                          
Loading db file '/home/marupust/Desktop/research_benchmark/nikhil_bhaiya_files/technology_files/saed90nm_typ_ht.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
write -hierarchy -format verilog -output {/home/marupust/Desktop/AGG_ANTLR_AMAR/Attributed_graph_Grammar/Antlr/AGL/pattern_merge_graphs/dc_pattern_7_6.v}
Writing verilog file '/home/marupust/Desktop/AGG_ANTLR_AMAR/Attributed_graph_Grammar/Antlr/AGL/pattern_merge_graphs/dc_pattern_7_6.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit
Thank you...
