======
CLKINV
======

Component diagram
-----------------

.. symbolator:: ../../../xc/common/primitives/common_slice/routing/clkinv/clkinv.sim.v

Internal diagram
----------------

.. verilog-diagram:: ../../../xc/common/primitives/common_slice/routing/clkinv/clkinv.sim.v
   :type: netlistsvg
   :module: CLKINV

Verilog File
------------

.. literalinclude:: ../../../xc/common/primitives/common_slice/routing/clkinv/clkinv.sim.v
   :language: verilog
   :caption: xc/common/primitives/common_slice/routing/clkinv/clkinv.sim.v
