// Seed: 2094829537
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output supply0 id_2
);
  module_2(
      id_1, id_1
  );
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output supply1 id_2,
    input uwire id_3
);
  wand id_5 = id_5;
  assign id_5 = id_5;
  and (id_2, id_3, id_1, id_6, id_5);
  wire id_6;
  module_0(
      id_2, id_5, id_2
  );
  assign id_5 = id_3;
endmodule
module module_2 (
    input wand id_0,
    input supply0 id_1
);
  tri1 id_3, id_4, id_5;
  id_6 :
  assert property (@(negedge 1 * id_4 !== id_3) 1);
  wire id_7;
  initial $display(id_4, 1);
  wire id_8;
endmodule
