// Seed: 3302059394
module module_0 (
    input wire id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wor id_3
);
  wire id_5;
  wire id_6;
  module_2(
      id_5, id_6, id_6, id_6, id_6
  );
endmodule
module module_1 (
    input  wand id_0
    , id_4,
    input  tri1 id_1,
    output wand id_2
);
  assign id_2 = id_1;
  nor (id_2, id_4, id_1, id_0);
  module_0(
      id_1, id_2, id_2, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  assign id_2 = 1'b0 > 1;
  assign id_2 = 1;
endmodule
