Analysis & Synthesis report for niosadc
Tue Oct 22 16:55:35 2024
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. State Machine - |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state
 12. State Machine - |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state
 13. State Machine - |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state
 14. State Machine - |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state
 15. State Machine - |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state
 16. State Machine - |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state
 17. State Machine - |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 26. Source assignments for ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 27. Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 28. Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_b_module:ativiade5_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 29. Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 30. Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 31. Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 32. Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 33. Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 34. Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 35. Source assignments for ativiade5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ifn1:auto_generated
 36. Source assignments for ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_demux:cmd_demux
 39. Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 40. Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux
 41. Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux_001
 42. Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 43. Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 44. Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 45. Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux_005
 46. Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux_006
 47. Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux_007
 48. Source assignments for ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller
 49. Source assignments for ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 50. Source assignments for ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 51. Source assignments for ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1
 52. Source assignments for ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1
 53. Parameter Settings for User Entity Instance: ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo
 54. Parameter Settings for User Entity Instance: ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|scfifo:rfifo
 55. Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a
 56. Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 57. Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_b_module:ativiade5_nios2_gen2_0_cpu_register_bank_b
 58. Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_b_module:ativiade5_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 59. Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 60. Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram
 61. Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 62. Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 63. Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 64. Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 65. Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 66. Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ativiade5_nios2_gen2_0_cpu_debug_slave_phy
 67. Parameter Settings for User Entity Instance: ativiade5_onchip_memory2_0:onchip_memory2_0
 68. Parameter Settings for User Entity Instance: ativiade5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 69. Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:reset_controller_0
 70. Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0
 71. Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1
 72. Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1
 73. Parameter Settings for User Entity Instance: altera_avalon_st_sink_bfm:st_sink_bfm_0
 74. Parameter Settings for User Entity Instance: altera_avalon_st_source_bfm:st_source_bfm_0
 75. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 76. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 77. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 78. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator
 79. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 80. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 81. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 82. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 83. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 84. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
 85. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 86. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 87. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 88. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_tse_0_control_port_agent
 91. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_tse_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 94. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 97. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
100. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
103. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
106. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
109. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router:router|ativiade5_mm_interconnect_0_router_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_001:router_001|ativiade5_mm_interconnect_0_router_001_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_002|ativiade5_mm_interconnect_0_router_002_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_003|ativiade5_mm_interconnect_0_router_002_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_004:router_004|ativiade5_mm_interconnect_0_router_004_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_004:router_005|ativiade5_mm_interconnect_0_router_004_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_004:router_006|ativiade5_mm_interconnect_0_router_004_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_007|ativiade5_mm_interconnect_0_router_002_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_008|ativiade5_mm_interconnect_0_router_002_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_009|ativiade5_mm_interconnect_0_router_002_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
122. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
123. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
124. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
125. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
126. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
127. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
128. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
129. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
130. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
131. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
132. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
133. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
134. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
135. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
136. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
137. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
138. Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
139. Parameter Settings for User Entity Instance: ativiade5_avalon_st_adapter:avalon_st_adapter
140. Parameter Settings for User Entity Instance: ativiade5_avalon_st_adapter:avalon_st_adapter|ativiade5_avalon_st_adapter_timing_adapter_0:timing_adapter_0|ativiade5_avalon_st_adapter_timing_adapter_0_fifo:ativiade5_avalon_st_adapter_timing_adapter_0_fifo
141. Parameter Settings for User Entity Instance: ativiade5_avalon_st_adapter_001:avalon_st_adapter_001
142. Parameter Settings for User Entity Instance: ativiade5_rst_controller:rst_controller
143. Parameter Settings for User Entity Instance: ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller
144. Parameter Settings for User Entity Instance: ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
145. Parameter Settings for User Entity Instance: ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
146. Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:rst_controller_001
147. Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0
148. Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1
149. Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1
150. scfifo Parameter Settings by Entity Instance
151. altsyncram Parameter Settings by Entity Instance
152. Port Connectivity Checks: "ativiade5_reset_controller_0:rst_controller_001"
153. Port Connectivity Checks: "ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
154. Port Connectivity Checks: "ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller"
155. Port Connectivity Checks: "ativiade5_rst_controller:rst_controller"
156. Port Connectivity Checks: "ativiade5_avalon_st_adapter:avalon_st_adapter|ativiade5_avalon_st_adapter_timing_adapter_0:timing_adapter_0|ativiade5_avalon_st_adapter_timing_adapter_0_fifo:ativiade5_avalon_st_adapter_timing_adapter_0_fifo"
157. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
158. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
159. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
160. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_004:router_004|ativiade5_mm_interconnect_0_router_004_default_decode:the_default_decode"
161. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_002|ativiade5_mm_interconnect_0_router_002_default_decode:the_default_decode"
162. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_001:router_001|ativiade5_mm_interconnect_0_router_001_default_decode:the_default_decode"
163. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router:router|ativiade5_mm_interconnect_0_router_default_decode:the_default_decode"
164. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
165. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
166. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
167. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
168. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
169. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
170. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
171. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
172. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
173. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
174. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
175. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
176. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo"
177. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_tse_0_control_port_agent"
178. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
179. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
180. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
181. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
182. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
183. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
184. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
185. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
186. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
187. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
188. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator"
189. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
190. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
191. Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
192. Port Connectivity Checks: "altera_avalon_st_source_bfm:st_source_bfm_0"
193. Port Connectivity Checks: "altera_avalon_st_sink_bfm:st_sink_bfm_0"
194. Port Connectivity Checks: "ativiade5_spi_0:spi_0"
195. Port Connectivity Checks: "ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1"
196. Port Connectivity Checks: "ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0"
197. Port Connectivity Checks: "ativiade5_reset_controller_0:reset_controller_0"
198. Port Connectivity Checks: "ativiade5_onchip_memory2_0:onchip_memory2_0"
199. Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ativiade5_nios2_gen2_0_cpu_debug_slave_phy"
200. Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
201. Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
202. Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_pib:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_pib"
203. Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo|ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
204. Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_dtrace|ativiade5_nios2_gen2_0_cpu_nios2_oci_td_mode:ativiade5_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
205. Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_itrace:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_itrace"
206. Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk"
207. Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_xbrk:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_xbrk"
208. Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug"
209. Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci"
210. Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_test_bench:the_ativiade5_nios2_gen2_0_cpu_test_bench"
211. Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0"
212. Port Connectivity Checks: "ativiade5_jtag_uart_0:jtag_uart_0"
213. Port Connectivity Checks: "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac"
214. Post-Synthesis Netlist Statistics for Top Partition
215. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
216. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
217. Elapsed Time Per Partition
218. Analysis & Synthesis Messages
219. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct 22 16:55:35 2024       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; niosadc                                     ;
; Top-level Entity Name           ; ativiade5                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4751                                        ;
; Total pins                      ; 84                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 147,840                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ativiade5          ; niosadc            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                 ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                     ; Library     ;
+--------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; atividade5/synthesis/ativiade5.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd                                                               ; ativiade5   ;
; atividade5/synthesis/ativiade5_reset_controller_0.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5_reset_controller_0.vhd                                            ; ativiade5   ;
; atividade5/synthesis/ativiade5_rst_controller.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5_rst_controller.vhd                                                ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001.v                                ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_timing_adapter_1.sv              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_timing_adapter_1.sv              ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_timing_adapter_0.sv              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_timing_adapter_0.sv              ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_error_adapter_0.sv               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_error_adapter_0.sv               ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_channel_adapter_0.sv             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_channel_adapter_0.sv             ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_avalon_st_adapter.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter.v                                    ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_timing_adapter_0.sv                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_timing_adapter_0.sv                  ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_timing_adapter_0_fifo.sv             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_timing_adapter_0_fifo.sv             ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_error_adapter_0.sv                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_error_adapter_0.sv                   ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_channel_adapter_0.sv                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_channel_adapter_0.sv                 ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_irq_mapper.sv                                          ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v                                    ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_avalon_st_adapter.v                  ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_mux_001.sv                       ; ativiade5   ;
; atividade5/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_mux.sv                           ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_demux_002.sv                     ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_demux.sv                         ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_mux_002.sv                       ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_mux.sv                           ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_demux_001.sv                     ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_demux.sv                         ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_004.sv                        ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_002.sv                        ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_001.sv                        ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router.sv                            ; ativiade5   ;
; atividade5/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; ativiade5   ;
; atividade5/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; ativiade5   ;
; atividade5/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; ativiade5   ;
; atividade5/synthesis/submodules/altera_merlin_master_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_master_agent.sv                                    ; ativiade5   ;
; atividade5/synthesis/submodules/altera_merlin_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_slave_translator.sv                                ; ativiade5   ;
; atividade5/synthesis/submodules/altera_merlin_master_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_master_translator.sv                               ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_timer_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_timer_0.v                                              ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_sysid_qsys_0.v                                         ; ativiade5   ;
; atividade5/synthesis/submodules/altera_avalon_st_source_bfm.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_avalon_st_source_bfm.sv                                   ; ativiade5   ;
; atividade5/synthesis/submodules/altera_avalon_st_sink_bfm.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_avalon_st_sink_bfm.sv                                     ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_spi_0.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_spi_0.v                                                ; ativiade5   ;
; atividade5/synthesis/submodules/altera_reset_controller.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_reset_controller.v                                        ; ativiade5   ;
; atividade5/synthesis/submodules/altera_reset_synchronizer.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_reset_synchronizer.v                                      ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_pio_0.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_pio_0.v                                                ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_onchip_memory2_0.hex                                   ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_onchip_memory2_0.v                                     ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0.v                                         ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v                                     ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_tck.v                     ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_test_bench.v                          ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v                                          ; ativiade5   ;
; atividade5/synthesis/submodules/ativiade5_eth_tse_0.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_eth_tse_0.v                                            ; ativiade5   ;
; atividade5/synthesis/submodules/altera_eth_tse_mac.v                                             ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_eth_tse_mac.v                                             ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_clk_cntl.v                                            ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_clk_cntl.v                                            ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_crc328checker.v                                       ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_crc328checker.v                                       ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_crc328generator.v                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_crc328generator.v                                     ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_crc32ctl8.v                                           ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_crc32ctl8.v                                           ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_crc32galois8.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_crc32galois8.v                                        ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_gmii_io.v                                             ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_gmii_io.v                                             ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_host_control.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_host_control.v                                        ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_mac_control.v                                         ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mac_control.v                                         ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_register_map.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_register_map.v                                        ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_rx_counter_cntl.v                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_counter_cntl.v                                     ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_tx_counter_cntl.v                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_counter_cntl.v                                     ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_lfsr_10.v                                             ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_lfsr_10.v                                             ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_altshifttaps.v                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_altshifttaps.v                                        ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_mac_rx.v                                              ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mac_rx.v                                              ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_mac_tx.v                                              ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mac_tx.v                                              ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_magic_detection.v                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_magic_detection.v                                     ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_mii_rx_if.v                                           ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mii_rx_if.v                                           ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_mii_tx_if.v                                           ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mii_tx_if.v                                           ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_dpram_16x32.v                                         ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_dpram_16x32.v                                         ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_dpram_8x32.v                                          ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_dpram_8x32.v                                          ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_retransmit_cntl.v                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_retransmit_cntl.v                                     ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_rx_min_ff.v                                           ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_min_ff.v                                           ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_rx_stat_extract.v                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_stat_extract.v                                     ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_top_1geth.v                                           ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_1geth.v                                           ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_top_w_fifo.v                                          ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_w_fifo.v                                          ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v                              ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v                              ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_tx_min_ff.v                                           ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_min_ff.v                                           ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_tx_stat_extract.v                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_stat_extract.v                                     ; ativiade5   ;
; atividade5/synthesis/submodules/altera_eth_tse_std_synchronizer.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_eth_tse_std_synchronizer.v                                ; ativiade5   ;
; atividade5/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v                         ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_reset_synchronizer.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_reset_synchronizer.v                                  ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_clock_crosser.v                                       ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_clock_crosser.v                                       ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_a_fifo_13.v                                           ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_13.v                                           ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_a_fifo_34.v                                           ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_34.v                                           ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_a_fifo_opt_1246.v                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_opt_1246.v                                     ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_gray_cnt.v                                            ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_gray_cnt.v                                            ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v                                 ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v                                 ; ativiade5   ;
; atividade5/synthesis/submodules/altera_tse_bin_cnt.v                                             ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_bin_cnt.v                                             ; ativiade5   ;
; atividade5/synthesis/submodules/altera_std_synchronizer_nocut.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_std_synchronizer_nocut.v                                  ; ativiade5   ;
; altsyncram.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                            ;             ;
; stratix_ram_block.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                     ;             ;
; lpm_mux.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                               ;             ;
; lpm_decode.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                            ;             ;
; aglobal170.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                            ;             ;
; a_rdenreg.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                             ;             ;
; altrom.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                                                ;             ;
; altram.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                                                ;             ;
; altdpram.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                              ;             ;
; db/altsyncram_41s1.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_41s1.tdf                                                                           ;             ;
; db/altsyncram_4ur1.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_4ur1.tdf                                                                           ;             ;
; db/altsyncram_p9o1.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf                                                                           ;             ;
; db/altsyncram_t3o1.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_t3o1.tdf                                                                           ;             ;
; db/altsyncram_n3o1.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_n3o1.tdf                                                                           ;             ;
; db/altsyncram_3ao1.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_3ao1.tdf                                                                           ;             ;
; db/altsyncram_n0o1.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_n0o1.tdf                                                                           ;             ;
; scfifo.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                ;             ;
; a_regfifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                             ;             ;
; a_dpfifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                              ;             ;
; a_i2fifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                              ;             ;
; a_fffifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                              ;             ;
; a_f2fifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                              ;             ;
; db/scfifo_3291.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/scfifo_3291.tdf                                                                               ;             ;
; db/a_dpfifo_5771.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/a_dpfifo_5771.tdf                                                                             ;             ;
; db/a_fefifo_7cf.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/a_fefifo_7cf.tdf                                                                              ;             ;
; db/cntr_vg7.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/cntr_vg7.tdf                                                                                  ;             ;
; db/altsyncram_7pu1.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_7pu1.tdf                                                                           ;             ;
; db/cntr_jgb.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/cntr_jgb.tdf                                                                                  ;             ;
; alt_jtag_atlantic.v                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                       ;             ;
; altera_sld_agent_endpoint.vhd                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                             ;             ;
; altera_fabric_endpoint.vhd                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                ;             ;
; db/altsyncram_msi1.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_msi1.tdf                                                                           ;             ;
; altera_std_synchronizer.v                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                 ;             ;
; db/altsyncram_qid1.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_qid1.tdf                                                                           ;             ;
; sld_virtual_jtag_basic.v                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                         ;             ;
; db/altsyncram_ifn1.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_ifn1.tdf                                                                           ;             ;
; pzdyqx.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                ;             ;
; sld_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                               ; altera_sld  ;
; db/ip/sld2a1fa8d8/alt_sld_fab.v                                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/ip/sld2a1fa8d8/alt_sld_fab.v                                                                  ; alt_sld_fab ;
; db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab.v                                           ; alt_sld_fab ;
; db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                    ; alt_sld_fab ;
; db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                 ; alt_sld_fab ;
; db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                               ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                               ; alt_sld_fab ;
; db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                 ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                          ;             ;
; sld_rom_sr.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                            ;             ;
; altshift_taps.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift_taps.tdf                                                                         ;             ;
; lpm_counter.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                           ;             ;
; lpm_compare.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                           ;             ;
; lpm_constant.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                          ;             ;
; db/shift_taps_ffv.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/shift_taps_ffv.tdf                                                                            ;             ;
; db/altsyncram_1r91.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_1r91.tdf                                                                           ;             ;
; db/cntr_eif.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/cntr_eif.tdf                                                                                  ;             ;
+--------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 2941          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 3774          ;
;     -- 7 input functions                    ; 46            ;
;     -- 6 input functions                    ; 662           ;
;     -- 5 input functions                    ; 669           ;
;     -- 4 input functions                    ; 588           ;
;     -- <=3 input functions                  ; 1809          ;
;                                             ;               ;
; Dedicated logic registers                   ; 4751          ;
;                                             ;               ;
; I/O pins                                    ; 84            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 147840        ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 4842          ;
; Total fan-out                               ; 37340         ;
; Average fan-out                             ; 4.12          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |ativiade5                                                                                                                              ; 3774 (1)            ; 4751 (0)                  ; 147840            ; 0          ; 84   ; 0            ; |ativiade5                                                                                                                                                                                                                                                                                                                                                                                                         ; ativiade5                                         ; ativiade5    ;
;    |ativiade5_avalon_st_adapter:avalon_st_adapter|                                                                                      ; 21 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                           ; ativiade5_avalon_st_adapter                       ; ativiade5    ;
;       |ativiade5_avalon_st_adapter_timing_adapter_0:timing_adapter_0|                                                                   ; 21 (1)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_avalon_st_adapter:avalon_st_adapter|ativiade5_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                                                                                                                                                                                             ; ativiade5_avalon_st_adapter_timing_adapter_0      ; ativiade5    ;
;          |ativiade5_avalon_st_adapter_timing_adapter_0_fifo:ativiade5_avalon_st_adapter_timing_adapter_0_fifo|                          ; 20 (20)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_avalon_st_adapter:avalon_st_adapter|ativiade5_avalon_st_adapter_timing_adapter_0:timing_adapter_0|ativiade5_avalon_st_adapter_timing_adapter_0_fifo:ativiade5_avalon_st_adapter_timing_adapter_0_fifo                                                                                                                                                                                         ; ativiade5_avalon_st_adapter_timing_adapter_0_fifo ; ativiade5    ;
;    |ativiade5_eth_tse_0:eth_tse_0|                                                                                                      ; 2202 (0)            ; 3410 (0)                  ; 103808            ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0                                                                                                                                                                                                                                                                                                                                                                           ; ativiade5_eth_tse_0                               ; ativiade5    ;
;       |altera_eth_tse_mac:i_tse_mac|                                                                                                    ; 2202 (17)           ; 3410 (1)                  ; 103808            ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac                                                                                                                                                                                                                                                                                                                                              ; altera_eth_tse_mac                                ; ativiade5    ;
;          |altera_tse_mac_control:U_MAC_CONTROL|                                                                                         ; 750 (0)             ; 1295 (0)                  ; 1536              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                                                                                                                                                                         ; altera_tse_mac_control                            ; ativiade5    ;
;             |altera_tse_host_control:U_CTRL|                                                                                            ; 27 (27)             ; 24 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                                                                                                                                                                          ; altera_tse_host_control                           ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;             |altera_tse_register_map:U_REG|                                                                                             ; 723 (508)           ; 1271 (613)                ; 1536              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                                                                                                                                                                           ; altera_tse_register_map                           ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT                                                                                                                                                                                                                            ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                              ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_13|                                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13                                                                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_14|                                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14                                                                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                    ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                    ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_3|                                                                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3                                                                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                    ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                    ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                    ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE                                                                                                                                                                                                                        ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                          ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE                                                                                                                                                                                                                        ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                          ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_tse_clock_crosser:U_EXCESS_COL|                                                                                  ; 1 (1)               ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL                                                                                                                                                                                                                                     ; altera_tse_clock_crosser                          ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                              ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                              ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_tse_clock_crosser:U_LATE_COL|                                                                                    ; 1 (1)               ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL                                                                                                                                                                                                                                       ; altera_tse_clock_crosser                          ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_tse_clock_crosser:U_SYNC_10|                                                                                     ; 3 (3)               ; 72 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10                                                                                                                                                                                                                                        ; altera_tse_clock_crosser                          ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_tse_clock_crosser:U_SYNC_11|                                                                                     ; 3 (3)               ; 72 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11                                                                                                                                                                                                                                        ; altera_tse_clock_crosser                          ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_tse_clock_crosser:U_SYNC_12|                                                                                     ; 3 (3)               ; 72 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12                                                                                                                                                                                                                                        ; altera_tse_clock_crosser                          ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_tse_clock_crosser:U_SYNC_6|                                                                                      ; 3 (3)               ; 72 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6                                                                                                                                                                                                                                         ; altera_tse_clock_crosser                          ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                    ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                    ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_tse_clock_crosser:U_SYNC_7|                                                                                      ; 3 (3)               ; 72 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7                                                                                                                                                                                                                                         ; altera_tse_clock_crosser                          ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                    ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                    ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_tse_clock_crosser:U_SYNC_8|                                                                                      ; 2 (2)               ; 40 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8                                                                                                                                                                                                                                         ; altera_tse_clock_crosser                          ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                    ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                    ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_tse_rx_counter_cntl:U_RXCNT|                                                                                     ; 132 (124)           ; 142 (94)                  ; 1024              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT                                                                                                                                                                                                                                        ; altera_tse_rx_counter_cntl                        ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                     ; 8 (0)               ; 48 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                                                        ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[0].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                              ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[10].u|                                                                       ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[11].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u                                                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[12].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u                                                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[13].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u                                                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[14].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u                                                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[15].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u                                                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[1].u|                                                                        ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                              ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[2].u|                                                                        ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                              ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[3].u|                                                                        ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                              ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[4].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                              ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[5].u|                                                                        ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                              ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[6].u|                                                                        ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                              ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[7].u|                                                                        ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                              ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[8].u|                                                                        ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                              ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[9].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                              ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_tse_dpram_16x32:CNT_ARRAY_1|                                                                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1                                                                                                                                                                                                     ; altera_tse_dpram_16x32                            ; ativiade5    ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component                                                                                                                                                                     ; altsyncram                                        ; work         ;
;                         |altsyncram_41s1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_41s1:auto_generated                                                                                                                                      ; altsyncram_41s1                                   ; work         ;
;                   |altera_tse_dpram_16x32:CNT_ARRAY_2|                                                                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2                                                                                                                                                                                                     ; altera_tse_dpram_16x32                            ; ativiade5    ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component                                                                                                                                                                     ; altsyncram                                        ; work         ;
;                         |altsyncram_41s1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_41s1:auto_generated                                                                                                                                      ; altsyncram_41s1                                   ; work         ;
;                |altera_tse_tx_counter_cntl:U_TXCNT|                                                                                     ; 64 (64)             ; 70 (70)                   ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT                                                                                                                                                                                                                                        ; altera_tse_tx_counter_cntl                        ; ativiade5    ;
;                   |altera_tse_dpram_8x32:U_ARRAY_1|                                                                                     ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1                                                                                                                                                                                                        ; altera_tse_dpram_8x32                             ; ativiade5    ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                         |altsyncram_4ur1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_4ur1:auto_generated                                                                                                                                         ; altsyncram_4ur1                                   ; work         ;
;                   |altera_tse_dpram_8x32:U_ARRAY_2|                                                                                     ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2                                                                                                                                                                                                        ; altera_tse_dpram_8x32                             ; ativiade5    ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                         |altsyncram_4ur1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_4ur1:auto_generated                                                                                                                                         ; altsyncram_4ur1                                   ; work         ;
;          |altera_tse_reset_synchronizer:reset_sync_0|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0                                                                                                                                                                                                                                                                                                   ; altera_tse_reset_synchronizer                     ; ativiade5    ;
;          |altera_tse_reset_synchronizer:reset_sync_1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1                                                                                                                                                                                                                                                                                                   ; altera_tse_reset_synchronizer                     ; ativiade5    ;
;          |altera_tse_reset_synchronizer:reset_sync_2|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2                                                                                                                                                                                                                                                                                                   ; altera_tse_reset_synchronizer                     ; ativiade5    ;
;          |altera_tse_reset_synchronizer:reset_sync_3|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3                                                                                                                                                                                                                                                                                                   ; altera_tse_reset_synchronizer                     ; ativiade5    ;
;          |altera_tse_reset_synchronizer:reset_sync_4|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4                                                                                                                                                                                                                                                                                                   ; altera_tse_reset_synchronizer                     ; ativiade5    ;
;          |altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|                                                                                  ; 1435 (12)           ; 2099 (0)                  ; 102272            ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                                                                                                                                                                  ; altera_tse_top_w_fifo_10_100_1000                 ; ativiade5    ;
;             |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                                  ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;             |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                                  ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;             |altera_tse_clk_cntl:U_CLKCT|                                                                                               ; 3 (3)               ; 9 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                                                                                                                                                                      ; altera_tse_clk_cntl                               ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE                                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                     ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE                                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                     ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;             |altera_tse_gmii_io:U_GMIF|                                                                                                 ; 0 (0)               ; 23 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                                                                                                                                                                        ; altera_tse_gmii_io                                ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                               ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                 ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;             |altera_tse_mii_rx_if:U_MRX|                                                                                                ; 18 (18)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                                                                                                                                                                       ; altera_tse_mii_rx_if                              ; ativiade5    ;
;             |altera_tse_mii_tx_if:U_MTX|                                                                                                ; 7 (7)               ; 10 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                                                                                                                                                                       ; altera_tse_mii_tx_if                              ; ativiade5    ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                               ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                              ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;             |altera_tse_top_w_fifo:U_MAC|                                                                                               ; 1395 (0)            ; 2020 (0)                  ; 102272            ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                                                                                                                                                                      ; altera_tse_top_w_fifo                             ; ativiade5    ;
;                |altera_tse_magic_detection:U_MAGIC|                                                                                     ; 57 (57)             ; 39 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC                                                                                                                                                                                                                                   ; altera_tse_magic_detection                        ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                |altera_tse_rx_min_ff:U_RXFF|                                                                                            ; 250 (68)            ; 402 (30)                  ; 26112             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                                                                                                                                                                          ; altera_tse_rx_min_ff                              ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                            ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                     ; 0 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                                          ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[0].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[10].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                                                               ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                 ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[1].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[2].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[3].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[4].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[5].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[6].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[7].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[8].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[9].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_tse_a_fifo_34:RX_STATUS|                                                                                      ; 53 (19)             ; 82 (19)                   ; 11776             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                                                                                                                                                                           ; altera_tse_a_fifo_34                              ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|                                                           ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR                                                                                                                                                    ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                             ; 0 (0)               ; 0 (0)                     ; 11776             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                      ; altera_tse_altsyncram_dpm_fifo                    ; ativiade5    ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)               ; 0 (0)                     ; 11776             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                      ; altsyncram                                        ; work         ;
;                            |altsyncram_t3o1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 11776             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_t3o1:auto_generated                                                                                                       ; altsyncram_t3o1                                   ; work         ;
;                      |altera_tse_bin_cnt:U_RD|                                                                                          ; 13 (13)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                                                                                                                                                                   ; altera_tse_bin_cnt                                ; ativiade5    ;
;                      |altera_tse_gray_cnt:U_WRT|                                                                                        ; 21 (21)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                 ; altera_tse_gray_cnt                               ; ativiade5    ;
;                   |altera_tse_a_fifo_opt_1246:RX_DATA|                                                                                  ; 127 (75)            ; 245 (47)                  ; 14336             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                                                                                                                                                                       ; altera_tse_a_fifo_opt_1246                        ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                  ; 0 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                       ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                            ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                              ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                  ; 0 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                       ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                            ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                              ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                                  ; 0 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                       ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                            ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                              ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|                                                                  ; 0 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4                                                                                                                                                       ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                            ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                              ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                             ; 0 (0)               ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                  ; altera_tse_altsyncram_dpm_fifo                    ; ativiade5    ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)               ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                  ; altsyncram                                        ; work         ;
;                            |altsyncram_p9o1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated                                                                                                   ; altsyncram_p9o1                                   ; work         ;
;                      |altera_tse_gray_cnt:U_RD|                                                                                         ; 26 (26)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                                                                              ; altera_tse_gray_cnt                               ; ativiade5    ;
;                      |altera_tse_gray_cnt:U_WRT|                                                                                        ; 26 (26)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                                                                             ; altera_tse_gray_cnt                               ; ativiade5    ;
;                |altera_tse_top_1geth:U_GETH|                                                                                            ; 667 (0)             ; 1032 (0)                  ; 128               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                                                                                                                                                                          ; altera_tse_top_1geth                              ; ativiade5    ;
;                   |altera_tse_mac_rx:U_RX|                                                                                              ; 264 (211)           ; 505 (428)                 ; 128               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                                                                                                                                                                   ; altera_tse_mac_rx                                 ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_10|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_11|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_13|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_3|                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_3                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_7|                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_9|                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|                                                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA                                                                                                                                                                    ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                      ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_tse_altshifttaps:U_SHIFTTAPS|                                                                              ; 10 (0)              ; 8 (0)                     ; 128               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                                                                                                                                                                               ; altera_tse_altshifttaps                           ; ativiade5    ;
;                         |altshift_taps:shift_reg_rtl_0|                                                                                 ; 10 (0)              ; 8 (0)                     ; 128               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0                                                                                                                                                 ; altshift_taps                                     ; work         ;
;                            |shift_taps_ffv:auto_generated|                                                                              ; 10 (6)              ; 8 (4)                     ; 128               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_ffv:auto_generated                                                                                                                   ; shift_taps_ffv                                    ; work         ;
;                               |altsyncram_1r91:altsyncram4|                                                                             ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_ffv:auto_generated|altsyncram_1r91:altsyncram4                                                                                       ; altsyncram_1r91                                   ; work         ;
;                               |cntr_eif:cntr1|                                                                                          ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_ffv:auto_generated|cntr_eif:cntr1                                                                                                    ; cntr_eif                                          ; work         ;
;                      |altera_tse_crc328checker:U_CRC|                                                                                   ; 43 (8)              ; 36 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                                                                                                                                                                    ; altera_tse_crc328checker                          ; ativiade5    ;
;                         |altera_tse_crc32galois8:U_GALS|                                                                                ; 35 (35)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                                                                                     ; altera_tse_crc32galois8                           ; ativiade5    ;
;                   |altera_tse_mac_tx:U_TX|                                                                                              ; 229 (162)           ; 291 (217)                 ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                                                                                                                                                                   ; altera_tse_mac_tx                                 ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_7|                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                            ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA|                                                                 ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                    ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA|                                                                 ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                    ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                                  ; 0 (0)               ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                   ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                         ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                           ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                         ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                           ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                         ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                           ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                         ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                           ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                         ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                           ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_tse_crc328generator:U_CRC|                                                                                 ; 67 (0)              ; 38 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                                                                                                                                                                  ; altera_tse_crc328generator                        ; ativiade5    ;
;                         |altera_tse_crc32ctl8:U_CTL|                                                                                    ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL                                                                                                                                                       ; altera_tse_crc32ctl8                              ; ativiade5    ;
;                         |altera_tse_crc32galois8:U_GALS|                                                                                ; 67 (67)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                                                                                   ; altera_tse_crc32galois8                           ; ativiade5    ;
;                   |altera_tse_rx_stat_extract:U_RXSTAT|                                                                                 ; 78 (78)             ; 122 (119)                 ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT                                                                                                                                                                                                      ; altera_tse_rx_stat_extract                        ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_tse_tx_stat_extract:U_TXSTAT|                                                                                 ; 96 (96)             ; 114 (114)                 ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT                                                                                                                                                                                                      ; altera_tse_tx_stat_extract                        ; ativiade5    ;
;                |altera_tse_tx_min_ff:U_TXFF|                                                                                            ; 421 (22)            ; 547 (44)                  ; 76032             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                                                                                                                                                                          ; altera_tse_tx_min_ff                              ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|                                                              ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                     ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                     ; 0 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                                                          ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[0].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[10].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                                                               ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                 ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[1].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[2].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[3].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[4].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[5].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[6].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[7].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[8].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[9].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                     ; 0 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                                          ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[0].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[10].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                                                               ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                 ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[1].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[2].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[3].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[4].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[5].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[6].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[7].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[8].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer:sync[9].u|                                                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                                ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                  ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                   |altera_tse_a_fifo_13:TX_STATUS|                                                                                      ; 48 (19)             ; 74 (11)                   ; 1024              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                                                                                                                                                                           ; altera_tse_a_fifo_13                              ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                  ; 0 (0)               ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                           ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                 ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                   ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                      ; altera_tse_altsyncram_dpm_fifo                    ; ativiade5    ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                      ; altsyncram                                        ; work         ;
;                            |altsyncram_n0o1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated                                                                                                       ; altsyncram_n0o1                                   ; work         ;
;                      |altera_tse_gray_cnt:U_RD|                                                                                         ; 13 (13)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                                                                                                                                                                  ; altera_tse_gray_cnt                               ; ativiade5    ;
;                      |altera_tse_gray_cnt:U_WRT|                                                                                        ; 16 (16)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                 ; altera_tse_gray_cnt                               ; ativiade5    ;
;                   |altera_tse_a_fifo_opt_1246:TX_DATA|                                                                                  ; 143 (91)            ; 249 (51)                  ; 73728             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                                                                                                                                                                       ; altera_tse_a_fifo_opt_1246                        ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                  ; 0 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                       ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                            ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                              ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                  ; 0 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                       ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                            ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                              ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                                  ; 0 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                       ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                            ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                              ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|                                                                  ; 0 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4                                                                                                                                                       ; altera_eth_tse_std_synchronizer_bundle            ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                            ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                              ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                             ; altera_eth_tse_std_synchronizer                   ; ativiade5    ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                               ; altera_std_synchronizer_nocut                     ; ativiade5    ;
;                      |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                             ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                  ; altera_tse_altsyncram_dpm_fifo                    ; ativiade5    ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                  ; altsyncram                                        ; work         ;
;                            |altsyncram_3ao1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_3ao1:auto_generated                                                                                                   ; altsyncram_3ao1                                   ; work         ;
;                      |altera_tse_gray_cnt:U_RD|                                                                                         ; 26 (26)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                                                                              ; altera_tse_gray_cnt                               ; ativiade5    ;
;                      |altera_tse_gray_cnt:U_WRT|                                                                                        ; 26 (26)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                                                                             ; altera_tse_gray_cnt                               ; ativiade5    ;
;                   |altera_tse_altsyncram_dpm_fifo:U_RTSM|                                                                               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM                                                                                                                                                                                                    ; altera_tse_altsyncram_dpm_fifo                    ; ativiade5    ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component                                                                                                                                                                    ; altsyncram                                        ; work         ;
;                         |altsyncram_n3o1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_n3o1:auto_generated                                                                                                                                     ; altsyncram_n3o1                                   ; work         ;
;                   |altera_tse_retransmit_cntl:U_RETR|                                                                                   ; 208 (176)           ; 111 (79)                  ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR                                                                                                                                                                                                        ; altera_tse_retransmit_cntl                        ; ativiade5    ;
;                      |altera_tse_lfsr_10:U_LFSR|                                                                                        ; 32 (32)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR                                                                                                                                                                              ; altera_tse_lfsr_10                                ; ativiade5    ;
;    |ativiade5_jtag_uart_0:jtag_uart_0|                                                                                                  ; 113 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                       ; ativiade5_jtag_uart_0                             ; ativiade5    ;
;       |alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                 ; work         ;
;       |ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|                                                               ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                     ; ativiade5_jtag_uart_0_scfifo_r                    ; ativiade5    ;
;          |scfifo:rfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                        ; scfifo                                            ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                             ; scfifo_3291                                       ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                        ; a_dpfifo_5771                                     ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                ; a_fefifo_7cf                                      ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                           ; cntr_vg7                                          ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                ; altsyncram_7pu1                                   ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                  ; cntr_jgb                                          ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                        ; cntr_jgb                                          ; work         ;
;       |ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|                                                               ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                     ; ativiade5_jtag_uart_0_scfifo_w                    ; ativiade5    ;
;          |scfifo:wfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                        ; scfifo                                            ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                             ; scfifo_3291                                       ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                        ; a_dpfifo_5771                                     ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                ; a_fefifo_7cf                                      ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                           ; cntr_vg7                                          ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                ; altsyncram_7pu1                                   ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                  ; cntr_jgb                                          ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                        ; cntr_jgb                                          ; work         ;
;    |ativiade5_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 296 (0)             ; 191 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                           ; ativiade5_mm_interconnect_0                       ; ativiade5    ;
;       |altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; ativiade5    ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; ativiade5    ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; ativiade5    ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; ativiade5    ;
;       |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; ativiade5    ;
;       |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; ativiade5    ;
;       |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                                 ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; ativiade5    ;
;       |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                                 ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; ativiade5    ;
;       |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                        ; ativiade5    ;
;       |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                             ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                   ; ativiade5    ;
;       |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                      ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                   ; ativiade5    ;
;       |altera_merlin_slave_agent:eth_tse_0_control_port_agent|                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_tse_0_control_port_agent                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; ativiade5    ;
;       |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; ativiade5    ;
;       |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; ativiade5    ;
;       |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; ativiade5    ;
;       |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; ativiade5    ;
;       |altera_merlin_slave_translator:eth_tse_0_control_port_translator|                                                                ; 2 (2)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; ativiade5    ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; ativiade5    ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; ativiade5    ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; ativiade5    ;
;       |altera_merlin_slave_translator:pio_0_s1_translator|                                                                              ; 5 (5)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; ativiade5    ;
;       |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                                ; 3 (3)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; ativiade5    ;
;       |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                            ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; ativiade5    ;
;       |altera_merlin_slave_translator:timer_0_s1_translator|                                                                            ; 5 (5)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; ativiade5    ;
;       |ativiade5_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                           ; ativiade5_mm_interconnect_0_cmd_demux             ; ativiade5    ;
;       |ativiade5_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                   ; ativiade5_mm_interconnect_0_cmd_demux_001         ; ativiade5    ;
;       |ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                             ; 11 (7)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                       ; ativiade5_mm_interconnect_0_cmd_mux_002           ; ativiade5    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; ativiade5    ;
;       |ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                             ; 52 (48)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                       ; ativiade5_mm_interconnect_0_cmd_mux_002           ; ativiade5    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; ativiade5    ;
;       |ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                             ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                                       ; ativiade5_mm_interconnect_0_cmd_mux_002           ; ativiade5    ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; ativiade5    ;
;       |ativiade5_mm_interconnect_0_router:router|                                                                                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                 ; ativiade5_mm_interconnect_0_router                ; ativiade5    ;
;       |ativiade5_mm_interconnect_0_router_001:router_001|                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                         ; ativiade5_mm_interconnect_0_router_001            ; ativiade5    ;
;       |ativiade5_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                                                                                   ; ativiade5_mm_interconnect_0_rsp_demux_002         ; ativiade5    ;
;       |ativiade5_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                                                                                   ; ativiade5_mm_interconnect_0_rsp_demux_002         ; ativiade5    ;
;       |ativiade5_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                               ; ativiade5_mm_interconnect_0_rsp_mux               ; ativiade5    ;
;       |ativiade5_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                       ; ativiade5_mm_interconnect_0_rsp_mux_001           ; ativiade5    ;
;    |ativiade5_nios2_gen2_0:nios2_gen2_0|                                                                                                ; 712 (0)             ; 591 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                     ; ativiade5_nios2_gen2_0                            ; ativiade5    ;
;       |ativiade5_nios2_gen2_0_cpu:cpu|                                                                                                  ; 712 (546)           ; 591 (320)                 ; 10240             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; ativiade5_nios2_gen2_0_cpu                        ; ativiade5    ;
;          |ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|                                                ; 166 (7)             ; 271 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                        ; ativiade5_nios2_gen2_0_cpu_nios2_oci              ; ativiade5    ;
;             |ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|                         ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                      ; ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper    ; ativiade5    ;
;                |ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|                        ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk     ; ativiade5    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work         ;
;                |ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|                              ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck                                                            ; ativiade5_nios2_gen2_0_cpu_debug_slave_tck        ; ativiade5    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work         ;
;                |sld_virtual_jtag_basic:ativiade5_nios2_gen2_0_cpu_debug_slave_phy|                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ativiade5_nios2_gen2_0_cpu_debug_slave_phy                                                                                    ; sld_virtual_jtag_basic                            ; work         ;
;             |ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|                               ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                            ; ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg       ; ativiade5    ;
;             |ativiade5_nios2_gen2_0_cpu_nios2_oci_break:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_break|                                 ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_break:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                              ; ativiade5_nios2_gen2_0_cpu_nios2_oci_break        ; ativiade5    ;
;             |ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug|                                 ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                              ; ativiade5_nios2_gen2_0_cpu_nios2_oci_debug        ; ativiade5    ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; altera_std_synchronizer                           ; work         ;
;             |ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|                                       ; 78 (78)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                    ; ativiade5_nios2_gen2_0_cpu_nios2_ocimem           ; ativiade5    ;
;                |ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram|                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module   ; ativiade5    ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                        ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                   ; work         ;
;          |ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a|                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                         ; ativiade5_nios2_gen2_0_cpu_register_bank_a_module ; ativiade5    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                ; altsyncram_msi1                                   ; work         ;
;          |ativiade5_nios2_gen2_0_cpu_register_bank_b_module:ativiade5_nios2_gen2_0_cpu_register_bank_b|                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_b_module:ativiade5_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                         ; ativiade5_nios2_gen2_0_cpu_register_bank_b_module ; ativiade5    ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_b_module:ativiade5_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_b_module:ativiade5_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                ; altsyncram_msi1                                   ; work         ;
;    |ativiade5_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 1 (1)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                             ; ativiade5_onchip_memory2_0                        ; ativiade5    ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;          |altsyncram_ifn1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ifn1:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_ifn1                                   ; work         ;
;    |ativiade5_pio_0:pio_0|                                                                                                              ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                                                   ; ativiade5_pio_0                                   ; ativiade5    ;
;    |ativiade5_reset_controller_0:reset_controller_0|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_reset_controller_0:reset_controller_0                                                                                                                                                                                                                                                                                                                                                         ; ativiade5_reset_controller_0                      ; ativiade5    ;
;       |altera_reset_controller:reset_controller_0|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; ativiade5    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; ativiade5    ;
;    |ativiade5_reset_controller_0:rst_controller_001|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_reset_controller_0:rst_controller_001                                                                                                                                                                                                                                                                                                                                                         ; ativiade5_reset_controller_0                      ; ativiade5    ;
;       |altera_reset_controller:reset_controller_0|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; ativiade5    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; ativiade5    ;
;    |ativiade5_rst_controller:rst_controller|                                                                                            ; 6 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                 ; ativiade5_rst_controller                          ; ativiade5    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                           ; ativiade5    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                         ; ativiade5    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; ativiade5    ;
;    |ativiade5_spi_0:spi_0|                                                                                                              ; 87 (87)             ; 122 (122)                 ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                                   ; ativiade5_spi_0                                   ; ativiade5    ;
;    |ativiade5_timer_0:timer_0|                                                                                                          ; 103 (103)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|ativiade5_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                               ; ativiade5_timer_0                                 ; ativiade5    ;
;    |pzdyqx:nabboc|                                                                                                                      ; 91 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx                                            ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 91 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                              ; pzdyqx_impl                                       ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                ; GHVD5181                                          ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                              ; LQYT7093                                          ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                            ; KIFI3548                                          ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                            ; LQYT7093                                          ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                            ; PUDL0439                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 133 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 132 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 132 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                     ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 132 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 131 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 131 (93)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                        ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                              ; sld_shadow_jsm                                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------+
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_41s1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_41s1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_4ur1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_4ur1:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_t3o1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 512          ; 23           ; 512          ; 23           ; 11776 ; None                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; Simple Dual Port ; 2048         ; 40           ; 2048         ; 40           ; 81920 ; None                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_ffv:auto_generated|altsyncram_1r91:altsyncram4|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 512          ; 2            ; 512          ; 2            ; 1024  ; None                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_3ao1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; Simple Dual Port ; 2048         ; 36           ; 2048         ; 36           ; 73728 ; None                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_n3o1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280  ; None                           ;
; ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                           ;
; ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                           ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                           ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                           ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_b_module:ativiade5_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                           ;
; ativiade5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ifn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; ativiade5_onchip_memory2_0.hex ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+---------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 17.0    ; N/A          ; N/A           ; |ativiade5                                                                                                                                                                                                                                                                     ; ativiade5.qsys  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                       ; ativiade5.qsys  ;
; Altera ; channel_adapter                 ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_avalon_st_adapter:avalon_st_adapter|ativiade5_avalon_st_adapter_channel_adapter_0:channel_adapter_0                                                                                                                                                       ; ativiade5.qsys  ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_avalon_st_adapter:avalon_st_adapter|ativiade5_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                           ; ativiade5.qsys  ;
; Altera ; timing_adapter                  ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_avalon_st_adapter:avalon_st_adapter|ativiade5_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                                                         ; ativiade5.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                                                                               ; ativiade5.qsys  ;
; Altera ; channel_adapter                 ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_avalon_st_adapter_001:avalon_st_adapter_001|ativiade5_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0                                                                                                                                           ; ativiade5.qsys  ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_avalon_st_adapter_001:avalon_st_adapter_001|ativiade5_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                                                               ; ativiade5.qsys  ;
; Altera ; timing_adapter                  ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_avalon_st_adapter_001:avalon_st_adapter_001|ativiade5_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0                                                                                                                                             ; ativiade5.qsys  ;
; Altera ; timing_adapter                  ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_avalon_st_adapter_001:avalon_st_adapter_001|ativiade5_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1                                                                                                                                             ; ativiade5.qsys  ;
; Altera ; altera_eth_tse                  ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0                                                                                                                                                                                                                                       ; ativiade5.qsys  ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac                                                                                                                                                                                                          ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                                     ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                                      ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                                       ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL                                                                                                 ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL                                                                                                   ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT                                                                                                    ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1                                                                 ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2                                                                 ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6                                                                                                     ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7                                                                                                     ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8                                                                                                     ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9                                                                                                     ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10                                                                                                    ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11                                                                                                    ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12                                                                                                    ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT                                                                                                    ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1                                                                    ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2                                                                    ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                              ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                                  ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                                    ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                                  ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                                      ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                               ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                                ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS                 ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                                           ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT                                                                  ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                               ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                              ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL                   ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS               ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT                                                                  ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC                                                                                               ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                                      ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                                   ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                              ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                                          ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                                         ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                                       ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                  ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                               ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                                             ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                                      ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                                   ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                              ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                                          ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                                         ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                                       ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                  ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                              ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                                             ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR                                                                    ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR                                          ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM                                                                ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                                   ;                 ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                                   ;                 ;
; Altera ; altera_irq_mapper               ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_irq_mapper:irq_mapper                                                                                                                                                                                                                                     ; ativiade5.qsys  ;
; Altera ; altera_avalon_jtag_uart         ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; altera_mm_interconnect          ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                       ; ativiade5.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                       ; ativiade5.qsys  ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                         ; ativiade5.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; ativiade5.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; ativiade5.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; ativiade5.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; ativiade5.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; ativiade5.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; ativiade5.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                     ; ativiade5.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                       ; ativiade5.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                               ; ativiade5.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                           ; ativiade5.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                       ; ativiade5.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                       ; ativiade5.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                       ; ativiade5.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                       ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_tse_0_control_port_agent                                                                                                                                                                ; ativiade5.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo                                                                                                                                                           ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator                                                                                                                                                      ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                         ; ativiade5.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                    ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                               ; ativiade5.qsys  ;
; Altera ; altera_merlin_master_agent      ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                             ; ativiade5.qsys  ;
; Altera ; altera_merlin_master_translator ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                          ; ativiade5.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                     ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                ; ativiade5.qsys  ;
; Altera ; altera_merlin_master_agent      ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                      ; ativiade5.qsys  ;
; Altera ; altera_merlin_master_translator ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                            ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                              ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                         ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                              ; ativiade5.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                         ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                    ; ativiade5.qsys  ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router:router                                                                                                                                                                             ; ativiade5.qsys  ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_001:router_001                                                                                                                                                                     ; ativiade5.qsys  ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_002                                                                                                                                                                     ; ativiade5.qsys  ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_003                                                                                                                                                                     ; ativiade5.qsys  ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_004:router_004                                                                                                                                                                     ; ativiade5.qsys  ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_004:router_005                                                                                                                                                                     ; ativiade5.qsys  ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_004:router_006                                                                                                                                                                     ; ativiade5.qsys  ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_007                                                                                                                                                                     ; ativiade5.qsys  ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_008                                                                                                                                                                     ; ativiade5.qsys  ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_009                                                                                                                                                                     ; ativiade5.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                       ; ativiade5.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                               ; ativiade5.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                               ; ativiade5.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                               ; ativiade5.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                           ; ativiade5.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                   ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                                ; ativiade5.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                           ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                      ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                            ; ativiade5.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                       ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                  ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                            ; ativiade5.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                       ; ativiade5.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                  ; ativiade5.qsys  ;
; Altera ; altera_nios2_gen2               ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                 ; ativiade5.qsys  ;
; Altera ; altera_nios2_gen2_unit          ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                  ; ativiade5.qsys  ;
; Altera ; altera_avalon_onchip_memory2    ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                         ; ativiade5.qsys  ;
; Altera ; altera_avalon_pio               ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_pio_0:pio_0                                                                                                                                                                                                                                               ; ativiade5.qsys  ;
; Altera ; altera_reset_controller         ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0                                                                                                                                                                          ; ativiade5.qsys  ;
; Altera ; altera_reset_controller         ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                      ; ativiade5.qsys  ;
; Altera ; altera_reset_controller         ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0                                                                                                                                                                          ; ativiade5.qsys  ;
; Altera ; altera_avalon_spi               ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_spi_0:spi_0                                                                                                                                                                                                                                               ; ativiade5.qsys  ;
; Altera ; altera_avalon_st_sink_bfm       ; 17.0    ; N/A          ; N/A           ; |ativiade5|altera_avalon_st_sink_bfm:st_sink_bfm_0                                                                                                                                                                                                                             ; ativiade5.qsys  ;
; Altera ; altera_avalon_st_source_bfm     ; 17.0    ; N/A          ; N/A           ; |ativiade5|altera_avalon_st_source_bfm:st_source_bfm_0                                                                                                                                                                                                                         ; ativiade5.qsys  ;
; Altera ; altera_avalon_sysid_qsys        ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                                 ; ativiade5.qsys  ;
; Altera ; altera_avalon_timer             ; 17.0    ; N/A          ; N/A           ; |ativiade5|ativiade5_timer_0:timer_0                                                                                                                                                                                                                                           ; ativiade5.qsys  ;
+--------+---------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state                                                                                ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+
; Name                      ; state.STM_TYPE_STAT_READ ; state.STM_TYPE_WAIT_BUSY ; state.STM_TYPE_WAIT_CYCLE ; state.STM_TYPE_END_READ ; state.STM_TYPE_NEXT_CYCLE ; state.STM_TYPE_MDIO_WRITE ; state.STM_TYPE_MDIO_READ ; state.STM_TYPE_IDLE ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+
; state.STM_TYPE_IDLE       ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 0                   ;
; state.STM_TYPE_MDIO_READ  ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 1                        ; 1                   ;
; state.STM_TYPE_MDIO_WRITE ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 1                         ; 0                        ; 1                   ;
; state.STM_TYPE_NEXT_CYCLE ; 0                        ; 0                        ; 0                         ; 0                       ; 1                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_END_READ   ; 0                        ; 0                        ; 0                         ; 1                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_WAIT_CYCLE ; 0                        ; 0                        ; 1                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_WAIT_BUSY  ; 0                        ; 1                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_STAT_READ  ; 1                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state         ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+------------------------+
; Name                       ; state.STM_TYPE_WR_CNT_DONE ; state.STM_TYPE_RST_DONE ; state.STM_TYPE_IDLE ; state.STM_TYPE_WR_CNT ; state.STM_TYPE_INC_CNT ; state.STM_TYPE_RD_CNT ; state.STM_TYPE_RST_CNT ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+------------------------+
; state.STM_TYPE_RST_CNT     ; 0                          ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 0                      ;
; state.STM_TYPE_RD_CNT      ; 0                          ; 0                       ; 0                   ; 0                     ; 0                      ; 1                     ; 1                      ;
; state.STM_TYPE_INC_CNT     ; 0                          ; 0                       ; 0                   ; 0                     ; 1                      ; 0                     ; 1                      ;
; state.STM_TYPE_WR_CNT      ; 0                          ; 0                       ; 0                   ; 1                     ; 0                      ; 0                     ; 1                      ;
; state.STM_TYPE_IDLE        ; 0                          ; 0                       ; 1                   ; 0                     ; 0                      ; 0                     ; 1                      ;
; state.STM_TYPE_RST_DONE    ; 0                          ; 1                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                      ;
; state.STM_TYPE_WR_CNT_DONE ; 1                          ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                      ;
+----------------------------+----------------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+-------------------------+
; Name                    ; state.STM_TYPE_DELAY ; state.STM_TYPE_RST_DONE ; state.STM_TYPE_IDLE ; state.STM_TYPE_WR_CNT ; state.STM_TYPE_INC_CNT ; state.STM_TYPE_RD_CNT ; state.STM_TYPE_RST_CNT  ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+-------------------------+
; state.STM_TYPE_RST_CNT  ; 0                    ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 0                       ;
; state.STM_TYPE_RD_CNT   ; 0                    ; 0                       ; 0                   ; 0                     ; 0                      ; 1                     ; 1                       ;
; state.STM_TYPE_INC_CNT  ; 0                    ; 0                       ; 0                   ; 0                     ; 1                      ; 0                     ; 1                       ;
; state.STM_TYPE_WR_CNT   ; 0                    ; 0                       ; 0                   ; 1                     ; 0                      ; 0                     ; 1                       ;
; state.STM_TYPE_IDLE     ; 0                    ; 0                       ; 1                   ; 0                     ; 0                      ; 0                     ; 1                       ;
; state.STM_TYPE_RST_DONE ; 0                    ; 1                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                       ;
; state.STM_TYPE_DELAY    ; 1                    ; 0                       ; 0                   ; 0                     ; 0                      ; 0                     ; 1                       ;
+-------------------------+----------------------+-------------------------+---------------------+-----------------------+------------------------+-----------------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state                                ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+--------------------------+
; Name                           ; state.STM_TYP_WAIT_COL ; state.STM_TYP_BACK_OFF ; state.STM_TYP_RETRANSMIT_SHORT ; state.STM_TYP_RETRANSMIT ; state.STM_TYP_FLUSH ; state.STM_TYP_WAIT_END ; state.STM_TYP_COPY ; state.STM_TYP_IDLE ; state.STM_TYP_WAIT_COL_1 ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+--------------------------+
; state.STM_TYP_IDLE             ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 0                  ; 0                        ;
; state.STM_TYP_COPY             ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 1                  ; 1                  ; 0                        ;
; state.STM_TYP_WAIT_END         ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 1                      ; 0                  ; 1                  ; 0                        ;
; state.STM_TYP_FLUSH            ; 0                      ; 0                      ; 0                              ; 0                        ; 1                   ; 0                      ; 0                  ; 1                  ; 0                        ;
; state.STM_TYP_RETRANSMIT       ; 0                      ; 0                      ; 0                              ; 1                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                        ;
; state.STM_TYP_RETRANSMIT_SHORT ; 0                      ; 0                      ; 1                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                        ;
; state.STM_TYP_BACK_OFF         ; 0                      ; 1                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                        ;
; state.STM_TYP_WAIT_COL         ; 1                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 0                        ;
; state.STM_TYP_WAIT_COL_1       ; 0                      ; 0                      ; 0                              ; 0                        ; 0                   ; 0                      ; 0                  ; 1                  ; 1                        ;
+--------------------------------+------------------------+------------------------+--------------------------------+--------------------------+---------------------+------------------------+--------------------+--------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state                                                                                                                        ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+
; Name                               ; state.LOC_STATE_FF_DATA_FLUSH_WAIT ; state.LOC_STATE_RST_DONE ; state.LOC_STATE_SHIFT_WAIT ; state.LOC_STATE_FF_FLUSH_WAIT ; state.LOC_STATE_FF_DATA_FLUSH ; state.LOC_STATE_END_FRM ; state.LOC_STATE_SHIFT ; state.LOC_STATE_WAIT ; state.LOC_STATE_DATA ; state.LOC_STATE_IDLE ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+
; state.LOC_STATE_IDLE               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 0                    ;
; state.LOC_STATE_DATA               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 1                    ; 1                    ;
; state.LOC_STATE_WAIT               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 1                    ; 0                    ; 1                    ;
; state.LOC_STATE_SHIFT              ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 1                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_END_FRM            ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 1                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_DATA_FLUSH      ; 0                                  ; 0                        ; 0                          ; 0                             ; 1                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_FLUSH_WAIT      ; 0                                  ; 0                        ; 0                          ; 1                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_SHIFT_WAIT         ; 0                                  ; 0                        ; 1                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_RST_DONE           ; 0                                  ; 1                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_DATA_FLUSH_WAIT ; 1                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state                                                                 ;
+-------------------------+-------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+------------------------+--------------------+
; Name                    ; state.STM_TYP_WAKE_DONE ; state.STM_TYP_WAKE ; state.STM_TYP_PAT5 ; state.STM_TYP_PAT4 ; state.STM_TYP_PAT3 ; state.STM_TYP_PAT2 ; state.STM_TYP_PAT1 ; state.STM_TYP_PAT0 ; state.STM_TYP_PBL ; state.STM_TYP_WAIT_PBL ; state.STM_TYP_IDLE ;
+-------------------------+-------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+------------------------+--------------------+
; state.STM_TYP_IDLE      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 0                  ;
; state.STM_TYP_WAIT_PBL  ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                      ; 1                  ;
; state.STM_TYP_PBL       ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT0      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT1      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT2      ; 0                       ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT3      ; 0                       ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT4      ; 0                       ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_PAT5      ; 0                       ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_WAKE      ; 0                       ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
; state.STM_TYP_WAKE_DONE ; 1                       ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                      ; 1                  ;
+-------------------------+-------------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state ;
+-----------------------+-----------------------+-------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; state.stm_typ_end_frm ; state.stm_typ_frm ; state.stm_typ_sfd ; state.stm_typ_idle                                                                                                                          ;
+-----------------------+-----------------------+-------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; state.stm_typ_idle    ; 0                     ; 0                 ; 0                 ; 0                                                                                                                                           ;
; state.stm_typ_sfd     ; 0                     ; 0                 ; 1                 ; 1                                                                                                                                           ;
; state.stm_typ_frm     ; 0                     ; 1                 ; 0                 ; 1                                                                                                                                           ;
; state.stm_typ_end_frm ; 1                     ; 0                 ; 0                 ; 1                                                                                                                                           ;
+-----------------------+-----------------------+-------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[10]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[8]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[10]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; yes                                                              ; yes                                        ;
; ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[8]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[10]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[9]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[2]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[10]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[9]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[2]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                      ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                               ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                            ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                 ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                           ; yes                                                              ; yes                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 848                                                                                                                                                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,6,7,9..11,19,21..23,27,28,31]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_pio_0:pio_0|readdata[8..31]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[3..31]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ipending_reg[3..31]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_im:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_im:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_xbrk:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|pause_quant_reg[0..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[0..15]                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_aOctetsTransmittedOK[0..31]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_aOctetsReceivedOK[0..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_etherstatsoctets[0..31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_wait                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|quant_avb_reg1                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|quant_avb_reg2                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_wait                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_tx                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_vlan                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_stack_vlan                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_add                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[0]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan_int                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan_int                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[3..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[1]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[1]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[1]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[0..31]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[0..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|frm_pause_reg                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[0..31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[0..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s2                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[0..15]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_status                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_status                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_vlan                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm_l                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[4,6]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[0..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_max_svlan_frm[0..15]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_max_vlan_frm[0..15]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|p_sup_64                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                             ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                    ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                    ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                    ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                    ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                  ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                  ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                  ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                  ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                       ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                       ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                       ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                       ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                              ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                              ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                              ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                              ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                    ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                    ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                    ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                    ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                             ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                             ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                             ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                             ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1..5,8,12..18,20,24..26,29]                                                                                                                                                                                          ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                  ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|data_tmp[0..30]                                                                                                                                                                          ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|data_tmp[31]                                                                                                                                                                             ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|mod_tmp[0,1]                                                                                                                                                                             ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_tmp                                                                                                                                                                                  ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|err_tmp                                                                                                                                                                                  ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_tmp                                                                                                                                                                                  ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[7]                                                                                                                        ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[7]                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[6]                                                                                                                        ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[6]                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[5]                                                                                                                        ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[5]                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[4]                                                                                                                        ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[4]                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[3]                                                                                                                        ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[3]                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[2]                                                                                                                        ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[2]                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[1]                                                                                                                        ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[1]                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[0]                                                                                                                        ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[0]                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[7]                                                                                                                          ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[7]                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[6]                                                                                                                          ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[6]                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[5]                                                                                                                          ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[5]                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[4]                                                                                                                          ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[4]                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[3]                                                                                                                          ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[3]                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[2]                                                                                                                          ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[2]                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[1]                                                                                                                          ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[1]                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|data_i[0]                                                                                                                          ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[0]                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena_i                                                                                                                                                                                                          ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_clk_ena                                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_o                                                                                                                                                                                                            ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress                                                                                                                                                                                                    ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_toggle                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_toggle_flopped                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan_wait                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                         ; Merged with ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                             ; Merged with ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                              ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                              ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                              ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                              ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                       ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                       ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                       ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                       ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                       ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                       ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                       ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                       ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                    ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                    ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                    ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                             ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                             ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                             ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                             ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                  ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                  ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                  ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                  ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                    ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                    ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                    ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[15]                                                                                                                                                                     ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[15]                                                                                                                                                                   ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[14]                                                                                                                                                                     ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[14]                                                                                                                                                                   ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[13]                                                                                                                                                                     ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[13]                                                                                                                                                                   ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[12]                                                                                                                                                                     ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[12]                                                                                                                                                                   ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[11]                                                                                                                                                                     ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[11]                                                                                                                                                                   ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[10]                                                                                                                                                                     ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[10]                                                                                                                                                                   ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[9]                                                                                                                                                                      ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[9]                                                                                                                                                                    ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[8]                                                                                                                                                                      ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[8]                                                                                                                                                                    ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[7]                                                                                                                                                                      ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[7]                                                                                                                                                                    ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[6]                                                                                                                                                                      ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[6]                                                                                                                                                                    ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[5]                                                                                                                                                                      ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[5]                                                                                                                                                                    ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[4]                                                                                                                                                                      ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[4]                                                                                                                                                                    ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[3]                                                                                                                                                                      ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[3]                                                                                                                                                                    ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[2]                                                                                                                                                                      ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[2]                                                                                                                                                                    ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[1]                                                                                                                                                                      ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[1]                                                                                                                                                                    ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[0]                                                                                                                                                                      ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_payld[0]                                                                                                                                                                    ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|data_tmp[31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_tmp                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_tmp                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[1..8]                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]                                                                                                                        ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[0..17]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                     ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                 ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                   ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                   ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                        ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                               ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                 ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_tse_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_tse_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                     ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ; Merged with ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_break:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[1]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_tse_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_tse_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_break:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~4                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~5                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~6                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~4                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~5                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state~6                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~4                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~5                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state~6                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~4                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~5                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state~6                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~4                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~5                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~6                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~7                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~15                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~16                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~17                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state~18                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~8                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~9                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_MDIO_READ                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_MDIO_WRITE                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_WAIT_BUSY                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|sw_reset_done_reg                                                                                                                                                                      ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_RST_DONE                                                                                                                                                                ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|sw_reset_done_reg                                                                                                                                                                      ; Merged with ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state.STM_TYPE_RST_DONE                                                                                                                                                                ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state.STM_TYP_WAKE_DONE                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 978                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[0]                                                                                                                                                    ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[1],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm,                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s,                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s2,                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[15],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[14],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[13],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[12],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[11],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[10],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[9],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[8],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[7],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[6],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[5],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[4],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[3],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[2],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[1],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[0],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_status,                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_vlan,                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[4],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[0],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[4],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[5],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[6],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[7],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[8],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[9],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[10],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[11],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[12],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[13],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[14],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[15],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[16],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[17],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[1]                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_tmp                                                                                                                                                                                ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[8],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[7],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[6],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[5],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[4],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]                                                                                                                        ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[31]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[31],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[31],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_toggle,                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_toggle_flopped,                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1],                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                            ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[0]                                                                                                                                                    ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1],                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0],                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1,                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[1],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm_l,                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|p_sup_64                                                                                                                                                          ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[0]                                                                                                                                              ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_status,                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[6],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan_wait                                                                                                                                                 ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                            ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                              ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[22]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[22],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[22]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[0]                                                                                                                                                                                      ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[0],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[0]                                                                                                                                                                                            ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[18]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[18],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[18]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~5                                                                                                                                                                                                                ; Lost Fanouts              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_MDIO_READ,                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_MDIO_WRITE,                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state.STM_TYPE_WAIT_BUSY                                                                                                                                                                                                 ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[30]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[30],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[30]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[29]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[29],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[29]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[28]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[28],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[28]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[27]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[27]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[26]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[26],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[26]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[25]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[25],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[25]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[24]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[24],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[24]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[23]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[23]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[21]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[21],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[21]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[20]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[20],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[20]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[19]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[19]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[5]                                                                                                                                                                                      ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[5],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[5],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[5]                                                                                                                                                                                            ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[17]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[17],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[17]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[16]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[16],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[16]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[15]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[15],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[15]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[14]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[14],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[14],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[14]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[13]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[13],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[13],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[13]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[12]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[12],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[12],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[12]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[11]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[11],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[11],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[11]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[10]                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[10],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[10],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[10]                                                                                                                                                                                           ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[9]                                                                                                                                                                                      ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[9],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[9],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[9]                                                                                                                                                                                            ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[8]                                                                                                                                                                                      ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[8],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[8],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[8]                                                                                                                                                                                            ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[7]                                                                                                                                                                                      ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[7],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[7],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[7]                                                                                                                                                                                            ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[6]                                                                                                                                                                                      ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[6],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[6],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[6]                                                                                                                                                                                            ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[4]                                                                                                                                                                                      ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[4],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[4]                                                                                                                                                                                            ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[3]                                                                                                                                                                                      ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[3]                                                                                                                                                                                            ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[2]                                                                                                                                                                                      ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[2]                                                                                                                                                                                            ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[1]                                                                                                                                                                                      ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_data_buffer[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_data_buffer[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[1]                                                                                                                                                                                            ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|data_tmp[31]                                                                                                                                                                           ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1],                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0],                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                   ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                              ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                           ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                  ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_tse_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                  ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                           ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_break:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_break:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_tx                                                                                                                                                        ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|frm_pause_reg                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan_int                                                                                                                                       ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_vlan                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan_int                                                                                                                                 ; Stuck at GND              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stack_vlan                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                  ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                    ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                  ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                    ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                              ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                              ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                ;
; ativiade5_pio_0:pio_0|readdata[14]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                  ;
; ativiade5_pio_0:pio_0|readdata[31]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                  ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                    ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                  ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                    ;
; ativiade5_pio_0:pio_0|readdata[30]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                           ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                             ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                           ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                             ;
; ativiade5_pio_0:pio_0|readdata[29]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[28]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[27]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[26]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[25]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[24]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[23]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[22]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[21]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                  ;
; ativiade5_pio_0:pio_0|readdata[20]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[19]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[18]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[17]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[16]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[15]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[13]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[12]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[11]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[10]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[9]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_pio_0:pio_0|readdata[8]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                        ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                          ; Lost Fanouts              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                             ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                          ; Lost Fanouts              ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                             ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                              ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                  ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                           ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                              ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                  ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                           ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                             ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                          ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                 ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                               ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                             ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                 ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                             ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                           ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                    ; Stuck at GND              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC              ; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC              ; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC              ; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                         ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Lost Fanouts              ; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4751  ;
; Number of registers using Synchronous Clear  ; 799   ;
; Number of registers using Synchronous Load   ; 348   ;
; Number of registers using Asynchronous Clear ; 4353  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2688  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[0]                                                        ; 3       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[1]                                                        ; 4       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[2]                                                        ; 4       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[3]                                                        ; 4       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[4]                                                        ; 4       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[5]                                                        ; 4       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[6]                                                        ; 3       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[7]                                                        ; 3       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[8]                                                        ; 3       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[9]                                                        ; 4       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[10]                                                       ; 4       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[11]                                                       ; 2       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[12]                                                       ; 2       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[13]                                                       ; 2       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[14]                                                       ; 2       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[15]                                                       ; 2       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|septy_flag                                                ; 1       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|aempty_flag                                               ; 2       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|empty_flag                                                    ; 9       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|aempty_flag                                               ; 3       ;
; ativiade5_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                               ; 2       ;
; ativiade5_spi_0:spi_0|stateZero                                                                                                                                                                                                                             ; 1       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                               ; 920     ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                               ; 763     ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                                                                                                               ; 180     ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                                                                                                               ; 236     ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                               ; 1416    ;
; ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                               ; 144     ;
; ativiade5_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                       ; 1       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                                           ; 9       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                                                ; 1       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]                                                                                                                ; 1       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]                                                                                                                ; 1       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_empty                                                                                     ; 2       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]                            ; 4       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|b_int[0]                              ; 3       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0]                        ; 4       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]                         ; 4       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[4]                                                                 ; 2       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[3]                                                                 ; 2       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[2]                                                                 ; 3       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[1]                                                                 ; 4       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[0]                                                                 ; 5       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0]                                                                                                                ; 1       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]                                                                                                                ; 1       ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                            ; 34      ;
; ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                ; 1       ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                        ; 11      ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                                                ; 1       ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                          ; 1       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1]                                                                                                                ; 1       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1]                                                                                                                ; 1       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_wait                                                              ; 2       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_wait                                                              ; 7       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag                                                    ; 6       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[0]                                                                                ; 3       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr_wait                                                          ; 2       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[1]                                                                                                                ; 1       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_command_status[25]                                                                                                         ; 3       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[1]                                                                                                                ; 1       ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                   ; 9       ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                   ; 3       ;
; ativiade5_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                            ; 8       ;
; ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                ; 1       ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                           ; 6       ;
; ativiade5_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                     ; 3       ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                       ; 1       ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                       ; 4       ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                          ; 2       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0]                        ; 4       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_wait                                                              ; 5       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|empty_flag                                                ; 2       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]                         ; 4       ;
; ativiade5_avalon_st_adapter:avalon_st_adapter|ativiade5_avalon_st_adapter_timing_adapter_0:timing_adapter_0|ativiade5_avalon_st_adapter_timing_adapter_0_fifo:ativiade5_avalon_st_adapter_timing_adapter_0_fifo|empty                                       ; 2       ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 2       ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                            ; 3       ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                       ; 1       ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                          ; 1       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[1]                                                            ; 7       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[5]                                                            ; 3       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[4]                                                            ; 4       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[3]                                                            ; 5       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[2]                                                            ; 4       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_done_reg                                                           ; 1       ;
; ativiade5_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                              ; 3       ;
; ativiade5_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                              ; 3       ;
; ativiade5_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                               ; 3       ;
; ativiade5_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                               ; 3       ;
; ativiade5_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                               ; 3       ;
; ativiade5_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                               ; 3       ;
; ativiade5_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                               ; 3       ;
; ativiade5_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                               ; 3       ;
; ativiade5_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                               ; 3       ;
; ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ; 1       ;
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[0]                             ; 3       ;
; Total number of inverted registers = 139*                                                                                                                                                                                                                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                                    ; Megafunction                                                                                                                                                                                                                              ; Type       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0..15][0..7] ; ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg_rtl_0 ; SHIFT_TAPS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[8]                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|reg_cnt[0]                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|reg_cnt[4]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_1[1]                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|mii_txd_int[0]                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_frm_type_reg[3]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ativiade5|ativiade5_spi_0:spi_0|shift_reg[7]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_stat_val                                                                                                                                          ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[24]                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[0]                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[0]                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|jam_reg[3]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[1]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_cnt[0]                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherstatsoctets_reg_clk[18]                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[12]                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[11]                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[11]                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[5]                                                                                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_broadcast                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[11]                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[12]                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|type_length[3]                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|type_length[10]                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[0]                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                  ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[2]                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt[1]                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[2]                                                                                                                                                           ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_break:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|stat_cnt[31]                                                                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_cnt[10]                                                                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pat_cnt[2]                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|sr[37]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|sr[33]      ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|sr[6]       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|sr[21]      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[6]                                                                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_spi_0:spi_0|data_to_cpu[12]                                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_spi_0:spi_0|data_to_cpu[9]                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_spi_0:spi_0|data_to_cpu[0]                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_spi_0:spi_0|data_to_cpu[3]                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt[0]                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ativiade5|ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|pbl_cnt[0]                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[0]                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                  ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[2]                                                                                                                                                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|cnt_rdaddr[0]                                                                                                                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[6]                                                                                                                                                            ;
; 257:1              ; 3 bits    ; 513 LEs       ; 60 LEs               ; 453 LEs                ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[29]                                                                                                                                                                                                           ;
; 257:1              ; 10 bits   ; 1710 LEs      ; 70 LEs               ; 1640 LEs               ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[21]                                                                                                                                                                                                           ;
; 257:1              ; 2 bits    ; 342 LEs       ; 42 LEs               ; 300 LEs                ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[18]                                                                                                                                                                                                           ;
; 257:1              ; 5 bits    ; 855 LEs       ; 105 LEs              ; 750 LEs                ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[15]                                                                                                                                                                                                           ;
; 257:1              ; 6 bits    ; 1026 LEs      ; 144 LEs              ; 882 LEs                ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[10]                                                                                                                                                                                                           ;
; 257:1              ; 4 bits    ; 684 LEs       ; 100 LEs              ; 584 LEs                ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[1]                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[1]                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[2]                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[4]                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|state                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|E_logic_result[19]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ativiade5|ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|nextstate                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ativiade5|ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|host_convert_addr[0]                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ativiade5|ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |ativiade5|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |ativiade5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_b_module:ativiade5_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ifn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                             ;
+-------------------+-------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8           ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                        ;
; lpm_width               ; 8           ; Signed Integer                                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_b_module:ativiade5_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_b_module:ativiade5_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ativiade5_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                           ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                         ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                         ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                         ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                         ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------------+----------------------------------------+
; Parameter Name ; Value                          ; Type                                   ;
+----------------+--------------------------------+----------------------------------------+
; INIT_FILE      ; ativiade5_onchip_memory2_0.hex ; String                                 ;
+----------------+--------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                         ;
+------------------------------------+--------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                      ;
; WIDTH_A                            ; 32                             ; Signed Integer                               ;
; WIDTHAD_A                          ; 10                             ; Signed Integer                               ;
; NUMWORDS_A                         ; 1024                           ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                      ;
; WIDTH_B                            ; 1                              ; Untyped                                      ;
; WIDTHAD_B                          ; 1                              ; Untyped                                      ;
; NUMWORDS_B                         ; 1                              ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                              ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                      ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                      ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                      ;
; INIT_FILE                          ; ativiade5_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 1024                           ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_ifn1                ; Untyped                                      ;
+------------------------------------+--------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:reset_controller_0 ;
+---------------------------+----------+-------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                  ;
+---------------------------+----------+-------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                        ;
; output_reset_sync_edges   ; deassert ; String                                                ;
; sync_depth                ; 2        ; Signed Integer                                        ;
; reset_request_present     ; 0        ; Signed Integer                                        ;
; reset_req_wait_time       ; 1        ; Signed Integer                                        ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                        ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                        ;
; use_reset_request_in0     ; 0        ; Signed Integer                                        ;
; use_reset_request_in1     ; 0        ; Signed Integer                                        ;
; use_reset_request_in2     ; 0        ; Signed Integer                                        ;
; use_reset_request_in3     ; 0        ; Signed Integer                                        ;
; use_reset_request_in4     ; 0        ; Signed Integer                                        ;
; use_reset_request_in5     ; 0        ; Signed Integer                                        ;
; use_reset_request_in6     ; 0        ; Signed Integer                                        ;
; use_reset_request_in7     ; 0        ; Signed Integer                                        ;
; use_reset_request_in8     ; 0        ; Signed Integer                                        ;
; use_reset_request_in9     ; 0        ; Signed Integer                                        ;
; use_reset_request_in10    ; 0        ; Signed Integer                                        ;
; use_reset_request_in11    ; 0        ; Signed Integer                                        ;
; use_reset_request_in12    ; 0        ; Signed Integer                                        ;
; use_reset_request_in13    ; 0        ; Signed Integer                                        ;
; use_reset_request_in14    ; 0        ; Signed Integer                                        ;
; use_reset_request_in15    ; 0        ; Signed Integer                                        ;
; adapt_reset_request       ; 0        ; Signed Integer                                        ;
+---------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0 ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                             ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                   ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_sink_bfm:st_sink_bfm_0 ;
+------------------+-------+-----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                      ;
+------------------+-------+-----------------------------------------------------------+
; ST_SYMBOL_W      ; 8     ; Signed Integer                                            ;
; ST_NUMSYMBOLS    ; 4     ; Signed Integer                                            ;
; ST_CHANNEL_W     ; 1     ; Signed Integer                                            ;
; ST_ERROR_W       ; 1     ; Signed Integer                                            ;
; ST_EMPTY_W       ; 2     ; Signed Integer                                            ;
; ST_READY_LATENCY ; 0     ; Signed Integer                                            ;
; ST_MAX_CHANNELS  ; 1     ; Signed Integer                                            ;
; USE_PACKET       ; 1     ; Signed Integer                                            ;
; USE_CHANNEL      ; 1     ; Signed Integer                                            ;
; USE_ERROR        ; 0     ; Signed Integer                                            ;
; USE_READY        ; 0     ; Signed Integer                                            ;
; USE_VALID        ; 0     ; Signed Integer                                            ;
; USE_EMPTY        ; 1     ; Signed Integer                                            ;
; ST_BEATSPERCYCLE ; 1     ; Signed Integer                                            ;
; VHDL_ID          ; 0     ; Signed Integer                                            ;
+------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_st_source_bfm:st_source_bfm_0 ;
+------------------+-------+---------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                          ;
+------------------+-------+---------------------------------------------------------------+
; ST_SYMBOL_W      ; 8     ; Signed Integer                                                ;
; ST_NUMSYMBOLS    ; 4     ; Signed Integer                                                ;
; ST_CHANNEL_W     ; 1     ; Signed Integer                                                ;
; ST_ERROR_W       ; 1     ; Signed Integer                                                ;
; ST_EMPTY_W       ; 2     ; Signed Integer                                                ;
; ST_READY_LATENCY ; 0     ; Signed Integer                                                ;
; ST_MAX_CHANNELS  ; 1     ; Signed Integer                                                ;
; USE_PACKET       ; 1     ; Signed Integer                                                ;
; USE_CHANNEL      ; 1     ; Signed Integer                                                ;
; USE_ERROR        ; 0     ; Signed Integer                                                ;
; USE_READY        ; 0     ; Signed Integer                                                ;
; USE_VALID        ; 0     ; Signed Integer                                                ;
; USE_EMPTY        ; 1     ; Signed Integer                                                ;
; ST_BEATSPERCYCLE ; 1     ; Signed Integer                                                ;
; VHDL_ID          ; 0     ; Signed Integer                                                ;
+------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_tse_0_control_port_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_tse_0_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                  ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                    ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router:router|ativiade5_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_001:router_001|ativiade5_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_002|ativiade5_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_003|ativiade5_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_004:router_004|ativiade5_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_004:router_005|ativiade5_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_004:router_006|ativiade5_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_007|ativiade5_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_008|ativiade5_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_009|ativiade5_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                             ;
+-----------------+-------+------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                   ;
; inUsePackets    ; 1     ; Signed Integer                                                   ;
; inDataWidth     ; 32    ; Signed Integer                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                   ;
; inErrorWidth    ; 6     ; Signed Integer                                                   ;
; inUseEmptyPort  ; 1     ; Signed Integer                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                   ;
; inReadyLatency  ; 2     ; Signed Integer                                                   ;
; outDataWidth    ; 32    ; Signed Integer                                                   ;
; outChannelWidth ; 1     ; Signed Integer                                                   ;
; outErrorWidth   ; 0     ; Signed Integer                                                   ;
; outUseEmptyPort ; 1     ; Signed Integer                                                   ;
; outUseValid     ; 0     ; Signed Integer                                                   ;
; outUseReady     ; 0     ; Signed Integer                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                   ;
+-----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_avalon_st_adapter:avalon_st_adapter|ativiade5_avalon_st_adapter_timing_adapter_0:timing_adapter_0|ativiade5_avalon_st_adapter_timing_adapter_0_fifo:ativiade5_avalon_st_adapter_timing_adapter_0_fifo ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH          ; 16    ; Signed Integer                                                                                                                                                                                                                      ;
; DATA_WIDTH     ; 37    ; Signed Integer                                                                                                                                                                                                                      ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                           ;
; inUsePackets    ; 1     ; Signed Integer                                                           ;
; inDataWidth     ; 32    ; Signed Integer                                                           ;
; inChannelWidth  ; 1     ; Signed Integer                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                           ;
; inUseEmptyPort  ; 1     ; Signed Integer                                                           ;
; inUseValid      ; 0     ; Signed Integer                                                           ;
; inUseReady      ; 0     ; Signed Integer                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                           ;
; outDataWidth    ; 32    ; Signed Integer                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                           ;
; outUseEmptyPort ; 1     ; Signed Integer                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                           ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_rst_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------+
; Parameter Name            ; Value    ; Type                                          ;
+---------------------------+----------+-----------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                ;
; output_reset_sync_edges   ; deassert ; String                                        ;
; sync_depth                ; 2        ; Signed Integer                                ;
; reset_request_present     ; 1        ; Signed Integer                                ;
; reset_req_wait_time       ; 1        ; Signed Integer                                ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                ;
; use_reset_request_in0     ; 0        ; Signed Integer                                ;
; use_reset_request_in1     ; 0        ; Signed Integer                                ;
; use_reset_request_in2     ; 0        ; Signed Integer                                ;
; use_reset_request_in3     ; 0        ; Signed Integer                                ;
; use_reset_request_in4     ; 0        ; Signed Integer                                ;
; use_reset_request_in5     ; 0        ; Signed Integer                                ;
; use_reset_request_in6     ; 0        ; Signed Integer                                ;
; use_reset_request_in7     ; 0        ; Signed Integer                                ;
; use_reset_request_in8     ; 0        ; Signed Integer                                ;
; use_reset_request_in9     ; 0        ; Signed Integer                                ;
; use_reset_request_in10    ; 0        ; Signed Integer                                ;
; use_reset_request_in11    ; 0        ; Signed Integer                                ;
; use_reset_request_in12    ; 0        ; Signed Integer                                ;
; use_reset_request_in13    ; 0        ; Signed Integer                                ;
; use_reset_request_in14    ; 0        ; Signed Integer                                ;
; use_reset_request_in15    ; 0        ; Signed Integer                                ;
; adapt_reset_request       ; 0        ; Signed Integer                                ;
+---------------------------+----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                 ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                       ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                  ;
+---------------------------+----------+-------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                        ;
; output_reset_sync_edges   ; deassert ; String                                                ;
; sync_depth                ; 2        ; Signed Integer                                        ;
; reset_request_present     ; 0        ; Signed Integer                                        ;
; reset_req_wait_time       ; 1        ; Signed Integer                                        ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                        ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                        ;
; use_reset_request_in0     ; 0        ; Signed Integer                                        ;
; use_reset_request_in1     ; 0        ; Signed Integer                                        ;
; use_reset_request_in2     ; 0        ; Signed Integer                                        ;
; use_reset_request_in3     ; 0        ; Signed Integer                                        ;
; use_reset_request_in4     ; 0        ; Signed Integer                                        ;
; use_reset_request_in5     ; 0        ; Signed Integer                                        ;
; use_reset_request_in6     ; 0        ; Signed Integer                                        ;
; use_reset_request_in7     ; 0        ; Signed Integer                                        ;
; use_reset_request_in8     ; 0        ; Signed Integer                                        ;
; use_reset_request_in9     ; 0        ; Signed Integer                                        ;
; use_reset_request_in10    ; 0        ; Signed Integer                                        ;
; use_reset_request_in11    ; 0        ; Signed Integer                                        ;
; use_reset_request_in12    ; 0        ; Signed Integer                                        ;
; use_reset_request_in13    ; 0        ; Signed Integer                                        ;
; use_reset_request_in14    ; 0        ; Signed Integer                                        ;
; use_reset_request_in15    ; 0        ; Signed Integer                                        ;
; adapt_reset_request       ; 0        ; Signed Integer                                        ;
+---------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0 ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                             ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                   ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ativiade5_reset_controller_0:rst_controller_001|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                            ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                ;
; Entity Instance            ; ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
; Entity Instance            ; ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                               ;
+----------------------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_b_module:ativiade5_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; ativiade5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_reset_controller_0:rst_controller_001"                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                     ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                ;
+----------------+-------+----------+------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                           ;
+----------------+-------+----------+------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_rst_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------+
; Port           ; Type  ; Severity ; Details                         ;
+----------------+-------+----------+---------------------------------+
; reset_in1      ; Input ; Info     ; Stuck at GND                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                    ;
+----------------+-------+----------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_avalon_st_adapter:avalon_st_adapter|ativiade5_avalon_st_adapter_timing_adapter_0:timing_adapter_0|ativiade5_avalon_st_adapter_timing_adapter_0_fifo:ativiade5_avalon_st_adapter_timing_adapter_0_fifo" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                ;
; out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_004:router_004|ativiade5_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_002|ativiade5_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_001:router_001|ativiade5_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router:router|ativiade5_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_tse_0_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_tse_0_control_port_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                 ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_source_bfm:st_source_bfm_0"                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; src_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; src_ready ; Input  ; Info     ; Stuck at VCC                                                                        ;
; src_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_st_sink_bfm:st_sink_bfm_0"                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sink_valid ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sink_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_error ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_spi_0:spi_0"                                                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0"   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_reset_controller_0:reset_controller_0"                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                ;
+--------+-------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ativiade5_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_pib:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo|ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_dtrace|ativiade5_nios2_gen2_0_cpu_nios2_oci_td_mode:ativiade5_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_itrace:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_xbrk:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_test_bench:the_ativiade5_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                  ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_nios2_gen2_0:nios2_gen2_0"                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_jtag_uart_0:jtag_uart_0"                                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac" ;
+-----------------+--------+----------+--------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                          ;
+-----------------+--------+----------+--------------------------------------------------+
; rx_clkena       ; Input  ; Info     ; Stuck at VCC                                     ;
; tx_clkena       ; Input  ; Info     ; Stuck at VCC                                     ;
; xon_gen         ; Input  ; Info     ; Stuck at GND                                     ;
; xoff_gen        ; Input  ; Info     ; Stuck at GND                                     ;
; mac_eccstatus   ; Output ; Info     ; Explicitly unconnected                           ;
; mdc             ; Output ; Info     ; Explicitly unconnected                           ;
; mdio_in         ; Input  ; Info     ; Stuck at GND                                     ;
; mdio_out        ; Output ; Info     ; Explicitly unconnected                           ;
; mdio_oen        ; Output ; Info     ; Explicitly unconnected                           ;
; rgmii_out1_aclr ; Output ; Info     ; Explicitly unconnected                           ;
; rgmii_out1_din  ; Output ; Info     ; Explicitly unconnected                           ;
; rgmii_in1_dout  ; Input  ; Info     ; Stuck at GND                                     ;
; rgmii_in1_ck    ; Output ; Info     ; Explicitly unconnected                           ;
; rgmii_out4_din  ; Output ; Info     ; Explicitly unconnected                           ;
; rgmii_out4_ck   ; Output ; Info     ; Explicitly unconnected                           ;
; rgmii_in1_pad   ; Output ; Info     ; Explicitly unconnected                           ;
; rgmii_out4_aclr ; Output ; Info     ; Explicitly unconnected                           ;
; rgmii_out1_pad  ; Input  ; Info     ; Stuck at GND                                     ;
; rgmii_out1_ck   ; Output ; Info     ; Explicitly unconnected                           ;
; rgmii_in4_dout  ; Input  ; Info     ; Stuck at GND                                     ;
; rgmii_in4_pad   ; Output ; Info     ; Explicitly unconnected                           ;
; rgmii_out4_pad  ; Input  ; Info     ; Stuck at GND                                     ;
; rgmii_in4_ck    ; Output ; Info     ; Explicitly unconnected                           ;
; rgmii_in        ; Input  ; Info     ; Stuck at GND                                     ;
; rgmii_out       ; Output ; Info     ; Explicitly unconnected                           ;
; rx_control      ; Input  ; Info     ; Stuck at GND                                     ;
; tx_control      ; Output ; Info     ; Explicitly unconnected                           ;
+-----------------+--------+----------+--------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 4588                        ;
;     CLR               ; 1637                        ;
;     CLR SCLR          ; 141                         ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 70                          ;
;     ENA               ; 69                          ;
;     ENA CLR           ; 1726                        ;
;     ENA CLR SCLR      ; 523                         ;
;     ENA CLR SCLR SLD  ; 16                          ;
;     ENA CLR SLD       ; 177                         ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 22                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 29                          ;
;     plain             ; 97                          ;
; arriav_lcell_comb     ; 3553                        ;
;     arith             ; 649                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 554                         ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 63                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 42                          ;
;         7 data inputs ; 42                          ;
;     normal            ; 2796                        ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 155                         ;
;         2 data inputs ; 418                         ;
;         3 data inputs ; 401                         ;
;         4 data inputs ; 555                         ;
;         5 data inputs ; 629                         ;
;         6 data inputs ; 620                         ;
;     shared            ; 66                          ;
;         2 data inputs ; 66                          ;
; boundary_port         ; 139                         ;
; stratixv_ram_block    ; 358                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.16                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 91                                    ;
;     extend            ; 4                                     ;
;         7 data inputs ; 4                                     ;
;     normal            ; 87                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 12                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 17                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 12                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.76                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 133                                      ;
;     normal            ; 133                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 30                                       ;
;         3 data inputs ; 28                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 30                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.62                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:10     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Oct 22 16:54:01 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off niosadc -c niosadc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file atividade5/synthesis/ativiade5.vhd
    Info (12022): Found design unit 1: ativiade5-rtl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 51
    Info (12023): Found entity 1: ativiade5 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file atividade5/synthesis/ativiade5_reset_controller_0.vhd
    Info (12022): Found design unit 1: ativiade5_reset_controller_0-rtl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5_reset_controller_0.vhd Line: 75
    Info (12023): Found entity 1: ativiade5_reset_controller_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5_reset_controller_0.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file atividade5/synthesis/ativiade5_rst_controller.vhd
    Info (12022): Found design unit 1: ativiade5_rst_controller-rtl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: ativiade5_rst_controller File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5_rst_controller.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001.v
    Info (12023): Found entity 1: ativiade5_avalon_st_adapter_001 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_timing_adapter_1.sv
    Info (12023): Found entity 1: ativiade5_avalon_st_adapter_001_timing_adapter_1 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_timing_adapter_1.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_timing_adapter_0.sv
    Info (12023): Found entity 1: ativiade5_avalon_st_adapter_001_timing_adapter_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_timing_adapter_0.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: ativiade5_avalon_st_adapter_001_error_adapter_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_channel_adapter_0.sv
    Info (12023): Found entity 1: ativiade5_avalon_st_adapter_001_channel_adapter_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_avalon_st_adapter.v
    Info (12023): Found entity 1: ativiade5_avalon_st_adapter File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_timing_adapter_0.sv
    Info (12023): Found entity 1: ativiade5_avalon_st_adapter_timing_adapter_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_timing_adapter_0.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_timing_adapter_0_fifo.sv
    Info (12023): Found entity 1: ativiade5_avalon_st_adapter_timing_adapter_0_fifo File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_timing_adapter_0_fifo.sv Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: ativiade5_avalon_st_adapter_error_adapter_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_channel_adapter_0.sv
    Info (12023): Found entity 1: ativiade5_avalon_st_adapter_channel_adapter_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_irq_mapper.sv
    Info (12023): Found entity 1: ativiade5_irq_mapper File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0_avalon_st_adapter File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0_rsp_mux_001 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0_rsp_mux File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0_rsp_demux_002 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0_rsp_demux File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0_cmd_mux_002 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0_cmd_mux File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0_cmd_demux_001 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0_cmd_demux File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0_router_004_default_decode File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: ativiade5_mm_interconnect_0_router_004 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0_router_002_default_decode File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: ativiade5_mm_interconnect_0_router_002 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0_router_001_default_decode File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: ativiade5_mm_interconnect_0_router_001 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: ativiade5_mm_interconnect_0_router_default_decode File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: ativiade5_mm_interconnect_0_router File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_timer_0.v
    Info (12023): Found entity 1: ativiade5_timer_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_sysid_qsys_0.v
    Info (12023): Found entity 1: ativiade5_sysid_qsys_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 0 entities, in source file atividade5/synthesis/submodules/verbosity_pkg.sv
    Info (12022): Found design unit 1: verbosity_pkg (SystemVerilog) (ativiade5) File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/verbosity_pkg.sv Line: 61
Info (12021): Found 1 design units, including 0 entities, in source file atividade5/synthesis/submodules/avalon_utilities_pkg.sv
    Info (12022): Found design unit 1: avalon_utilities_pkg (SystemVerilog) (ativiade5) File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/avalon_utilities_pkg.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_avalon_st_source_bfm.sv
    Info (12023): Found entity 1: altera_avalon_st_source_bfm File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_avalon_st_source_bfm.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_avalon_st_sink_bfm.sv
    Info (12023): Found entity 1: altera_avalon_st_sink_bfm File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_avalon_st_sink_bfm.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_spi_0.v
    Info (12023): Found entity 1: ativiade5_spi_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_spi_0.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_pio_0.v
    Info (12023): Found entity 1: ativiade5_pio_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_onchip_memory2_0.v
    Info (12023): Found entity 1: ativiade5_onchip_memory2_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_nios2_gen2_0.v
    Info (12023): Found entity 1: ativiade5_nios2_gen2_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: ativiade5_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: ativiade5_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: ativiade5_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: ativiade5_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: ativiade5_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: ativiade5_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: ativiade5_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: ativiade5_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: ativiade5_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: ativiade5_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: ativiade5_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: ativiade5_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: ativiade5_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: ativiade5_nios2_gen2_0_cpu_nios2_oci File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: ativiade5_nios2_gen2_0_cpu File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: ativiade5_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: ativiade5_nios2_gen2_0_cpu_test_bench File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v
    Info (12023): Found entity 1: ativiade5_jtag_uart_0_sim_scfifo_w File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: ativiade5_jtag_uart_0_scfifo_w File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: ativiade5_jtag_uart_0_sim_scfifo_r File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: ativiade5_jtag_uart_0_scfifo_r File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: ativiade5_jtag_uart_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/ativiade5_eth_tse_0.v
    Info (12023): Found entity 1: ativiade5_eth_tse_0 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_eth_tse_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_eth_tse_mac.v
    Info (12023): Found entity 1: altera_eth_tse_mac File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_eth_tse_mac.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_clk_cntl.v
    Info (12023): Found entity 1: altera_tse_clk_cntl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_clk_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_crc328checker.v
    Info (12023): Found entity 1: altera_tse_crc328checker File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_crc328checker.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_crc328generator.v
    Info (12023): Found entity 1: altera_tse_crc328generator File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_crc328generator.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_crc32ctl8.v
    Info (12023): Found entity 1: altera_tse_crc32ctl8 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_crc32ctl8.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_crc32galois8.v
    Info (12023): Found entity 1: altera_tse_crc32galois8 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_crc32galois8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_gmii_io.v
    Info (12023): Found entity 1: altera_tse_gmii_io File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_gmii_io.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_lb_read_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_read_cntl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_lb_read_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_lb_wrt_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_wrt_cntl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_lb_wrt_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_hashing.v
    Info (12023): Found entity 1: altera_tse_hashing File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_hashing.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_host_control.v
    Info (12023): Found entity 1: altera_tse_host_control File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_host_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_host_control_small.v
    Info (12023): Found entity 1: altera_tse_host_control_small File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_host_control_small.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_mac_control.v
    Info (12023): Found entity 1: altera_tse_mac_control File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mac_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_register_map.v
    Info (12023): Found entity 1: altera_tse_register_map File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_register_map.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_register_map_small.v
    Info (12023): Found entity 1: altera_tse_register_map_small File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_register_map_small.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_rx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_rx_counter_cntl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_counter_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_shared_mac_control.v
    Info (12023): Found entity 1: altera_tse_shared_mac_control File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_shared_mac_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_shared_register_map.v
    Info (12023): Found entity 1: altera_tse_shared_register_map File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_shared_register_map.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_tx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_counter_cntl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_counter_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_lfsr_10.v
    Info (12023): Found entity 1: altera_tse_lfsr_10 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_lfsr_10.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_loopback_ff.v
    Info (12023): Found entity 1: altera_tse_loopback_ff File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_loopback_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_altshifttaps.v
    Info (12023): Found entity 1: altera_tse_altshifttaps File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_altshifttaps.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_fifoless_mac_rx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_rx File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_fifoless_mac_rx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_mac_rx.v
    Info (12023): Found entity 1: altera_tse_mac_rx File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mac_rx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_fifoless_mac_tx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_tx File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_fifoless_mac_tx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_mac_tx.v
    Info (12023): Found entity 1: altera_tse_mac_tx File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mac_tx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_magic_detection.v
    Info (12023): Found entity 1: altera_tse_magic_detection File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_magic_detection.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_mdio.v
    Info (12023): Found entity 1: altera_tse_mdio File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mdio.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_mdio_clk_gen.v
    Info (12023): Found entity 1: altera_tse_mdio_clk_gen File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mdio_clk_gen.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_mdio_cntl.v
    Info (12023): Found entity 1: altera_tse_mdio_cntl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mdio_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_top_mdio.v
    Info (12023): Found entity 1: altera_tse_top_mdio File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_mdio.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_mii_rx_if.v
    Info (12023): Found entity 1: altera_tse_mii_rx_if File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mii_rx_if.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_mii_tx_if.v
    Info (12023): Found entity 1: altera_tse_mii_tx_if File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mii_tx_if.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_pipeline_base.v
    Info (12023): Found entity 1: altera_tse_pipeline_base File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_pipeline_base.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_pipeline_stage.sv
    Info (12023): Found entity 1: altera_tse_pipeline_stage File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_pipeline_stage.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_dpram_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_16x32 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_dpram_16x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_dpram_8x32.v
    Info (12023): Found entity 1: altera_tse_dpram_8x32 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_dpram_8x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_dpram_ecc_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_ecc_16x32 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_dpram_ecc_16x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_fifoless_retransmit_cntl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_retransmit_cntl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_retransmit_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_rgmii_in1.v
    Info (12023): Found entity 1: altera_tse_rgmii_in1 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rgmii_in1.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_rgmii_in4.v
    Info (12023): Found entity 1: altera_tse_rgmii_in4 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rgmii_in4.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_nf_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_nf_rgmii_module File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_nf_rgmii_module.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_rgmii_module File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rgmii_module.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_rgmii_out1.v
    Info (12023): Found entity 1: altera_tse_rgmii_out1 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rgmii_out1.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_rgmii_out4.v
    Info (12023): Found entity 1: altera_tse_rgmii_out4 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rgmii_out4.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_rx_ff.v
    Info (12023): Found entity 1: altera_tse_rx_ff File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_rx_min_ff.v
    Info (12023): Found entity 1: altera_tse_rx_min_ff File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_min_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_rx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_ff_cntrl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32_shift16 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_rx_ff_length.v
    Info (12023): Found entity 1: altera_tse_rx_ff_length File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_ff_length.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_rx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_rx_stat_extract File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_stat_extract.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_timing_adapter32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter32 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_timing_adapter32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_timing_adapter8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter8 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_timing_adapter8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_timing_adapter_fifo32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo32 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_timing_adapter_fifo32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_timing_adapter_fifo8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo8 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_timing_adapter_fifo8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_top_1geth.v
    Info (12023): Found entity 1: altera_tse_top_1geth File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_1geth.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_top_fifoless_1geth.v
    Info (12023): Found entity 1: altera_tse_top_fifoless_1geth File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_fifoless_1geth.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_top_w_fifo.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_w_fifo.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo_10_100_1000 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_top_wo_fifo.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_wo_fifo.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo_10_100_1000 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_top_gen_host.v
    Info (12023): Found entity 1: altera_tse_top_gen_host File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_gen_host.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_tx_ff.v
    Info (12023): Found entity 1: altera_tse_tx_ff File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_tx_min_ff.v
    Info (12023): Found entity 1: altera_tse_tx_min_ff File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_min_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_tx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_ff_cntrl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32_shift16 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_tx_ff_length.v
    Info (12023): Found entity 1: altera_tse_tx_ff_length File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_ff_length.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_tx_ff_read_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_read_cntl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_ff_read_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_tx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_tx_stat_extract File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_stat_extract.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_eth_tse_std_synchronizer.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_eth_tse_std_synchronizer.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer_bundle File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v
    Info (12023): Found entity 1: altera_eth_tse_ptp_std_synchronizer File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_false_path_marker.v
    Info (12023): Found entity 1: altera_tse_false_path_marker File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_false_path_marker.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_reset_synchronizer.v
    Info (12023): Found entity 1: altera_tse_reset_synchronizer File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_clock_crosser.v
    Info (12023): Found entity 1: altera_tse_clock_crosser File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_a_fifo_13.v
    Info (12023): Found entity 1: altera_tse_a_fifo_13 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_13.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_a_fifo_24.v
    Info (12023): Found entity 1: altera_tse_a_fifo_24 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_24.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_a_fifo_34.v
    Info (12023): Found entity 1: altera_tse_a_fifo_34 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_34.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_a_fifo_opt_1246.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_1246 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_14_44 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_36_10 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_gray_cnt.v
    Info (12023): Found entity 1: altera_tse_gray_cnt File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_gray_cnt.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_sdpm_altsyncram.v
    Info (12023): Found entity 1: altera_tse_sdpm_altsyncram File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_sdpm_altsyncram.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v
    Info (12023): Found entity 1: altera_tse_altsyncram_dpm_fifo File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_bin_cnt.v
    Info (12023): Found entity 1: altera_tse_bin_cnt File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_bin_cnt.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_ph_calculator.sv
    Info (12023): Found entity 1: altera_tse_ph_calculator File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ph_calculator.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_sdpm_gen.v
    Info (12023): Found entity 1: altera_tse_sdpm_gen File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_sdpm_gen.v Line: 42
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_dec_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_dec_x10.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x10 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_dec_x10.v Line: 164
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_enc_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x10.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x10 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x10.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_wrapper File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_dec_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_dec_x14.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x14 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_dec_x14.v Line: 174
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_enc_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x14.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x14 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x14.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_wrapper File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_dec_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_dec_x2.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x2 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_dec_x2.v Line: 146
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_enc_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x2.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x2 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x2.v Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_wrapper File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_dec_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_dec_x23.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x23 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_dec_x23.v Line: 192
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_enc_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x23.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x23 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x23.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_wrapper File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_dec_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_dec_x36.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x36 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_dec_x36.v Line: 220
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_enc_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x36.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x36 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x36.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_wrapper File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_dec_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_dec_x40.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x40 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_dec_x40.v Line: 228
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_enc_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x40.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x40 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x40.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_wrapper File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_dec_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_dec_x30.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x30 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_dec_x30.v Line: 208
Info (12021): Found 2 design units, including 2 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_enc_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x30.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x30 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x30.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_wrapper File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_tse_ecc_status_crosser.v
    Info (12023): Found entity 1: altera_tse_ecc_status_crosser File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_ecc_status_crosser.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file atividade5/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Warning (10037): Verilog HDL or VHDL warning at ativiade5_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_spi_0.v Line: 402
Info (12127): Elaborating entity "ativiade5" for the top level hierarchy
Info (12128): Elaborating entity "ativiade5_eth_tse_0" for hierarchy "ativiade5_eth_tse_0:eth_tse_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 667
Info (12128): Elaborating entity "altera_eth_tse_mac" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_eth_tse_0.v Line: 191
Info (12128): Elaborating entity "altera_tse_reset_synchronizer" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_eth_tse_mac.v Line: 541
Info (12128): Elaborating entity "altera_tse_mac_control" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_eth_tse_mac.v Line: 772
Info (12128): Elaborating entity "altera_tse_register_map" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mac_control.v Line: 630
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_register_map.v Line: 446
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_eth_tse_std_synchronizer.v Line: 62
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_register_map.v Line: 509
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_register_map.v Line: 1574
Info (12128): Elaborating entity "altera_tse_rx_counter_cntl" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_register_map.v Line: 1794
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_counter_cntl.v Line: 160
Info (12128): Elaborating entity "altera_tse_dpram_16x32" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_counter_cntl.v Line: 920
Info (12128): Elaborating entity "altsyncram" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_dpram_16x32.v Line: 105
Info (12130): Elaborated megafunction instantiation "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_dpram_16x32.v Line: 105
Info (12133): Instantiated megafunction "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_dpram_16x32.v Line: 105
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_41s1.tdf
    Info (12023): Found entity 1: altsyncram_41s1 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_41s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_41s1" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_41s1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_tse_tx_counter_cntl" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_register_map.v Line: 1821
Info (12128): Elaborating entity "altera_tse_dpram_8x32" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_counter_cntl.v Line: 666
Info (12128): Elaborating entity "altsyncram" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_dpram_8x32.v Line: 105
Info (12130): Elaborated megafunction instantiation "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_dpram_8x32.v Line: 105
Info (12133): Instantiated megafunction "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_dpram_8x32.v Line: 105
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ur1.tdf
    Info (12023): Found entity 1: altsyncram_4ur1 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_4ur1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4ur1" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_4ur1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_register_map.v Line: 1923
Info (12128): Elaborating entity "altera_tse_host_control" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mac_control.v Line: 672
Info (12128): Elaborating entity "altera_tse_top_w_fifo_10_100_1000" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_eth_tse_mac.v Line: 1267
Info (12128): Elaborating entity "altera_tse_clk_cntl" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 487
Info (12128): Elaborating entity "altera_tse_mii_rx_if" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 503
Info (12128): Elaborating entity "altera_tse_mii_tx_if" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 516
Info (12128): Elaborating entity "altera_tse_gmii_io" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 560
Info (12128): Elaborating entity "altera_tse_top_w_fifo" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 820
Info (12128): Elaborating entity "altera_tse_top_1geth" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_w_fifo.v Line: 543
Info (12128): Elaborating entity "altera_tse_rx_stat_extract" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_1geth.v Line: 397
Info (12128): Elaborating entity "altera_tse_mac_rx" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_1geth.v Line: 468
Info (12128): Elaborating entity "altera_tse_crc328checker" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mac_rx.v Line: 2758
Info (12128): Elaborating entity "altera_tse_crc32galois8" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_crc328checker.v Line: 110
Info (12128): Elaborating entity "altera_tse_altshifttaps" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mac_rx.v Line: 3207
Info (12128): Elaborating entity "altera_tse_tx_stat_extract" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_1geth.v Line: 501
Info (12128): Elaborating entity "altera_tse_mac_tx" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_1geth.v Line: 550
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mac_tx.v Line: 420
Info (12128): Elaborating entity "altera_tse_crc328generator" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_mac_tx.v Line: 2332
Info (12128): Elaborating entity "altera_tse_crc32ctl8" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_crc328generator.v Line: 104
Info (12128): Elaborating entity "altera_tse_magic_detection" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_w_fifo.v Line: 582
Info (12128): Elaborating entity "altera_tse_rx_min_ff" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_w_fifo.v Line: 643
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_min_ff.v Line: 294
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_min_ff.v Line: 556
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p9o1.tdf
    Info (12023): Found entity 1: altsyncram_p9o1 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p9o1" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 184
Info (12128): Elaborating entity "altera_tse_a_fifo_34" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_rx_min_ff.v Line: 1123
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_34.v Line: 112
Info (12128): Elaborating entity "altsyncram" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t3o1.tdf
    Info (12023): Found entity 1: altsyncram_t3o1 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_t3o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t3o1" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_t3o1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_34.v Line: 121
Info (12128): Elaborating entity "altera_tse_bin_cnt" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_34.v Line: 129
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_34.v Line: 149
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v Line: 55
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_eth_tse_std_synchronizer.v Line: 62
Info (12128): Elaborating entity "altera_tse_tx_min_ff" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_top_w_fifo.v Line: 695
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_min_ff.v Line: 300
Info (12128): Elaborating entity "altsyncram" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3o1.tdf
    Info (12023): Found entity 1: altsyncram_n3o1 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_n3o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n3o1" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_n3o1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_tse_retransmit_cntl" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_min_ff.v Line: 355
Info (12128): Elaborating entity "altera_tse_lfsr_10" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_retransmit_cntl.v Line: 158
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_min_ff.v Line: 680
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ao1.tdf
    Info (12023): Found entity 1: altsyncram_3ao1 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_3ao1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3ao1" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_3ao1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_tse_a_fifo_13" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_tx_min_ff.v Line: 701
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_13.v Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n0o1.tdf
    Info (12023): Found entity 1: altsyncram_n0o1 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_n0o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n0o1" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_n0o1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_tse_a_fifo_13.v Line: 146
Info (12128): Elaborating entity "ativiade5_jtag_uart_0" for hierarchy "ativiade5_jtag_uart_0:jtag_uart_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 727
Info (12128): Elaborating entity "ativiade5_jtag_uart_0_scfifo_w" for hierarchy "ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_w:the_ativiade5_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "ativiade5_jtag_uart_0_scfifo_r" for hierarchy "ativiade5_jtag_uart_0:jtag_uart_0|ativiade5_jtag_uart_0_scfifo_r:the_ativiade5_jtag_uart_0_scfifo_r" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "ativiade5_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:ativiade5_jtag_uart_0_alt_jtag_atlantic" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 741
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_test_bench" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_test_bench:the_ativiade5_nios2_gen2_0_cpu_test_bench" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_a_module:ativiade5_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_register_bank_b_module:ativiade5_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_oci" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_debug:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_break:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_xbrk:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_itrace:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_dtrace:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_dtrace|ativiade5_nios2_gen2_0_cpu_nios2_oci_td_mode:ativiade5_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo|ativiade5_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo|ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo|ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_pib:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_oci_im:the_ativiade5_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg:the_ativiade5_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_nios2_ocimem:the_ativiade5_nios2_gen2_0_cpu_nios2_ocimem|ativiade5_nios2_gen2_0_cpu_ociram_sp_ram_module:ativiade5_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_tck:the_ativiade5_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk:the_ativiade5_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ativiade5_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ativiade5_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ativiade5_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ativiade5_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ativiade5_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ativiade5_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ativiade5_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ativiade5_nios2_gen2_0:nios2_gen2_0|ativiade5_nios2_gen2_0_cpu:cpu|ativiade5_nios2_gen2_0_cpu_nios2_oci:the_ativiade5_nios2_gen2_0_cpu_nios2_oci|ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper:the_ativiade5_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ativiade5_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "ativiade5_onchip_memory2_0" for hierarchy "ativiade5_onchip_memory2_0:onchip_memory2_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 771
Info (12128): Elaborating entity "altsyncram" for hierarchy "ativiade5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "ativiade5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "ativiade5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "ativiade5_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ifn1.tdf
    Info (12023): Found entity 1: altsyncram_ifn1 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_ifn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ifn1" for hierarchy "ativiade5_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ifn1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ativiade5_pio_0" for hierarchy "ativiade5_pio_0:pio_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 786
Info (12128): Elaborating entity "ativiade5_reset_controller_0" for hierarchy "ativiade5_reset_controller_0:reset_controller_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 795
Warning (10541): VHDL Signal Declaration warning at ativiade5_reset_controller_0.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5_reset_controller_0.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5_reset_controller_0.vhd Line: 144
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ativiade5_reset_controller_0:reset_controller_0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "ativiade5_spi_0" for hierarchy "ativiade5_spi_0:spi_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 860
Info (12128): Elaborating entity "altera_avalon_st_sink_bfm" for hierarchy "altera_avalon_st_sink_bfm:st_sink_bfm_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 877
Warning (10034): Output port "sink_ready" at altera_avalon_st_sink_bfm.sv(89) has no driver File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_avalon_st_sink_bfm.sv Line: 89
Warning (12158): Entity "altera_avalon_st_sink_bfm" contains only dangling pins File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 877
Info (12128): Elaborating entity "altera_avalon_st_source_bfm" for hierarchy "altera_avalon_st_source_bfm:st_source_bfm_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 908
Warning (10034): Output port "src_data" at altera_avalon_st_source_bfm.sv(81) has no driver File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_avalon_st_source_bfm.sv Line: 81
Warning (10034): Output port "src_channel[0]" at altera_avalon_st_source_bfm.sv(82) has no driver File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_avalon_st_source_bfm.sv Line: 82
Warning (10034): Output port "src_valid[0]" at altera_avalon_st_source_bfm.sv(83) has no driver File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_avalon_st_source_bfm.sv Line: 83
Warning (10034): Output port "src_startofpacket[0]" at altera_avalon_st_source_bfm.sv(84) has no driver File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_avalon_st_source_bfm.sv Line: 84
Warning (10034): Output port "src_endofpacket[0]" at altera_avalon_st_source_bfm.sv(85) has no driver File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_avalon_st_source_bfm.sv Line: 85
Warning (10034): Output port "src_error[0]" at altera_avalon_st_source_bfm.sv(86) has no driver File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_avalon_st_source_bfm.sv Line: 86
Warning (10034): Output port "src_empty" at altera_avalon_st_source_bfm.sv(87) has no driver File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_avalon_st_source_bfm.sv Line: 87
Warning (12158): Entity "altera_avalon_st_source_bfm" contains only dangling pins File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 908
Info (12128): Elaborating entity "ativiade5_sysid_qsys_0" for hierarchy "ativiade5_sysid_qsys_0:sysid_qsys_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 939
Info (12128): Elaborating entity "ativiade5_timer_0" for hierarchy "ativiade5_timer_0:timer_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 947
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 959
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 677
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 737
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 801
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 865
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 929
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 993
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 1057
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 1121
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 1185
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 1249
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 1330
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 1411
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 1495
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 1536
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_router" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router:router" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 2427
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_router_default_decode" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router:router|ativiade5_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router.sv Line: 191
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_router_001" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_001:router_001" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 2443
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_router_001_default_decode" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_001:router_001|ativiade5_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_001.sv Line: 186
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_router_002" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_002" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 2459
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_router_002_default_decode" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_002:router_002|ativiade5_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_router_004" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_004:router_004" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 2491
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_router_004_default_decode" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_router_004:router_004|ativiade5_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_cmd_demux" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 2630
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_cmd_demux_001" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 2659
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_cmd_mux" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 2676
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_cmd_mux_002" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 2716
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_rsp_demux" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 2830
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_rsp_demux_002" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 2870
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_rsp_mux" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 3026
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_mux.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_rsp_mux_001" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 3055
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_avalon_st_adapter" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0.v Line: 3084
Info (12128): Elaborating entity "ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "ativiade5_mm_interconnect_0:mm_interconnect_0|ativiade5_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|ativiade5_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "ativiade5_irq_mapper" for hierarchy "ativiade5_irq_mapper:irq_mapper" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 1021
Info (12128): Elaborating entity "ativiade5_avalon_st_adapter" for hierarchy "ativiade5_avalon_st_adapter:avalon_st_adapter" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 1031
Info (12128): Elaborating entity "ativiade5_avalon_st_adapter_channel_adapter_0" for hierarchy "ativiade5_avalon_st_adapter:avalon_st_adapter|ativiade5_avalon_st_adapter_channel_adapter_0:channel_adapter_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter.v Line: 229
Info (12128): Elaborating entity "ativiade5_avalon_st_adapter_error_adapter_0" for hierarchy "ativiade5_avalon_st_adapter:avalon_st_adapter|ativiade5_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter.v Line: 249
Warning (10036): Verilog HDL or VHDL warning at ativiade5_avalon_st_adapter_error_adapter_0.sv(92): object "out_error" assigned a value but never read File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_error_adapter_0.sv Line: 92
Warning (10230): Verilog HDL assignment warning at ativiade5_avalon_st_adapter_error_adapter_0.sv(114): truncated value with size 6 to match size of target (1) File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_error_adapter_0.sv Line: 114
Info (12128): Elaborating entity "ativiade5_avalon_st_adapter_timing_adapter_0" for hierarchy "ativiade5_avalon_st_adapter:avalon_st_adapter|ativiade5_avalon_st_adapter_timing_adapter_0:timing_adapter_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter.v Line: 266
Warning (10036): Verilog HDL or VHDL warning at ativiade5_avalon_st_adapter_timing_adapter_0.sv(92): object "out_valid" assigned a value but never read File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_timing_adapter_0.sv Line: 92
Info (12128): Elaborating entity "ativiade5_avalon_st_adapter_timing_adapter_0_fifo" for hierarchy "ativiade5_avalon_st_adapter:avalon_st_adapter|ativiade5_avalon_st_adapter_timing_adapter_0:timing_adapter_0|ativiade5_avalon_st_adapter_timing_adapter_0_fifo:ativiade5_avalon_st_adapter_timing_adapter_0_fifo" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_timing_adapter_0.sv Line: 121
Info (12128): Elaborating entity "ativiade5_avalon_st_adapter_001" for hierarchy "ativiade5_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 1067
Info (12128): Elaborating entity "ativiade5_avalon_st_adapter_001_channel_adapter_0" for hierarchy "ativiade5_avalon_st_adapter_001:avalon_st_adapter_001|ativiade5_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001.v Line: 227
Warning (10036): Verilog HDL or VHDL warning at ativiade5_avalon_st_adapter_001_channel_adapter_0.sv(78): object "out_channel" assigned a value but never read File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_channel_adapter_0.sv Line: 78
Info (12128): Elaborating entity "ativiade5_avalon_st_adapter_001_error_adapter_0" for hierarchy "ativiade5_avalon_st_adapter_001:avalon_st_adapter_001|ativiade5_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001.v Line: 243
Info (12128): Elaborating entity "ativiade5_avalon_st_adapter_001_timing_adapter_0" for hierarchy "ativiade5_avalon_st_adapter_001:avalon_st_adapter_001|ativiade5_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001.v Line: 259
Info (12128): Elaborating entity "ativiade5_avalon_st_adapter_001_timing_adapter_1" for hierarchy "ativiade5_avalon_st_adapter_001:avalon_st_adapter_001|ativiade5_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001.v Line: 277
Warning (10036): Verilog HDL or VHDL warning at ativiade5_avalon_st_adapter_001_timing_adapter_1.sv(90): object "in_ready" assigned a value but never read File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/submodules/ativiade5_avalon_st_adapter_001_timing_adapter_1.sv Line: 90
Info (12128): Elaborating entity "ativiade5_rst_controller" for hierarchy "ativiade5_rst_controller:rst_controller" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5.vhd Line: 1103
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ativiade5_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/atividade5/synthesis/ativiade5_rst_controller.vhd Line: 144
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.10.22.17:54:58 Progress: Loading sld2a1fa8d8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a1fa8d8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/ip/sld2a1fa8d8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/ip/sld2a1fa8d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[0]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 39
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[1]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 70
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[2]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 101
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[3]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 132
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[4]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 163
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[5]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 194
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[6]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 225
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[7]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 256
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[8]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 287
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[9]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 318
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[10]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 349
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[11]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 380
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[12]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 411
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[13]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 442
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[14]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 473
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[15]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 504
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[16]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 535
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[17]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 566
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[18]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 597
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[19]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 628
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[20]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 659
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[21]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 690
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[22]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 721
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[23]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 752
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[24]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 783
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[25]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 814
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[26]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 845
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[27]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 876
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[28]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 907
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[29]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 938
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[30]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 969
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[31]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 1000
        Warning (14320): Synthesized away node "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_p9o1:auto_generated|q_b[38]" File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_p9o1.tdf Line: 1217
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0"
Info (12133): Instantiated megafunction "ativiade5_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "8"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ffv.tdf
    Info (12023): Found entity 1: shift_taps_ffv File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/shift_taps_ffv.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1r91.tdf
    Info (12023): Found entity 1: altsyncram_1r91 File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/altsyncram_1r91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eif.tdf
    Info (12023): Found entity 1: cntr_eif File: C:/Users/joaod/Documents/2024.2/phi/Atividade 5/db/cntr_eif.tdf Line: 26
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Triple-Speed Ethernet" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature TSE_MAC
        Warning (265074): The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 187 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/joaod/Documents/2024.2/phi/Atividade 5/output_files/niosadc.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7049 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 36 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 6602 logic cells
    Info (21064): Implemented 358 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 5197 megabytes
    Info: Processing ended: Tue Oct 22 16:55:35 2024
    Info: Elapsed time: 00:01:34
    Info: Total CPU time (on all processors): 00:01:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/joaod/Documents/2024.2/phi/Atividade 5/output_files/niosadc.map.smsg.


