// Seed: 3402792493
module module_0 #(
    parameter id_4 = 32'd11
) (
    output uwire id_0,
    input wire id_1,
    input tri id_2,
    output supply1 id_3,
    output uwire _id_4
);
  parameter id_6 = 1;
  assign id_0 = id_6 ? 1'b0 : -1;
  logic ["" : id_4] id_7 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    output tri0 id_5,
    output tri id_6,
    output tri1 id_7
);
  assign #id_9 id_7 = id_0;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2,
      id_9
  );
  assign modCall_1._id_4 = 0;
endmodule
