// Seed: 3715727706
module module_0 (
    input tri  id_0,
    input tri0 id_1,
    input wand id_2,
    input tri  id_3
);
  assign module_2.id_10 = 0;
  assign module_1.id_4  = 0;
endmodule
program module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input supply1 id_2
);
  assign id_1 = -1;
  logic [1 'b0 : 1 'b0] id_4 = -1;
  assign id_1 = id_2;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0
  );
endprogram
module module_2 (
    input uwire id_0,
    output wire id_1,
    output supply1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wor id_5,
    output supply1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wire id_9,
    output uwire id_10,
    input wand id_11,
    input wand id_12,
    output uwire id_13,
    output tri0 id_14,
    output wor id_15,
    output tri id_16,
    input supply0 id_17,
    output supply0 id_18,
    input supply0 id_19,
    input uwire id_20,
    output tri id_21,
    output tri1 id_22,
    input tri id_23,
    output supply0 id_24,
    output tri1 id_25,
    output supply0 id_26,
    input uwire id_27,
    output supply0 id_28,
    input tri1 id_29,
    output wor id_30,
    input uwire id_31,
    input tri0 id_32,
    output tri id_33,
    input tri id_34,
    input tri0 id_35,
    input uwire id_36,
    output wor id_37,
    input tri id_38
);
  wire id_40;
  wire id_41;
  wire id_42;
  module_0 modCall_1 (
      id_34,
      id_23,
      id_17,
      id_11
  );
endmodule
