// Seed: 3565186987
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    output wor  id_2
);
  bit  id_4;
  wire id_5;
  initial begin : LABEL_0
    id_4 = id_4;
  end
endmodule
module module_1 (
    input supply0 id_0
    , id_17,
    input tri1 id_1,
    output supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    output tri0 id_5,
    output uwire id_6,
    input supply1 id_7,
    output uwire id_8,
    input supply0 id_9,
    output tri1 id_10,
    input supply0 id_11
    , id_18,
    output wor id_12,
    input wor id_13,
    input supply0 id_14,
    input wor id_15
);
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_6
  );
endmodule
