// Seed: 1058749203
module module_0 (
    input  tri0  id_0,
    output uwire module_0,
    output tri   id_2,
    output wire  id_3
);
  assign id_1 = -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd99
) (
    input  tri1  _id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output uwire id_4,
    output uwire id_5,
    input  wire  id_6,
    input  uwire id_7,
    output tri   id_8
);
  logic id_10 = -1;
  wire [-1 : id_0] id_11;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_8
  );
endmodule
