// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_1_HH_
#define _max_pool_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "max_pool_1_fcmp_3bkb.h"

namespace ap_rtl {

struct max_pool_1 : public sc_module {
    // Port declarations 46
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > conv_1_out_0_address0;
    sc_out< sc_logic > conv_1_out_0_ce0;
    sc_in< sc_lv<32> > conv_1_out_0_q0;
    sc_out< sc_lv<3> > conv_1_out_0_address1;
    sc_out< sc_logic > conv_1_out_0_ce1;
    sc_in< sc_lv<32> > conv_1_out_0_q1;
    sc_out< sc_lv<3> > conv_1_out_1_address0;
    sc_out< sc_logic > conv_1_out_1_ce0;
    sc_in< sc_lv<32> > conv_1_out_1_q0;
    sc_out< sc_lv<3> > conv_1_out_1_address1;
    sc_out< sc_logic > conv_1_out_1_ce1;
    sc_in< sc_lv<32> > conv_1_out_1_q1;
    sc_out< sc_lv<3> > conv_1_out_2_address0;
    sc_out< sc_logic > conv_1_out_2_ce0;
    sc_in< sc_lv<32> > conv_1_out_2_q0;
    sc_out< sc_lv<3> > conv_1_out_2_address1;
    sc_out< sc_logic > conv_1_out_2_ce1;
    sc_in< sc_lv<32> > conv_1_out_2_q1;
    sc_out< sc_lv<3> > conv_1_out_3_address0;
    sc_out< sc_logic > conv_1_out_3_ce0;
    sc_in< sc_lv<32> > conv_1_out_3_q0;
    sc_out< sc_lv<3> > conv_1_out_3_address1;
    sc_out< sc_logic > conv_1_out_3_ce1;
    sc_in< sc_lv<32> > conv_1_out_3_q1;
    sc_out< sc_lv<2> > max_pool_1_out_0_address0;
    sc_out< sc_logic > max_pool_1_out_0_ce0;
    sc_out< sc_logic > max_pool_1_out_0_we0;
    sc_out< sc_lv<32> > max_pool_1_out_0_d0;
    sc_out< sc_lv<2> > max_pool_1_out_0_address1;
    sc_out< sc_logic > max_pool_1_out_0_ce1;
    sc_out< sc_logic > max_pool_1_out_0_we1;
    sc_out< sc_lv<32> > max_pool_1_out_0_d1;
    sc_out< sc_lv<2> > max_pool_1_out_1_address0;
    sc_out< sc_logic > max_pool_1_out_1_ce0;
    sc_out< sc_logic > max_pool_1_out_1_we0;
    sc_out< sc_lv<32> > max_pool_1_out_1_d0;
    sc_out< sc_lv<2> > max_pool_1_out_1_address1;
    sc_out< sc_logic > max_pool_1_out_1_ce1;
    sc_out< sc_logic > max_pool_1_out_1_we1;
    sc_out< sc_lv<32> > max_pool_1_out_1_d1;
    sc_signal< sc_lv<5> > ap_var_for_const0;


    // Module declarations
    max_pool_1(sc_module_name name);
    SC_HAS_PROCESS(max_pool_1);

    ~max_pool_1();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    max_pool_1_fcmp_3bkb<1,1,32,32,1>* max_pool_1_fcmp_3bkb_U1;
    max_pool_1_fcmp_3bkb<1,1,32,32,1>* max_pool_1_fcmp_3bkb_U2;
    max_pool_1_fcmp_3bkb<1,1,32,32,1>* max_pool_1_fcmp_3bkb_U3;
    max_pool_1_fcmp_3bkb<1,1,32,32,1>* max_pool_1_fcmp_3bkb_U4;
    max_pool_1_fcmp_3bkb<1,1,32,32,1>* max_pool_1_fcmp_3bkb_U5;
    max_pool_1_fcmp_3bkb<1,1,32,32,1>* max_pool_1_fcmp_3bkb_U6;
    max_pool_1_fcmp_3bkb<1,1,32,32,1>* max_pool_1_fcmp_3bkb_U7;
    max_pool_1_fcmp_3bkb<1,1,32,32,1>* max_pool_1_fcmp_3bkb_U8;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > f_0_reg_278;
    sc_signal< sc_lv<1> > icmp_ln10_fu_332_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1668;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_1668_pp0_iter1_reg;
    sc_signal< sc_lv<2> > f_fu_338_p2;
    sc_signal< sc_lv<2> > f_reg_1672;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln28_fu_344_p1;
    sc_signal< sc_lv<64> > zext_ln28_reg_1677;
    sc_signal< sc_lv<64> > zext_ln28_reg_1677_pp0_iter1_reg;
    sc_signal< sc_lv<2> > xor_ln28_fu_352_p2;
    sc_signal< sc_lv<2> > xor_ln28_reg_1688;
    sc_signal< sc_lv<64> > zext_ln28_1_fu_370_p1;
    sc_signal< sc_lv<64> > zext_ln28_1_reg_1729;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > select_ln28_fu_430_p3;
    sc_signal< sc_lv<32> > select_ln28_reg_1775;
    sc_signal< sc_lv<32> > conv_1_out_1_load_reg_1782;
    sc_signal< sc_lv<32> > select_ln28_4_fu_480_p3;
    sc_signal< sc_lv<32> > select_ln28_4_reg_1789;
    sc_signal< sc_lv<32> > conv_1_out_1_load_2_reg_1796;
    sc_signal< sc_lv<32> > select_ln28_8_fu_530_p3;
    sc_signal< sc_lv<32> > select_ln28_8_reg_1803;
    sc_signal< sc_lv<32> > conv_1_out_3_load_reg_1810;
    sc_signal< sc_lv<32> > select_ln28_12_fu_580_p3;
    sc_signal< sc_lv<32> > select_ln28_12_reg_1817;
    sc_signal< sc_lv<32> > conv_1_out_3_load_2_reg_1824;
    sc_signal< sc_lv<32> > select_ln28_1_fu_671_p3;
    sc_signal< sc_lv<32> > select_ln28_1_reg_1831;
    sc_signal< sc_lv<1> > grp_fu_295_p2;
    sc_signal< sc_lv<1> > tmp_8_reg_1837;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > conv_1_out_1_load_1_reg_1842;
    sc_signal< sc_lv<32> > select_ln28_5_fu_762_p3;
    sc_signal< sc_lv<32> > select_ln28_5_reg_1849;
    sc_signal< sc_lv<1> > grp_fu_307_p2;
    sc_signal< sc_lv<1> > tmp_18_reg_1855;
    sc_signal< sc_lv<32> > conv_1_out_1_load_3_reg_1860;
    sc_signal< sc_lv<32> > select_ln28_9_fu_853_p3;
    sc_signal< sc_lv<32> > select_ln28_9_reg_1867;
    sc_signal< sc_lv<1> > grp_fu_319_p2;
    sc_signal< sc_lv<1> > tmp_29_reg_1873;
    sc_signal< sc_lv<32> > conv_1_out_3_load_1_reg_1878;
    sc_signal< sc_lv<32> > select_ln28_13_fu_944_p3;
    sc_signal< sc_lv<32> > select_ln28_13_reg_1885;
    sc_signal< sc_lv<1> > grp_fu_328_p2;
    sc_signal< sc_lv<1> > tmp_40_reg_1891;
    sc_signal< sc_lv<32> > conv_1_out_3_load_3_reg_1896;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<2> > ap_phi_mux_f_0_phi_fu_282_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > tmp_44_fu_358_p3;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln28_2_fu_380_p1;
    sc_signal< sc_lv<32> > grp_fu_289_p1;
    sc_signal< sc_lv<32> > grp_fu_295_p0;
    sc_signal< sc_lv<32> > grp_fu_295_p1;
    sc_signal< sc_lv<32> > grp_fu_301_p0;
    sc_signal< sc_lv<32> > grp_fu_301_p1;
    sc_signal< sc_lv<32> > grp_fu_307_p0;
    sc_signal< sc_lv<32> > grp_fu_307_p1;
    sc_signal< sc_lv<32> > grp_fu_314_p0;
    sc_signal< sc_lv<32> > grp_fu_314_p1;
    sc_signal< sc_lv<32> > select_ln28_2_fu_1033_p3;
    sc_signal< sc_lv<32> > grp_fu_319_p0;
    sc_signal< sc_lv<32> > grp_fu_319_p1;
    sc_signal< sc_lv<32> > select_ln28_6_fu_1212_p3;
    sc_signal< sc_lv<32> > grp_fu_323_p0;
    sc_signal< sc_lv<32> > grp_fu_323_p1;
    sc_signal< sc_lv<32> > select_ln28_10_fu_1391_p3;
    sc_signal< sc_lv<32> > grp_fu_328_p0;
    sc_signal< sc_lv<32> > grp_fu_328_p1;
    sc_signal< sc_lv<32> > select_ln28_14_fu_1570_p3;
    sc_signal< sc_lv<3> > sext_ln28_fu_377_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_fu_388_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_392_p4;
    sc_signal< sc_lv<23> > trunc_ln28_fu_402_p1;
    sc_signal< sc_lv<1> > icmp_ln28_1_fu_412_p2;
    sc_signal< sc_lv<1> > icmp_ln28_fu_406_p2;
    sc_signal< sc_lv<1> > or_ln28_fu_418_p2;
    sc_signal< sc_lv<1> > grp_fu_289_p2;
    sc_signal< sc_lv<1> > and_ln28_fu_424_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_7_fu_438_p1;
    sc_signal< sc_lv<8> > tmp_11_fu_442_p4;
    sc_signal< sc_lv<23> > trunc_ln28_7_fu_452_p1;
    sc_signal< sc_lv<1> > icmp_ln28_15_fu_462_p2;
    sc_signal< sc_lv<1> > icmp_ln28_14_fu_456_p2;
    sc_signal< sc_lv<1> > or_ln28_7_fu_468_p2;
    sc_signal< sc_lv<1> > and_ln28_7_fu_474_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_14_fu_488_p1;
    sc_signal< sc_lv<8> > tmp_22_fu_492_p4;
    sc_signal< sc_lv<23> > trunc_ln28_14_fu_502_p1;
    sc_signal< sc_lv<1> > icmp_ln28_29_fu_512_p2;
    sc_signal< sc_lv<1> > icmp_ln28_28_fu_506_p2;
    sc_signal< sc_lv<1> > or_ln28_14_fu_518_p2;
    sc_signal< sc_lv<1> > grp_fu_301_p2;
    sc_signal< sc_lv<1> > and_ln28_14_fu_524_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_21_fu_538_p1;
    sc_signal< sc_lv<8> > tmp_33_fu_542_p4;
    sc_signal< sc_lv<23> > trunc_ln28_21_fu_552_p1;
    sc_signal< sc_lv<1> > icmp_ln28_43_fu_562_p2;
    sc_signal< sc_lv<1> > icmp_ln28_42_fu_556_p2;
    sc_signal< sc_lv<1> > or_ln28_21_fu_568_p2;
    sc_signal< sc_lv<1> > and_ln28_21_fu_574_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_1_fu_588_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_2_fu_606_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_592_p4;
    sc_signal< sc_lv<23> > trunc_ln28_1_fu_602_p1;
    sc_signal< sc_lv<1> > icmp_ln28_3_fu_629_p2;
    sc_signal< sc_lv<1> > icmp_ln28_2_fu_623_p2;
    sc_signal< sc_lv<8> > tmp_4_fu_609_p4;
    sc_signal< sc_lv<23> > trunc_ln28_2_fu_619_p1;
    sc_signal< sc_lv<1> > icmp_ln28_5_fu_647_p2;
    sc_signal< sc_lv<1> > icmp_ln28_4_fu_641_p2;
    sc_signal< sc_lv<1> > or_ln28_1_fu_635_p2;
    sc_signal< sc_lv<1> > or_ln28_2_fu_653_p2;
    sc_signal< sc_lv<1> > and_ln28_1_fu_659_p2;
    sc_signal< sc_lv<1> > and_ln28_2_fu_665_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_8_fu_679_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_9_fu_697_p1;
    sc_signal< sc_lv<8> > tmp_13_fu_683_p4;
    sc_signal< sc_lv<23> > trunc_ln28_8_fu_693_p1;
    sc_signal< sc_lv<1> > icmp_ln28_17_fu_720_p2;
    sc_signal< sc_lv<1> > icmp_ln28_16_fu_714_p2;
    sc_signal< sc_lv<8> > tmp_14_fu_700_p4;
    sc_signal< sc_lv<23> > trunc_ln28_9_fu_710_p1;
    sc_signal< sc_lv<1> > icmp_ln28_19_fu_738_p2;
    sc_signal< sc_lv<1> > icmp_ln28_18_fu_732_p2;
    sc_signal< sc_lv<1> > or_ln28_8_fu_726_p2;
    sc_signal< sc_lv<1> > or_ln28_9_fu_744_p2;
    sc_signal< sc_lv<1> > and_ln28_8_fu_750_p2;
    sc_signal< sc_lv<1> > and_ln28_9_fu_756_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_15_fu_770_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_16_fu_788_p1;
    sc_signal< sc_lv<8> > tmp_24_fu_774_p4;
    sc_signal< sc_lv<23> > trunc_ln28_15_fu_784_p1;
    sc_signal< sc_lv<1> > icmp_ln28_31_fu_811_p2;
    sc_signal< sc_lv<1> > icmp_ln28_30_fu_805_p2;
    sc_signal< sc_lv<8> > tmp_25_fu_791_p4;
    sc_signal< sc_lv<23> > trunc_ln28_16_fu_801_p1;
    sc_signal< sc_lv<1> > icmp_ln28_33_fu_829_p2;
    sc_signal< sc_lv<1> > icmp_ln28_32_fu_823_p2;
    sc_signal< sc_lv<1> > or_ln28_15_fu_817_p2;
    sc_signal< sc_lv<1> > or_ln28_16_fu_835_p2;
    sc_signal< sc_lv<1> > and_ln28_15_fu_841_p2;
    sc_signal< sc_lv<1> > grp_fu_314_p2;
    sc_signal< sc_lv<1> > and_ln28_16_fu_847_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_22_fu_861_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_23_fu_879_p1;
    sc_signal< sc_lv<8> > tmp_35_fu_865_p4;
    sc_signal< sc_lv<23> > trunc_ln28_22_fu_875_p1;
    sc_signal< sc_lv<1> > icmp_ln28_45_fu_902_p2;
    sc_signal< sc_lv<1> > icmp_ln28_44_fu_896_p2;
    sc_signal< sc_lv<8> > tmp_36_fu_882_p4;
    sc_signal< sc_lv<23> > trunc_ln28_23_fu_892_p1;
    sc_signal< sc_lv<1> > icmp_ln28_47_fu_920_p2;
    sc_signal< sc_lv<1> > icmp_ln28_46_fu_914_p2;
    sc_signal< sc_lv<1> > or_ln28_22_fu_908_p2;
    sc_signal< sc_lv<1> > or_ln28_23_fu_926_p2;
    sc_signal< sc_lv<1> > and_ln28_22_fu_932_p2;
    sc_signal< sc_lv<1> > grp_fu_323_p2;
    sc_signal< sc_lv<1> > and_ln28_23_fu_938_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_3_fu_952_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_4_fu_969_p1;
    sc_signal< sc_lv<8> > tmp_6_fu_955_p4;
    sc_signal< sc_lv<23> > trunc_ln28_3_fu_965_p1;
    sc_signal< sc_lv<1> > icmp_ln28_7_fu_992_p2;
    sc_signal< sc_lv<1> > icmp_ln28_6_fu_986_p2;
    sc_signal< sc_lv<8> > tmp_7_fu_972_p4;
    sc_signal< sc_lv<23> > trunc_ln28_4_fu_982_p1;
    sc_signal< sc_lv<1> > icmp_ln28_9_fu_1010_p2;
    sc_signal< sc_lv<1> > icmp_ln28_8_fu_1004_p2;
    sc_signal< sc_lv<1> > or_ln28_3_fu_998_p2;
    sc_signal< sc_lv<1> > or_ln28_4_fu_1016_p2;
    sc_signal< sc_lv<1> > and_ln28_3_fu_1022_p2;
    sc_signal< sc_lv<1> > and_ln28_4_fu_1028_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_5_fu_1040_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_6_fu_1057_p1;
    sc_signal< sc_lv<8> > tmp_9_fu_1043_p4;
    sc_signal< sc_lv<23> > trunc_ln28_5_fu_1053_p1;
    sc_signal< sc_lv<1> > icmp_ln28_11_fu_1081_p2;
    sc_signal< sc_lv<1> > icmp_ln28_10_fu_1075_p2;
    sc_signal< sc_lv<8> > tmp_s_fu_1061_p4;
    sc_signal< sc_lv<23> > trunc_ln28_6_fu_1071_p1;
    sc_signal< sc_lv<1> > icmp_ln28_13_fu_1099_p2;
    sc_signal< sc_lv<1> > icmp_ln28_12_fu_1093_p2;
    sc_signal< sc_lv<1> > or_ln28_5_fu_1087_p2;
    sc_signal< sc_lv<1> > or_ln28_6_fu_1105_p2;
    sc_signal< sc_lv<1> > and_ln28_5_fu_1111_p2;
    sc_signal< sc_lv<1> > and_ln28_6_fu_1117_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_10_fu_1131_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_11_fu_1148_p1;
    sc_signal< sc_lv<8> > tmp_16_fu_1134_p4;
    sc_signal< sc_lv<23> > trunc_ln28_10_fu_1144_p1;
    sc_signal< sc_lv<1> > icmp_ln28_21_fu_1171_p2;
    sc_signal< sc_lv<1> > icmp_ln28_20_fu_1165_p2;
    sc_signal< sc_lv<8> > tmp_17_fu_1151_p4;
    sc_signal< sc_lv<23> > trunc_ln28_11_fu_1161_p1;
    sc_signal< sc_lv<1> > icmp_ln28_23_fu_1189_p2;
    sc_signal< sc_lv<1> > icmp_ln28_22_fu_1183_p2;
    sc_signal< sc_lv<1> > or_ln28_10_fu_1177_p2;
    sc_signal< sc_lv<1> > or_ln28_11_fu_1195_p2;
    sc_signal< sc_lv<1> > and_ln28_10_fu_1201_p2;
    sc_signal< sc_lv<1> > and_ln28_11_fu_1207_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_12_fu_1219_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_13_fu_1236_p1;
    sc_signal< sc_lv<8> > tmp_19_fu_1222_p4;
    sc_signal< sc_lv<23> > trunc_ln28_12_fu_1232_p1;
    sc_signal< sc_lv<1> > icmp_ln28_25_fu_1260_p2;
    sc_signal< sc_lv<1> > icmp_ln28_24_fu_1254_p2;
    sc_signal< sc_lv<8> > tmp_20_fu_1240_p4;
    sc_signal< sc_lv<23> > trunc_ln28_13_fu_1250_p1;
    sc_signal< sc_lv<1> > icmp_ln28_27_fu_1278_p2;
    sc_signal< sc_lv<1> > icmp_ln28_26_fu_1272_p2;
    sc_signal< sc_lv<1> > or_ln28_12_fu_1266_p2;
    sc_signal< sc_lv<1> > or_ln28_13_fu_1284_p2;
    sc_signal< sc_lv<1> > and_ln28_12_fu_1290_p2;
    sc_signal< sc_lv<1> > and_ln28_13_fu_1296_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_17_fu_1310_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_18_fu_1327_p1;
    sc_signal< sc_lv<8> > tmp_27_fu_1313_p4;
    sc_signal< sc_lv<23> > trunc_ln28_17_fu_1323_p1;
    sc_signal< sc_lv<1> > icmp_ln28_35_fu_1350_p2;
    sc_signal< sc_lv<1> > icmp_ln28_34_fu_1344_p2;
    sc_signal< sc_lv<8> > tmp_28_fu_1330_p4;
    sc_signal< sc_lv<23> > trunc_ln28_18_fu_1340_p1;
    sc_signal< sc_lv<1> > icmp_ln28_37_fu_1368_p2;
    sc_signal< sc_lv<1> > icmp_ln28_36_fu_1362_p2;
    sc_signal< sc_lv<1> > or_ln28_17_fu_1356_p2;
    sc_signal< sc_lv<1> > or_ln28_18_fu_1374_p2;
    sc_signal< sc_lv<1> > and_ln28_17_fu_1380_p2;
    sc_signal< sc_lv<1> > and_ln28_18_fu_1386_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_19_fu_1398_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_20_fu_1415_p1;
    sc_signal< sc_lv<8> > tmp_30_fu_1401_p4;
    sc_signal< sc_lv<23> > trunc_ln28_19_fu_1411_p1;
    sc_signal< sc_lv<1> > icmp_ln28_39_fu_1439_p2;
    sc_signal< sc_lv<1> > icmp_ln28_38_fu_1433_p2;
    sc_signal< sc_lv<8> > tmp_31_fu_1419_p4;
    sc_signal< sc_lv<23> > trunc_ln28_20_fu_1429_p1;
    sc_signal< sc_lv<1> > icmp_ln28_41_fu_1457_p2;
    sc_signal< sc_lv<1> > icmp_ln28_40_fu_1451_p2;
    sc_signal< sc_lv<1> > or_ln28_19_fu_1445_p2;
    sc_signal< sc_lv<1> > or_ln28_20_fu_1463_p2;
    sc_signal< sc_lv<1> > and_ln28_19_fu_1469_p2;
    sc_signal< sc_lv<1> > and_ln28_20_fu_1475_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_24_fu_1489_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_25_fu_1506_p1;
    sc_signal< sc_lv<8> > tmp_38_fu_1492_p4;
    sc_signal< sc_lv<23> > trunc_ln28_24_fu_1502_p1;
    sc_signal< sc_lv<1> > icmp_ln28_49_fu_1529_p2;
    sc_signal< sc_lv<1> > icmp_ln28_48_fu_1523_p2;
    sc_signal< sc_lv<8> > tmp_39_fu_1509_p4;
    sc_signal< sc_lv<23> > trunc_ln28_25_fu_1519_p1;
    sc_signal< sc_lv<1> > icmp_ln28_51_fu_1547_p2;
    sc_signal< sc_lv<1> > icmp_ln28_50_fu_1541_p2;
    sc_signal< sc_lv<1> > or_ln28_24_fu_1535_p2;
    sc_signal< sc_lv<1> > or_ln28_25_fu_1553_p2;
    sc_signal< sc_lv<1> > and_ln28_24_fu_1559_p2;
    sc_signal< sc_lv<1> > and_ln28_25_fu_1565_p2;
    sc_signal< sc_lv<32> > bitcast_ln28_26_fu_1577_p1;
    sc_signal< sc_lv<32> > bitcast_ln28_27_fu_1594_p1;
    sc_signal< sc_lv<8> > tmp_41_fu_1580_p4;
    sc_signal< sc_lv<23> > trunc_ln28_26_fu_1590_p1;
    sc_signal< sc_lv<1> > icmp_ln28_53_fu_1618_p2;
    sc_signal< sc_lv<1> > icmp_ln28_52_fu_1612_p2;
    sc_signal< sc_lv<8> > tmp_42_fu_1598_p4;
    sc_signal< sc_lv<23> > trunc_ln28_27_fu_1608_p1;
    sc_signal< sc_lv<1> > icmp_ln28_55_fu_1636_p2;
    sc_signal< sc_lv<1> > icmp_ln28_54_fu_1630_p2;
    sc_signal< sc_lv<1> > or_ln28_26_fu_1624_p2;
    sc_signal< sc_lv<1> > or_ln28_27_fu_1642_p2;
    sc_signal< sc_lv<1> > and_ln28_26_fu_1648_p2;
    sc_signal< sc_lv<1> > and_ln28_27_fu_1654_p2;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state6;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_800000;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<62> ap_const_lv62_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_and_ln28_10_fu_1201_p2();
    void thread_and_ln28_11_fu_1207_p2();
    void thread_and_ln28_12_fu_1290_p2();
    void thread_and_ln28_13_fu_1296_p2();
    void thread_and_ln28_14_fu_524_p2();
    void thread_and_ln28_15_fu_841_p2();
    void thread_and_ln28_16_fu_847_p2();
    void thread_and_ln28_17_fu_1380_p2();
    void thread_and_ln28_18_fu_1386_p2();
    void thread_and_ln28_19_fu_1469_p2();
    void thread_and_ln28_1_fu_659_p2();
    void thread_and_ln28_20_fu_1475_p2();
    void thread_and_ln28_21_fu_574_p2();
    void thread_and_ln28_22_fu_932_p2();
    void thread_and_ln28_23_fu_938_p2();
    void thread_and_ln28_24_fu_1559_p2();
    void thread_and_ln28_25_fu_1565_p2();
    void thread_and_ln28_26_fu_1648_p2();
    void thread_and_ln28_27_fu_1654_p2();
    void thread_and_ln28_2_fu_665_p2();
    void thread_and_ln28_3_fu_1022_p2();
    void thread_and_ln28_4_fu_1028_p2();
    void thread_and_ln28_5_fu_1111_p2();
    void thread_and_ln28_6_fu_1117_p2();
    void thread_and_ln28_7_fu_474_p2();
    void thread_and_ln28_8_fu_750_p2();
    void thread_and_ln28_9_fu_756_p2();
    void thread_and_ln28_fu_424_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_f_0_phi_fu_282_p4();
    void thread_ap_ready();
    void thread_bitcast_ln28_10_fu_1131_p1();
    void thread_bitcast_ln28_11_fu_1148_p1();
    void thread_bitcast_ln28_12_fu_1219_p1();
    void thread_bitcast_ln28_13_fu_1236_p1();
    void thread_bitcast_ln28_14_fu_488_p1();
    void thread_bitcast_ln28_15_fu_770_p1();
    void thread_bitcast_ln28_16_fu_788_p1();
    void thread_bitcast_ln28_17_fu_1310_p1();
    void thread_bitcast_ln28_18_fu_1327_p1();
    void thread_bitcast_ln28_19_fu_1398_p1();
    void thread_bitcast_ln28_1_fu_588_p1();
    void thread_bitcast_ln28_20_fu_1415_p1();
    void thread_bitcast_ln28_21_fu_538_p1();
    void thread_bitcast_ln28_22_fu_861_p1();
    void thread_bitcast_ln28_23_fu_879_p1();
    void thread_bitcast_ln28_24_fu_1489_p1();
    void thread_bitcast_ln28_25_fu_1506_p1();
    void thread_bitcast_ln28_26_fu_1577_p1();
    void thread_bitcast_ln28_27_fu_1594_p1();
    void thread_bitcast_ln28_2_fu_606_p1();
    void thread_bitcast_ln28_3_fu_952_p1();
    void thread_bitcast_ln28_4_fu_969_p1();
    void thread_bitcast_ln28_5_fu_1040_p1();
    void thread_bitcast_ln28_6_fu_1057_p1();
    void thread_bitcast_ln28_7_fu_438_p1();
    void thread_bitcast_ln28_8_fu_679_p1();
    void thread_bitcast_ln28_9_fu_697_p1();
    void thread_bitcast_ln28_fu_388_p1();
    void thread_conv_1_out_0_address0();
    void thread_conv_1_out_0_address1();
    void thread_conv_1_out_0_ce0();
    void thread_conv_1_out_0_ce1();
    void thread_conv_1_out_1_address0();
    void thread_conv_1_out_1_address1();
    void thread_conv_1_out_1_ce0();
    void thread_conv_1_out_1_ce1();
    void thread_conv_1_out_2_address0();
    void thread_conv_1_out_2_address1();
    void thread_conv_1_out_2_ce0();
    void thread_conv_1_out_2_ce1();
    void thread_conv_1_out_3_address0();
    void thread_conv_1_out_3_address1();
    void thread_conv_1_out_3_ce0();
    void thread_conv_1_out_3_ce1();
    void thread_f_fu_338_p2();
    void thread_grp_fu_289_p1();
    void thread_grp_fu_295_p0();
    void thread_grp_fu_295_p1();
    void thread_grp_fu_301_p0();
    void thread_grp_fu_301_p1();
    void thread_grp_fu_307_p0();
    void thread_grp_fu_307_p1();
    void thread_grp_fu_314_p0();
    void thread_grp_fu_314_p1();
    void thread_grp_fu_319_p0();
    void thread_grp_fu_319_p1();
    void thread_grp_fu_323_p0();
    void thread_grp_fu_323_p1();
    void thread_grp_fu_328_p0();
    void thread_grp_fu_328_p1();
    void thread_icmp_ln10_fu_332_p2();
    void thread_icmp_ln28_10_fu_1075_p2();
    void thread_icmp_ln28_11_fu_1081_p2();
    void thread_icmp_ln28_12_fu_1093_p2();
    void thread_icmp_ln28_13_fu_1099_p2();
    void thread_icmp_ln28_14_fu_456_p2();
    void thread_icmp_ln28_15_fu_462_p2();
    void thread_icmp_ln28_16_fu_714_p2();
    void thread_icmp_ln28_17_fu_720_p2();
    void thread_icmp_ln28_18_fu_732_p2();
    void thread_icmp_ln28_19_fu_738_p2();
    void thread_icmp_ln28_1_fu_412_p2();
    void thread_icmp_ln28_20_fu_1165_p2();
    void thread_icmp_ln28_21_fu_1171_p2();
    void thread_icmp_ln28_22_fu_1183_p2();
    void thread_icmp_ln28_23_fu_1189_p2();
    void thread_icmp_ln28_24_fu_1254_p2();
    void thread_icmp_ln28_25_fu_1260_p2();
    void thread_icmp_ln28_26_fu_1272_p2();
    void thread_icmp_ln28_27_fu_1278_p2();
    void thread_icmp_ln28_28_fu_506_p2();
    void thread_icmp_ln28_29_fu_512_p2();
    void thread_icmp_ln28_2_fu_623_p2();
    void thread_icmp_ln28_30_fu_805_p2();
    void thread_icmp_ln28_31_fu_811_p2();
    void thread_icmp_ln28_32_fu_823_p2();
    void thread_icmp_ln28_33_fu_829_p2();
    void thread_icmp_ln28_34_fu_1344_p2();
    void thread_icmp_ln28_35_fu_1350_p2();
    void thread_icmp_ln28_36_fu_1362_p2();
    void thread_icmp_ln28_37_fu_1368_p2();
    void thread_icmp_ln28_38_fu_1433_p2();
    void thread_icmp_ln28_39_fu_1439_p2();
    void thread_icmp_ln28_3_fu_629_p2();
    void thread_icmp_ln28_40_fu_1451_p2();
    void thread_icmp_ln28_41_fu_1457_p2();
    void thread_icmp_ln28_42_fu_556_p2();
    void thread_icmp_ln28_43_fu_562_p2();
    void thread_icmp_ln28_44_fu_896_p2();
    void thread_icmp_ln28_45_fu_902_p2();
    void thread_icmp_ln28_46_fu_914_p2();
    void thread_icmp_ln28_47_fu_920_p2();
    void thread_icmp_ln28_48_fu_1523_p2();
    void thread_icmp_ln28_49_fu_1529_p2();
    void thread_icmp_ln28_4_fu_641_p2();
    void thread_icmp_ln28_50_fu_1541_p2();
    void thread_icmp_ln28_51_fu_1547_p2();
    void thread_icmp_ln28_52_fu_1612_p2();
    void thread_icmp_ln28_53_fu_1618_p2();
    void thread_icmp_ln28_54_fu_1630_p2();
    void thread_icmp_ln28_55_fu_1636_p2();
    void thread_icmp_ln28_5_fu_647_p2();
    void thread_icmp_ln28_6_fu_986_p2();
    void thread_icmp_ln28_7_fu_992_p2();
    void thread_icmp_ln28_8_fu_1004_p2();
    void thread_icmp_ln28_9_fu_1010_p2();
    void thread_icmp_ln28_fu_406_p2();
    void thread_max_pool_1_out_0_address0();
    void thread_max_pool_1_out_0_address1();
    void thread_max_pool_1_out_0_ce0();
    void thread_max_pool_1_out_0_ce1();
    void thread_max_pool_1_out_0_d0();
    void thread_max_pool_1_out_0_d1();
    void thread_max_pool_1_out_0_we0();
    void thread_max_pool_1_out_0_we1();
    void thread_max_pool_1_out_1_address0();
    void thread_max_pool_1_out_1_address1();
    void thread_max_pool_1_out_1_ce0();
    void thread_max_pool_1_out_1_ce1();
    void thread_max_pool_1_out_1_d0();
    void thread_max_pool_1_out_1_d1();
    void thread_max_pool_1_out_1_we0();
    void thread_max_pool_1_out_1_we1();
    void thread_or_ln28_10_fu_1177_p2();
    void thread_or_ln28_11_fu_1195_p2();
    void thread_or_ln28_12_fu_1266_p2();
    void thread_or_ln28_13_fu_1284_p2();
    void thread_or_ln28_14_fu_518_p2();
    void thread_or_ln28_15_fu_817_p2();
    void thread_or_ln28_16_fu_835_p2();
    void thread_or_ln28_17_fu_1356_p2();
    void thread_or_ln28_18_fu_1374_p2();
    void thread_or_ln28_19_fu_1445_p2();
    void thread_or_ln28_1_fu_635_p2();
    void thread_or_ln28_20_fu_1463_p2();
    void thread_or_ln28_21_fu_568_p2();
    void thread_or_ln28_22_fu_908_p2();
    void thread_or_ln28_23_fu_926_p2();
    void thread_or_ln28_24_fu_1535_p2();
    void thread_or_ln28_25_fu_1553_p2();
    void thread_or_ln28_26_fu_1624_p2();
    void thread_or_ln28_27_fu_1642_p2();
    void thread_or_ln28_2_fu_653_p2();
    void thread_or_ln28_3_fu_998_p2();
    void thread_or_ln28_4_fu_1016_p2();
    void thread_or_ln28_5_fu_1087_p2();
    void thread_or_ln28_6_fu_1105_p2();
    void thread_or_ln28_7_fu_468_p2();
    void thread_or_ln28_8_fu_726_p2();
    void thread_or_ln28_9_fu_744_p2();
    void thread_or_ln28_fu_418_p2();
    void thread_select_ln28_10_fu_1391_p3();
    void thread_select_ln28_12_fu_580_p3();
    void thread_select_ln28_13_fu_944_p3();
    void thread_select_ln28_14_fu_1570_p3();
    void thread_select_ln28_1_fu_671_p3();
    void thread_select_ln28_2_fu_1033_p3();
    void thread_select_ln28_4_fu_480_p3();
    void thread_select_ln28_5_fu_762_p3();
    void thread_select_ln28_6_fu_1212_p3();
    void thread_select_ln28_8_fu_530_p3();
    void thread_select_ln28_9_fu_853_p3();
    void thread_select_ln28_fu_430_p3();
    void thread_sext_ln28_fu_377_p1();
    void thread_tmp_11_fu_442_p4();
    void thread_tmp_13_fu_683_p4();
    void thread_tmp_14_fu_700_p4();
    void thread_tmp_16_fu_1134_p4();
    void thread_tmp_17_fu_1151_p4();
    void thread_tmp_19_fu_1222_p4();
    void thread_tmp_1_fu_392_p4();
    void thread_tmp_20_fu_1240_p4();
    void thread_tmp_22_fu_492_p4();
    void thread_tmp_24_fu_774_p4();
    void thread_tmp_25_fu_791_p4();
    void thread_tmp_27_fu_1313_p4();
    void thread_tmp_28_fu_1330_p4();
    void thread_tmp_30_fu_1401_p4();
    void thread_tmp_31_fu_1419_p4();
    void thread_tmp_33_fu_542_p4();
    void thread_tmp_35_fu_865_p4();
    void thread_tmp_36_fu_882_p4();
    void thread_tmp_38_fu_1492_p4();
    void thread_tmp_39_fu_1509_p4();
    void thread_tmp_3_fu_592_p4();
    void thread_tmp_41_fu_1580_p4();
    void thread_tmp_42_fu_1598_p4();
    void thread_tmp_44_fu_358_p3();
    void thread_tmp_4_fu_609_p4();
    void thread_tmp_6_fu_955_p4();
    void thread_tmp_7_fu_972_p4();
    void thread_tmp_9_fu_1043_p4();
    void thread_tmp_s_fu_1061_p4();
    void thread_trunc_ln28_10_fu_1144_p1();
    void thread_trunc_ln28_11_fu_1161_p1();
    void thread_trunc_ln28_12_fu_1232_p1();
    void thread_trunc_ln28_13_fu_1250_p1();
    void thread_trunc_ln28_14_fu_502_p1();
    void thread_trunc_ln28_15_fu_784_p1();
    void thread_trunc_ln28_16_fu_801_p1();
    void thread_trunc_ln28_17_fu_1323_p1();
    void thread_trunc_ln28_18_fu_1340_p1();
    void thread_trunc_ln28_19_fu_1411_p1();
    void thread_trunc_ln28_1_fu_602_p1();
    void thread_trunc_ln28_20_fu_1429_p1();
    void thread_trunc_ln28_21_fu_552_p1();
    void thread_trunc_ln28_22_fu_875_p1();
    void thread_trunc_ln28_23_fu_892_p1();
    void thread_trunc_ln28_24_fu_1502_p1();
    void thread_trunc_ln28_25_fu_1519_p1();
    void thread_trunc_ln28_26_fu_1590_p1();
    void thread_trunc_ln28_27_fu_1608_p1();
    void thread_trunc_ln28_2_fu_619_p1();
    void thread_trunc_ln28_3_fu_965_p1();
    void thread_trunc_ln28_4_fu_982_p1();
    void thread_trunc_ln28_5_fu_1053_p1();
    void thread_trunc_ln28_6_fu_1071_p1();
    void thread_trunc_ln28_7_fu_452_p1();
    void thread_trunc_ln28_8_fu_693_p1();
    void thread_trunc_ln28_9_fu_710_p1();
    void thread_trunc_ln28_fu_402_p1();
    void thread_xor_ln28_fu_352_p2();
    void thread_zext_ln28_1_fu_370_p1();
    void thread_zext_ln28_2_fu_380_p1();
    void thread_zext_ln28_fu_344_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
