// Seed: 1353525532
module module_0;
  assign id_1 = id_1;
  tri id_2, id_3 = 1;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input logic id_3,
    output tri1 id_4,
    input tri id_5,
    input supply1 id_6
);
  always
  `define pp_8 0
  parameter id_9 = 1 >= 1;
  module_0 modCall_1 ();
  tri1 id_10, id_11;
  if (1'b0) begin : LABEL_0
    always if (id_11) id_9 <= id_3;
  end else id_12(id_2);
endmodule
