# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_2.srcs/sources_1/imports/8051_code" \
"../../../../project_2.srcs/sources_1/imports/8051_logic/LUT_RAM_from_template02.v" \
"../../../../project_2.srcs/sources_1/imports/8051_logic/ROM4Kx8.v" \
"../../../../project_2.srcs/sources_1/imports/8051_logic/top_nosch_01.v" \
"../../../../project_2.srcs/sources_1/imports/8051_logic/wiz_clkgen.v" \
"../../../../project_2.srcs/sim_1/imports/8051_logic/toptest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
