#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 12 15:10:02 2024
# Process ID: 32348
# Current directory: E:/Accelerator/Accelerator_Test_Windows
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15436 E:\Accelerator\Accelerator_Test_Windows\Accelerator.xpr
# Log file: E:/Accelerator/Accelerator_Test_Windows/vivado.log
# Journal file: E:/Accelerator/Accelerator_Test_Windows\vivado.jou
# Running On: DESKTOP-JO2RAF5, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project E:/Accelerator/Accelerator_Test_Windows/Accelerator.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/Accelerator/ip_repo/myip_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/Accelerator/ip_package_rtl/CNN_Control'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/Accelerator/IP_design/CNN_Control/CNN_Control_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/Accelerator/ip_repo/myip_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/Accelerator/IP_design/Windows_Data_Convert_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/Accelerator/ip_repo/Accelerator_Control_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_package_rtl/CNN_Control'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/IP_design/CNN_Control/CNN_Control_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'e:/Accelerator/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/IP_design/Windows_Data_Convert_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_repo/Accelerator_Control_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Digital_IC_design/dpu_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 1628.984 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/bd/Windows_data_Test/Windows_data_Test.bd}
Reading block design file <E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/bd/Windows_data_Test/Windows_data_Test.bd>...
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_1/M_AXIS_MM2S. Setting parameter on /axi_dma_1/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - INACT_DATA_FIFO
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_outw
INFO: [xilinx.com:ip:ila:6.2-6] /ila_outw: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - Picture
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:module_ref:Windows_Data_Convert_v1_0:1.0 - Windows_Data_Convert_0
Successfully read diagram <Windows_data_Test> from block design file <E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/bd/Windows_data_Test/Windows_data_Test.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1646.641 ; gain = 0.000
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Accelerator_block_design/hdl/Accelerator_block_design_wrapper.v] -no_script -reset -force -quiet
remove_files  E:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Accelerator_block_design/hdl/Accelerator_block_design_wrapper.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd] -no_script -reset -force -quiet
remove_files  E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd
delete_ip_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1817.617 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_package_rtl/CNN_Control'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/IP_design/CNN_Control/CNN_Control_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'e:/Accelerator/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/IP_design/Windows_Data_Convert_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_repo/Accelerator_Control_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Digital_IC_design/dpu_ip'.
remove_files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1817.617 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top Windows_data_Test_wrapper [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/CNN_Control.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/CNN_Accelerator.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Conv_Array_Control.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Relu_Array_Control.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v] -no_script -reset -force -quiet
remove_files  {E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/CNN_Control.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/CNN_Control_S00_AXI.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/CNN_Accelerator.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Conv_Array_Control.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Relu_Array_Control.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v}
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v] -no_script -reset -force -quiet
remove_files  {E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v}
set_property top Test_Windows_data_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Pool_PE.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/FullCon_PE.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Conv_PE.v] -no_script -reset -force -quiet
remove_files  {E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Pool_PE.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/FullCon_PE.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Conv_PE.v}
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/tanh_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/pool_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/fullcon_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/div_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/conv_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/Relu_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/CNN_Accelerator_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/tanh_tb.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/pool_tb.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/fullcon_tb.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/div_tb.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/conv_tb.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/Relu_tb.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/CNN_Accelerator_tb.v E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v}
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Relu.v] -no_script -reset -force -quiet
remove_files  E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/Relu.v
export_ip_user_files -of_objects  [get_files E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/tanh.v] -no_script -reset -force -quiet
remove_files  E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/new/tanh.v
open_bd_design {E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/bd/Windows_data_Test/Windows_data_Test.bd}
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_PORTS {2}] [get_bd_cells xlconcat_0]
endgroup
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_interconnect_1/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_interconnect_1/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_interconnect_1/M03_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_1/xbar/M02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_1/xbar/M03_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_interconnect_1/xbar/M05_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_interconnect_0/S02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_interconnect_0/S02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_interconnect_0/S02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /axi_interconnect_0/S03_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressable -of_object /axi_interconnect_0/S03_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /axi_interconnect_0/S03_AXI'
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1851.344 ; gain = 12.543
save_bd_design
Wrote  : <E:\Accelerator\Accelerator_Test_Windows\Accelerator.srcs\sources_1\bd\Windows_data_Test\Windows_data_Test.bd> 
Wrote  : <E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/bd/Windows_data_Test/ui/bd_22a3e04b.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Accelerator/Accelerator/Accelerator.srcs/utils_1/imports/synth_1/Conv_SystolicArray.dcp with file E:/Accelerator/Accelerator_Test_Windows/Accelerator.runs/synth_1/Accelerator_block_design_wrapper.dcp
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci' is already up-to-date
INFO: [BD 41-1662] The design 'Windows_data_Test.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/synth/Windows_data_Test.v
Verilog Output written to : e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/sim/Windows_data_Test.v
Verilog Output written to : e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/hdl/Windows_data_Test_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Windows_Data_Convert_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m04_couplers/auto_pc .
Exporting to file e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/hw_handoff/Windows_data_Test.hwh
Generated Hardware Definition File e:/Accelerator/Accelerator_Test_Windows/Accelerator.gen/sources_1/bd/Windows_data_Test/synth/Windows_data_Test.hwdef
[Fri Jul 12 15:19:10 2024] Launched synth_1...
Run output will be captured here: E:/Accelerator/Accelerator_Test_Windows/Accelerator.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2140.898 ; gain = 264.758
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci' is already up-to-date
[Fri Jul 12 15:26:22 2024] Launched impl_1...
Run output will be captured here: E:/Accelerator/Accelerator_Test_Windows/Accelerator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Accelerator/Accelerator_Test_Windows/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci' is already up-to-date
[Fri Jul 12 15:32:10 2024] Launched impl_1...
Run output will be captured here: E:/Accelerator/Accelerator_Test_Windows/Accelerator.runs/impl_1/runme.log
regenerate_bd_layout
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 12 16:42:49 2024...
