Running: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ga69kaw/vhdl_system_design_lab/workspace/Exercise1/direct_implementation/tb_idea_isim_beh.exe -prj /home/ga69kaw/vhdl_system_design_lab/workspace/Exercise1/direct_implementation/tb_idea_beh.prj work.tb_idea 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/ga69kaw/vhdl_system_design_lab/workspace/Exercise1/direct_implementation/xorop.vhd" into library work
Parsing VHDL file "/home/ga69kaw/vhdl_system_design_lab/workspace/Exercise1/direct_implementation/mulop.vhd" into library work
Parsing VHDL file "/home/ga69kaw/vhdl_system_design_lab/workspace/Exercise1/direct_implementation/addop.vhd" into library work
Parsing VHDL file "/home/ga69kaw/vhdl_system_design_lab/workspace/Exercise1/direct_implementation/trafo.vhd" into library work
Parsing VHDL file "/home/ga69kaw/vhdl_system_design_lab/workspace/Exercise1/direct_implementation/round.vhd" into library work
Parsing VHDL file "/home/ga69kaw/vhdl_system_design_lab/workspace/Exercise1/direct_implementation/idea.vhd" into library work
Parsing VHDL file "/home/ga69kaw/vhdl_system_design_lab/workspace/Exercise1/direct_implementation/tb_idea.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97000 KB
Fuse CPU Usage: 990 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity mulop [mulop_default]
Compiling architecture behavioral of entity addop [addop_default]
Compiling architecture behavioral of entity trafo [trafo_default]
Compiling architecture behavioral of entity xorop [xorop_default]
Compiling architecture behavioral of entity round [round_default]
Compiling architecture behavioral of entity idea [idea_default]
Compiling architecture behavior of entity tb_idea
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable /home/ga69kaw/vhdl_system_design_lab/workspace/Exercise1/direct_implementation/tb_idea_isim_beh.exe
Fuse Memory Usage: 1193144 KB
Fuse CPU Usage: 1120 ms
GCC CPU Usage: 560 ms
