# Chapter 10.4: FPGA vs ASIC Comparison

## ğŸ“‹ Chapter Overview

Choosing between **FPGA and ASIC** is a critical decision in hardware development. This chapter provides a comprehensive comparison covering performance, cost, power, and application suitability.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Compare FPGA and ASIC across key metrics
- Calculate break-even volume for ASIC investment
- Choose the appropriate technology for given requirements
- Understand hybrid approaches

---

## 10.4.1 Fundamental Differences

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    FPGA vs ASIC FUNDAMENTALS                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   FPGA (Field Programmable Gate Array):                            â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                             â”‚
â”‚   â€¢ Pre-fabricated silicon with programmable interconnect          â”‚
â”‚   â€¢ Generic architecture, configured by user                       â”‚
â”‚   â€¢ Can be reprogrammed unlimited times                           â”‚
â”‚   â€¢ Available off-the-shelf                                        â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚  User Logic     LUT     LUT     LUT     LUT                â”‚   â”‚
â”‚   â”‚      â”‚           â”‚       â”‚       â”‚       â”‚                 â”‚   â”‚
â”‚   â”‚      â–¼           â–¼       â–¼       â–¼       â–¼                 â”‚   â”‚
â”‚   â”‚  â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•           â”‚   â”‚
â”‚   â”‚  â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•           â”‚   â”‚
â”‚   â”‚       Programmable routing (SRAM-based switches)           â”‚   â”‚
â”‚   â”‚            ~80% of FPGA area is routing!                  â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   ASIC (Application Specific Integrated Circuit):                  â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                   â”‚
â”‚   â€¢ Custom-designed silicon for specific application               â”‚
â”‚   â€¢ Optimized architecture, fixed after fabrication               â”‚
â”‚   â€¢ Cannot be changed after manufacturing                          â”‚
â”‚   â€¢ Requires mask and fabrication (months)                        â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”                               â”‚   â”‚
â”‚   â”‚  â”‚Gateâ”‚â”€â”€â”€â”€â”‚Gateâ”‚â”€â”€â”€â”€â”‚Gateâ”‚â”€â”€â”€â”€ ...                       â”‚   â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”˜                               â”‚   â”‚
â”‚   â”‚    â”‚         â”‚         â”‚                                   â”‚   â”‚
â”‚   â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€ Fixed metal routing       â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚       Only required logic and routing exists              â”‚   â”‚
â”‚   â”‚       Maximum efficiency                                   â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 10.4.2 Performance Comparison

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PERFORMANCE METRICS                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Clock Speed:                                                      â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                      â”‚
â”‚                                                                      â”‚
â”‚   FPGA:  Typically 100-500 MHz                                     â”‚
â”‚          (limited by LUT delay + routing delay)                    â”‚
â”‚                                                                      â”‚
â”‚   ASIC:  Typically 500 MHz - 5 GHz                                 â”‚
â”‚          (optimized gates + minimal routing)                       â”‚
â”‚                                                                      â”‚
â”‚   ASIC advantage: 3-10Ã— higher frequency                           â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Gate Delay Comparison:                                           â”‚
â”‚                                                                      â”‚
â”‚   FPGA:                          ASIC:                              â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚
â”‚   â”‚ Input â†’ LUT (~1ns) â”‚        â”‚ Input â†’ Gate (~50ps)â”‚            â”‚
â”‚   â”‚   â†“                â”‚        â”‚   â†“                 â”‚            â”‚
â”‚   â”‚ LUT â†’ Routing      â”‚        â”‚ Gate â†’ Wire         â”‚            â”‚
â”‚   â”‚   (~2-5ns)         â”‚        â”‚   (~100ps)          â”‚            â”‚
â”‚   â”‚   â†“                â”‚        â”‚   â†“                 â”‚            â”‚
â”‚   â”‚ Routing â†’ LUT      â”‚        â”‚ Wire â†’ Gate         â”‚            â”‚
â”‚   â”‚   (~1ns)           â”‚        â”‚   (~50ps)           â”‚            â”‚
â”‚   â”‚                    â”‚        â”‚                     â”‚            â”‚
â”‚   â”‚ Total: ~4-7ns      â”‚        â”‚ Total: ~200ps       â”‚            â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Throughput and Latency:                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Metric              â”‚ FPGA        â”‚ ASIC                    â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Clock frequency     â”‚ 200 MHz     â”‚ 1.5 GHz                 â”‚  â”‚
â”‚   â”‚ Gate equivalent     â”‚ 100K logic  â”‚ 100K gates              â”‚  â”‚
â”‚   â”‚ operations/sec      â”‚ 20 GOPS     â”‚ 150 GOPS                â”‚  â”‚
â”‚   â”‚ Latency per op      â”‚ 5 ns        â”‚ 0.67 ns                 â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚   Note: FPGA can achieve high throughput through parallelism      â”‚
â”‚   (wide datapaths, pipelining) even with lower frequency          â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 10.4.3 Power Comparison

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    POWER CONSUMPTION                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   ASIC typically 10-50Ã— more power efficient than FPGA            â”‚
â”‚                                                                      â”‚
â”‚   Why FPGA uses more power:                                        â”‚
â”‚                                                                      â”‚
â”‚   1. ROUTING OVERHEAD                                              â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                               â”‚
â”‚   â€¢ Pass transistors in switch boxes                              â”‚
â”‚   â€¢ Long interconnect wires with high capacitance                 â”‚
â”‚   â€¢ Extra buffers to drive routing                                â”‚
â”‚                                                                      â”‚
â”‚   2. LUT OVERHEAD                                                  â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                   â”‚
â”‚   â€¢ 64 SRAM cells for LUT6 (always consuming power)              â”‚
â”‚   â€¢ Multiplexer tree in LUT                                       â”‚
â”‚   â€¢ Generic structure vs optimized gate                           â”‚
â”‚                                                                      â”‚
â”‚   3. CONFIGURATION MEMORY                                          â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                           â”‚
â”‚   â€¢ Millions of SRAM cells for configuration                      â”‚
â”‚   â€¢ Constant leakage current                                       â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Power breakdown example (same function):                         â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Component          â”‚ FPGA (28nm) â”‚ ASIC (28nm)              â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Logic switching    â”‚ 200 mW      â”‚ 30 mW                    â”‚  â”‚
â”‚   â”‚ Routing           â”‚ 800 mW      â”‚ 50 mW                    â”‚  â”‚
â”‚   â”‚ Clocking          â”‚ 150 mW      â”‚ 40 mW                    â”‚  â”‚
â”‚   â”‚ Static (leakage)  â”‚ 350 mW      â”‚ 30 mW                    â”‚  â”‚
â”‚   â”‚ I/O               â”‚ 100 mW      â”‚ 50 mW                    â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ TOTAL             â”‚ 1600 mW     â”‚ 200 mW                   â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚   FPGA power is dominated by routing (~50%)                        â”‚
â”‚   ASIC power is dominated by logic (~40%)                          â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Energy per operation:                                             â”‚
â”‚   â€¢ FPGA: ~50-100 pJ/operation                                    â”‚
â”‚   â€¢ ASIC: ~1-5 pJ/operation                                       â”‚
â”‚                                                                      â”‚
â”‚   Critical for: battery-powered devices, data centers             â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 10.4.4 Cost Analysis

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    DETAILED COST COMPARISON                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   NRE (Non-Recurring Engineering) Costs:                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Cost Element        â”‚ FPGA          â”‚ ASIC                   â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Design tools        â”‚ $50-200K/yr   â”‚ $1-5M/yr              â”‚  â”‚
â”‚   â”‚ Design effort       â”‚ 1-6 months    â”‚ 12-24 months          â”‚  â”‚
â”‚   â”‚ Mask set            â”‚ $0            â”‚ $2-10M (7nm)          â”‚  â”‚
â”‚   â”‚ Prototyping         â”‚ $500-50K      â”‚ $100K-1M              â”‚  â”‚
â”‚   â”‚ Verification        â”‚ Moderate      â”‚ Extensive              â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Total NRE           â”‚ $100K-$500K   â”‚ $10M-$100M+           â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Unit Cost:                                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Device Size         â”‚ FPGA          â”‚ ASIC                   â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Small (10K gates)   â”‚ $5-20         â”‚ $1-3                  â”‚  â”‚
â”‚   â”‚ Medium (100K gates) â”‚ $50-200       â”‚ $3-10                 â”‚  â”‚
â”‚   â”‚ Large (1M gates)    â”‚ $200-2000     â”‚ $10-50                â”‚  â”‚
â”‚   â”‚ Very large (10M+)   â”‚ $2000-10000   â”‚ $50-200               â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Break-even calculation:                                           â”‚
â”‚                                                                      â”‚
â”‚   Total Cost = NRE + (Unit Cost Ã— Volume)                          â”‚
â”‚                                                                      â”‚
â”‚   $Total                                                            â”‚
â”‚       â†‘                                                             â”‚
â”‚       â”‚                                                             â”‚
â”‚       â”‚         ASIC total    â•±                                    â”‚
â”‚       â”‚                     â•±                                      â”‚
â”‚       â”‚                   â•±                                        â”‚
â”‚       â”‚                 â•±  FPGA total                              â”‚
â”‚       â”‚               â•±  â•±                                         â”‚
â”‚       â”‚    NRE_ASIC â—â”€â•±                                           â”‚
â”‚       â”‚           â•± â•±                                              â”‚
â”‚       â”‚         â•±â”€â—â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Break-even                          â”‚
â”‚       â”‚       â•± â•±                                                  â”‚
â”‚       â”‚ NRE_FPGA                                                   â”‚
â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Volume            â”‚
â”‚              10K    100K   1M                                      â”‚
â”‚                                                                      â”‚
â”‚   Example:                                                          â”‚
â”‚   â€¢ FPGA: NRE=$200K, Unit=$100                                    â”‚
â”‚   â€¢ ASIC: NRE=$20M, Unit=$10                                      â”‚
â”‚   â€¢ Break-even: $20M-$200K / ($100-$10) = 220K units             â”‚
â”‚                                                                      â”‚
â”‚   Below 220K units: FPGA cheaper                                   â”‚
â”‚   Above 220K units: ASIC cheaper                                   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 10.4.5 Feature Comparison

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    COMPREHENSIVE COMPARISON                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Attribute           â”‚ FPGA              â”‚ ASIC              â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Time to market      â”‚ Days-Months       â”‚ 1-2 Years         â”‚  â”‚
â”‚   â”‚ Reconfigurability   â”‚ Yes (unlimited)   â”‚ No (fixed)        â”‚  â”‚
â”‚   â”‚ Clock speed         â”‚ 100-500 MHz       â”‚ 500 MHz-5 GHz     â”‚  â”‚
â”‚   â”‚ Power efficiency    â”‚ 1Ã— (baseline)     â”‚ 10-50Ã— better     â”‚  â”‚
â”‚   â”‚ Area efficiency     â”‚ 1Ã— (baseline)     â”‚ 10-40Ã— better     â”‚  â”‚
â”‚   â”‚ Unit cost (high vol)â”‚ Higher            â”‚ Much lower        â”‚  â”‚
â”‚   â”‚ NRE cost            â”‚ Low               â”‚ Very high         â”‚  â”‚
â”‚   â”‚ Risk                â”‚ Low               â”‚ High              â”‚  â”‚
â”‚   â”‚ IP security         â”‚ Medium (encrypt)  â”‚ High (in silicon) â”‚  â”‚
â”‚   â”‚ Analog capability   â”‚ Limited           â”‚ Excellent         â”‚  â”‚
â”‚   â”‚ Obsolescence        â”‚ Lower risk        â”‚ Higher risk       â”‚  â”‚
â”‚   â”‚ Debug/update        â”‚ Easy (reprogram)  â”‚ Hard (respin)     â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Decision Matrix:                                                  â”‚
â”‚                                                                      â”‚
â”‚   Choose FPGA when:                                                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ âœ“ Volume < 100K units                                       â”‚   â”‚
â”‚   â”‚ âœ“ Time-to-market critical                                   â”‚   â”‚
â”‚   â”‚ âœ“ Frequent design changes expected                          â”‚   â”‚
â”‚   â”‚ âœ“ Prototyping and verification                              â”‚   â”‚
â”‚   â”‚ âœ“ Algorithm development and exploration                     â”‚   â”‚
â”‚   â”‚ âœ“ High parallelism can compensate for lower frequency       â”‚   â”‚
â”‚   â”‚ âœ“ Reconfigurable computing needed                           â”‚   â”‚
â”‚   â”‚ âœ“ Low NRE budget                                            â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Choose ASIC when:                                                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ âœ“ Volume > 500K units                                       â”‚   â”‚
â”‚   â”‚ âœ“ Maximum performance required                              â”‚   â”‚
â”‚   â”‚ âœ“ Lowest power critical (mobile, IoT)                      â”‚   â”‚
â”‚   â”‚ âœ“ Smallest form factor needed                               â”‚   â”‚
â”‚   â”‚ âœ“ Analog/mixed-signal integration                           â”‚   â”‚
â”‚   â”‚ âœ“ Lowest unit cost essential                                â”‚   â”‚
â”‚   â”‚ âœ“ Design is mature and stable                               â”‚   â”‚
â”‚   â”‚ âœ“ IP protection critical                                    â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 10.4.6 Hybrid and Alternative Approaches

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ALTERNATIVE IMPLEMENTATION OPTIONS                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   1. STRUCTURED ASIC                                               â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                â”‚
â”‚   Pre-fabricated base wafers with customizable metal layers        â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚           Standard base die (pre-made)                      â”‚   â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”        â”‚   â”‚
â”‚   â”‚  â”‚Gate â”‚Gate â”‚Gate â”‚Gate â”‚Gate â”‚Gate â”‚Gate â”‚Gate â”‚        â”‚   â”‚
â”‚   â”‚  â”‚Arrayâ”‚Arrayâ”‚Arrayâ”‚Arrayâ”‚Arrayâ”‚Arrayâ”‚Arrayâ”‚Arrayâ”‚        â”‚   â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜        â”‚   â”‚
â”‚   â”‚            Custom metal layers (2-4 masks only)             â”‚   â”‚
â”‚   â”‚  â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•         â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Benefits: Lower NRE ($500K-2M), faster turnaround (6-12 weeks)  â”‚
â”‚   Trade-off: Less optimized than full custom ASIC                 â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   2. ASIC PROTOTYPING WITH FPGA                                   â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                     â”‚
â”‚                                                                      â”‚
â”‚   RTL Design â”€â”€â–º FPGA Prototype â”€â”€â–º ASIC                          â”‚
â”‚                      â”‚                                              â”‚
â”‚                      â–¼                                              â”‚
â”‚               Software development                                  â”‚
â”‚               System validation                                     â”‚
â”‚               Algorithm refinement                                  â”‚
â”‚                                                                      â”‚
â”‚   Use FPGA to de-risk ASIC before tapeout                         â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   3. eFPGA (Embedded FPGA)                                        â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                          â”‚
â”‚   FPGA fabric embedded within ASIC                                â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                        ASIC Die                             â”‚   â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚   â”‚
â”‚   â”‚  â”‚                      â”‚  â”‚                            â”‚  â”‚   â”‚
â”‚   â”‚  â”‚   Fixed ASIC Logic   â”‚  â”‚   eFPGA (Programmable)    â”‚  â”‚   â”‚
â”‚   â”‚  â”‚  (hardened, fast)    â”‚  â”‚   (flexible, updateable)  â”‚  â”‚   â”‚
â”‚   â”‚  â”‚                      â”‚  â”‚                            â”‚  â”‚   â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Best of both: ASIC efficiency + FPGA flexibility                â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   4. SoC with Programmable Logic                                   â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                    â”‚
â”‚   Example: Xilinx Zynq, Intel Agilex                               â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚   â”‚
â”‚   â”‚  â”‚   ARM Processors   â”‚    â”‚      FPGA Fabric           â”‚  â”‚   â”‚
â”‚   â”‚  â”‚   (hardened)       â”‚â—„â”€â”€â–ºâ”‚   (programmable logic)     â”‚  â”‚   â”‚
â”‚   â”‚  â”‚                    â”‚    â”‚                            â”‚  â”‚   â”‚
â”‚   â”‚  â”‚   + Peripherals    â”‚    â”‚   + DSP + BRAM            â”‚  â”‚   â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚   â”‚
â”‚   â”‚              Processing System (PS)  Programmable Logic (PL)â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Combines ASIC processor efficiency with FPGA flexibility        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Factor | FPGA Advantage | ASIC Advantage |
|--------|----------------|----------------|
| Time-to-market | âœ“âœ“âœ“ | |
| Reconfigurability | âœ“âœ“âœ“ | |
| Low volume cost | âœ“âœ“ | |
| Performance | | âœ“âœ“âœ“ |
| Power efficiency | | âœ“âœ“âœ“ |
| High volume cost | | âœ“âœ“âœ“ |
| Area efficiency | | âœ“âœ“âœ“ |
| Analog integration | | âœ“âœ“âœ“ |

---

## â“ Quick Revision Questions

1. **Why is ASIC 10-50Ã— more power efficient than FPGA?**

2. **Calculate the break-even volume: FPGA (NRE=$100K, Unit=$50) vs ASIC (NRE=$10M, Unit=$5).**

3. **When would you choose FPGA over ASIC even for high volume?**

4. **What is structured ASIC and what problem does it solve?**

5. **What is eFPGA and what are its advantages?**

6. **Why might a company use FPGA for prototyping before ASIC?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [ASIC Design Flow](03-asic-design-flow.md) | [Unit 10 Home](README.md) | [Course Home â†’](../README.md) |
