Nisar Ahmed , Mohammad Tehranipoor , Vinay Jayaram, Transition delay fault test pattern generation considering supply voltage noise in a SOC design, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278616]
Cadence. 2010. Cadence homepage. http://www.cadence.com.
E. Chiprout, Fast flip-chip power grid analysis via locality and grid shells, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.485-488, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382626]
V. Dabholkar , S. Chakravarty , I. Pomeranz , S. Reddy, Techniques for minimizing power dissipation in scan and combinational circuits during test application, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.12, p.1325-1333, November 2006[doi>10.1109/43.736572]
Mohammed Elshoukry , Mohammad Tehranipoor , C. P. Ravikumar, A critical-path-aware partial gating approach for test power reduction, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.2, p.17-es, April 2007[doi>10.1145/1230800.1230809]
Stefan GerstendÃ¶rfer , Hans-Joachim Wunderlich, Minimized Power Consumption For Scan-Based Bist, Proceedings of the 1999 IEEE International Test Conference, p.77, September 28-30, 1999
Patrick Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design & Test, v.19 n.3, p.82-92, May 2002[doi>10.1109/MDT.2002.1003802]
Patrick Girard , Nicola Nicolici , Xiaoqing Wen, Power-Aware Testing and Test Strategies for Low Power Devices, Springer Publishing Company, Incorporated, 2009
Tsung-Chu Huang , Kuen-Jong Lee, Reduction of power consumption in scan-based circuits during test application by an input control technique, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.7, p.911-917, November 2006[doi>10.1109/43.931040]
Itrs. 2010. ITRS reports. http://www.itrs.net/reports.html.
Aman A. Kokrady , C. P. Ravikumar, Static Verification of Test Vectors for IR Drop Failure, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.760, November 09-13, 2003[doi>10.1109/ICCAD.2003.127]
Sandip Kundu , T. M. Mak , Rajesh Galivanche, Trends in manufacturing test methods and their implications, Proceedings of the International Test Conference on International Test Conference, p.679-687, October 26-28, 2004
Jeremy Lee , Sumit Narayan , Mike Kapralos , Mohammad Tehranipoor, Layout-aware, IR-drop tolerant transition fault pattern generation, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403661]
Xijiang Lin , Yu Huang, Scan Shift Power Reduction by Freezing Power Sensitive Scan Cells, Journal of Electronic Testing: Theory and Applications, v.24 n.4, p.327-334, August    2008[doi>10.1007/s10836-007-5048-9]
Chunsheng Liu , Kugesh Veeraraghavant , Vikram Iyengar, Thermal-Aware Test Scheduling and Hot Spot Temperature Minimization for Core-Based Systems, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.552-562, October 03-05, 2005[doi>10.1109/DFTVS.2005.66]
Junxia Ma , Jeremy Lee , Mohammad Tehranipoor, Layout-Aware Pattern Generation for Maximizing Supply Noise Effects on Critical Paths, Proceedings of the 2009 27th IEEE VLSI Test Symposium, p.221-226, May 03-07, 2009[doi>10.1109/VTS.2009.45]
Politecnico Di Torino. 2002. ITC'99 benchmarks developed in the CAD group. http://www.cad.polito.it/downloads/tools/itc99.html.
Santiago Remersaro , Xijiang Lin , Sudhakar M. Reddy , Irith Pomeranz , Janusz Rajski, Low Shift and Capture Power Scan Tests, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.793-798, January 06-10, 2007[doi>10.1109/VLSID.2007.101]
P. Rosinger , B. M. Al-Hashimi , N. Nicolici, Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.7, p.1142-1153, November 2006[doi>10.1109/TCAD.2004.829797]
Ranganathan Sankaralingam , Rama Rao Oruganti , Nur A. Touba, Static Compaction Techniques to Control Scan Vector Power Dissipation, Proceedings of the 18th IEEE VLSI Test Symposium, p.35, April 30-May 04, 2000
Ranganathan Sankaralingam , Nur A. Toubas , Bahram Pouya, Reducing Power Dissipation during Test Using Scan Chain Disable, Proceedings of the 19th IEEE VLSI Test Symposium, p.319, March 29-April 03, 2001
Ranganathan Sankaralingam , Nur A. Touba, Inserting Test Points to Control Peak Power During Scan Testing, Proceedings of the 17th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.138-146, November 06-08, 2002
Synopsys. 2010. Synopsys homepage. http://www.synopsys.com.
Mohammad Tehranipoor , Kenneth M. Butler, Power Supply Noise: A Survey on Effects and Research, IEEE Design & Test, v.27 n.2, p.51-67, March 2010[doi>10.1109/MDT.2010.52]
Wang, J., Walker, D. M. H., Majhi, A., Kruseman, B., Gronthoud, G., Villagra, L. E., Wiel, P., and Eichenberger, S. 2006. Power supply noise in delay testing. In Proceedings of the IEEE International Test Conference (ITC'06).
Xiaoqing Wen , Yoshiyuki Yamashita , Seiji Kajihara , Laung-Terng Wang , Kewal K. Saluja , Kozo Kinoshita, On Low-Capture-Power Test Generation for Scan Testing, Proceedings of the 23rd IEEE Symposium on VLSI Test, p.265-270, May 01-05, 2005[doi>10.1109/VTS.2005.60]
Wang, System-on-Chip Test Architectures: Nanometer  Design for Testability, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Wei Zhao , Junxia Ma , Mohammad Tehranipoor , Sreejit Chakravarty, Power-Safe Application of Transition Delay Fault Patterns Considering Current Limit during Wafer Test, Proceedings of the 2010 19th IEEE Asian Test Symposium, p.301-306, December 01-04, 2010[doi>10.1109/ATS.2010.58]
