MCU_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_microblaze_0_0/sim/MCU_microblaze_0_0.vhd,incdir="$ref_dir/../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_microblaze_0_axi_intc_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_microblaze_0_axi_intc_0/sim/MCU_microblaze_0_axi_intc_0.vhd,incdir="$ref_dir/../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_microblaze_0_xlconcat_0.v,verilog,xil_defaultlib,../../../bd/MCU/ip/MCU_microblaze_0_xlconcat_0/sim/MCU_microblaze_0_xlconcat_0.v,incdir="$ref_dir/../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_mdm_1_0/sim/MCU_mdm_1_0.vhd,incdir="$ref_dir/../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0.v,incdir="$ref_dir/../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/sim/MCU_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_dlmb_v10_0/sim/MCU_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_ilmb_v10_0/sim/MCU_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/sim/MCU_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/sim/MCU_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/MCU/ip/MCU_lmb_bram_0/sim/MCU_lmb_bram_0.v,incdir="$ref_dir/../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
MCU.v,verilog,xil_defaultlib,../../../bd/MCU/sim/MCU.v,incdir="$ref_dir/../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"incdir="../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903"
glbl.v,Verilog,xil_defaultlib,glbl.v
