
---------- Begin Simulation Statistics ----------
final_tick                                  164114000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24785                       # Simulator instruction rate (inst/s)
host_mem_usage                                4364000                       # Number of bytes of host memory used
host_op_rate                                    48799                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.86                       # Real time elapsed on the host
host_tick_rate                               88415617                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       46003                       # Number of instructions simulated
sim_ops                                         90577                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000164                       # Number of seconds simulated
sim_ticks                                   164114000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11602                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1483                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10884                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4445                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11602                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7157                       # Number of indirect misses.
system.cpu.branchPred.lookups                   13305                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     987                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1191                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     44398                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    26574                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1719                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       8659                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6641                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              30                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           27982                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                46003                       # Number of instructions committed
system.cpu.commit.committedOps                  90577                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       149931                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.604125                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.832154                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       128866     85.95%     85.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4440      2.96%     88.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3360      2.24%     91.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3484      2.32%     93.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1403      0.94%     94.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          662      0.44%     94.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          610      0.41%     95.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          465      0.31%     95.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         6641      4.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       149931                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2691                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  669                       # Number of function calls committed.
system.cpu.commit.int_insts                     88249                       # Number of committed integer instructions.
system.cpu.commit.loads                         14109                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          154      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            66524     73.44%     73.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     73.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              140      0.15%     73.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             28      0.03%     73.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.41%     74.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             194      0.21%     74.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             288      0.32%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            430      0.47%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.21%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           13949     15.40%     90.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7717      8.52%     99.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          160      0.18%     99.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          429      0.47%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             90577                       # Class of committed instruction
system.cpu.commit.refs                          22255                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       46003                       # Number of Instructions Simulated
system.cpu.committedOps                         90577                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.134948                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.134948                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 61444                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 125643                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    73224                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     16151                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1745                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2428                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       16430                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            75                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        9075                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            17                       # TLB misses on write requests
system.cpu.fetch.Branches                       13305                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     10576                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         73035                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1088                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          67212                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1552                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3490                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.040536                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              78379                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5432                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.204772                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             154992                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.857483                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.304196                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   133752     86.30%     86.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1052      0.68%     86.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      961      0.62%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      868      0.56%     88.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2714      1.75%     89.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      709      0.46%     90.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2779      1.79%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1006      0.65%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    11151      7.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               154992                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      5247                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2202                       # number of floating regfile writes
system.cpu.idleCycles                          173237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2042                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10010                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.333910                       # Inst execution rate
system.cpu.iew.exec_refs                        26538                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       9074                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   18434                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 17671                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 64                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               134                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                10246                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              118383                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 17464                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2160                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                109599                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     63                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 12671                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1745                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 12850                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           427                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6871                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3562                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2100                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             28                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1831                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            211                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    108976                       # num instructions consuming a value
system.cpu.iew.wb_count                        107056                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.706578                       # average fanout of values written-back
system.cpu.iew.wb_producers                     77000                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.326163                       # insts written-back per cycle
system.cpu.iew.wb_sent                         107551                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   154238                       # number of integer regfile reads
system.cpu.int_regfile_writes                   85514                       # number of integer regfile writes
system.cpu.ipc                               0.140155                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.140155                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               764      0.68%      0.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 82078     73.44%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   199      0.18%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  31      0.03%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.34%     74.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  232      0.21%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  296      0.26%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 434      0.39%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.17%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                17593     15.74%     91.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                8815      7.89%     99.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             272      0.24%     99.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            475      0.43%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 111759                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2959                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                5876                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2803                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               3423                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         666                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005959                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     512     76.88%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.15%     77.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      1.65%     78.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      7      1.05%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     5      0.75%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    107     16.07%     96.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     5      0.75%     97.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      0.30%     97.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               16      2.40%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 108702                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             373481                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       104253                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            142793                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     118268                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    111759                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 115                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           27805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               181                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             85                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        35113                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        154992                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.721063                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.643160                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              120438     77.71%     77.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                9265      5.98%     83.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                6037      3.90%     87.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5078      3.28%     90.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                4901      3.16%     94.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3370      2.17%     96.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3432      2.21%     98.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1628      1.05%     99.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 843      0.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          154992                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.340491                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       10838                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           313                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              4118                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1010                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                17671                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               10246                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   52202                       # number of misc regfile reads
system.cpu.numCycles                           328229                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   34630                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 96965                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    747                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    74400                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   7405                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   150                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                296273                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 122719                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              131090                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     17184                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  16618                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1745                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 25473                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    34125                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5496                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           177727                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1560                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 39                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     12609                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             37                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       261849                       # The number of ROB reads
system.cpu.rob.rob_writes                      242230                       # The number of ROB writes
system.cpu.timesIdled                            2048                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10203                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    164114000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4389                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          997                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2471                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1617                       # Transaction distribution
system.membus.trans_dist::ReadExReq               728                       # Transaction distribution
system.membus.trans_dist::ReadExResp              728                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2488                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1902                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         7446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       317312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       317312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       232128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       232128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  549440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5118                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000391                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019766                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5116     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5118                       # Request fanout histogram
system.membus.reqLayer2.occupancy            24508500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              14.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13081750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           13706749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    164114000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         159168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         168320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             327488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       159168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        159168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        63808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           63808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          997                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                997                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         969862413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1025628527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1995490939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    969862413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        969862413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      388802905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            388802905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      388802905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        969862413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1025628527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2384293845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000052173750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          169                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          169                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10659                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2556                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5118                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3467                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5118                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3467                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1200                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   716                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              329                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     62987000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   19590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               136449500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16076.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34826.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3166                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2483                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5118                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3467                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    429.233569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   270.545559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.389667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          216     21.84%     21.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          217     21.94%     43.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          127     12.84%     56.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           80      8.09%     64.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           55      5.56%     70.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           41      4.15%     74.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      2.12%     76.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      2.43%     78.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          208     21.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          989                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.112426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.046838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.713316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            167     98.82%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           169                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.124260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.116237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.536693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              158     93.49%     93.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.96%     96.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      1.78%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.18%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           169                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 250752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  174400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  327552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               221888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1527.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1062.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1995.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1352.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     164109000                       # Total gap between requests
system.mem_ctrls.avgGap                      19115.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       132864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       117888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       174400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 809583582.144119262695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 718329941.382209897041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1062675944.770098805428                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2630                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3467                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     71957000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     64492500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3954443000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28921.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24521.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1140595.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3598560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1905090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17800020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            7506360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12907440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         73119030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1446240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          118282740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        720.735221                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      3103000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    155551000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3498600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1848165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10174500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            6718140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12907440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         65552280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          7818240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          108517365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        661.231613                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     19807500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    138846500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       164114000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    164114000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         7757                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7757                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         7757                       # number of overall hits
system.cpu.icache.overall_hits::total            7757                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2819                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2819                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2819                       # number of overall misses
system.cpu.icache.overall_misses::total          2819                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    169132000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    169132000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    169132000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    169132000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        10576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        10576                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        10576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        10576                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.266547                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.266547                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.266547                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.266547                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59997.162114                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59997.162114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59997.162114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59997.162114                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          154                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2471                       # number of writebacks
system.cpu.icache.writebacks::total              2471                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          331                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          331                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          331                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          331                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2488                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2488                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2488                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2488                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    151064500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151064500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    151064500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151064500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.235250                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.235250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.235250                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.235250                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60717.242765                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60717.242765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60717.242765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60717.242765                       # average overall mshr miss latency
system.cpu.icache.replacements                   2471                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         7757                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7757                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2819                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2819                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    169132000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    169132000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        10576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        10576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.266547                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.266547                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59997.162114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59997.162114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          331                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          331                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2488                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2488                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    151064500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151064500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.235250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.235250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60717.242765                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60717.242765                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    164114000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.940901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               10244                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2487                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.119019                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.940901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996306                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996306                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             13063                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            13063                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    164114000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    164114000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    164114000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    164114000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    164114000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    164114000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    164114000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        14064                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            14064                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        14064                       # number of overall hits
system.cpu.dcache.overall_hits::total           14064                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3529                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3529                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3529                       # number of overall misses
system.cpu.dcache.overall_misses::total          3529                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    194739466                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    194739466                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    194739466                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    194739466                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        17593                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        17593                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        17593                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        17593                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.200591                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.200591                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.200591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.200591                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55182.620006                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55182.620006                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55182.620006                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55182.620006                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16177                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               549                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.466302                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          997                       # number of writebacks
system.cpu.dcache.writebacks::total               997                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          899                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          899                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          899                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          899                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2630                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2630                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2630                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2630                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    142264467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    142264467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    142264467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    142264467                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.149491                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.149491                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.149491                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.149491                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54092.953232                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54092.953232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54092.953232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54092.953232                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2614                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6678                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6678                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    163079500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    163079500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.293034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.293034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58916.004335                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58916.004335                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          866                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          866                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1902                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1902                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    111923500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    111923500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.201355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.201355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58845.162986                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58845.162986                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     31659966                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     31659966                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         8147                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8147                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.093409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.093409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41603.109067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41603.109067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     30340967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     30340967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.089358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.089358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41677.152473                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41677.152473                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    164114000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.914316                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               16694                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2630                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.347529                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.914316                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             20223                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            20223                       # Number of data accesses

---------- End Simulation Statistics   ----------
