#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: WSJ
Generated by Fabric Compiler (version 2020.3 build 62942) at Thu Nov 11 16:49:09 2021
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports jtag_TCK
Executing : get_ports jtag_TCK successfully.
Executing : create_clock -name jtag_TCK [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000}
Executing : create_clock -name jtag_TCK [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} successfully.
Executing : get_clocks jtag_TCK
Executing : get_clocks jtag_TCK successfully.
Executing : set_clock_groups -name jtag_TCK -asynchronous -group [get_clocks jtag_TCK]
Executing : set_clock_groups -name jtag_TCK -asynchronous -group [get_clocks jtag_TCK] successfully.
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE successfully.
C: ConstraintEditor-2006: [E:/My_Document/wsj/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_11.11/git_riscv.fdc] Port gpio[0] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/wsj/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_11.11/git_riscv.fdc] Port gpio[0] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2006: [E:/My_Document/wsj/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_11.11/git_riscv.fdc] Port gpio[1] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/wsj/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_11.11/git_riscv.fdc] Port gpio[1] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [E:/My_Document/wsj/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_11.11/git_riscv.fdc] Port spi_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [E:/My_Document/wsj/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_11.11/git_riscv.fdc(line number: 35)] | Port spi_miso has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2007: [E:/My_Document/wsj/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_11.11/git_riscv.fdc] Port spi_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [E:/My_Document/wsj/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_11.11/git_riscv.fdc] Port spi_ss lack of slew, output port and inout port had better set slew value, the default value is SLOW.
W: ConstraintEditor-4019: Port 'uart_tx_pin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'stop' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_rx_pin' unspecified I/O constraint.
Constraint check end.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk_Inferred [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_Inferred [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]}
Executing : get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]} successfully.
Executing : create_clock -name {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} [get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} [get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]}
Executing : get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]} successfully.
Executing : create_clock -name {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} [get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} [get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} successfully.
Executing : get_clocks jtag_TCK
Executing : get_clocks jtag_TCK successfully.
Executing : set_clock_groups -name jtag_TCK -asynchronous -group [get_clocks jtag_TCK]
Executing : set_clock_groups -name jtag_TCK -asynchronous -group [get_clocks jtag_TCK] successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} successfully.
