I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
r2: hw_input_global_wrapper_stencil$d_reg__U1$reg0
r3: hw_input_global_wrapper_stencil$d_reg__U10$reg0
r4: hw_input_global_wrapper_stencil$d_reg__U11$reg0
r5: hw_input_global_wrapper_stencil$d_reg__U12$reg0
r6: hw_input_global_wrapper_stencil$d_reg__U13$reg0
r7: hw_input_global_wrapper_stencil$d_reg__U14$reg0
r8: hw_input_global_wrapper_stencil$d_reg__U2$reg0
r9: hw_input_global_wrapper_stencil$d_reg__U3$reg0
r10: hw_input_global_wrapper_stencil$d_reg__U4$reg0
r11: hw_input_global_wrapper_stencil$d_reg__U5$reg0
r12: hw_input_global_wrapper_stencil$d_reg__U6$reg0
r13: hw_input_global_wrapper_stencil$d_reg__U7$reg0
r14: hw_input_global_wrapper_stencil$d_reg__U8$reg0
r15: hw_input_global_wrapper_stencil$d_reg__U9$reg0
m16: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet
m17: hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_0_garnet
m18: hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_1_garnet
m19: hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_2_garnet
m20: hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_3_garnet
m21: hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_4_garnet
m22: hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_5_garnet
m23: hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_6_garnet
m24: hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_7_garnet
m25: hw_weight_global_wrapper_stencil$ub_hw_weight_global_wrapper_stencil_BANK_8_garnet
m26: op_hcompute_hw_output_stencil_port_controller_garnet
p27: op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_420_i2637_i1096
p28: op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_1$_join_i2641_i412
p29: op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_418_i2628_i1096
p30: op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_1$opN_1$_join_i2632_i412
p31: op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_416_i2621_i1096
p32: op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_1$opN_0$_join_i2625_i412
p33: op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_1$_join_i2633_i2231
p34: op_hcompute_conv_stencil$inner_compute$i2599_i2600_i651
p35: op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_0$opN_0$_join_i2610_i1905
p36: op_hcompute_conv_stencil_1$inner_compute$mul_hw_weight_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_414_i2613_i1096
p37: op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$opN_0$opN_1$_join_i2617_i412
p38: op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$opN_0$_join_i2634_i1176
p39: op_hcompute_conv_stencil_1$inner_compute$add_413_429_430_tree$_join_i2642_i2231
r40: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0
r41: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1
I42: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r43: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2
r44: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3
r45: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4
r46: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5
I47: io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0
r48: io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg6
r49: io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg7
r50: io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg8
r51: io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg9
r52: io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg10
r53: io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg11
r54: io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg12
r55: io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg13
r56: io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg14
r57: io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg15
r58: io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg16
r59: io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg17
r60: io16in_hw_weight_stencil_op_hcompute_hw_weight_global_wrapper_stencil_read_0$reg18
r61: pnr_pipelining61
r62: pnr_pipelining62
r63: pnr_pipelining63
r64: pnr_pipelining64
r65: pnr_pipelining65
r66: pnr_pipelining66
r67: pnr_pipelining67
r68: pnr_pipelining68
r69: pnr_pipelining69
r70: pnr_pipelining70
r71: pnr_pipelining71
r72: pnr_pipelining72
r73: pnr_pipelining73
r74: pnr_pipelining74
r75: pnr_pipelining75
r76: pnr_pipelining76
r77: pnr_pipelining77
r78: pnr_pipelining78
r79: pnr_pipelining79
r80: pnr_pipelining80
r81: pnr_pipelining81
r82: pnr_pipelining82
r83: pnr_pipelining83
r84: pnr_pipelining84
r85: pnr_pipelining85
r86: pnr_pipelining86
r87: pnr_pipelining87
r88: pnr_pipelining88
r89: pnr_pipelining89
r90: pnr_pipelining90
r91: pnr_pipelining91
r92: pnr_pipelining92
r93: pnr_pipelining93
