Release 14.1 - xst P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/fr909/Desktop/chris_4/project/base_systems/ml605/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_plbv46_pcie_0_wrapper_xst.prj"
Verilog Include Directory          : {"/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/" "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/" "/home/fr909/Desktop/chris_4/project/base_systems/ml605/pcores/" "/home/fr909/Desktop/riffa/riffa/pcores/" "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vlx240tff1156-1
Output File Name                   : "../implementation/system_plbv46_pcie_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_plbv46_pcie_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/use_newinterrupt.v" into library block_plus_v1_13_a
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/cfg_wr_enable.v" into library block_plus_v1_13_a
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_if.v" into library block_plus_v1_13_a
Parsing module <pcie_blk_if>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll.v" into library block_plus_v1_13_a
Parsing module <pcie_blk_ll>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_tx.v" into library block_plus_v1_13_a
Parsing module <pcie_blk_ll_tx>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_tx_arb.v" into library block_plus_v1_13_a
Parsing module <pcie_blk_ll_tx_arb>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_plus_ll_tx.v" into library block_plus_v1_13_a
Parsing module <pcie_blk_plus_ll_tx>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_plus_ll_rx.v" into library block_plus_v1_13_a
Parsing module <pcie_blk_plus_ll_rx>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tlm_rx_data_snk.v" into library block_plus_v1_13_a
Parsing module <tlm_rx_data_snk>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tlm_rx_data_snk_mal.v" into library block_plus_v1_13_a
Parsing module <tlm_rx_data_snk_mal>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tlm_rx_data_snk_bar.v" into library block_plus_v1_13_a
Parsing module <tlm_rx_data_snk_bar>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tlm_rx_data_snk_pwr_mgmt.v" into library block_plus_v1_13_a
Parsing module <tlm_rx_data_snk_pwr_mgmt>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/cmm_decoder.v" into library block_plus_v1_13_a
Parsing module <cmm_decoder>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_oqbqfifo.v" into library block_plus_v1_13_a
Parsing module <pcie_blk_ll_oqbqfifo>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_arb.v" into library block_plus_v1_13_a
Parsing module <pcie_blk_ll_arb>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" into library block_plus_v1_13_a
Parsing module <pcie_blk_ll_credit>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 285. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 286. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 287. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 288. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 289. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 290. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 291. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 292. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 293. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 294. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 295. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 296. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 297. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 298. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 299. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_ll_credit.v" Line 301. parameter declaration becomes local in pcie_blk_ll_credit with formal parameter declaration list
Parsing module <my_SRL16E>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_cf.v" into library block_plus_v1_13_a
Parsing module <pcie_blk_cf>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_cf_mgmt.v" into library block_plus_v1_13_a
Parsing module <pcie_blk_cf_mgmt>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_cf_err.v" into library block_plus_v1_13_a
Parsing module <pcie_blk_cf_err>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_cf_pwr.v" into library block_plus_v1_13_a
Parsing module <pcie_blk_cf_pwr>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_blk_cf_arb.v" into library block_plus_v1_13_a
Parsing module <pcie_blk_cf_arb>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/cmm_errman_cnt_en.v" into library block_plus_v1_13_a
Parsing module <cmm_errman_cnt_en>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/cmm_errman_cnt_nfl_en.v" into library block_plus_v1_13_a
Parsing module <cmm_errman_cnt_nfl_en>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/cmm_errman_cor.v" into library block_plus_v1_13_a
Parsing module <cmm_errman_cor>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/cmm_errman_cpl.v" into library block_plus_v1_13_a
Parsing module <cmm_errman_cpl>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/cmm_errman_ftl.v" into library block_plus_v1_13_a
Parsing module <cmm_errman_ftl>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/cmm_errman_nfl.v" into library block_plus_v1_13_a
Parsing module <cmm_errman_nfl>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/cmm_errman_ram4x26.v" into library block_plus_v1_13_a
Parsing module <cmm_errman_ram4x26>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/cmm_errman_ram8x26.v" into library block_plus_v1_13_a
Parsing module <cmm_errman_ram8x26>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/cmm_intr.v" into library block_plus_v1_13_a
Parsing module <cmm_intr>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_soft_int.v" into library block_plus_v1_13_a
Parsing module <pcie_soft_cf_int>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/bram_common.v" into library block_plus_v1_13_a
Parsing module <bram_common>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/bram_common.v" Line 84. parameter declaration becomes local in bram_common with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/bram_common.v" Line 91. parameter declaration becomes local in bram_common with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_clocking.v" into library block_plus_v1_13_a
Parsing module <pcie_clocking>.
WARNING:HDLCompiler:924 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_clocking.v" Line 113: Attribute target identifier pll1 not found in this scope
WARNING:HDLCompiler:924 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_clocking.v" Line 107: Attribute target identifier pll1 not found in this scope
WARNING:HDLCompiler:924 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_clocking.v" Line 108: Attribute target identifier pll1 not found in this scope
WARNING:HDLCompiler:924 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_clocking.v" Line 109: Attribute target identifier pll1 not found in this scope
WARNING:HDLCompiler:924 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_clocking.v" Line 111: Attribute target identifier pll1 not found in this scope
WARNING:HDLCompiler:924 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_clocking.v" Line 112: Attribute target identifier pll1 not found in this scope
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_clocking.v" Line 101. parameter declaration becomes local in pcie_clocking with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" into library block_plus_v1_13_a
Parsing module <TX_SYNC>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 106. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 107. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 204. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 205. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 206. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 207. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 213. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 214. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 215. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 216. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 217. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 218. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 224. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 225. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 226. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 227. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 228. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 229. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 230. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 231. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 232. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 233. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 234. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 235. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 236. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 237. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 238. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 239. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 244. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 245. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 246. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 247. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 248. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 249. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 250. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 255. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtx.v" Line 256. parameter declaration becomes local in TX_SYNC with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/tx_sync_gtp.v" into library block_plus_v1_13_a
Parsing module <TX_SYNC_GTP>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_gtx_wrapper.v" into library block_plus_v1_13_a
Parsing module <pcie_gtx_wrapper>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_gt_wrapper.v" into library block_plus_v1_13_a
Parsing module <pcie_gt_wrapper>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_gt_wrapper_top.v" into library block_plus_v1_13_a
Parsing module <pcie_gt_wrapper_top>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_mim_wrapper.v" into library block_plus_v1_13_a
Parsing module <pcie_mim_wrapper>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_mim_wrapper.v" Line 110. parameter declaration becomes local in pcie_mim_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_mim_wrapper.v" Line 111. parameter declaration becomes local in pcie_mim_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_mim_wrapper.v" Line 119. parameter declaration becomes local in pcie_mim_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_mim_wrapper.v" Line 124. parameter declaration becomes local in pcie_mim_wrapper with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_reset_logic.v" into library block_plus_v1_13_a
Parsing module <reset_logic>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" into library block_plus_v1_13_a
Parsing module <pcie_top_wrapper>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 594. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 595. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 596. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 597. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 599. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 603. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 650. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 656. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 657. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 662. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 663. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 664. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 665. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 669. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 670. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 677. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 681. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 685. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 689. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 694. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 695. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 696. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 697. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 701. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 702. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 705. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 706. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 707. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 709. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 710. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 711. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 712. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 713. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 714. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 715. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 716. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 717. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 719. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 720. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 721. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 722. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 723. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 724. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 725. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 726. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 727. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 730. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 731. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 737. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 738. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 739. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 740. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 741. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 742. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 743. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 744. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 745. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 746. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 747. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 748. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 749. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 750. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 751. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 752. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 753. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 754. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 755. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 756. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 757. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 758. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 759. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 760. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 761. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 763. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 764. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 773. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 775. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 776. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 862. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 863. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 864. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 865. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 926. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 927. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 928. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 930. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 932. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 933. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 934. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 935. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 936. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 937. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 938. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 939. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 940. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 941. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 943. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 944. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 946. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 948. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 949. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 950. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 952. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 953. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 954. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 955. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 956. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 957. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 958. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 959. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 961. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 962. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 963. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 964. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 965. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 966. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 967. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 968. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 969. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 970. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 971. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 972. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 973. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 974. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 975. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 976. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 977. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 978. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 980. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 981. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 982. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 983. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 984. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 985. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 986. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 988. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 989. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_top.v" Line 990. parameter declaration becomes local in pcie_top_wrapper with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/prod_fixes.v" into library block_plus_v1_13_a
Parsing module <prod_fixes>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/sync_fifo.v" into library block_plus_v1_13_a
Parsing module <sync_fifo>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/sync_fifo.v" Line 100. parameter declaration becomes local in sync_fifo with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/extend_clk.v" into library block_plus_v1_13_a
Parsing module <extend_clk>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/pcie_ep.v" into library block_plus_v1_13_a
Parsing module <pcie_ep_top>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/endpoint_blk_plus_v1_13x1.v" into library block_plus_v1_13_a
Parsing module <endpoint_blk_plus_v1_13x1>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/endpoint_blk_plus_v1_13x4.v" into library block_plus_v1_13_a
Parsing module <endpoint_blk_plus_v1_13x4>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/endpoint_blk_plus_v1_13x8.v" into library block_plus_v1_13_a
Parsing module <endpoint_blk_plus_v1_13x8>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/ep_blk_plus_v1_13_wrap.v" into library block_plus_v1_13_a
Parsing module <ep_blk_plus_v1_13_wrap>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/ep_blk_plus_v1_13_wrap.v" Line 253. parameter declaration becomes local in ep_blk_plus_v1_13_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/ep_blk_plus_v1_13_wrap.v" Line 254. parameter declaration becomes local in ep_blk_plus_v1_13_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/ep_blk_plus_v1_13_wrap.v" Line 255. parameter declaration becomes local in ep_blk_plus_v1_13_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/ep_blk_plus_v1_13_wrap.v" Line 256. parameter declaration becomes local in ep_blk_plus_v1_13_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/ep_blk_plus_v1_13_wrap.v" Line 257. parameter declaration becomes local in ep_blk_plus_v1_13_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/ep_blk_plus_v1_13_wrap.v" Line 258. parameter declaration becomes local in ep_blk_plus_v1_13_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/verilog/ep_blk_plus_v1_13_wrap.v" Line 260. parameter declaration becomes local in ep_blk_plus_v1_13_wrap with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/verilog/pcie_bram_s6.v" into library spartan6_pcie_v1_04_a
Parsing module <pcie_bram_s6>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/verilog/pcie_brams_s6.v" into library spartan6_pcie_v1_04_a
Parsing module <pcie_brams_s6>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/verilog/pcie_bram_top_s6.v" into library spartan6_pcie_v1_04_a
Parsing module <pcie_bram_top_s6>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/verilog/gtpa1_dual_wrapper.v" into library spartan6_pcie_v1_04_a
Parsing module <GTPA1_DUAL_WRAPPER>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/verilog/gtpa1_dual_wrapper_tile.v" into library spartan6_pcie_v1_04_a
Parsing module <GTPA1_DUAL_WRAPPER_TILE>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/verilog/s6_pcie_v1_3_ep.v" into library spartan6_pcie_v1_04_a
Parsing module <s6_pcie_v1_3_ep>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/verilog/s6_pcie_v1_3_ep_wrap.v" into library spartan6_pcie_v1_04_a
Parsing module <s6_pcie_v1_3_ep_wrap>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/verilog/s6_pcie_v1_3_ep_wrap.v" Line 232. parameter declaration becomes local in s6_pcie_v1_3_ep_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/verilog/s6_pcie_v1_3_ep_wrap.v" Line 233. parameter declaration becomes local in s6_pcie_v1_3_ep_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/verilog/s6_pcie_v1_3_ep_wrap.v" Line 234. parameter declaration becomes local in s6_pcie_v1_3_ep_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/verilog/s6_pcie_v1_3_ep_wrap.v" Line 235. parameter declaration becomes local in s6_pcie_v1_3_ep_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/verilog/s6_pcie_v1_3_ep_wrap.v" Line 236. parameter declaration becomes local in s6_pcie_v1_3_ep_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/verilog/s6_pcie_v1_3_ep_wrap.v" Line 237. parameter declaration becomes local in s6_pcie_v1_3_ep_wrap with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <GTX_RX_VALID_FILTER_V6>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" Line 85. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" Line 87. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" Line 88. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" Line 89. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" Line 90. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" Line 91. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" Line 93. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" Line 94. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" Line 95. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" Line 96. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" Line 107. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" Line 108. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" Line 109. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v" Line 110. parameter declaration becomes local in GTX_RX_VALID_FILTER_V6 with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_tgt_link_spd_fix_3429_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <pcie_tgt_link_spd_fix_3429_v6>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_upconfig_fix_3451_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <pcie_upconfig_fix_3451_v6>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_upconfig_fix_3451_v6.v" Line 85. parameter declaration becomes local in pcie_upconfig_fix_3451_v6 with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <GTX_DRP_CHANALIGN_FIX_3752_V6>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v" Line 90. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v" Line 91. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v" Line 92. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v" Line 93. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v" Line 94. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v" Line 95. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v" Line 96. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v" Line 97. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v" Line 98. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v" Line 99. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v" Line 100. parameter declaration becomes local in GTX_DRP_CHANALIGN_FIX_3752_V6 with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_reset_delay_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <pcie_reset_delay_v6>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_reset_delay_v6.v" Line 76. parameter declaration becomes local in pcie_reset_delay_v6 with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_misc_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <pcie_pipe_misc_v6>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_misc_v6.v" Line 90. parameter declaration becomes local in pcie_pipe_misc_v6 with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_lane_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <pcie_pipe_lane_v6>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_lane_v6.v" Line 103. parameter declaration becomes local in pcie_pipe_lane_v6 with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <pcie_pipe_v6>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 325. parameter declaration becomes local in pcie_pipe_v6 with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_clocking_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <pcie_clocking_v6>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_clocking_v6.v" Line 86. parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_bram_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <pcie_bram_v6>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_brams_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <pcie_brams_v6>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_brams_v6.v" Line 120. parameter declaration becomes local in pcie_brams_v6 with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_bram_top_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <pcie_bram_top_v6>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_tx_sync_rate_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <GTX_TX_SYNC_RATE_V6>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <gtx_wrapper_v6>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_gtx_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <pcie_gtx_v6>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_gtx_v6.v" Line 216. parameter declaration becomes local in pcie_gtx_v6 with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" into library virtex6_pcie_v1_06_a
Parsing module <pcie_2_0_v6>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" into library virtex6_pcie_v1_06_a
Parsing module <v6_pcie_v1_7_ep>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep_wrap.v" into library virtex6_pcie_v1_06_a
Parsing module <v6_pcie_v1_7_ep_wrap>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep_wrap.v" Line 478. parameter declaration becomes local in v6_pcie_v1_7_ep_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep_wrap.v" Line 479. parameter declaration becomes local in v6_pcie_v1_7_ep_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep_wrap.v" Line 480. parameter declaration becomes local in v6_pcie_v1_7_ep_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep_wrap.v" Line 481. parameter declaration becomes local in v6_pcie_v1_7_ep_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep_wrap.v" Line 482. parameter declaration becomes local in v6_pcie_v1_7_ep_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep_wrap.v" Line 483. parameter declaration becomes local in v6_pcie_v1_7_ep_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep_wrap.v" Line 485. parameter declaration becomes local in v6_pcie_v1_7_ep_wrap with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_rp.v" into library virtex6_pcie_v1_06_a
Parsing module <v6_pcie_v1_7_rp>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_rp_wrap.v" into library virtex6_pcie_v1_06_a
Parsing module <v6_pcie_v1_7_rp_wrap>.
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_rp_wrap.v" Line 494. parameter declaration becomes local in v6_pcie_v1_7_rp_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_rp_wrap.v" Line 495. parameter declaration becomes local in v6_pcie_v1_7_rp_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_rp_wrap.v" Line 496. parameter declaration becomes local in v6_pcie_v1_7_rp_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_rp_wrap.v" Line 497. parameter declaration becomes local in v6_pcie_v1_7_rp_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_rp_wrap.v" Line 498. parameter declaration becomes local in v6_pcie_v1_7_rp_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_rp_wrap.v" Line 499. parameter declaration becomes local in v6_pcie_v1_7_rp_wrap with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_rp_wrap.v" Line 501. parameter declaration becomes local in v6_pcie_v1_7_rp_wrap with formal parameter declaration list
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" into library plbv46_pcie_v4_07_a
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/BLK_MEM_GEN_V2_1.v" into library plbv46_pcie_v4_07_a
Parsing module <BLK_MEM_GEN_V2_1_output_stage>.
Parsing module <BLK_MEM_GEN_V2_1>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/blk_mem_gen_v2_6.v" into library plbv46_pcie_v4_07_a
Parsing module <blk_mem_gen_v2_6>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/fifo_nx1.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 84.
Parsing module <fifo_nx1>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/rx_sfifo.v" into library plbv46_pcie_v4_07_a
Parsing module <rx_sfifo>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/afifo_16x136.v" into library plbv46_pcie_v4_07_a
Parsing module <afifo_16x136>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/sfifo_136x512.v" into library plbv46_pcie_v4_07_a
Parsing module <sfifo_136x512>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/dpram_136_512.v" into library plbv46_pcie_v4_07_a
Parsing module <dpram_136_512>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/dpram_70_512.v" into library plbv46_pcie_v4_07_a
Parsing module <dpram_70_512>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/dpram_36_512.v" into library plbv46_pcie_v4_07_a
Parsing module <dpram_36_512>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/dpram_36_512_32.v" into library plbv46_pcie_v4_07_a
Parsing module <dpram_36_512_32>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/dpram_36_1024.v" into library plbv46_pcie_v4_07_a
Parsing module <dpram_36_1024>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/fifo_37x512.v" into library plbv46_pcie_v4_07_a
Parsing module <fifo_37x512>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/fifo_37x512_32.v" into library plbv46_pcie_v4_07_a
Parsing module <fifo_37x512_32>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/fifo_70x16.v" into library plbv46_pcie_v4_07_a
Parsing module <fifo_70x16>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/fifo_70x32.v" into library plbv46_pcie_v4_07_a
Parsing module <fifo_70x32>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/asyncpacketfifoctl.v" into library plbv46_pcie_v4_07_a
Parsing module <asyncpacketfifoctl>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/packetfifoctl.v" into library plbv46_pcie_v4_07_a
Parsing module <packetfifoctl>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/completion_afifo.v" into library plbv46_pcie_v4_07_a
Parsing module <completion_afifo>.
WARNING:HDLCompiler:924 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/completion_afifo.v" Line 185: Attribute target identifier dpram_70x512 not found in this scope
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/completion_afifo_32.v" into library plbv46_pcie_v4_07_a
Parsing module <completion_afifo_32>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/fifo_136x512.v" into library plbv46_pcie_v4_07_a
Parsing module <fifo_136x512>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/fifo_72x512.v" into library plbv46_pcie_v4_07_a
Parsing module <fifo_72x512>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/fifo_70x512.v" into library plbv46_pcie_v4_07_a
Parsing module <fifo_70x512>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/fifo_71x512.v" into library plbv46_pcie_v4_07_a
Parsing module <fifo_71x512>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/FIFO_GENERATOR_V3_1.v" into library plbv46_pcie_v4_07_a
Parsing module <FIFO_GENERATOR_V3_1>.
Parsing module <fifo_generator_v3_1_bhv_ver_as>.
Parsing module <fifo_generator_v3_1_bhv_ver_ss>.
Parsing module <fifo_generator_v3_1_bhv_ver_preload0>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/FIFO_GENERATOR_V3_2.v" into library plbv46_pcie_v4_07_a
Parsing module <FIFO_GENERATOR_V3_2>.
Parsing module <fifo_generator_v3_2_bhv_ver_as>.
Parsing module <fifo_generator_v3_2_bhv_ver_ss>.
Parsing module <fifo_generator_v3_2_bhv_ver_preload0>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/FIFO_GENERATOR_V4_2.v" into library plbv46_pcie_v4_07_a
Parsing module <FIFO_GENERATOR_V4_2>.
Parsing module <fifo_generator_v4_2_bhv_ver_as>.
Parsing module <fifo_generator_v4_2_bhv_ver_ss>.
Parsing module <fifo_generator_v4_2_bhv_ver_preload0>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 92.
Parsing module <TTIF>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF_32.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 85.
Parsing module <TTIF_32>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/RTIF.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 92.
Parsing module <RTIF>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/RTIF_32.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 84.
Parsing module <RTIF_32>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TLIF.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 93.
Parsing module <TLIF>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TLIF_32.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 85.
Parsing module <TLIF_32>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_WrCmdSM.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 93.
Parsing module <MB_WrCmdSM>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_WrCmdSM_32.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 82.
Parsing module <MB_WrCmdSM_32>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_RdCmdSM.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 100.
Parsing module <MB_RdCmdSM>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_RdCmdSM_32.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 89.
Parsing module <MB_RdCmdSM_32>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 95.
Parsing module <MB_IngressSM>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM_32.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 84.
Parsing module <MB_IngressSM_32>.
WARNING:HDLCompiler:572 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM_32.v" Line 251: Macro <MBISMWIDTH> is redefined.
WARNING:HDLCompiler:572 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM_32.v" Line 255: Macro <MBISM_Addr> is redefined.
WARNING:HDLCompiler:572 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM_32.v" Line 257: Macro <MBISM_BAR> is redefined.
WARNING:HDLCompiler:572 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM_32.v" Line 258: Macro <MBISM_Hdr> is redefined.
WARNING:HDLCompiler:572 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM_32.v" Line 259: Macro <MBISM_PreF> is redefined.
WARNING:HDLCompiler:572 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM_32.v" Line 260: Macro <MBISM_Wait> is redefined.
WARNING:HDLCompiler:572 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM_32.v" Line 261: Macro <MBISM_Data> is redefined.
WARNING:HDLCompiler:572 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM_32.v" Line 262: Macro <MBISM_Resd> is redefined.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 103.
Parsing module <MB_EgressSM>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM_32.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 93.
Parsing module <MB_EgressSM_32>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MasterBridge.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 99.
Parsing module <MasterBridge>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MasterBridge_32.v" into library plbv46_pcie_v4_07_a
Parsing verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/Tatara_defines.v" included at line 91.
Parsing module <MasterBridge_32>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/tx_pkt_fifo.v" into library plbv46_pcie_v4_07_a
Parsing module <tx_pkt_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/tx_pkt_fifo_32.v" into library plbv46_pcie_v4_07_a
Parsing module <tx_pkt_fifo_32>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/flex_addr_cntr.vhd" into library plbv46_slave_v1_04_a
Parsing entity <flex_addr_cntr>.
Parsing architecture <implementation> of entity <flex_addr_cntr>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" into library plbv46_slave_v1_04_a
Parsing entity <addr_reg_cntr_brst_flex>.
Parsing architecture <implementation> of entity <addr_reg_cntr_brst_flex>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_v1_04_a
Parsing entity <plb_address_decoder>.
Parsing architecture <IMP> of entity <plb_address_decoder>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/burst_support.vhd" into library plbv46_slave_v1_04_a
Parsing entity <burst_support>.
Parsing architecture <implementation> of entity <burst_support>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/wr_buffer.vhd" into library plbv46_slave_v1_04_a
Parsing entity <wr_buffer>.
Parsing architecture <imp> of entity <wr_buffer>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/be_reset_gen.vhd" into library plbv46_slave_v1_04_a
Parsing entity <be_reset_gen>.
Parsing architecture <implementation> of entity <be_reset_gen>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_slave_attachment_indet.vhd" into library plbv46_slave_v1_04_a
Parsing entity <plb_slave_attachment_indet>.
Parsing architecture <implementation> of entity <plb_slave_attachment_indet>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/data_mirror_128.vhd" into library plbv46_slave_v1_04_a
Parsing entity <data_mirror_128>.
Parsing architecture <implementation> of entity <data_mirror_128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_sesr_sear.vhd" into library plbv46_slave_v1_04_a
Parsing entity <plb_sesr_sear>.
Parsing architecture <implementation> of entity <plb_sesr_sear>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_ipif_reset.vhd" into library plbv46_slave_v1_04_a
Parsing entity <plb_ipif_reset>.
Parsing architecture <implementation> of entity <plb_ipif_reset>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/interrupt_control.vhd" into library plbv46_slave_v1_04_a
Parsing entity <interrupt_control>.
Parsing architecture <implementation> of entity <interrupt_control>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/pf_dly1_mux.vhd" into library plbv46_slave_v1_04_a
Parsing entity <pf_dly1_mux>.
Parsing architecture <implementation> of entity <pf_dly1_mux>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/ipif_control_wr_dre.vhd" into library plbv46_slave_v1_04_a
Parsing entity <ipif_control_wr_dre>.
Parsing architecture <implementation> of entity <ipif_control_wr_dre>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/wrpfifo_dp_cntl.vhd" into library plbv46_slave_v1_04_a
Parsing entity <wrpfifo_dp_cntl>.
Parsing architecture <implementation> of entity <wrpfifo_dp_cntl>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/wrpfifo_top.vhd" into library plbv46_slave_v1_04_a
Parsing entity <wrpfifo_top>.
Parsing architecture <implementation> of entity <wrpfifo_top>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/ipif_control_rd.vhd" into library plbv46_slave_v1_04_a
Parsing entity <ipif_control_rd>.
Parsing architecture <implementation> of entity <ipif_control_rd>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/rdpfifo_dp_cntl.vhd" into library plbv46_slave_v1_04_a
Parsing entity <rdpfifo_dp_cntl>.
Parsing architecture <implementation> of entity <rdpfifo_dp_cntl>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/rdpfifo_top.vhd" into library plbv46_slave_v1_04_a
Parsing entity <rdpfifo_top>.
Parsing architecture <implementation> of entity <rdpfifo_top>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plbv46_slave.vhd" into library plbv46_slave_v1_04_a
Parsing entity <plbv46_slave>.
Parsing architecture <implementation> of entity <plbv46_slave>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/async_fifo_autord.vhd" into library plbv46_master_v1_04_a
Parsing entity <async_fifo_autord>.
Parsing architecture <imp> of entity <async_fifo_autord>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/sync_fifo_autord.vhd" into library plbv46_master_v1_04_a
Parsing entity <sync_fifo_autord>.
Parsing architecture <imp> of entity <sync_fifo_autord>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/sync_srl_fifo3.vhd" into library plbv46_master_v1_04_a
Parsing entity <sync_srl_fifo3>.
Parsing architecture <imp> of entity <sync_srl_fifo3>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/pos_bit_synchro.vhd" into library plbv46_master_v1_04_a
Parsing entity <pos_bit_synchro>.
Parsing architecture <implementation> of entity <pos_bit_synchro>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/edge_detect.vhd" into library plbv46_master_v1_04_a
Parsing entity <edge_detect>.
Parsing architecture <implementation> of entity <edge_detect>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/reset_synchro.vhd" into library plbv46_master_v1_04_a
Parsing entity <reset_synchro>.
Parsing architecture <implementation> of entity <reset_synchro>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_rd_backend_sync2.vhd" into library plbv46_master_v1_04_a
Parsing entity <llink_rd_backend_sync2>.
Parsing architecture <implementation> of entity <llink_rd_backend_sync2>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_rd_backend_async2.vhd" into library plbv46_master_v1_04_a
Parsing entity <llink_rd_backend_async2>.
Parsing architecture <implementation> of entity <llink_rd_backend_async2>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_wr_backend_sync2.vhd" into library plbv46_master_v1_04_a
Parsing entity <llink_wr_backend_sync2>.
Parsing architecture <implementation> of entity <llink_wr_backend_sync2>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_wr_backend_async2.vhd" into library plbv46_master_v1_04_a
Parsing entity <llink_wr_backend_async2>.
Parsing architecture <implementation> of entity <llink_wr_backend_async2>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/request_controller.vhd" into library plbv46_master_v1_04_a
Parsing entity <request_controller>.
Parsing architecture <implementation> of entity <request_controller>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/mstr_length_cntr_addsub.vhd" into library plbv46_master_v1_04_a
Parsing entity <mstr_length_cntr_addsub>.
Parsing architecture <implementation> of entity <mstr_length_cntr_addsub>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plb_mstr_addr_gen.vhd" into library plbv46_master_v1_04_a
Parsing entity <plb_mstr_addr_gen>.
Parsing architecture <implementation> of entity <plb_mstr_addr_gen>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plb_length_guard_v46_opt.vhd" into library plbv46_master_v1_04_a
Parsing entity <plb_length_guard_v46_opt>.
Parsing architecture <implementation> of entity <plb_length_guard_v46_opt>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plb_ip_cmd_translate_v46.vhd" into library plbv46_master_v1_04_a
Parsing entity <plb_ip_cmd_translate_v46>.
Parsing architecture <implementation> of entity <plb_ip_cmd_translate_v46>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_async.vhd" into library plbv46_master_v1_04_a
Parsing entity <wr_req_calc_v46_async>.
Parsing architecture <implementation> of entity <wr_req_calc_v46_async>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" into library plbv46_master_v1_04_a
Parsing entity <wr_req_calc_v46_opt>.
Parsing architecture <implementation> of entity <wr_req_calc_v46_opt>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" into library plbv46_master_v1_04_a
Parsing entity <write_controller_regen_v46>.
Parsing architecture <implementation> of entity <write_controller_regen_v46>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" into library plbv46_master_v1_04_a
Parsing entity <rd_req_calc_v46_opt>.
Parsing architecture <implementation> of entity <rd_req_calc_v46_opt>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" into library plbv46_master_v1_04_a
Parsing entity <read_controller_regen_v46>.
Parsing architecture <implementation> of entity <read_controller_regen_v46>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/cc_brst_exp_adptr_split.vhd" into library plbv46_master_v1_04_a
Parsing entity <cc_brst_exp_adptr_split>.
Parsing architecture <implementation> of entity <cc_brst_exp_adptr_split>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/data_width_adapter.vhd" into library plbv46_master_v1_04_a
Parsing entity <data_width_adapter>.
Parsing architecture <implementation> of entity <data_width_adapter>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/data_mirror_128.vhd" into library plbv46_master_v1_04_a
Parsing entity <data_mirror_128>.
Parsing architecture <implementation> of entity <data_mirror_128>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" into library plbv46_master_v1_04_a
Parsing entity <plbv46_master>.
Parsing architecture <implementation> of entity <plbv46_master>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/vhdl/block_plus_pkg.vhd" into library block_plus_v1_13_a
Parsing package <block_plus_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/block_plus_v1_13_a/hdl/vhdl/ep_blk_plus_v1_13_wrap_vhd.vhd" into library block_plus_v1_13_a
Parsing entity <ep_blk_plus_v1_13_wrap_vhd>.
Parsing architecture <structure> of entity <ep_blk_plus_v1_13_wrap_vhd>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/vhdl/spartan6_pcie_pkg.vhd" into library spartan6_pcie_v1_04_a
Parsing package <spartan6_pcie_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/spartan6_pcie_v1_04_a/hdl/vhdl/s6_pcie_v1_3_ep_wrap_vhd.vhd" into library spartan6_pcie_v1_04_a
Parsing entity <s6_pcie_v1_3_ep_wrap_vhd>.
Parsing architecture <structure> of entity <s6_pcie_v1_3_ep_wrap_vhd>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/vhdl/virtex6_pcie_pkg.vhd" into library virtex6_pcie_v1_06_a
Parsing package <virtex6_pcie_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/vhdl/virtex6_pcie_ep_wrap_vhd.vhd" into library virtex6_pcie_v1_06_a
Parsing entity <virtex6_pcie_ep_wrap_vhd>.
Parsing architecture <structure> of entity <virtex6_pcie_ep_wrap_vhd>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/vhdl/virtex6_pcie_rp_wrap_vhd.vhd" into library virtex6_pcie_v1_06_a
Parsing entity <virtex6_pcie_rp_wrap_vhd>.
Parsing architecture <structure> of entity <virtex6_pcie_rp_wrap_vhd>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plb_orderingSM.vhd" into library plbv46_pcie_v4_07_a
Parsing entity <plb_orderingSM>.
Parsing architecture <structure> of entity <plb_orderingsm>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_pkg.vhd" into library plbv46_pcie_v4_07_a
Parsing package <plbv46_pcie_pkg>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/registers.vhd" into library plbv46_pcie_v4_07_a
Parsing entity <registers>.
Parsing architecture <structure> of entity <registers>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/rx_fifo.vhd" into library plbv46_pcie_v4_07_a
Parsing entity <rx_fifo>.
Parsing architecture <structure> of entity <rx_fifo>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/rx_fifo_32.vhd" into library plbv46_pcie_v4_07_a
Parsing entity <rx_fifo_32>.
Parsing architecture <structure> of entity <rx_fifo_32>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/slave_bridge.vhd" into library plbv46_pcie_v4_07_a
Parsing entity <slave_bridge>.
Parsing architecture <structure> of entity <slave_bridge>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/slave_bridge_32.vhd" into library plbv46_pcie_v4_07_a
Parsing entity <slave_bridge_32>.
Parsing architecture <structure> of entity <slave_bridge_32>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" into library plbv46_pcie_v4_07_a
Parsing entity <plbv46_pcie_64>.
Parsing architecture <structure> of entity <plbv46_pcie_64>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_32.vhd" into library plbv46_pcie_v4_07_a
Parsing entity <plbv46_pcie_32>.
Parsing architecture <structure> of entity <plbv46_pcie_32>.
Parsing VHDL file "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie.vhd" into library plbv46_pcie_v4_07_a
Parsing entity <plbv46_pcie>.
Parsing architecture <structure> of entity <plbv46_pcie>.
Parsing VHDL file "/home/fr909/Desktop/chris_4/project/base_systems/ml605/hdl/system_plbv46_pcie_0_wrapper.vhd" into library work
Parsing entity <system_plbv46_pcie_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_plbv46_pcie_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_plbv46_pcie_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <plbv46_pcie> (architecture <structure>) with generics from library <plbv46_pcie_v4_07_a>.

Elaborating entity <plbv46_pcie_64> (architecture <structure>) with generics from library <plbv46_pcie_v4_07_a>.
WARNING:HDLCompiler:871 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" Line 961: Using initial value "00000000000000000000000000000000" for sig_ip2bus_intrevent since it is never assigned
WARNING:HDLCompiler:871 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" Line 978: Using initial value '0' for sig_ip2bus_toutsup since it is never assigned
WARNING:HDLCompiler:871 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" Line 979: Using initial value '0' for sig_ip2bus_postedwrinh since it is never assigned
WARNING:HDLCompiler:871 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" Line 992: Using initial value '0' for sig_ip2bus_busy since it is never assigned
WARNING:HDLCompiler:871 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" Line 1255: Using initial value "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111" for tied_high since it is never assigned
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" Line 1309: Assignment to sig_cbo ignored, since the identifier is never used

Elaborating entity <plbv46_master> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.

Elaborating entity <data_width_adapter> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.

Elaborating entity <data_mirror_128> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.

Elaborating entity <cc_brst_exp_adptr_split> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/cc_brst_exp_adptr_split.vhd" Line 1217: Assignment to sig_rnw_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/cc_brst_exp_adptr_split.vhd" Line 2538: Assignment to sig_cc_next_rnw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/cc_brst_exp_adptr_split.vhd" Line 3205: Assignment to sig_cc_first_wrdack_cmplt ignored, since the identifier is never used

Elaborating entity <request_controller> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/request_controller.vhd" Line 293: Assignment to rearb_cnt_is_zero ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/request_controller.vhd" Line 390: Assignment to plb_mbusy_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/request_controller.vhd" Line 502: Assignment to mstrd_req_reg ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/request_controller.vhd" Line 819. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/request_controller.vhd" Line 843: Assignment to load_new_cmd ignored, since the identifier is never used

Elaborating entity <write_controller_regen_v46> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" Line 668: Assignment to sig_mstwr_request_inprog ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" Line 678: Assignment to sig_iburst_error_bterm ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" Line 826: Assignment to sig_sof_rcvd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" Line 827: Assignment to sig_eof_rcvd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" Line 1454: Assignment to plb_mbusy_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" Line 1778: Assignment to iburst_dblimit_hit ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" Line 1804: Assignment to sig_sof_rcvd_s_h ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" Line 1836: Assignment to sig_eof_rcvd_s_h ignored, since the identifier is never used

Elaborating entity <wr_req_calc_v46_opt> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" Line 649: Assignment to sig_fifo_empty_muxed ignored, since the identifier is never used

Elaborating entity <plb_ip_cmd_translate_v46> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" Line 798: Assignment to sig_fifo_sop_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" Line 1073: Assignment to sig_fifo_ren_holdoff_dly2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" Line 1099: Assignment to sig_fifo_rdcnt_raw_eq0_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" Line 1125: Assignment to sig_rdcnt_alu_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" Line 1129: Assignment to sig_rdcnt_alu_sub ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" Line 1281: Assignment to ip2mstwr_addr_reg ignored, since the identifier is never used

Elaborating entity <plb_mstr_addr_gen> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" Line 1574: Assignment to make_bus_req_reg2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" Line 1857: Assignment to length_data_beat_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" Line 1911: Assignment to fl_data_beat_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" Line 2108: Assignment to error_condition ignored, since the identifier is never used

Elaborating entity <mstr_length_cntr_addsub> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/mstr_length_cntr_addsub.vhd" Line 186: Assignment to sig_cnt_dwn_enable ignored, since the identifier is never used

Elaborating entity <plb_length_guard_v46_opt> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.

Elaborating entity <or_gate> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" Line 3526: Assignment to sig_rem_incr2ipifwidth_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" Line 3608: Assignment to sig_lngth_lim_be_offset_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" Line 3650: Assignment to rem_bit_index ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" Line 2901. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" Line 2926: Assignment to sm_new_parent_req ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" Line 3052: Assignment to fifo_sop_dreg_out ignored, since the identifier is never used

Elaborating entity <llink_wr_backend_sync2> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_wr_backend_sync2.vhd" Line 782: Assignment to sig_ll2plb_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_wr_backend_sync2.vhd" Line 783: Assignment to sig_ll2plb_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_wr_backend_sync2.vhd" Line 1329: Assignment to sig_eop_written ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_wr_backend_sync2.vhd" Line 1594: Assignment to sig_wrfifo_rd_sop ignored, since the identifier is never used

Elaborating entity <sync_fifo_autord> (architecture <imp>) with generics from library <plbv46_master_v1_04_a>.

Elaborating entity <sync_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_wr_backend_sync2.vhd" Line 2160. Case statement is complete. others clause is never selected

Elaborating entity <read_controller_regen_v46> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" Line 580: Assignment to sig_mstrd_request_inprog ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" Line 721: Assignment to sig_inhib_hdr_flag ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" Line 1604: Assignment to plb_mbusy_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" Line 1672: Assignment to sig_flburst_term_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" Line 1817: Assignment to sig_fifo_eop_written ignored, since the identifier is never used

Elaborating entity <rd_req_calc_v46_opt> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" Line 823: Assignment to ip2mstrd_addr_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" Line 954: Assignment to make_bus_req_reg2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" Line 1250: Assignment to supplimental_phase ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" Line 1578: Assignment to error_condition ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" Line 1883: Assignment to parent_cmd_done_tstpt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" Line 2324: Assignment to sig_length_dbeats_to_use ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" Line 2165: Assignment to sig_mews_data_beat_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" Line 2658: Assignment to sm_set_eop ignored, since the identifier is never used

Elaborating entity <llink_rd_backend_sync2> (architecture <implementation>) with generics from library <plbv46_master_v1_04_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_rd_backend_sync2.vhd" Line 516: Assignment to sig_sg2ll_sof ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_rd_backend_sync2.vhd" Line 1086: Assignment to sig_rdfifo_wr_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_rd_backend_sync2.vhd" Line 1087: Assignment to sig_rdfifo_wr_eop ignored, since the identifier is never used

Elaborating entity <sync_fifo_autord> (architecture <imp>) with generics from library <plbv46_master_v1_04_a>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/sync_fifo_autord.vhd" Line 213: Net <raw_data_count_corr_minus1[0]> does not have a driver.

Elaborating entity <plbv46_slave> (architecture <implementation>) with generics from library <plbv46_slave_v1_04_a>.

Elaborating entity <or_gate128> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_gate128> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <plb_slave_attachment_indet> (architecture <implementation>) with generics from library <plbv46_slave_v1_04_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_slave_attachment_indet.vhd" Line 1026: Assignment to plb_buslock_reg ignored, since the identifier is never used

Elaborating entity <be_reset_gen> (architecture <implementation>) with generics from library <plbv46_slave_v1_04_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/be_reset_gen.vhd" Line 167. Case statement is complete. others clause is never selected

Elaborating entity <plb_address_decoder> (architecture <IMP>) with generics from library <plbv46_slave_v1_04_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_gate128> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_gate128> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_slave_attachment_indet.vhd" Line 1832. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_slave_attachment_indet.vhd" Line 2727: Assignment to plb_pavalid_reg_d1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_slave_attachment_indet.vhd" Line 2786: Assignment to sig_rd_data_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_slave_attachment_indet.vhd" Line 3148: Assignment to last_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_slave_attachment_indet.vhd" Line 3494: Assignment to mux2sa_bterm_sh ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_slave_attachment_indet.vhd" Line 3501: Assignment to last_wr_data_d1 ignored, since the identifier is never used

Elaborating entity <wr_buffer> (architecture <imp>) with generics from library <plbv46_slave_v1_04_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_slave_attachment_indet.vhd" Line 3628: Assignment to wr_buf_rden_ns ignored, since the identifier is never used

Elaborating entity <burst_support> (architecture <implementation>) with generics from library <plbv46_slave_v1_04_a>.

Elaborating entity <counter_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <addr_reg_cntr_brst_flex> (architecture <implementation>) with generics from library <plbv46_slave_v1_04_a>.

Elaborating entity <flex_addr_cntr> (architecture <implementation>) with generics from library <plbv46_slave_v1_04_a>.

Elaborating entity <addr_reg_cntr_brst_flex> (architecture <implementation>) with generics from library <plbv46_slave_v1_04_a>.

Elaborating entity <flex_addr_cntr> (architecture <implementation>) with generics from library <plbv46_slave_v1_04_a>.

Elaborating entity <ipif_steer128> (architecture <IMP>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <data_mirror_128> (architecture <implementation>) with generics from library <plbv46_slave_v1_04_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plbv46_slave.vhd" Line 2776: Assignment to ip2bus_addrsel_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plbv46_slave.vhd" Line 2795: Assignment to bus2ip_freeze_i ignored, since the identifier is never used

Elaborating entity <registers> (architecture <structure>) with generics from library <plbv46_pcie_v4_07_a>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/registers.vhd" Line 896: Assignment to sig_mi_request_d3 ignored, since the identifier is never used
Going to verilog side to elaborate module MasterBridge

Elaborating module <MasterBridge(C_PLB_AWIDTH=32,C_PLB_DWIDTH=64,C_FAMILY="virtex6",C_BDWIDTH=64,C_PCIBAR_NUM=1,C_PCIBAR_LEN_0=13,C_PCIBAR_LEN_1=16,C_PCIBAR_LEN_2=16,C_PCIBAR2PLBBAR_0L=0,C_PCIBAR2PLBBAR_0U=32768,C_PCIBAR2PLBBAR_0P=0,C_PCIBAR2PLBBAR_1L=65535,C_PCIBAR2PLBBAR_1U=65535,C_PCIBAR2PLBBAR_1P=0,C_PCIBAR2PLBBAR_2L=65535,C_PCIBAR2PLBBAR_2U=65535,C_PCIBAR2PLBBAR_2P=0,C_LENGTH_WIDTH=13,C_WATERMARK_HI=380,FLAGWIDTH=2,BARWIDTH=3)>.

Elaborating module <MB_WrCmdSM(C_PLB_AWIDTH=32,C_PLB_DWIDTH=64,C_FAMILY="virtex6",C_BDWIDTH=64,C_PCIBAR_NUM=1,C_PCIBAR2PLBBAR_0=36'b010000000000000000000000000000000,C_PCIBAR2PLBBAR_1=36'b011111111111111111111111111111111,C_PCIBAR2PLBBAR_2=36'b011111111111111111111111111111111,C_PCIBAR_LEN_0=13,C_PCIBAR_LEN_1=16,C_PCIBAR_LEN_2=16,C_LENGTH_WIDTH=13)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_WrCmdSM.v" Line 266: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_WrCmdSM.v" Line 251: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_WrCmdSM.v" Line 314: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_WrCmdSM.v" Line 285: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <MB_IngressSM(C_PLB_AWIDTH=32,C_PLB_DWIDTH=64,C_FAMILY="virtex6",C_BDWIDTH=64,C_PCIBAR_NUM=1,C_PCIBAR_LEN_0=13,C_PCIBAR_LEN_1=16,C_PCIBAR_LEN_2=16)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 443: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 409: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 428: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 388: Assignment to RxDataRem ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 391: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 714: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 719: Result of 71-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 733: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 740: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 741: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 743: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 746: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 777: Result of 71-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 779: Result of 128-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 786: Result of 128-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 796: Result of 71-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 813: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v" Line 816: Result of 12-bit expression is truncated to fit in 8-bit target.

Elaborating module <fifo_71x512>.

Elaborating module <completion_afifo(C_BDWIDTH=64,WATERMARK_HI=380)>.

Elaborating module <asyncpacketfifoctl(ADDRSIZE=9,DEPTH=512,WATERMARK_HI=380,WATERMARK_LO=16)>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/asyncpacketfifoctl.v" Line 188: Assignment to WrPtrG_rrN ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/asyncpacketfifoctl.v" Line 365: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <dpram_70_512>.
WARNING:HDLCompiler:1499 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/dpram_70_512.v" Line 40: Empty module <dpram_70_512> remains a black box.

Elaborating module <fifo_nx1(WIDTH=134)>.

Elaborating module <MB_EgressSM(C_PLB_AWIDTH=32,C_PLB_DWIDTH=64,C_FAMILY="virtex6",C_BDWIDTH=64)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 376: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 377: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 391: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 426: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 400: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 549: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 445: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 562: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 564: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 586: Result of 129-bit expression is truncated to fit in 66-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 656: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 683: Result of 128-bit expression is truncated to fit in 66-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 784: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 785: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 824: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 825: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 858: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 453: Assignment to URNotSent ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 899: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 902: Result of 128-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 903: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 907: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v" Line 911: Result of 4-bit expression is truncated to fit in 2-bit target.

Elaborating module <MB_RdCmdSM(C_PLB_AWIDTH=32,C_PLB_DWIDTH=64,C_FAMILY="virtex6",C_BDWIDTH=64,C_PCIBAR_NUM=1,C_PCIBAR2PLBBAR_0=36'b010000000000000000000000000000000,C_PCIBAR2PLBBAR_1=36'b011111111111111111111111111111111,C_PCIBAR2PLBBAR_2=36'b011111111111111111111111111111111,C_PCIBAR_LEN_0=13,C_PCIBAR_LEN_1=16,C_PCIBAR_LEN_2=16)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_RdCmdSM.v" Line 290: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_RdCmdSM.v" Line 275: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_RdCmdSM.v" Line 321: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_RdCmdSM.v" Line 309: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_RdCmdSM.v" Line 317: Assignment to HoldCnt ignored, since the identifier is never used
Back to vhdl to continue elaboration

Elaborating entity <plb_orderingSM> (architecture <structure>) from library <plbv46_pcie_v4_07_a>.

Elaborating entity <slave_bridge> (architecture <structure>) with generics from library <plbv46_pcie_v4_07_a>.
WARNING:HDLCompiler:871 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/slave_bridge.vhd" Line 332: Using initial value ("0000000000000000000000000000000010100000001111111111111111111111","0000000000000000000000000000000010100000011111111111111111111111","0000000000000000000000000000000010100000101111111111111111111111","0000000000000000000000000000000010100000111111111111111111111111","0000000000000000000000000000000010100001001111111111111111111111","0000000000000000000000000000000010100001011111111111111111111111") for sig_ipifbar_high_addr_array since it is never assigned
WARNING:HDLCompiler:871 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/slave_bridge.vhd" Line 336: Using initial value "000" for sig_tc_array since it is never assigned
WARNING:HDLCompiler:871 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/slave_bridge.vhd" Line 496: Using initial value "111111" for sig_memoryspace since it is never assigned
INFO:HDLCompiler:679 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/slave_bridge.vhd" Line 1615. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/slave_bridge.vhd" Line 1168: Assignment to sig_ip2bus_addrack_bar ignored, since the identifier is never used
Going to verilog side to elaborate module tx_pkt_fifo

Elaborating module <tx_pkt_fifo(C_TXFIFO_DWIDTH=70,SB_WATER_MARK_HI=436,DEPTH=512,WATERMARK_LO=0,ADDRSIZE=9)>.

Elaborating module <asyncpacketfifoctl(ADDRSIZE=9,DEPTH=512,WATERMARK_HI=436,WATERMARK_LO=0)>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/asyncpacketfifoctl.v" Line 188: Assignment to WrPtrG_rrN ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/asyncpacketfifoctl.v" Line 365: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <dpram_70_512>.
WARNING:HDLCompiler:1499 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/dpram_70_512.v" Line 40: Empty module <dpram_70_512> remains a black box.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/slave_bridge.vhd" Line 2220: Assignment to sig_store_32l ignored, since the identifier is never used

Elaborating entity <rx_fifo> (architecture <structure>) with generics from library <plbv46_pcie_v4_07_a>.
Going to verilog side to elaborate module dpram_70_512
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/slave_bridge.vhd" Line 518: Net <sig_msg_request> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/slave_bridge.vhd" Line 520: Net <sig_msg_sent> does not have a driver.
Going to verilog side to elaborate module TLIF

Elaborating module <TLIF(C_SB_DWIDTH=64,C_MB_DWIDTH=64,C_DB0_DWIDTH=128,C_DB1_DWIDTH=128,C_CB_DWIDTH=64,C_SB_PRESENT=1,C_MB_PRESENT=1,C_DB0_PRESENT=0,C_DB1_PRESENT=0,C_SB_TAG_BASE=0,C_SB_TAG_HIGH=255,C_DB0_TAG_BASE=16,C_DB0_TAG_HIGH=31,C_DB1_TAG_BASE=32,C_DB1_TAG_HIGH=47,C_FAMILY="virtex6",C_PCIBAR_AS=1,C_INCLUDE_RC=0,FLAGWIDTH=2,TLDWIDTH=64,TLFLAGWIDTH=2)>.

Elaborating module <TTIF(C_SB_DWIDTH=64,C_MB_DWIDTH=64,C_DB0_DWIDTH=128,C_DB1_DWIDTH=128,C_SB_PRESENT=1,C_MB_PRESENT=1,C_DB0_PRESENT=0,C_DB1_PRESENT=0,C_FAMILY="virtex6")>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v" Line 379: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v" Line 385: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v" Line 391: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v" Line 397: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v" Line 397: Assignment to DB1_Request ignored, since the identifier is never used
WARNING:HDLCompiler:1308 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v" Line 438: Found full_case directive in module TTIF. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v" Line 438: Found parallel_case directive in module TTIF. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v" Line 422: Assignment to DataSize128 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v" Line 592: Result of 128-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v" Line 593: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v" Line 601: Result of 128-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v" Line 602: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1310 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v" Line 570: Found parallel_case directive in module TTIF. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <RTIF(C_SB_DWIDTH=64,C_MB_DWIDTH=64,C_DB0_DWIDTH=128,C_DB1_DWIDTH=128,C_SB_PRESENT=1,C_MB_PRESENT=1,C_DB0_PRESENT=0,C_DB1_PRESENT=0,C_SB_TAG_BASE=0,C_SB_TAG_HIGH=255,C_DB0_TAG_BASE=16,C_DB0_TAG_HIGH=31,C_DB1_TAG_BASE=32,C_DB1_TAG_HIGH=47,C_PCIBAR_AS=1,C_INCLUDE_RC=0)>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/RTIF.v" Line 342: Assignment to Full ignored, since the identifier is never used
WARNING:HDLCompiler:1310 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/RTIF.v" Line 421: Found parallel_case directive in module RTIF. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/RTIF.v" Line 585: Found parallel_case directive in module RTIF. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1310 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/RTIF.v" Line 490: Found parallel_case directive in module RTIF. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/RTIF.v" Line 451: Assignment to DataSize128 ignored, since the identifier is never used
Back to vhdl to continue elaboration

Elaborating entity <virtex6_pcie_ep_wrap_vhd> (architecture <structure>) with generics from library <virtex6_pcie_v1_06_a>.
Going to verilog side to elaborate module v6_pcie_v1_7_ep_wrap

Elaborating module
<v6_pcie_v1_7_ep_wrap(ALLOW_X8_GEN2="FALSE",BAR0_U=65535,BAR0_L=57356,BAR1_U=65535,BAR1_L=65535,BAR2_U=0,BAR2_L=0,BAR3_U=0,BAR3_L=0,BAR4_U=0,BAR4_L=0,BAR5_U=0,BAR5_L=0,CARDBUS_CIS_POINTER=0,CLASS_CODE=360448,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=0,DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=0,DEV_CAP_EXT_TAG_SUPPORTED="TRUE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=3,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=1,DEVICE_ID=1289,DISABLE_LANE_REVERSAL="FALSE",DISABLE_SCRAMBLING="FALSE",DSN_BASE_PTR=0,DSN_CAP_NEXTPTR=0,DSN_CAP_ON="FALSE",ENABLE_MSG_ROUTE=512,ENABLE_RX_TD_ECRC_TRIM="TRUE",EXPANSION_ROM_U=0,EXPANSION_ROM_L=0,EXT_CFG_CAP_PTR=63,EXT_CFG_XP_CAP_PTR=1023,HEADER_TYPE=0,INTERRUPT_PIN=0,LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_MAX_LINK_SPEED=1,LINK_CAP_MAX_LINK_WIDTH=1,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LIN
K_CTRL2_TARGET_LINK_SPEED=1,LINK_STATUS_SLOT_CLOCK_CONFIG="TRUE",LL_ACK_TIMEOUT=516,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=1549,LL_REPLAY_TIMEOUT_EN="FALSE",LL_REPLAY_TIMEOUT_FUNC=0,LTSSM_MAX_LINK_WIDTH=1,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="TRUE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=80,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=64,MSIX_CAP_TABLE_SIZE=0,PCIE_CAP_DEVICE_PORT_TYPE=0,PCIE_CAP_INT_MSG_NUM=0,PCIE_CAP_NEXTPTR=0,PCIE_DRP_ENABLE="FALSE",PIPE_PIPELINE_STAGES=0,PM_CAP_DSI="TRUE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_NEXTPTR=72,PM_CAP_PMESUPPORT=0,PM_CSR_NOSOFTRST="FALSE",PM_DATA_SCALE0=0,PM_DATA_SCALE1=0,PM_DATA_SCALE2=0,PM_DATA_SCALE3=0,PM_DATA_SCALE4=0,PM_DATA_SCALE5=0,PM_DATA_SCALE6=0,PM_DATA_SCALE7=0,PM_DATA0=0,PM_DATA1=0,PM_DATA2=0,PM_DATA3=0,PM_DATA4=0,PM_DATA5=0,PM_DATA6=0,PM_DATA7=0,REF_CLK_FREQ=2,REVISION_ID=0,SPARE_BIT0=0,SU
BSYSTEM_ID=0,SUBSYSTEM_VENDOR_ID=0,TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0,TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,UPCONFIG_CAPABLE="TRUE",USER_CLK_FREQ=2,VC_BASE_PTR=268,VC_CAP_NEXTPTR=0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=511,VC0_TOTAL_CREDITS_CD=77,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_PD=77,VC0_TOTAL_CREDITS_PH=32,VC0_TX_LASTPACKET=13,VENDOR_ID=4334,VSEC_BASE_PTR=352,VSEC_CAP_NEXTPTR=0,VSEC_CAP_ON="FALSE",AER_BASE_PTR=296,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=1,AER_CAP_INT_MSG_NUM_MSI=10,AER_CAP_INT_MSG_NUM_MSIX=21,AER_CAP_NEXTPTR=352,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=1,CAPABILITIES_PTR=64,CRM_MODULE_RSTS=0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_ROLE_BASED_ERROR="
TRUE",DEV_CAP_RSVD_14_12=0,DEV_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DEV_CONTROL_AUX_POWER_SUPPORTED="FALSE",DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_RX_TC_FILTER="FALSE",DNSTREAM_LINK_NUM=0,DSN_CAP_ID=0,DSN_CAP_VERSION=1,ENTER_RVRY_EI_L0="TRUE",INFER_EI=0,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=66,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_RSVD_23_22=0,LINK_CONTROL_RCB=0,MSI_BASE_PTR=72,MSI_CAP_ID=5,MSI_CAP_NEXTPTR=96,MSIX_BASE_PTR=156,MSIX_CAP_ID=17,MSIX_CAP_NEXTPTR=0,N_FTS_COMCLK_GEN1=255,N_FTS_COMCLK_GEN2=254,N_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=96,PCIE_CAP_CAPABILITY_ID=16,PCIE_CAP_CAPABILITY_VERSION=2,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_
14=0,PCIE_CAP_SLOT_IMPLEMENTED="TRUE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=1,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=64,PM_CAP_AUXCURRENT=0,PM_CAP_ID=1,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=0,SPARE_BYTE1=0,SPARE_
BYTE2=0,SPARE_BYTE3=0,SPARE_WORD0=0,SPARE_WORD1=0,SPARE_WORD2=0,SPARE_WORD3=0,TL_RBYPASS="FALSE",TL_TFC_DISABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE",EXIT_LOOPBACK_ON_EI="TRUE",UPSTREAM_FACING="TRUE",UR_INV_REQ="TRUE",VC_CAP_ID=2,VC_CAP_VERSION=1,VSEC_CAP_HDR_ID=4660,VSEC_CAP_HDR_LENGTH=24,VSEC_CAP_HDR_REVISION=1,VSEC_CAP_ID=11,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_VERSION=1>.

Elaborating module
<v6_pcie_v1_7_ep(ALLOW_X8_GEN2="FALSE",BAR0=32'b11111111111111111110000000001100,BAR1=32'b11111111111111111111111111111111,BAR2=32'b0,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CARDBUS_CIS_POINTER=0,CLASS_CODE=360448,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=0,DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=0,DEV_CAP_EXT_TAG_SUPPORTED="TRUE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=3,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=1,DEVICE_ID=1289,DISABLE_LANE_REVERSAL="FALSE",DISABLE_SCRAMBLING="FALSE",DSN_BASE_PTR=0,DSN_CAP_NEXTPTR=0,DSN_CAP_ON="FALSE",ENABLE_MSG_ROUTE=512,ENABLE_RX_TD_ECRC_TRIM="TRUE",EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=63,EXT_CFG_XP_CAP_PTR=1023,HEADER_TYPE=0,INTERRUPT_PIN=0,LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_MAX_LINK_SPEED=1,LINK_CAP_MAX_LINK_WIDTH=1,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LI
NK_SPEED=1,LINK_STATUS_SLOT_CLOCK_CONFIG="TRUE",LL_ACK_TIMEOUT=516,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=1549,LL_REPLAY_TIMEOUT_EN="FALSE",LL_REPLAY_TIMEOUT_FUNC=0,LTSSM_MAX_LINK_WIDTH=1,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="TRUE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=80,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=64,MSIX_CAP_TABLE_SIZE=0,PCIE_CAP_DEVICE_PORT_TYPE=0,PCIE_CAP_INT_MSG_NUM=0,PCIE_CAP_NEXTPTR=0,PCIE_DRP_ENABLE="FALSE",PIPE_PIPELINE_STAGES=0,PM_CAP_DSI="TRUE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_NEXTPTR=72,PM_CAP_PMESUPPORT=0,PM_CSR_NOSOFTRST="FALSE",PM_DATA_SCALE0=0,PM_DATA_SCALE1=0,PM_DATA_SCALE2=0,PM_DATA_SCALE3=0,PM_DATA_SCALE4=0,PM_DATA_SCALE5=0,PM_DATA_SCALE6=0,PM_DATA_SCALE7=0,PM_DATA0=0,PM_DATA1=0,PM_DATA2=0,PM_DATA3=0,PM_DATA4=0,PM_DATA5=0,PM_DATA6=0,PM_DATA7=0,REF_CLK_FREQ=2,REVISION_ID=0,SUBSYSTEM_ID=0,SUBSYSTEM_VENDOR_
ID=0,TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0,TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,UPCONFIG_CAPABLE="TRUE",USER_CLK_FREQ=2,VC_BASE_PTR=268,VC_CAP_NEXTPTR=0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=511,VC0_TOTAL_CREDITS_CD=77,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_PD=77,VC0_TOTAL_CREDITS_PH=32,VC0_TX_LASTPACKET=13,VENDOR_ID=4334,VSEC_BASE_PTR=352,VSEC_CAP_NEXTPTR=0,VSEC_CAP_ON="FALSE",AER_BASE_PTR=296,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=1,AER_CAP_INT_MSG_NUM_MSI=10,AER_CAP_INT_MSG_NUM_MSIX=21,AER_CAP_NEXTPTR=352,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=1,CAPABILITIES_PTR=64,CRM_MODULE_RSTS=0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_ROLE_BASED_ERROR="TRUE",DEV_CAP_RSVD_14_12=0,DEV
_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DEV_CONTROL_AUX_POWER_SUPPORTED="FALSE",DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_RX_TC_FILTER="FALSE",DNSTREAM_LINK_NUM=0,DSN_CAP_ID=0,DSN_CAP_VERSION=1,ENTER_RVRY_EI_L0="TRUE",INFER_EI=0,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=66,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_RSVD_23_22=0,LINK_CONTROL_RCB=0,MSI_BASE_PTR=72,MSI_CAP_ID=5,MSI_CAP_NEXTPTR=96,MSIX_BASE_PTR=156,MSIX_CAP_ID=17,MSIX_CAP_NEXTPTR=0,N_FTS_COMCLK_GEN1=255,N_FTS_COMCLK_GEN2=254,N_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=96,PCIE_CAP_CAPABILITY_ID=16,PCIE_CAP_CAPABILITY_VERSION=2,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED
="TRUE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=1,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=64,PM_CAP_AUXCURRENT=0,PM_CAP_ID=1,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=0,SPARE_BYTE1=0,SPARE_BYTE2=0,SPARE_BYT
E3=0,SPARE_WORD0=0,SPARE_WORD1=0,SPARE_WORD2=0,SPARE_WORD3=0,TL_RBYPASS="FALSE",TL_TFC_DISABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE",EXIT_LOOPBACK_ON_EI="TRUE",UPSTREAM_FACING="TRUE",UR_INV_REQ="TRUE",VC_CAP_ID=2,VC_CAP_VERSION=1,VSEC_CAP_HDR_ID=4660,VSEC_CAP_HDR_LENGTH=24,VSEC_CAP_HDR_REVISION=1,VSEC_CAP_ID=11,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_VERSION=1>.

Elaborating module <FDCP(INIT=1'b1)>.

Elaborating module <FDCP(INIT=1'b0)>.

Elaborating module <pcie_reset_delay_v6(PL_FAST_TRAIN="FALSE",REF_CLK_FREQ=2)>.

Elaborating module <pcie_clocking_v6(CAP_LINK_WIDTH=1,CAP_LINK_SPEED=1,REF_CLK_FREQ=2,USER_CLK_FREQ=2)>.

Elaborating module <BUFG>.

Elaborating module <MMCM_ADV(CLKFBOUT_MULT_F=8,DIVCLK_DIVIDE=2,CLKFBOUT_PHASE=0,CLKIN1_PERIOD=4,CLKIN2_PERIOD=4,CLKOUT0_DIVIDE_F=4,CLKOUT0_PHASE=0,CLKOUT1_DIVIDE=8,CLKOUT1_PHASE=0,CLKOUT2_DIVIDE=2,CLKOUT2_PHASE=0,CLKOUT3_DIVIDE=2,CLKOUT3_PHASE=0)>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" Line 718: Assignment to block_clk ignored, since the identifier is never used

Elaborating module
<pcie_2_0_v6(REF_CLK_FREQ=2,PIPE_PIPELINE_STAGES=0,AER_BASE_PTR=296,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=1,AER_CAP_INT_MSG_NUM_MSI=10,AER_CAP_INT_MSG_NUM_MSIX=21,AER_CAP_NEXTPTR=352,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=1,ALLOW_X8_GEN2="FALSE",BAR0=32'b11111111111111111110000000001100,BAR1=32'b11111111111111111111111111111111,BAR2=32'b0,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CAPABILITIES_PTR=64,CARDBUS_CIS_POINTER=0,CLASS_CODE=360448,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=0,CRM_MODULE_RSTS=0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=0,DEV_CAP_EXT_TAG_SUPPORTED="TRUE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=3,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=1,DEV_CAP_ROLE_BASED_ERROR="TRUE",DEV_CAP_RSVD_14_12=0,DEV_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DEV_CONTROL_A
UX_POWER_SUPPORTED="FALSE",DEVICE_ID=1289,DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_LANE_REVERSAL="FALSE",DISABLE_RX_TC_FILTER="FALSE",DISABLE_SCRAMBLING="FALSE",DNSTREAM_LINK_NUM=0,DSN_BASE_PTR=0,DSN_CAP_ID=0,DSN_CAP_NEXTPTR=0,DSN_CAP_ON="FALSE",DSN_CAP_VERSION=1,ENABLE_MSG_ROUTE=512,ENABLE_RX_TD_ECRC_TRIM="TRUE",ENTER_RVRY_EI_L0="TRUE",EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=63,EXT_CFG_XP_CAP_PTR=1023,HEADER_TYPE=0,INFER_EI=0,INTERRUPT_PIN=0,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=66,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_MAX_LINK_SPEED=1,LINK_CAP_MAX_LIN
K_WIDTH=1,LINK_CAP_RSVD_23_22=0,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CONTROL_RCB=0,LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=1,LINK_STATUS_SLOT_CLOCK_CONFIG="TRUE",LL_ACK_TIMEOUT=516,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=1549,LL_REPLAY_TIMEOUT_EN="FALSE",LL_REPLAY_TIMEOUT_FUNC=0,LTSSM_MAX_LINK_WIDTH=1,MSI_BASE_PTR=72,MSI_CAP_ID=5,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_NEXTPTR=96,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="TRUE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_BASE_PTR=156,MSIX_CAP_ID=17,MSIX_CAP_NEXTPTR=0,MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=80,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=64,MSIX_CAP_TABLE_SIZE=0,N_FTS_COMCLK_GEN1=255,N_FTS_COMCLK_GEN2=254,N_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=96,PCIE_CAP_CAPABILITY_ID=16,PCIE_CAP_CAPABILITY_VERSION=2,PCIE_CAP_DEVICE_PORT_TYPE=0,PCIE_CAP_INT_MSG_NUM=0,PCIE_CAP_NEXTPTR=0,PCIE_CAP_ON="TRUE",PCIE
_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED="TRUE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=1,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=64,PM_CAP_AUXCURRENT=0,PM_CAP_DSI="TRUE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_ID=1,PM_CAP_NEXTPTR=72,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=0,PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",PM_CSR_NOSOFTRST="FALSE",PM_DATA_SCALE0=0,PM_DATA_SCALE1=0,PM_DATA_SCALE2=0,PM_DATA_SCALE3=0,PM_DATA_SCALE4=0,PM_DATA_SCALE5=0,PM_DATA_SCALE6=0,PM_DATA_SCALE7=0,PM_DATA0=0,PM_DATA1=0,PM_DATA2=0,PM_DATA3=0,PM_DATA4=0,PM_DATA5=0,PM_DATA6=0,PM_DATA7=0,RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",REVISION_ID=0,ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_S
ENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=0,SPARE_BYTE1=0,SPARE_BYTE2=0,SPARE_BYTE3=0,SPARE_WORD0=0,SPARE_WORD1=0,SPARE_WORD2=0,SPARE_WORD3=0,SUBSYSTEM_ID=0,SUBSYSTEM_VENDOR_ID=0,TL_RBYPASS="FALSE",TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0,TL_TFC_DISABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE",TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,UPCONFIG_CAPABLE="TRUE",UPSTREAM_FACING="TRUE",EXIT_LOOPBACK_ON_EI="TRUE",UR_INV_REQ="TRUE",USER_CLK_FREQ=2,VC_BASE_PTR=268,VC_CAP_ID=2,VC_CAP_NEXTPTR=0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC_CAP_VERSION=1,VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=511,VC0_TOTAL_CRE
DITS_CD=77,VC0_TOTAL_CREDITS_CH=36,VC0_TOTAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_PD=77,VC0_TOTAL_CREDITS_PH=32,VC0_TX_LASTPACKET=13,VENDOR_ID=4334,VSEC_BASE_PTR=352,VSEC_CAP_HDR_ID=4660,VSEC_CAP_HDR_LENGTH=24,VSEC_CAP_HDR_REVISION=1,VSEC_CAP_ID=11,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_NEXTPTR=0,VSEC_CAP_ON="FALSE",VSEC_CAP_VERSION=1>.

Elaborating module
<PCIE_2_0(AER_BASE_PTR=296,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=1,AER_CAP_INT_MSG_NUM_MSI=10,AER_CAP_INT_MSG_NUM_MSIX=21,AER_CAP_NEXTPTR=352,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=1,ALLOW_X8_GEN2="FALSE",BAR0=32'b11111111111111111110000000001100,BAR1=32'b11111111111111111111111111111111,BAR2=32'b0,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CAPABILITIES_PTR=64,CARDBUS_CIS_POINTER=0,CLASS_CODE=360448,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=0,CRM_MODULE_RSTS=0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=0,DEV_CAP_EXT_TAG_SUPPORTED="TRUE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=3,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=1,DEV_CAP_ROLE_BASED_ERROR="TRUE",DEV_CAP_RSVD_14_12=0,DEV_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DEV_CONTROL_AUX_POWER_SUPPORTED="FALSE",DEVICE_ID=1289
,DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_LANE_REVERSAL="FALSE",DISABLE_RX_TC_FILTER="FALSE",DISABLE_SCRAMBLING="FALSE",DNSTREAM_LINK_NUM=0,DSN_BASE_PTR=0,DSN_CAP_ID=0,DSN_CAP_NEXTPTR=0,DSN_CAP_ON="FALSE",DSN_CAP_VERSION=1,ENABLE_MSG_ROUTE=512,ENABLE_RX_TD_ECRC_TRIM="TRUE",ENTER_RVRY_EI_L0="TRUE",EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=63,EXT_CFG_XP_CAP_PTR=1023,HEADER_TYPE=0,INFER_EI=0,INTERRUPT_PIN=0,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=66,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_MAX_LINK_SPEED=1,LINK_CAP_MAX_LINK_WIDTH=1,LINK_CAP_RSVD_23_22=0,LINK_CAP_
SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CONTROL_RCB=0,LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=1,LINK_STATUS_SLOT_CLOCK_CONFIG="TRUE",LL_ACK_TIMEOUT=516,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=1549,LL_REPLAY_TIMEOUT_EN="FALSE",LL_REPLAY_TIMEOUT_FUNC=0,LTSSM_MAX_LINK_WIDTH=1,MSI_BASE_PTR=72,MSI_CAP_ID=5,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_NEXTPTR=96,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="TRUE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_BASE_PTR=156,MSIX_CAP_ID=17,MSIX_CAP_NEXTPTR=0,MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=80,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=64,MSIX_CAP_TABLE_SIZE=0,N_FTS_COMCLK_GEN1=255,N_FTS_COMCLK_GEN2=254,N_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=96,PCIE_CAP_CAPABILITY_ID=16,PCIE_CAP_CAPABILITY_VERSION=2,PCIE_CAP_DEVICE_PORT_TYPE=0,PCIE_CAP_INT_MSG_NUM=0,PCIE_CAP_NEXTPTR=0,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENT
ED="TRUE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=1,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=64,PM_CAP_AUXCURRENT=0,PM_CAP_DSI="TRUE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_ID=1,PM_CAP_NEXTPTR=72,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=0,PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",PM_CSR_NOSOFTRST="FALSE",PM_DATA_SCALE0=0,PM_DATA_SCALE1=0,PM_DATA_SCALE2=0,PM_DATA_SCALE3=0,PM_DATA_SCALE4=0,PM_DATA_SCALE5=0,PM_DATA_SCALE6=0,PM_DATA_SCALE7=0,PM_DATA0=0,PM_DATA1=0,PM_DATA2=0,PM_DATA3=0,PM_DATA4=0,PM_DATA5=0,PM_DATA6=0,PM_DATA7=0,RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",REVISION_ID=0,ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COM
PLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=0,SPARE_BYTE1=0,SPARE_BYTE2=0,SPARE_BYTE3=0,SPARE_WORD0=0,SPARE_WORD1=0,SPARE_WORD2=0,SPARE_WORD3=0,SUBSYSTEM_ID=0,SUBSYSTEM_VENDOR_ID=0,TL_RBYPASS="FALSE",TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0,TL_TFC_DISABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE",TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,UPCONFIG_CAPABLE="TRUE",UPSTREAM_FACING="TRUE",EXIT_LOOPBACK_ON_EI="TRUE",UR_INV_REQ="TRUE",USER_CLK_FREQ=2,VC_BASE_PTR=268,VC_CAP_ID=2,VC_CAP_NEXTPTR=0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC_CAP_VERSION=1,VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=511,VC0_TOTAL_CREDITS_CD=77,VC0_TOTAL_CREDITS_CH=36,VC0_TO
TAL_CREDITS_NPH=12,VC0_TOTAL_CREDITS_PD=77,VC0_TOTAL_CREDITS_PH=32,VC0_TX_LASTPACKET=13,VENDOR_ID=4334,VSEC_BASE_PTR=352,VSEC_CAP_HDR_ID=4660,VSEC_CAP_HDR_LENGTH=24,VSEC_CAP_HDR_REVISION=1,VSEC_CAP_ID=11,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_NEXTPTR=0,VSEC_CAP_ON="FALSE",VSEC_CAP_VERSION=1>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1166: Assignment to LL2BADDLLPERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1167: Assignment to LL2BADTLPERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1168: Assignment to LL2PROTOCOLERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1169: Assignment to LL2REPLAYROERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1170: Assignment to LL2REPLAYTOERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1171: Assignment to LL2SUSPENDOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1172: Assignment to LL2TFCINIT1SEQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1173: Assignment to LL2TFCINIT2SEQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1252: Assignment to PL2LINKUPN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1253: Assignment to PL2RECEIVERERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1254: Assignment to PL2RECOVERYN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1255: Assignment to PL2RXELECIDLE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1256: Assignment to PL2SUSPENDOK ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1259: Assignment to TL2ASPMSUSPENDCREDITCHECKOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1260: Assignment to TL2ASPMSUSPENDREQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1261: Assignment to TL2PPMSUSPENDOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1273: Assignment to TRNRDLLPSRCRDYN ignored, since the identifier is never used

Elaborating module <pcie_pipe_v6(NO_OF_LANES=1,LINK_CAP_MAX_LINK_SPEED=1,PIPE_PIPELINE_STAGES=0)>.

Elaborating module <pcie_pipe_misc_v6(PIPE_PIPELINE_STAGES=0)>.

Elaborating module <pcie_pipe_lane_v6(PIPE_PIPELINE_STAGES=0)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 330: Net <pipe_rx1_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 331: Net <pipe_rx1_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 332: Net <pipe_rx2_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 333: Net <pipe_rx2_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 334: Net <pipe_rx3_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 335: Net <pipe_rx3_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 336: Net <pipe_rx4_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 337: Net <pipe_rx4_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 338: Net <pipe_rx5_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 339: Net <pipe_rx5_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 340: Net <pipe_rx6_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 341: Net <pipe_rx6_data_q[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 342: Net <pipe_rx7_char_is_k_q[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v" Line 343: Net <pipe_rx7_data_q[15]> does not have a driver.

Elaborating module <pcie_gtx_v6(NO_OF_LANES=1,LINK_CAP_MAX_LINK_SPEED=1,REF_CLK_FREQ=2,PL_FAST_TRAIN="FALSE")>.

Elaborating module <gtx_wrapper_v6(NO_OF_LANES=1,REF_CLK_FREQ=2,PL_FAST_TRAIN="FALSE")>.

Elaborating module <GTX_DRP_CHANALIGN_FIX_3752_V6(C_SIMULATION=0)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v" Line 180: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v" Line 229: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <GTX_RX_VALID_FILTER_V6(CLK_COR_MIN_LAT=28)>.

Elaborating module <SRL16E(INIT=0)>.

Elaborating module <GTX_TX_SYNC_RATE_V6(C_SIMULATION=0)>.

Elaborating module
<GTXE1(TX_DRIVE_MODE="PIPE",TX_DEEMPH_1=5'b10010,TX_MARGIN_FULL_0=7'b1001101,TX_CLK_SOURCE="RXPLL",POWER_SAVE=10'b0110100,CM_TRIM=2'b01,PMA_CDR_SCAN=27'b110010000000100000001001100,PMA_CFG=76'b01000000000000000000000001000000000000000000000000000000000000000011,RCV_TERM_GND="TRUE",RCV_TERM_VTTRX="FALSE",RX_DLYALIGN_EDGESET=5'b010,RX_DLYALIGN_LPFINC=4'b0110,RX_DLYALIGN_OVRDSETTING=8'b10000000,TERMINATION_CTRL=5'b0,TERMINATION_OVRD="FALSE",TX_DLYALIGN_LPFINC=4'b0110,TX_DLYALIGN_OVRDSETTING=8'b10000000,TXPLL_CP_CFG=8'b0101,OOBDETECT_THRESHOLD=3'b011,RXPLL_CP_CFG=8'b0101,TX_TDCC_CFG=2'b11,BIAS_CFG=17'b0,AC_CAP_DIS="FALSE",DFE_CFG=8'b011011,SIM_TX_ELEC_IDLE_LEVEL="1",SIM_RECEIVER_DETECT_PASS="TRUE",RX_EN_REALIGN_RESET_BUF="FALSE",TX_IDLE_ASSERT_DELAY=3'b100,TX_IDLE_DEASSERT_DELAY=3'b010,CHAN_BOND_SEQ_2_CFG=5'b11111,CHAN_BOND_KEEP_ALIGN="TRUE",RX_IDLE_HI_CNT=4'b1000,RX_IDLE_LO_CNT=4'b0,RX_EN_IDLE_RESET_BUF="TRUE",TX_DATA_WIDTH=20,RX_DATA_WIDTH=20,ALIGN_COMMA_WORD=1,CHAN_BOND_1_MAX_SKEW=7,CHAN_BOND_2_MAX_SKEW=1,CHAN
_BOND_SEQ_1_1=10'b01000101,CHAN_BOND_SEQ_1_2=10'b01000101,CHAN_BOND_SEQ_1_3=10'b01000101,CHAN_BOND_SEQ_1_4=10'b0110111100,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0100111100,CHAN_BOND_SEQ_2_2=10'b0100111100,CHAN_BOND_SEQ_2_3=10'b0110111100,CHAN_BOND_SEQ_2_4=10'b0100111100,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="TRUE",CHAN_BOND_SEQ_LEN=4,RX_CLK25_DIVIDER=10,TX_CLK25_DIVIDER=10,CLK_COR_ADJ_LEN=1,CLK_COR_DET_LEN=1,CLK_COR_INSERT_IDLE_FLAG="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=30,CLK_COR_MIN_LAT=28,CLK_COR_PRECEDENCE="TRUE",CLK_CORRECT_USE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_1_1=10'b0100011100,CLK_COR_SEQ_1_2=10'b0,CLK_COR_SEQ_1_3=10'b0,CLK_COR_SEQ_1_4=10'b0,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0,CLK_COR_SEQ_2_4=10'b0,CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_USE="FALSE",COMMA_10B_ENABLE=10'b1111111111,COMMA_DOUBLE="FALSE",DEC_MCOMMA_DETECT="TRUE",DEC_PCOMMA_DETECT="TRUE",DEC_VALID_COMMA_ONLY="TRUE",MCOMMA_10B_VALUE=
10'b1010000011,MCOMMA_DETECT="TRUE",PCI_EXPRESS_MODE="TRUE",PCOMMA_10B_VALUE=10'b0101111100,PCOMMA_DETECT="TRUE",RXPLL_DIVSEL_FB=2,TXPLL_DIVSEL_FB=2,RXPLL_DIVSEL_REF=1,TXPLL_DIVSEL_REF=1,RXPLL_DIVSEL_OUT=2,TXPLL_DIVSEL_OUT=2,RXPLL_DIVSEL45_FB=5,TXPLL_DIVSEL45_FB=5,RX_BUFFER_USE="TRUE",RX_DECODE_SEQ_MATCH="TRUE",RX_LOS_INVALID_INCR=8,RX_LOSS_OF_SYNC_FSM="FALSE",RX_LOS_THRESHOLD=128,RX_SLIDE_MODE="OFF",RX_XCLK_SEL="RXREC",TX_BUFFER_USE="FALSE",TX_XCLK_SEL="TXUSR",TXPLL_LKDET_CFG=3'b101,RX_EYE_SCANMODE=2'b0,RX_EYE_OFFSET=8'b01001100,PMA_RX_CFG=25'b010111001110000000001000,TRANS_TIME_NON_P2=8'b010,TRANS_TIME_FROM_P2=12'b0111100,TRANS_TIME_TO_P2=10'b01100100,TRANS_TIME_RATE=8'b11010111,SHOW_REALIGN_COMMA="FALSE",TX_PMADATA_OPT=1'b1,PMA_TX_CFG=20'b10000000000010000010,TXOUTCLK_CTRL="TXPLLREFCLK_DIV1")>.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 473: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 487: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 488: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 496: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 497: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 563: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 564: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 587: Size mismatch in connection of port <TXENPRBSTST>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 589: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 604: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 607: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 612: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 613: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 617: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 618: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" Line 623: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pcie_bram_top_v6(DEV_CAP_MAX_PAYLOAD_SUPPORTED=3,VC0_TX_LASTPACKET=13,TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,VC0_RX_LIMIT=511,TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0)>.
"/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_bram_top_v6.v" Line 126. $display [ $time ] pcie_bram_top_v6 ROWS_TX 1 COLS_TX 4
"/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_bram_top_v6.v" Line 127. $display [ $time ] pcie_bram_top_v6 ROWS_RX 1 COLS_RX 1

Elaborating module <pcie_brams_v6(NUM_BRAMS=4,RAM_RADDR_LATENCY=0,RAM_RDATA_LATENCY=2,RAM_WRITE_LATENCY=0)>.
WARNING:HDLCompiler:1016 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_bram_v6.v" Line 257: Port DOPB is not connected to this instance

Elaborating module <pcie_bram_v6(DOB_REG=1,WIDTH=7'b010010)>.

Elaborating module <RAMB36(DOA_REG=0,DOB_REG=1,READ_WIDTH_A=0,READ_WIDTH_B=7'b010010,WRITE_WIDTH_A=7'b010010,WRITE_WIDTH_B=0,WRITE_MODE_A="NO_CHANGE")>.

Elaborating module <pcie_brams_v6(NUM_BRAMS=1,RAM_RADDR_LATENCY=0,RAM_RDATA_LATENCY=2,RAM_WRITE_LATENCY=0)>.

Elaborating module <pcie_bram_v6(DOB_REG=1,WIDTH=7'b1001000)>.

Elaborating module <RAMB36SDP(DO_REG=1)>.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1886: Size mismatch in connection of port <mim_tx_rdata>. Formal port size is 72-bit while actual signal size is 69-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" Line 1894: Size mismatch in connection of port <mim_rx_rdata>. Formal port size is 72-bit while actual signal size is 68-bit.

Elaborating module <pcie_upconfig_fix_3451_v6(UPSTREAM_FACING="TRUE",PL_FAST_TRAIN="FALSE",LINK_CAP_MAX_LINK_WIDTH=1)>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" Line 985: Assignment to rx_func_level_reset_n ignored, since the identifier is never used
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" Line 3555: Assignment to msi_trn_rdst_rdy_n ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" Line 1105: Net <sig_trn_tdst_dsc_n> does not have a driver.
WARNING:HDLCompiler:321 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie.vhd" Line 565: Comparison between arrays of unequal length always returns FALSE.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_plbv46_pcie_0_wrapper>.
    Related source file is "/home/fr909/Desktop/chris_4/project/base_systems/ml605/hdl/system_plbv46_pcie_0_wrapper.vhd".
INFO:Xst:3210 - "/home/fr909/Desktop/chris_4/project/base_systems/ml605/hdl/system_plbv46_pcie_0_wrapper.vhd" line 264: Output port <TB_Debug> of the instance <plbv46_pcie_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system_plbv46_pcie_0_wrapper> synthesized.

Synthesizing Unit <plbv46_pcie>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie.vhd".
        C_FAMILY = "virtex6"
        C_SUBFAMILY = "lx"
        C_IPIFBAR_NUM = 6
        C_INCLUDE_BAROFFSET_REG = 1
        C_PCIBAR_NUM = 1
        C_NO_OF_LANES = 1
        C_DEVICE_ID = "0000010100001001"
        C_VENDOR_ID = "0001000011101110"
        C_CLASS_CODE = "000001011000000000000000"
        C_REF_CLK_FREQ = 2
        C_REV_ID = "00000000"
        C_SUBSYSTEM_ID = "0000000000000000"
        C_SUBSYSTEM_VENDOR_ID = "0000000000000000"
        C_COMP_TIMEOUT = 1
        C_INCLUDE_RC = 0
        C_MPLB_AWIDTH = 32
        C_MPLB_DWIDTH = 64
        C_MPLB_SMALLEST_SLAVE = 32
        C_MPLB_NATIVE_DWIDTH = 64
        C_BASEADDR = "10000101110000000000000000000000"
        C_HIGHADDR = "10000101110000001111111111111111"
        C_SPLB_MID_WIDTH = 2
        C_SPLB_NUM_MASTERS = 3
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 64
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_NATIVE_DWIDTH = 64
        C_IPIFBAR_0 = "10100000000000000000000000000000"
        C_IPIFBAR_1 = "10100000010000000000000000000000"
        C_IPIFBAR_2 = "10100000100000000000000000000000"
        C_IPIFBAR_3 = "10100000110000000000000000000000"
        C_IPIFBAR_4 = "10100001000000000000000000000000"
        C_IPIFBAR_5 = "10100001010000000000000000000000"
        C_IPIFBAR_HIGHADDR_0 = "10100000001111111111111111111111"
        C_IPIFBAR_HIGHADDR_1 = "10100000011111111111111111111111"
        C_IPIFBAR_HIGHADDR_2 = "10100000101111111111111111111111"
        C_IPIFBAR_HIGHADDR_3 = "10100000111111111111111111111111"
        C_IPIFBAR_HIGHADDR_4 = "10100001001111111111111111111111"
        C_IPIFBAR_HIGHADDR_5 = "10100001011111111111111111111111"
        C_IPIFBAR2PCIBAR_0 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_1 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_2 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_3 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_4 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_5 = "00000000000000000000000000000000"
        C_IPIFBAR_AS_0 = 0
        C_IPIFBAR_AS_1 = 0
        C_IPIFBAR_AS_2 = 0
        C_IPIFBAR_AS_3 = 0
        C_IPIFBAR_AS_4 = 0
        C_IPIFBAR_AS_5 = 0
        C_IPIFBAR_SPACE_TYPE_0 = 1
        C_IPIFBAR_SPACE_TYPE_1 = 1
        C_IPIFBAR_SPACE_TYPE_2 = 1
        C_IPIFBAR_SPACE_TYPE_3 = 1
        C_IPIFBAR_SPACE_TYPE_4 = 1
        C_IPIFBAR_SPACE_TYPE_5 = 1
        C_ECAM_BASEADDR = "11111111111111111111111111111111"
        C_ECAM_HIGHADDR = "00000000000000000000000000000000"
        C_PCIBAR2IPIFBAR_0 = "10000000000000000000000000000000"
        C_PCIBAR2IPIFBAR_1 = "11111111111111111111111111111111"
        C_PCIBAR2IPIFBAR_2 = "11111111111111111111111111111111"
        C_PCIBAR_LEN_0 = 13
        C_PCIBAR_LEN_1 = 16
        C_PCIBAR_LEN_2 = 16
        C_PCIBAR_AS = 1
        C_PCIE_CAP_SLOT_IMPLEMENTED = 1
    Summary:
	no macro.
Unit <plbv46_pcie> synthesized.

Synthesizing Unit <plbv46_pcie_64>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd".
        C_FAMILY = "virtex6"
        C_SUBFAMILY = "lx"
        C_IPIFBAR_NUM = 6
        C_INCLUDE_BAROFFSET_REG = 1
        C_PCIBAR_NUM = 1
        C_NO_OF_LANES = 1
        C_DEVICE_ID = "0000010100001001"
        C_VENDOR_ID = "0001000011101110"
        C_CLASS_CODE = "000001011000000000000000"
        C_REF_CLK_FREQ = 2
        C_REV_ID = "00000000"
        C_SUBSYSTEM_ID = "0000000000000000"
        C_SUBSYSTEM_VENDOR_ID = "0000000000000000"
        C_COMP_TIMEOUT = 1
        C_INCLUDE_RC = 0
        C_MPLB_AWIDTH = 32
        C_MPLB_DWIDTH = 64
        C_MPLB_SMALLEST_SLAVE = 32
        C_MPLB_NATIVE_DWIDTH = 64
        C_BASEADDR = "10000101110000000000000000000000"
        C_HIGHADDR = "10000101110000001111111111111111"
        C_SPLB_MID_WIDTH = 2
        C_SPLB_NUM_MASTERS = 3
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 64
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_NATIVE_DWIDTH = 64
        C_IPIFBAR_0 = "10100000000000000000000000000000"
        C_IPIFBAR_1 = "10100000010000000000000000000000"
        C_IPIFBAR_2 = "10100000100000000000000000000000"
        C_IPIFBAR_3 = "10100000110000000000000000000000"
        C_IPIFBAR_4 = "10100001000000000000000000000000"
        C_IPIFBAR_5 = "10100001010000000000000000000000"
        C_IPIFBAR_HIGHADDR_0 = "10100000001111111111111111111111"
        C_IPIFBAR_HIGHADDR_1 = "10100000011111111111111111111111"
        C_IPIFBAR_HIGHADDR_2 = "10100000101111111111111111111111"
        C_IPIFBAR_HIGHADDR_3 = "10100000111111111111111111111111"
        C_IPIFBAR_HIGHADDR_4 = "10100001001111111111111111111111"
        C_IPIFBAR_HIGHADDR_5 = "10100001011111111111111111111111"
        C_IPIFBAR2PCIBAR_0 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_1 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_2 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_3 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_4 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_5 = "00000000000000000000000000000000"
        C_IPIFBAR_AS_0 = 0
        C_IPIFBAR_AS_1 = 0
        C_IPIFBAR_AS_2 = 0
        C_IPIFBAR_AS_3 = 0
        C_IPIFBAR_AS_4 = 0
        C_IPIFBAR_AS_5 = 0
        C_IPIFBAR_SPACE_TYPE_0 = 1
        C_IPIFBAR_SPACE_TYPE_1 = 1
        C_IPIFBAR_SPACE_TYPE_2 = 1
        C_IPIFBAR_SPACE_TYPE_3 = 1
        C_IPIFBAR_SPACE_TYPE_4 = 1
        C_IPIFBAR_SPACE_TYPE_5 = 1
        C_ECAM_BASEADDR = "11111111111111111111111111111111"
        C_ECAM_HIGHADDR = "00000000000000000000000000000000"
        C_PCIBAR2IPIFBAR_0 = "10000000000000000000000000000000"
        C_PCIBAR2IPIFBAR_1 = "11111111111111111111111111111111"
        C_PCIBAR2IPIFBAR_2 = "11111111111111111111111111111111"
        C_PCIBAR_LEN_0 = 13
        C_PCIBAR_LEN_1 = 16
        C_PCIBAR_LEN_2 = 16
        C_PCIBAR_AS = 1
        C_RESET_PULSE_WIDTH = 300
        C_PCIE_CAP_SLOT_IMPLEMENTED = 1
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1478: Output port <Bus2IP_MstRd_RdCnt> of the instance <comp_plbv46_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1478: Output port <Bus2IP_MstWr_WrCnt> of the instance <comp_plbv46_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1478: Output port <MD_Error> of the instance <comp_plbv46_master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1635: Output port <Bus2IP_CE> of the instance <comp_plbv46_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1635: Output port <RFIFO2IP_Vacancy> of the instance <comp_plbv46_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1635: Output port <WFIFO2IP_Data> of the instance <comp_plbv46_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1635: Output port <WFIFO2IP_Occupancy> of the instance <comp_plbv46_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1635: Output port <IP2INTC_Irpt> of the instance <comp_plbv46_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1635: Output port <RFIFO2IP_WrAck> of the instance <comp_plbv46_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1635: Output port <RFIFO2IP_AlmostFull> of the instance <comp_plbv46_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1635: Output port <RFIFO2IP_Full> of the instance <comp_plbv46_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1635: Output port <WFIFO2IP_RdAck> of the instance <comp_plbv46_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1635: Output port <WFIFO2IP_AlmostEmpty> of the instance <comp_plbv46_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1635: Output port <WFIFO2IP_Empty> of the instance <comp_plbv46_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1777: Output port <msi_addr> of the instance <comp_registers> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1777: Output port <mgmtwdata> of the instance <comp_registers> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1777: Output port <rc_id_reg> of the instance <comp_registers> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1777: Output port <mgmtwren> of the instance <comp_registers> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1876: Output port <MstErrMsgTyp0Dscd> of the instance <comp_master_bridge> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 1876: Output port <MstErrMsgTyp1Dscd> of the instance <comp_master_bridge> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2132: Output port <IP2Bus_Busy> of the instance <comp_slave_bridge> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2132: Output port <sb_txdsc_n> of the instance <comp_slave_bridge> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2254: Output port <CB_RxTag> of the instance <comp_tlif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2254: Output port <TxCmpPurged> of the instance <comp_tlif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2254: Output port <TxNonpostedPurged> of the instance <comp_tlif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2254: Output port <TxPostedPurged> of the instance <comp_tlif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2254: Output port <RxCmpPurged> of the instance <comp_tlif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2254: Output port <RxNonpostedPurged> of the instance <comp_tlif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2254: Output port <RxPostedPurged> of the instance <comp_tlif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2254: Output port <DB0_TxRdEnable> of the instance <comp_tlif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2254: Output port <DB0_RxWrEnable> of the instance <comp_tlif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2254: Output port <DB1_TxRdEnable> of the instance <comp_tlif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2254: Output port <DB1_RxWrEnable> of the instance <comp_tlif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2254: Output port <trn_rcpl_streaming_n> of the instance <comp_tlif> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <trn_fc_cpld> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <trn_fc_cplh> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <trn_fc_npd> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <trn_fc_nph> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <trn_fc_pd> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <trn_fc_ph> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <cfg_interrupt_do> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <cfg_interrupt_mmenable> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <cfg_function_number> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <cfg_status> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <cfg_dstatus> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <cfg_lcommand> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <cfg_dcommand2> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <cfg_pcie_link_state_n> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <pl_initial_link_width> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <pl_lane_reversal_mode> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <pl_ltssm_state> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <pl_sel_link_width> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <trn_tcfg_req_n> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <trn_terr_drop_n> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <cfg_err_cpl_rdy_n> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <cfg_interrupt_msienable> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <cfg_interrupt_msixenable> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <cfg_interrupt_msixfm> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <cfg_to_turnoff_n> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <pl_link_gen2_capable> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <pl_link_partner_gen2_supported> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <pl_link_upcfg_capable> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <pl_received_hot_rst> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plbv46_pcie_64.vhd" line 2662: Output port <pl_sel_link_rate> of the instance <gen_v6_pcie.comp_v6_pcie> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'sig_trn_tdst_dsc_n', unconnected in block 'plbv46_pcie_64', is tied to its initial value (1).
    Found 1-bit register for signal <sig_pwr_on_rst_d1>.
    Found 1-bit register for signal <sig_pwr_on_rst>.
    Found 1-bit register for signal <sig_reset_sticky>.
    Found 1-bit register for signal <sig_pulse_reset_n>.
    Found 32-bit register for signal <sig_reset_cnt>.
    Found 1-bit register for signal <sig_tlif_reset>.
    Found 1-bit register for signal <sig_bridge_reset>.
    Found 3-bit register for signal <sig_linkdown_sync>.
    Found 1-bit register for signal <sig_mb_rdreq_sticky>.
    Found 1-bit register for signal <sig_mb_wrreq_sticky>.
    Found 1-bit register for signal <sig_linkdown>.
    Found 1-bit register for signal <sig_ip2bus_retry_linkdown>.
    Found 1-bit register for signal <sig_IP2Bus_MstRd_dst_rdy_n_linkdown>.
    Found 4-bit register for signal <sig_bridge_reset_cnt>.
    Found 2-bit register for signal <reset_state>.
    Found 2-bit register for signal <ordering_state>.
    Found 1-bit register for signal <sig_read_pending>.
    Found 2-bit register for signal <sig_mb_txempty_sync>.
    Found 1-bit register for signal <sig_pending>.
    Found 2-bit register for signal <sig_sb_txempty_sync>.
    Found 16-bit register for signal <sig_bar_request_sticky_hold>.
    Found 2-bit register for signal <sig_pending_sync>.
    Found 1-bit register for signal <sig_mb_txempty_sticky>.
    Found 1-bit register for signal <sig_pcie_reset_d1>.
    Found 1-bit register for signal <sig_pcie_reset_d2>.
    Found 1-bit register for signal <sig_pcie_reset>.
    Found 3-bit register for signal <sig_msi_request_sync>.
    Found 1-bit register for signal <sig_cfg_interrupt_n>.
    Found 1-bit register for signal <msi_mstr_int>.
    Found 1-bit register for signal <lnkup_mstr_int>.
    Found 1-bit register for signal <ep_mstr_int>.
    Found 32-bit register for signal <sig_msi_data>.
    Found 1-bit register for signal <sig_Bus2IP_Reset_d1>.
    Found finite state machine <FSM_0> for signal <reset_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 26                                             |
    | Inputs             | 10                                             |
    | Outputs            | 3                                              |
    | Clock              | sig_Bus2IP_Clk (rising_edge)                   |
    | Reset              | sig_Bus2IP_Reset (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <ordering_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | sig_Bus2IP_Clk (rising_edge)                   |
    | Reset              | sig_mb_sb_reset (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <sig_reset_cnt[31]_GND_16_o_add_8_OUT> created at line 1357.
    Found 4-bit adder for signal <sig_bridge_reset_cnt[3]_GND_16_o_add_17_OUT> created at line 1444.
    Found 32-bit comparator lessequal for signal <n0042> created at line 1359
    Found 8-bit comparator greater for signal <GND_16_o_sig_Bus2IP_PselHit[0]_LessThan_14_o> created at line 1376
    Found 4-bit comparator greater for signal <PWR_16_o_sig_bridge_reset_cnt[3]_LessThan_20_o> created at line 1457
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 118 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <plbv46_pcie_64> synthesized.

Synthesizing Unit <plbv46_master>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd".
        C_RD_LENGTH_BND_ENABLED = 1
        C_WR_LENGTH_BND_ENABLED = 1
        C_LENGTH_WIDTH = 13
        C_START_PRIORITY = 2
        C_PRIORITY_BUMP_TIMEOUT = 16
        C_WR_LLINK_IS_ASYNC = 0
        C_USE_SRL_WRFIFO = 0
        C_WRFIFO_DEPTH = 512
        C_WRFIFO_WRCNT_WIDTH = 10
        C_WRFIFO_OCCUPANCY_WIDTH = 1
        C_RD_LLINK_IS_ASYNC = 0
        C_USE_SRL_RDFIFO = 0
        C_RDFIFO_DEPTH = 512
        C_RDFIFO_RDCNT_WIDTH = 10
        C_RDFIFO_VACANCY_WIDTH = 1
        C_RDFIFO_LLTRANS_THRES = 8
        C_REM_WIDTH = 8
        C_REM_CODING = 2
        C_REM_POLARITY = 0
        C_MPLB_AWIDTH = 32
        C_MPLB_DWIDTH = 64
        C_MPLB_NATIVE_DWIDTH = 64
        C_MPLB_SMALLEST_SLAVE = 32
        C_INHIBIT_CC_BLE_INCLUSION = 0
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <IP2Bus_MstRd_Vacancy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_Occupancy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstRd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 1345: Output port <M_type_out> of the instance <INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 1454: Output port <M_abort> of the instance <I_REQ_CONTROL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 1454: Output port <M_compress> of the instance <I_REQ_CONTROL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 1454: Output port <M_guarded> of the instance <I_REQ_CONTROL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 1454: Output port <M_lockErr> of the instance <I_REQ_CONTROL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 1454: Output port <M_ordered> of the instance <I_REQ_CONTROL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 1549: Output port <Bus2IP_MstWr_Start_BE> of the instance <I_WR_CONTROL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 1549: Output port <PLB2SG_Rdy_for_Hdr> of the instance <I_WR_CONTROL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 1549: Output port <PLB2SG_Rdy_for_Ftr> of the instance <I_WR_CONTROL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 1549: Output port <PLB2SG_Xfer_Pending> of the instance <I_WR_CONTROL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 1549: Output port <Bus2IP_MstWr_Realign> of the instance <I_WR_CONTROL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 1549: Output port <Bus2IP_MstWr_Burst_Done> of the instance <I_WR_CONTROL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 2100: Output port <PLB2LL_FIFO_SOF> of the instance <I_RD_CONTROL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 2100: Output port <PLB2LL_FIFO_EOF> of the instance <I_RD_CONTROL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 2100: Output port <MstRd2SG_Rdy_for_Hdr> of the instance <I_RD_CONTROL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plbv46_master.vhd" line 2100: Output port <MstRd2SG_Rdy_for_Ftr> of the instance <I_RD_CONTROL> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_s_h_md_error>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <plbv46_master> synthesized.

Synthesizing Unit <data_width_adapter>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/data_width_adapter.vhd".
        C_MPLB_DWIDTH = 64
        C_MIPIF_DWIDTH = 64
    Summary:
	no macro.
Unit <data_width_adapter> synthesized.

Synthesizing Unit <data_mirror_128_1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/data_mirror_128.vhd".
        C_MPLB_DWIDTH = 64
        C_MIPIF_DWIDTH = 64
WARNING:Xst:647 - Input <Mstr2Mirror_ABus<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mstr2Mirror_ABus<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  32 Multiplexer(s).
Unit <data_mirror_128_1> synthesized.

Synthesizing Unit <cc_brst_exp_adptr_split>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/cc_brst_exp_adptr_split.vhd".
        C_NATIVE_DWIDTH = 64
        C_AWIDTH = 32
        C_SUPPORT_BURSTS = 1
        C_STEER_ADDR_WIDTH = 4
WARNING:Xst:647 - Input <Mst_Type_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sig_rnw_rd_save_reg>.
    Found 1-bit register for signal <sig_rd_ble_error_reg>.
    Found 1-bit register for signal <sig_wr_cc_error_reg>.
    Found 1-bit register for signal <sig_wr_ble_error_reg>.
    Found 8-bit register for signal <rd_data_reg<0>>.
    Found 8-bit register for signal <rd_data_reg<1>>.
    Found 8-bit register for signal <rd_data_reg<2>>.
    Found 8-bit register for signal <rd_data_reg<3>>.
    Found 8-bit register for signal <rd_data_reg<4>>.
    Found 8-bit register for signal <rd_data_reg<5>>.
    Found 8-bit register for signal <rd_data_reg<6>>.
    Found 8-bit register for signal <rd_data_reg<7>>.
    Found 1-bit register for signal <sig_rd_mbusy_reg>.
    Found 1-bit register for signal <sig_m_wrreq_reg>.
    Found 1-bit register for signal <sig_wrreq_is_burst>.
    Found 4-bit register for signal <sig_m_wrsize_reg>.
    Found 2-bit register for signal <sig_wr_ssize_reg>.
    Found 1-bit register for signal <sig_wrburst_reg>.
    Found 1-bit register for signal <sig_wr_addrack_cmplt>.
    Found 5-bit register for signal <sig_wr_byte_addr_incr_reg>.
    Found 8-bit register for signal <sig_wr_byte_addr_int>.
    Found 1-bit register for signal <sig_m_rdreq_reg>.
    Found 1-bit register for signal <sig_rdreq_is_burst>.
    Found 4-bit register for signal <sig_m_rdsize_reg>.
    Found 2-bit register for signal <sig_rd_ssize_reg>.
    Found 1-bit register for signal <sig_rdburst_reg>.
    Found 1-bit register for signal <sig_rdbterm>.
    Found 1-bit register for signal <sig_rd_addrack_cmplt>.
    Found 1-bit register for signal <sig_ble_rddack_to_mstr>.
    Found 5-bit register for signal <sig_rd_byte_addr_incr_reg>.
    Found 8-bit register for signal <sig_rd_byte_addr_int>.
    Found 1-bit register for signal <sig_cc_m_req_reg>.
    Found 1-bit register for signal <sig_cc_read_reg>.
    Found 1-bit register for signal <sig_cc_write_reg>.
    Found 1-bit register for signal <sig_rd_cc_in_progress>.
    Found 1-bit register for signal <sig_wr_cc_in_progress>.
    Found 1-bit register for signal <sig_cc_rddack_to_mstr>.
    Found 1-bit register for signal <sig_rd_cc_error_reg>.
    Found 3-bit register for signal <sig_cc_next_addr_ls_reg>.
    Found 3-bit register for signal <sig_cc_wr_steer_addr_ls_reg>.
    Found 1-bit register for signal <sig_need_rd_conv_cycle_reg>.
    Found 1-bit register for signal <sig_need_wr_conv_cycle_reg>.
    Found 1-bit register for signal <sig_cc_rd_1st_addrack_cmplt>.
    Found 1-bit register for signal <sig_cc_wr_1st_addrack_cmplt>.
    Found 32-bit register for signal <sig_cc_address_reg>.
    Found 2-bit register for signal <sig_cc_msize_reg>.
    Found 2-bit register for signal <sig_cc_rd_ssize_reg>.
    Found 2-bit register for signal <sig_cc_wr_ssize_reg>.
    Found 1-bit register for signal <sig_cc_wr_mbusy_reg>.
    Found 1-bit register for signal <sig_cc_rd_mbusy_reg>.
    Found 1-bit register for signal <sig_cc_be_reg<0>>.
    Found 1-bit register for signal <sig_cc_be_reg<1>>.
    Found 1-bit register for signal <sig_cc_be_reg<2>>.
    Found 1-bit register for signal <sig_cc_be_reg<3>>.
    Found 1-bit register for signal <sig_cc_be_reg<4>>.
    Found 1-bit register for signal <sig_cc_be_reg<5>>.
    Found 1-bit register for signal <sig_cc_be_reg<6>>.
    Found 1-bit register for signal <sig_cc_be_reg<7>>.
    Found 8-bit register for signal <sig_cc_be_rd_save_reg>.
    Found 1-bit register for signal <sig_addrack_reg>.
    Found 8-bit adder for signal <sig_wr_byte_addr_int[7]_GND_20_o_add_50_OUT> created at line 1488.
    Found 8-bit adder for signal <sig_rd_byte_addr_int[7]_GND_20_o_add_75_OUT> created at line 2209.
    Found 16x5-bit Read Only RAM for signal <sig_wr_byte_addr_incr>
    Found 16x5-bit Read Only RAM for signal <sig_rd_byte_addr_incr>
    Found 8x8-bit Read Only RAM for signal <GEN_CC_BE_CLRS_MSTR64.sig_cc_strt_addr_ls_3bit[0]_GND_20_o_wide_mux_133_OUT>
    Summary:
	inferred   3 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 191 D-type flip-flop(s).
	inferred  65 Multiplexer(s).
Unit <cc_brst_exp_adptr_split> synthesized.

Synthesizing Unit <request_controller>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/request_controller.vhd".
        C_REQ_TIMEOUT = 0
        C_START_PRIORITY = 2
        C_PRIORITY_BUMP_TIMEOUT = 16
        C_REARB_LIMIT = 128
        C_ABORT_RECOVER_CLKS = 4
        C_PLB_AWIDTH = 32
        C_IPIF_DWIDTH = 64
WARNING:Xst:647 - Input <PLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MstRd_Reset_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MstWr_Reset_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MstRd_DPhase_Busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MstWr_DPhase_Busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <M_size>.
    Found 32-bit register for signal <M_ABus>.
    Found 8-bit register for signal <M_BE>.
    Found 1-bit register for signal <M_RNW_i>.
    Found 1-bit register for signal <cmd_req_inprog>.
    Found 1-bit register for signal <PLB_MAddrAck_reg>.
    Found 1-bit register for signal <PLB_MRearbitrate_reg>.
    Found 1-bit register for signal <PLB_MTimeout_reg>.
    Found 1-bit register for signal <sig_rd_buslock_reg>.
    Found 1-bit register for signal <sig_wr_buslock_reg>.
    Found 4-bit register for signal <request_state>.
    Found 1-bit register for signal <cmd_timeout_i>.
    Found 32-bit register for signal <INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int>.
    Found 32-bit register for signal <INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int>.
    Found 1-bit register for signal <M_request>.
    Found finite state machine <FSM_2> for signal <request_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 41                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | Bus_clk (rising_edge)                          |
    | Reset              | Bus_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | req_idle                                       |
    | Power Up State     | req_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int[31]_GND_52_o_add_59_OUT> created at line 1111.
    Found 32-bit subtractor for signal <INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int[31]_GND_52_o_sub_54_OUT<31:0>> created at line 1064.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred  38 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <request_controller> synthesized.

Synthesizing Unit <write_controller_regen_v46>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd".
        C_WR_LLINK_IS_ASYNC = 0
        C_WR_LENGTH_BND_ENABLE = 1
        C_LENGTH_WIDTH = 13
        C_ASYNC_CMD_INTFC = 0
        C_MAX_FBURST_DBCNT = 16
        C_MAX_IBURST_DBCNT = 0
        C_MAX_XFER_COUNT = 128
        C_WRFIFO_DEPTH = 512
        C_WRFIFO_RDCNT_WIDTH = 10
        C_WRFIFO_OCCUPANCY_WIDTH = 1
        C_REM_CODING = 2
        C_REM_WIDTH = 8
        C_SG_IS_PRESENT = 0
        C_WR_HDR_SIZE_BYTES = 0
        C_WR_FTR_SIZE_BYTES = 0
        C_PLB_AWIDTH = 32
        C_PLB_DWIDTH = 64
        C_IPIF_DWIDTH = 64
        C_FAMILY = "virtex5"
WARNING:Xst:647 - Input <PLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MstWr_Request_InProg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LL2PLB_FIFO_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LL2PLB_FIFO_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LL2PLB_Src_Dsc_Rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LL2PLB_EOP_Rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LL2PLB_SOP_Rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2MstWr_DRE_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2MstWr_DRE_Push2FIFO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2MstWr_DRE_PassThru> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2PLB_Hdr_Done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2PLB_Ftr_Done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <Addr_Gen_BE> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <Xfer_Almost_Done> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <Wait_For_Data> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <Guard_FBurst_Alert> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <Guard_MSWS_Alert> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <Guard_MEWS_Alert> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <MEWS_Data_beat> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <Single_In_Prog> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <Cacheln_In_Prog> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <IBurst_In_Prog> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <Parent_Is_Single> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <Parent_Is_Cacheln> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <Parent_Is_FLBurst> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <Parent_Is_IBurst> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/write_controller_regen_v46.vhd" line 2221: Output port <MstWr_Lock> of the instance <USE_STD_WR_CALC.I_STD_REQ_GEN> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_chained_cmd_flag>.
    Found 1-bit register for signal <sig_ll2plb_done_reg>.
    Found 1-bit register for signal <sig_mstwr_req>.
    Found 1-bit register for signal <mstwr_cmdack_reg>.
    Found 1-bit register for signal <sig_reply2ip_inhibit>.
    Found 1-bit register for signal <sig_sop_rcvd_s_h>.
    Found 1-bit register for signal <sig_eop_rcvd_s_h>.
    Found 1-bit register for signal <sig_must_start_with_single>.
    Found 1-bit register for signal <sig_must_end_with_single>.
    Found 1-bit register for signal <sig_calc_wr_req>.
    Found 1-bit register for signal <sig_ip_cmd_reg>.
    Found 5-bit register for signal <sm_wrcntl_state>.
    Found 1-bit register for signal <sm_need_new_request>.
    Found 1-bit register for signal <sm_clr_last_parent_req>.
    Found 1-bit register for signal <sm_llink_activate>.
    Found 1-bit register for signal <sm_llink_init>.
    Found 1-bit register for signal <sm_plb_ld_wrdata_reg>.
    Found 1-bit register for signal <sm_ip_wr_cmplt>.
    Found 1-bit register for signal <sm_llink_dsc>.
    Found 1-bit register for signal <sm_set_wrburst>.
    Found 1-bit register for signal <sm_set_timeout>.
    Found 1-bit register for signal <sig_eop_has_been_written>.
    Found 64-bit register for signal <sig_wrfifo_data_reg>.
    Found 1-bit register for signal <fifo_eop_dreg_out>.
    Found 1-bit register for signal <sig_wr_lock_reg>.
INFO:Xst:1799 - State wait_for_hdr_done is never reached in FSM <sm_wrcntl_state>.
INFO:Xst:1799 - State wait_for_ftr_done is never reached in FSM <sm_wrcntl_state>.
INFO:Xst:1799 - State purge_to_eop is never reached in FSM <sm_wrcntl_state>.
    Found finite state machine <FSM_3> for signal <sm_wrcntl_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 87                                             |
    | Inputs             | 26                                             |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | sig_general_rst (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_for_ll_rdy                                |
    | Power Up State     | wait_for_ll_rdy                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred  84 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <write_controller_regen_v46> synthesized.

Synthesizing Unit <wr_req_calc_v46_opt>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd".
        C_LENGTH_BND_ENABLE = 1
        C_LENGTH_WIDTH = 13
        C_LENGTH_BND_LOOKAHEAD = 2
        C_ALLOW_BURST = 1
        C_MAX_FBURST_DBCNT = 16
        C_MAX_IBURST_DBCNT = 0
        C_WRFIFO_DWIDTH = 64
        C_WRFIFO_DEPTH = 512
        C_WRFIFO_RDCNT_WIDTH = 10
        C_WRFIFO_OCCUPANCY_WIDTH = 1
        C_REM_CODING = 2
        C_REM_WIDTH = 8
        C_SG_IS_PRESENT = 0
        C_WR_HDR_SIZE_BYTES = 0
        C_WR_FTR_SIZE_BYTES = 0
        C_PLB_AWIDTH = 32
        C_PLB_DWIDTH = 64
        C_IPIF_DWIDTH = 64
        C_FAMILY = "virtex5"
WARNING:Xst:647 - Input <LL2PLB_FIFO_Rd_Occupancy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrError> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LL2PLB_FIFO_Almost_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" line 743: Output port <PLB_Size_Out> of the instance <I_TRANS_IP_CMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" line 743: Output port <PLB_Type> of the instance <I_TRANS_IP_CMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" line 743: Output port <MSWS_Incr_Size> of the instance <I_TRANS_IP_CMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" line 743: Output port <Valid_IP_Size> of the instance <I_TRANS_IP_CMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" line 743: Output port <Convert_to_Single> of the instance <I_TRANS_IP_CMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" line 743: Output port <Parent_Xfer_Cacheln> of the instance <I_TRANS_IP_CMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" line 3011: Output port <Cnt_is_Zero> of the instance <INCLUDE_LENGTH_GUARD.I_LENGTH_CNTR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/wr_req_calc_v46_opt.vhd" line 3130: Output port <IBurst_Alert> of the instance <INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_cmd_is_valid_dly1>.
    Found 1-bit register for signal <sig_not_enuff_data_s_h>.
    Found 1-bit register for signal <sig_rddata_valid_s_h>.
    Found 1-bit register for signal <sig_fifo_eop_reg>.
    Found 1-bit register for signal <sig_fifo_has_single_reg>.
    Found 1-bit register for signal <sig_wrack_reg>.
    Found 1-bit register for signal <sig_addr_msws_alert>.
    Found 1-bit register for signal <sig_fifo_ren_holdoff_dly1>.
    Found 32-bit register for signal <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int>.
    Found 32-bit register for signal <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1>.
    Found 32-bit register for signal <num_fifo_wds_avail>.
    Found 1-bit register for signal <num_fifo_wds_avail_eq_0>.
    Found 1-bit register for signal <num_fifo_wds_avail_eq_1>.
    Found 1-bit register for signal <num_fifo_wds_avail_lt_MFBDBs>.
    Found 1-bit register for signal <sig_cmd_valid_reg>.
    Found 1-bit register for signal <sig_cmd_has_been_queued>.
    Found 1-bit register for signal <ip2mstwr_addrincr_reg>.
    Found 1-bit register for signal <sig_bounded_xfer_reg>.
    Found 1-bit register for signal <parent_cmd_bad_reg>.
    Found 1-bit register for signal <parent_xfer_single_reg>.
    Found 1-bit register for signal <parent_xfer_burst_reg>.
    Found 1-bit register for signal <parent_xfer_iburst_reg>.
    Found 1-bit register for signal <parent_xfer_flburst_reg>.
    Found 13-bit register for signal <parent_xfer_incr_reg>.
    Found 3-bit register for signal <sig_ip2bus_addr_lsb_reg>.
    Found 1-bit register for signal <sig_rem_bytes_lt_incr2ipifwidth_reg>.
    Found 1-bit register for signal <new_ip_req_reg>.
    Found 7-bit register for signal <sig_calc_dly<0:6>>.
    Found 1-bit register for signal <Supplimental_phase>.
    Found 1-bit register for signal <doing_a_single_reg>.
    Found 1-bit register for signal <doing_a_fl_burst_reg>.
    Found 3-bit register for signal <BURST_ENABLED.calc_op_reg>.
    Found 1-bit register for signal <BURST_ENABLED.sig_single_is_final_reg>.
    Found 1-bit register for signal <fl_length_limited>.
    Found 3-bit register for signal <BURST_ENABLED.parent_cmd_type>.
    Found 1-bit register for signal <parent_cmd_done>.
    Found 1-bit register for signal <cmd_init>.
    Found 5-bit register for signal <BURST_ENABLED.data_beat_count>.
    Found 1-bit register for signal <dbeat_cnt_done_reg>.
    Found 1-bit register for signal <dbeat_cnt_almost_done_reg>.
    Found 1-bit register for signal <length_lt_rem_bytes_reg>.
    Found 1-bit register for signal <sig_length_lt_addr_incr2ipifwidth_reg>.
    Found 13-bit register for signal <INCLUDE_LENGTH_GUARD.sig_length_decr_reg>.
    Found 32-bit register for signal <sig_rda_lsb_int_reg>.
    Found 3-bit register for signal <sig_rem_derived_addr_lsb_reg>.
    Found 8-bit register for signal <sig_rem_derived_be>.
    Found 32-bit register for signal <sig_num_rem_bytes>.
    Found 8-bit register for signal <sig_lmod_rem_derived_be>.
    Found 1-bit register for signal <sig_cmd_valid>.
    Found 33-bit subtractor for signal <n0545> created at line 1429.
    Found 2-bit adder for signal <n0695> created at line 279.
    Found 3-bit adder for signal <n0697> created at line 279.
    Found 4-bit adder for signal <n0699> created at line 279.
    Found 4-bit adder for signal <GND_54_o_GND_54_o_add_145_OUT> created at line 279.
    Found 4-bit adder for signal <GND_54_o_GND_54_o_add_147_OUT> created at line 279.
    Found 4-bit adder for signal <GND_54_o_GND_54_o_add_149_OUT> created at line 279.
    Found 4-bit adder for signal <GND_54_o_GND_54_o_add_151_OUT> created at line 279.
    Found 32-bit adder for signal <sig_lngth_lim_be_max_index> created at line 3561.
    Found 13-bit subtractor for signal <sig_addr_incr2ipifwidth_int<12:0>> created at line 571.
    Found 32-bit subtractor for signal <num_fifo_wds_avail[31]_GND_54_o_sub_57_OUT<31:0>> created at line 2079.
    Found 5-bit subtractor for signal <GND_54_o_GND_54_o_sub_120_OUT<4:0>> created at line 2726.
    Found 4x1-bit Read Only RAM for signal <doing_a_single>
    Found 8x1-bit Read Only RAM for signal <cmd_burst>
    Found 32-bit comparator greater for signal <MONITOR_FIFO_RDCNT.num_fifo_wds_avail_raw_lt_MFBDBs> created at line 1144
    Found 32-bit comparator greater for signal <sig_rem_bytes_lt_incr2ipifwidth> created at line 1443
    Found 5-bit comparator lessequal for signal <n0372> created at line 2756
    Found 32-bit comparator greater for signal <length_lt_rem_bytes> created at line 2919
    Found 14-bit comparator greater for signal <sig_length_lt_addr_incr2ipifwidth> created at line 2926
    Found 32-bit comparator greater for signal <sig_lmod_rem_derived_be_mask<0>> created at line 3579
    Found 32-bit comparator greater for signal <sig_lmod_rem_derived_be_mask<1>> created at line 3579
    Found 32-bit comparator greater for signal <sig_lmod_rem_derived_be_mask<2>> created at line 3579
    Found 32-bit comparator greater for signal <sig_lmod_rem_derived_be_mask<3>> created at line 3579
    Found 32-bit comparator greater for signal <sig_lmod_rem_derived_be_mask<4>> created at line 3579
    Found 32-bit comparator greater for signal <sig_lmod_rem_derived_be_mask<5>> created at line 3579
    Found 32-bit comparator greater for signal <sig_lmod_rem_derived_be_mask<6>> created at line 3579
    Found 32-bit comparator greater for signal <sig_lmod_rem_derived_be_mask<7>> created at line 3579
    Summary:
	inferred   2 RAM(s).
	inferred  12 Adder/Subtractor(s).
	inferred 260 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred 196 Multiplexer(s).
Unit <wr_req_calc_v46_opt> synthesized.

Synthesizing Unit <plb_ip_cmd_translate_v46>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plb_ip_cmd_translate_v46.vhd".
        C_ALLOW_BURST = 1
        C_ALLOW_CACHELN = 0
        C_ALLOW_IBURST = 1
        C_MAX_FLBURST_DBCNT = 16
        C_PLB_AWIDTH = 32
        C_IPIF_DWIDTH = 64
        C_LENGTH_WIDTH = 13
WARNING:Xst:647 - Input <IP_Cmd_Addr<0:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <sig_parent_incr_size_be_nat_reg>.
    Found 31-bit subtractor for signal <sig_msws_addr2end_value> created at line 281.
    Found 4x1-bit Read Only RAM for signal <Valid_IP_Type>
    Found 32x5-bit Read Only RAM for signal <_n0132>
    Found 8x2-bit Read Only RAM for signal <_n0141>
    Found 31-bit comparator lessequal for signal <n0017> created at line 369
    WARNING:Xst:2404 -  FFs/Latches <sig_parent_incr_size_be_nat_reg<30:4>> (without init value) have a constant value of 0 in block <plb_ip_cmd_translate_v46>.
    Summary:
	inferred   3 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <plb_ip_cmd_translate_v46> synthesized.

Synthesizing Unit <plb_mstr_addr_gen>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plb_mstr_addr_gen.vhd".
        C_AWIDTH = 32
        C_INCR_WIDTH = 13
        C_REM_ADDR_LSB_WIDTH = 3
        C_BUS_DWIDTH = 64
    Found 8-bit register for signal <strt_be_reg>.
    Found 32-bit register for signal <current_address_unsigned>.
    Found 13-bit register for signal <increment_reg_unsigned>.
    Found 4-bit adder for signal <addr_plus_incr_lsb_unsigned> created at line 216.
    Found 32-bit adder for signal <current_address_unsigned[0]_GND_172_o_add_15_OUT> created at line 311.
    Found 32-bit comparator lessequal for signal <n0019> created at line 346
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_172_o_LessThan_22_o> created at line 347
    Found 32-bit comparator lessequal for signal <n0023> created at line 346
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_172_o_LessThan_24_o> created at line 347
    Found 32-bit comparator lessequal for signal <n0027> created at line 346
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_172_o_LessThan_26_o> created at line 347
    Found 32-bit comparator lessequal for signal <n0031> created at line 346
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_172_o_LessThan_28_o> created at line 347
    Found 32-bit comparator lessequal for signal <n0035> created at line 346
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_172_o_LessThan_30_o> created at line 347
    Found 32-bit comparator lessequal for signal <n0039> created at line 346
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_172_o_LessThan_32_o> created at line 347
    Found 32-bit comparator lessequal for signal <n0043> created at line 346
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_172_o_LessThan_34_o> created at line 347
    Found 32-bit comparator lessequal for signal <n0047> created at line 346
    Found 32-bit comparator greater for signal <addr_plus_incr_lsb_int[31]_GND_172_o_LessThan_36_o> created at line 347
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <plb_mstr_addr_gen> synthesized.

Synthesizing Unit <mstr_length_cntr_addsub>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/mstr_length_cntr_addsub.vhd".
        C_LENGTH_WIDTH = 13
    Found 13-bit register for signal <sig_length_out_int>.
    Found 13-bit subtractor for signal <GND_276_o_GND_276_o_sub_5_OUT<12:0>> created at line 212.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mstr_length_cntr_addsub> synthesized.

Synthesizing Unit <plb_length_guard_v46_opt>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/plb_length_guard_v46_opt.vhd".
        C_FBURST_ALERT_DBEATS = 16
        C_IBURST_ENABLED = 1
        C_IBURST_ALERT_DBEATS = 2
        C_LENGTH_WIDTH = 13
        C_IPIF_DWIDTH = 64
WARNING:Xst:647 - Input <Doing_QWords> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IBurst_Alert>.
    Found 1-bit register for signal <sig_length_is_zero_not>.
    Found 13-bit register for signal <Bytes_Remaining>.
    Found 13-bit register for signal <Native_Dbeats_Remaining>.
    Found 13-bit register for signal <Native_Dbeats_Remaining_Minus1>.
    Found 1-bit register for signal <Native_Dbeats_Remaining_eq_0>.
    Found 1-bit register for signal <Native_Dbeats_Remaining_eq_1>.
    Found 1-bit register for signal <Native_Dbeats_Remaining_lteq_MFBDBs>.
    Found 1-bit register for signal <NFWA_LT_NDBR>.
    Found 1-bit register for signal <FBurst_Alert>.
    Found 32-bit subtractor for signal <minus1_slice_int[31]_GND_277_o_sub_19_OUT<31:0>> created at line 644.
    Found 13-bit comparator lessequal for signal <n0009> created at line 341
    Found 13-bit comparator lessequal for signal <n0017> created at line 481
    Found 32-bit comparator lessequal for signal <n0035> created at line 676
    Found 32-bit comparator greater for signal <sig_nfwa_lt_ndbr> created at line 681
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <plb_length_guard_v46_opt> synthesized.

Synthesizing Unit <or_gate>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd".
        C_OR_WIDTH = 13
        C_BUS_WIDTH = 1
        C_USE_LUT_OR = true
    Summary:
	no macro.
Unit <or_gate> synthesized.

Synthesizing Unit <llink_wr_backend_sync2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_wr_backend_sync2.vhd".
        C_IPIF_DWIDTH = 64
        C_SG_IS_PRESENT = 0
        C_WR_HDR_SIZE_BYTES = 0
        C_WR_FTR_SIZE_BYTES = 0
        C_WRFIFO_DEPTH = 512
        C_WRFIFO_WRCNT_WIDTH = 10
        C_WRFIFO_RDCNT_WIDTH = 10
        C_REM_CODING = 2
        C_REM_WIDTH = 8
        C_WRFIFO_USE_BLKMEM = 1
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_REN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Rdy_For_Ftr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_sop_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_eop_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_wr_backend_sync2.vhd" line 1762: Output port <SFIFO_Almost_full> of the instance <GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_wr_backend_sync2.vhd" line 1762: Output port <SFIFO_Rd_ack> of the instance <GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_sof_rcvd_pulse>.
    Found 1-bit register for signal <sig_eof_received>.
    Found 1-bit register for signal <sig_eof_rcvd_pulse>.
    Found 1-bit register for signal <sig_ll2plb_s_h_src_dsc>.
    Found 1-bit register for signal <sig_ll2plb_s_h_done>.
    Found 3-bit register for signal <llsm_cntl_state>.
    Found 1-bit register for signal <sig_llsm_set_rdy>.
    Found 1-bit register for signal <sig_llsm_dst_dsc>.
    Found 1-bit register for signal <sig_llsm_2plb_src_dsc>.
    Found 1-bit register for signal <sig_llsm_force_dst_rdy>.
    Found 1-bit register for signal <sig_llsm_wr_rdy>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_sof_received>.
    Found finite state machine <FSM_4> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 29                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | sig_clear_ll_rdy (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_init                                        |
    | Power Up State     | ll_init                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <llsm_cntl_state[1]_GND_405_o_Mux_22_o> created at line 2063.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <llink_wr_backend_sync2> synthesized.

Synthesizing Unit <sync_fifo_autord_1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/sync_fifo_autord.vhd".
        C_DWIDTH = 74
        C_DEPTH = 512
        C_DATA_CNT_WIDTH = 10
        C_NEED_ALMOST_EMPTY = 1
        C_NEED_ALMOST_FULL = 0
        C_USE_BLKMEM = 1
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/sync_fifo_autord.vhd" line 274: Output port <Almost_full> of the instance <I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/sync_fifo_autord.vhd" line 274: Output port <Wr_ack> of the instance <I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/sync_fifo_autord.vhd" line 274: Output port <Rd_err> of the instance <I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/sync_fifo_autord.vhd" line 274: Output port <Wr_err> of the instance <I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
    Found 11-bit adder for signal <n0087> created at line 426.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 Multiplexer(s).
Unit <sync_fifo_autord_1> synthesized.

Synthesizing Unit <sync_fifo_fg>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd".
        C_FAMILY = "virtex6"
        C_DCOUNT_WIDTH = 10
        C_ENABLE_RLOCS = 0
        C_HAS_DCOUNT = 1
        C_HAS_RD_ACK = 1
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 1
        C_HAS_WR_ERR = 0
        C_HAS_ALMOST_FULL = 0
        C_MEMORY_TYPE = 1
        C_PORTS_DIFFER = 0
        C_RD_ACK_LOW = 0
        C_READ_DATA_WIDTH = 74
        C_READ_DEPTH = 512
        C_RD_ERR_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_ERR_LOW = 0
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_WRITE_DATA_WIDTH = 74
        C_WRITE_DEPTH = 512
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v8_3.fifo_generator_v8_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <S_AXI_BID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <S_AXI_BRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <S_AXI_BUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_AWID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_AWADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_AWLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_AWSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_AWBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_AWLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_AWCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_AWPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_AWQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_AWREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_AWUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_WID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_WDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_WSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_WUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <S_AXI_RID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <S_AXI_RDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <S_AXI_RRESP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <S_AXI_RUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_ARID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_ARADDR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_ARLEN> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_ARSIZE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_ARBURST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_ARLOCK> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_ARCACHE> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_ARPROT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_ARQOS> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_ARREGION> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_ARUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXIS_TDATA> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXIS_TSTRB> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXIS_TKEEP> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXIS_TID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXIS_TDEST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXIS_TUSER> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_AW_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_AW_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_AW_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_W_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_W_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_W_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_B_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_B_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_B_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_AR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_AR_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_AR_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_R_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_R_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_R_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXIS_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXIS_WR_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXIS_RD_DATA_COUNT> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <ALMOST_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <PROG_FULL> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <PROG_EMPTY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <S_AXI_AWREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <S_AXI_WREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <S_AXI_BVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_AWVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_WLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_WVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_BREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <S_AXI_ARREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <S_AXI_RLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <S_AXI_RVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_ARVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXI_RREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <S_AXIS_TREADY> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXIS_TVALID> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <M_AXIS_TLAST> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_AW_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_AW_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_AW_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_AW_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_W_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_W_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_W_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_W_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_B_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_B_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_B_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_B_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_AR_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_AR_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_AR_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_AR_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_R_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_R_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_R_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXI_R_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXIS_SBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXIS_DBITERR> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXIS_OVERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" line 630: Output port <AXIS_UNDERFLOW> of the instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sync_fifo_fg> synthesized.

Synthesizing Unit <read_controller_regen_v46>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd".
        C_RD_LENGTH_BND_ENABLE = 1
        C_LENGTH_WIDTH = 13
        C_ASYNC_CMD_INTFC = 0
        C_MAX_FBURST_DBCNT = 16
        C_MAX_IBURST_DBCNT = 0
        C_MAX_XFER_COUNT = 128
        C_RDFIFO_WRCNT_WIDTH = 10
        C_RDFIFO_DEPTH = 512
        C_RDFIFO_IS_ASYNC = 0
        C_RDFIFO_VACANCY_WIDTH = 1
        C_REM_CODING = 2
        C_REM_WIDTH = 8
        C_INCLUDE_DRE = 0
        C_ENABLE_DSP48_DRE = 0
        C_SG_IS_PRESENT = 0
        C_RD_HDR_SIZE_BYTES = 0
        C_RD_FTR_SIZE_BYTES = 0
        C_PLB_AWIDTH = 32
        C_PLB_DWIDTH = 64
        C_IPIF_DWIDTH = 64
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MstRd_Request_InProg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2MstRd_Chained_Req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2MstRd_DRE_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2MstRd_DRE_Push2FIFO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2MstRd_DRE_PassThru> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2MstRd_Hdr_Done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2MstRd_Ftr_Done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" line 2064: Output port <Wait_For_Vacancy> of the instance <I_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" line 2064: Output port <Guard_IBurst_Alert> of the instance <I_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" line 2064: Output port <Guard_FBurst_Alert> of the instance <I_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" line 2064: Output port <Single_In_Prog> of the instance <I_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" line 2064: Output port <Cacheln_In_Prog> of the instance <I_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" line 2064: Output port <IBurst_In_Prog> of the instance <I_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" line 2064: Output port <Parent_Is_Cacheln> of the instance <I_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" line 2064: Output port <Parent_Is_IBurst> of the instance <I_REQ_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/read_controller_regen_v46.vhd" line 2064: Output port <MstRd_Lock> of the instance <I_REQ_GEN> is unconnected or connected to loadless signal.
    Register <sm_clr_last_parent_req> equivalent to <sm_ip_rd_cmplt> has been removed
    Found 8-bit register for signal <OMIT_RD_DRE.sig_addr_gen_be_reg>.
    Found 1-bit register for signal <rdburst_terminating_reg>.
    Found 1-bit register for signal <sig_ll2plb_done_reg>.
    Found 1-bit register for signal <plb_merr_reg>.
    Found 1-bit register for signal <plb_mrdack_reg>.
    Found 64-bit register for signal <plb_mrddbus_reg>.
    Found 1-bit register for signal <sig_mstrd_req>.
    Found 1-bit register for signal <sig_raw_sop>.
    Found 1-bit register for signal <sig_raw_eop>.
    Found 1-bit register for signal <mstrd_cmdack_reg>.
    Found 1-bit register for signal <sig_reply2ip_inhibit>.
    Found 1-bit register for signal <s_h_dst_dsc>.
    Found 1-bit register for signal <sig_ip_cmd_reg>.
    Found 4-bit register for signal <sm_rdcntl_state>.
    Found 1-bit register for signal <sm_set_sop>.
    Found 1-bit register for signal <sm_ip_rd_cmplt>.
    Found 1-bit register for signal <sm_llink_init>.
    Found 1-bit register for signal <sm_llink_dsc>.
    Found 1-bit register for signal <sm_need_new_request>.
    Found 1-bit register for signal <sm_new_parent_req>.
    Found 1-bit register for signal <sm_dphase_busy>.
    Found 1-bit register for signal <sig_rd_lock_reg>.
INFO:Xst:1799 - State wait_for_hdr_done is never reached in FSM <sm_rdcntl_state>.
INFO:Xst:1799 - State rd_burst_init is never reached in FSM <sm_rdcntl_state>.
INFO:Xst:1799 - State guard_addr_abort is never reached in FSM <sm_rdcntl_state>.
INFO:Xst:1799 - State ip_cmd_abort is never reached in FSM <sm_rdcntl_state>.
    Found finite state machine <FSM_5> for signal <sm_rdcntl_state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 60                                             |
    | Inputs             | 22                                             |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | sig_general_rst (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_for_ll_rdy                                |
    | Power Up State     | wait_for_ll_rdy                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  91 D-type flip-flop(s).
	inferred  93 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <read_controller_regen_v46> synthesized.

Synthesizing Unit <rd_req_calc_v46_opt>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd".
        C_LENGTH_BND_ENABLE = 1
        C_LENGTH_WIDTH = 13
        C_LENGTH_BND_LOOKAHEAD = 2
        C_ALLOW_BURST = 1
        C_MAX_FBURST_DBCNT = 16
        C_MAX_IBURST_DBCNT = 0
        C_RDFIFO_WRCNT_WIDTH = 10
        C_RDFIFO_VACANCY_WIDTH = 1
        C_RDFIFO_DEPTH = 512
        C_RDFIFO_IS_ASYNC = 0
        C_PLB_AWIDTH = 32
        C_PLB_DWIDTH = 64
        C_IPIF_DWIDTH = 64
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <LL2PLB_RDFIFO_Vacancy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdError> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Fifo_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" line 572: Output port <PLB_Size_Out> of the instance <I_TRANS_IP_CMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" line 572: Output port <PLB_Type> of the instance <I_TRANS_IP_CMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" line 572: Output port <Valid_IP_Size> of the instance <I_TRANS_IP_CMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" line 572: Output port <Parent_Xfer_Cacheln> of the instance <I_TRANS_IP_CMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" line 572: Output port <Parent_Xfer_IBurst> of the instance <I_TRANS_IP_CMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" line 2251: Output port <Cnt_is_Zero> of the instance <INCLUDE_LENGTH_GUARD.I_LENGTH_CNTR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" line 2367: Output port <Bytes_Remaining> of the instance <INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/rd_req_calc_v46_opt.vhd" line 2367: Output port <IBurst_Alert> of the instance <INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_addr_msws_alert>.
    Found 11-bit register for signal <num_fifo_spaces_avail>.
    Found 1-bit register for signal <sig_cmd_valid_reg>.
    Found 8-bit register for signal <sig_trans_be_reg>.
    Found 1-bit register for signal <ip2mstrd_addrincr_reg>.
    Found 1-bit register for signal <sig_bounded_xfer_reg>.
    Found 1-bit register for signal <parent_cmd_bad_reg>.
    Found 1-bit register for signal <parent_xfer_single_reg>.
    Found 1-bit register for signal <parent_xfer_burst_reg>.
    Found 1-bit register for signal <parent_xfer_iburst_reg>.
    Found 1-bit register for signal <parent_xfer_flburst_reg>.
    Found 13-bit register for signal <parent_xfer_incr_reg>.
    Found 13-bit register for signal <sig_addr_msws_incr_size_reg>.
    Found 1-bit register for signal <sig_convert_to_single_reg>.
    Found 1-bit register for signal <new_ip_req_reg>.
    Found 1-bit register for signal <Make_Bus_Req_reg>.
    Found 1-bit register for signal <sig_fifo_wen_holdoff_dly1>.
    Found 1-bit register for signal <sig_fifo_wen_holdoff_dly2>.
    Found 1-bit register for signal <doing_a_single_reg>.
    Found 1-bit register for signal <doing_a_fl_burst_reg>.
    Found 1-bit register for signal <sig_length_mews_data_beat_reg>.
    Found 1-bit register for signal <doing_last_flburst_reg>.
    Found 1-bit register for signal <sig_rdack_reg>.
    Found 1-bit register for signal <fl_length_limited>.
    Found 3-bit register for signal <BURST_ENABLED.parent_cmd_type>.
    Found 1-bit register for signal <parent_cmd_done>.
    Found 1-bit register for signal <cmd_init>.
    Found 5-bit register for signal <BURST_ENABLED.data_beat_count>.
    Found 1-bit register for signal <dbeat_cnt_done_reg>.
    Found 1-bit register for signal <dbeat_cnt_almost_done_reg>.
    Found 13-bit register for signal <INCLUDE_LENGTH_GUARD.sig_length_decr_reg>.
    Found 1-bit register for signal <sig_cmd_has_been_queued>.
    Found 11-bit subtractor for signal <GND_968_o_GND_968_o_sub_6_OUT<10:0>> created at line 752.
    Found 5-bit subtractor for signal <GND_968_o_GND_968_o_sub_73_OUT<4:0>> created at line 2004.
    Found 4x1-bit Read Only RAM for signal <doing_a_single>
    Found 8x1-bit Read Only RAM for signal <doing_a_fl_burst>
    Found 11-bit comparator lessequal for signal <n0042> created at line 770
    Found 11-bit comparator greater for signal <num_fifo_spaces_avail_lt_MFBDBs> created at line 1374
    Found 5-bit comparator lessequal for signal <n0221> created at line 2038
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  91 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  84 Multiplexer(s).
Unit <rd_req_calc_v46_opt> synthesized.

Synthesizing Unit <llink_rd_backend_sync2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_rd_backend_sync2.vhd".
        C_IPIF_DWIDTH = 64
        C_SG_IS_PRESENT = 0
        C_RD_HDR_SIZE_BYTES = 0
        C_RD_FTR_SIZE_BYTES = 0
        C_RDFIFO_DEPTH = 512
        C_RDFIFO_RDCNT_WIDTH = 10
        C_RDFIFO_WRCNT_WIDTH = 10
        C_REM_CODING = 2
        C_REM_WIDTH = 8
        C_LL_XFER_THRES = 8
        C_RDFIFO_USE_BLKMEM = 1
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <SG2LL_FIFO_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_WEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_rd_backend_sync2.vhd" line 1259: Output port <SFIFO_Rd_count_minus1> of the instance <SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_rd_backend_sync2.vhd" line 1259: Output port <SFIFO_Almost_empty> of the instance <SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/llink_rd_backend_sync2.vhd" line 1259: Output port <SFIFO_Rd_ack> of the instance <SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sig_eof_received>.
    Found 1-bit register for signal <sig_thresh_trigger>.
    Found 3-bit register for signal <llsm_cntl_state>.
    Found 1-bit register for signal <sig_llsm_set_rdy>.
    Found 1-bit register for signal <sig_llsm_force_sof>.
    Found 1-bit register for signal <sig_llsm_force_eof>.
    Found 1-bit register for signal <sig_llsm_force_src_dsc>.
    Found 1-bit register for signal <sig_llsm_rd_rdy>.
    Found 1-bit register for signal <sig_llsm_2plb_dest_dsc>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_sof_has_been_sent>.
INFO:Xst:1799 - State ll_pump_fifo is never reached in FSM <llsm_cntl_state>.
    Found finite state machine <FSM_6> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 52                                             |
    | Inputs             | 11                                             |
    | Outputs            | 4                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | sig_clear_ll_rdy (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_init                                        |
    | Power Up State     | ll_init                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 6-to-1 multiplexer for signal <llsm_cntl_state[2]_sig_llsm_force_sof_Mux_26_o> created at line 1648.
    Found 1-bit 6-to-1 multiplexer for signal <llsm_cntl_state[2]_sig_mstrd_dst_rdy_Mux_27_o> created at line 1648.
    Found 32-bit comparator lessequal for signal <n0056> created at line 1571
    WARNING:Xst:2404 -  FFs/Latches <sig_llsm_rden<0:0>> (without init value) have a constant value of 0 in block <llink_rd_backend_sync2>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  42 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <llink_rd_backend_sync2> synthesized.

Synthesizing Unit <sync_fifo_autord_2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/sync_fifo_autord.vhd".
        C_DWIDTH = 74
        C_DEPTH = 512
        C_DATA_CNT_WIDTH = 10
        C_NEED_ALMOST_EMPTY = 0
        C_NEED_ALMOST_FULL = 1
        C_USE_BLKMEM = 1
        C_FAMILY = "virtex6"
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/sync_fifo_autord.vhd" line 274: Output port <Almost_full> of the instance <I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/sync_fifo_autord.vhd" line 274: Output port <Wr_ack> of the instance <I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/sync_fifo_autord.vhd" line 274: Output port <Rd_err> of the instance <I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_v1_04_a/hdl/vhdl/sync_fifo_autord.vhd" line 274: Output port <Wr_err> of the instance <I_SYNC_FIFOGEN_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <raw_data_count_corr_minus1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 11-bit adder for signal <n0057> created at line 502.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <sync_fifo_autord_2> synthesized.

Synthesizing Unit <plbv46_slave>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plbv46_slave.vhd".
        C_ARD_ID_ARRAY = (100,101,102,103,104,105,106,107)
        C_ARD_ADDR_RANGE_ARRAY =
("0000000000000000000000000000000010000101110000000000000000000000","0000000000000000000000000000000010000101110000000001111111111111","0000000000000000000000000000000010000101110000000010000000000000","0000000000000000000000000000000010000101110000000011111111111111","0000000000000000000000000000000010100000000000000000000000000000","0000000000000000000000000000000010100000001111111111111111111111","0000000000000000000000000000000010100000010000000000000000000000","0000000000000000000000000000000010100000011111111111111111111111","0000000000000000000000000000000010100000100000000000000000000000","0000000000000000000000000000000010100000101111111111111111111111","0000000000000000000000000000000010100000110000000000000000000000","0000000000000000000000000000000010100000111111111111111111111111","0000000000000000000000000000000010100001000000000000000000000000","0000000000000000000000000000000010100001001111111111111111111111","0000000000000000000000000000000010100001010000000000000000000000","00000000000000000
00000000000000010100001011111111111111111111111")
        C_ARD_DWIDTH_ARRAY = (32,32,64,64,64,64,64,64)
        C_ARD_NUM_CE_ARRAY = (1,1,1,1,1,1,1,1)
        C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
        C_DEV_BLK_ID = 1
        C_DEV_MIR_ENABLE = false
        C_DEV_BURST_ENABLE = true
        C_DEV_FAST_DATA_XFER = true
        C_DEV_MAX_BURST_SIZE = 128
        C_CACHLINE_ADDR_MODE = 1
        C_DEV_DPHASE_TIMEOUT = 0
        C_IP_INTR_MODE_ARRAY = (5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5)
        C_WR_BUFFER_DEPTH = 16
        C_SPLB_MID_WIDTH = 2
        C_SPLB_NUM_MASTERS = 3
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 64
        C_SIPIF_DWIDTH = 64
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <PLB_TAttribute<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute<9:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_IntrEvent<1:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_PostedWrInh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_BTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plbv46_slave.vhd" line 1671: Output port <Bus2IP_masterID> of the instance <I_SLAVE_ATTACHMENT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plbv46_slave.vhd" line 1671: Output port <Bus2IP_Ssize> of the instance <I_SLAVE_ATTACHMENT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plbv46_slave.vhd" line 1671: Output port <Bus2IP_size> of the instance <I_SLAVE_ATTACHMENT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plbv46_slave.vhd" line 1671: Output port <Bus2IP_type> of the instance <I_SLAVE_ATTACHMENT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plbv46_slave.vhd" line 1671: Output port <Bus2IP_BE> of the instance <I_SLAVE_ATTACHMENT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plbv46_slave.vhd" line 1671: Output port <SA2INT_DAck_Timeout> of the instance <I_SLAVE_ATTACHMENT> is unconnected or connected to loadless signal.
    Found 8-bit 4-to-1 multiplexer for signal <PLB_MSize[0]_GND_1114_o_wide_mux_4_OUT> created at line 1379.
    Summary:
	inferred   3 Multiplexer(s).
Unit <plbv46_slave> synthesized.

Synthesizing Unit <or_gate128_1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
        C_OR_WIDTH = 1
        C_BUS_WIDTH = 12
        C_USE_LUT_OR = true
    Summary:
	no macro.
Unit <or_gate128_1> synthesized.

Synthesizing Unit <or_gate128_2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
        C_OR_WIDTH = 1
        C_BUS_WIDTH = 64
        C_USE_LUT_OR = true
    Summary:
	no macro.
Unit <or_gate128_2> synthesized.

Synthesizing Unit <plb_slave_attachment_indet>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_slave_attachment_indet.vhd".
        C_STEER_ADDR_SIZE = 10
        C_ARD_ID_ARRAY = (100,101,102,103,104,105,106,107)
        C_ARD_ADDR_RANGE_ARRAY =
("0000000000000000000000000000000010000101110000000000000000000000","0000000000000000000000000000000010000101110000000001111111111111","0000000000000000000000000000000010000101110000000010000000000000","0000000000000000000000000000000010000101110000000011111111111111","0000000000000000000000000000000010100000000000000000000000000000","0000000000000000000000000000000010100000001111111111111111111111","0000000000000000000000000000000010100000010000000000000000000000","0000000000000000000000000000000010100000011111111111111111111111","0000000000000000000000000000000010100000100000000000000000000000","0000000000000000000000000000000010100000101111111111111111111111","0000000000000000000000000000000010100000110000000000000000000000","0000000000000000000000000000000010100000111111111111111111111111","0000000000000000000000000000000010100001000000000000000000000000","0000000000000000000000000000000010100001001111111111111111111111","0000000000000000000000000000000010100001010000000000000000000000","00000000000000000
00000000000000010100001011111111111111111111111")
        C_ARD_DWIDTH_ARRAY = (32,32,64,64,64,64,64,64)
        C_ARD_NUM_CE_ARRAY = (1,1,1,1,1,1,1,1)
        C_PLB_NUM_MASTERS = 3
        C_PLB_MID_WIDTH = 2
        C_PLB_SMALLEST_MASTER = 32
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 64
        C_SL_ATT_ADDR_SEL_WIDTH = 2
        C_SUPPORT_BURST = true
        C_FAST_DATA_XFER = true
        C_DEV_MAX_BURST_SIZE = 128
        C_WR_BUFFER_DEPTH = 16
        C_DPHASE_TIMEOUT = 0
        C_FAMILY = "virtex6"
        C_CACHLINE_ADDR_MODE = 1
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_compress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_guarded> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_ordered> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MUX2SA_ToutSup> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_slave_attachment_indet.vhd" line 3577: Output port <FIFO_Full> of the instance <GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.GEN_WR_BUFF_FOR_VIRTEX.WR_DATA_BUFFER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_slave_attachment_indet.vhd" line 3577: Output port <Data_Exists> of the instance <GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.GEN_WR_BUFF_FOR_VIRTEX.WR_DATA_BUFFER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_slave_attachment_indet.vhd" line 4926: Output port <BE_out> of the instance <GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER> is unconnected or connected to loadless signal.
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Found 8-bit register for signal <plb_be_reg>.
    Found 2-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <plb_rdburst_reg>.
    Found 2-bit register for signal <sl_ssize_i>.
    Found 2-bit register for signal <plb_msize_reg>.
    Found 2-bit register for signal <sa2mirror_sh_size_i>.
    Found 10-bit register for signal <sa2mirror_rdaddr_i>.
    Found 1-bit register for signal <read_wait4go_condition_reg>.
    Found 1-bit register for signal <write_wait4go_condition_reg>.
    Found 3-bit register for signal <addr_cntl_state_cs>.
    Found 1-bit register for signal <sl_wait_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sig_inhib_Addr_cntr_ld>.
    Found 1-bit register for signal <sig_kickoff_dphase>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 32-bit register for signal <master_id>.
    Found 2-bit register for signal <Bus2IP_masterID_i>.
    Found 1-bit register for signal <sl_busy>.
    Found 3-bit register for signal <sl_mbusy_i>.
    Found 3-bit register for signal <sl_mrderr_i>.
    Found 3-bit register for signal <GEN_FAST_MODE_BURSTXFER.plb_read_cntl_state>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.bus2ip_rdburst_i>.
    Found 1-bit register for signal <Sl_rdDAck>.
    Found 1-bit register for signal <Sl_rdComp>.
    Found 1-bit register for signal <Sl_rdBTerm>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.rd_dphase_active>.
    Found 1-bit register for signal <clear_sl_rd_busy>.
    Found 3-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.plb_write_cntl_state>.
    Found 1-bit register for signal <Sl_wrDAck>.
    Found 1-bit register for signal <Sl_wrComp>.
    Found 1-bit register for signal <Sl_wrBTerm>.
    Found 3-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.ipif_wr_cntl_state>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.wr_dphase_active>.
    Found 64-bit register for signal <Bus2IP_Data_i>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.Bus2IP_WrBurst_i>.
    Found 4-bit register for signal <GEN_FAST_MODE_BURSTXFER.data_cycle_cnt_vect>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.line_count_done_hold>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.line_done_dly1>.
    Found 8-bit register for signal <burstlength_i>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<0>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<1>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<2>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<3>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<4>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<5>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<6>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<7>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<8>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<9>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<10>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<11>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<12>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<13>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<14>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<15>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<16>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<17>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<18>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<19>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<20>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<21>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<22>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<23>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<24>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<25>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<26>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<27>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<28>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<29>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<30>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus1_i<31>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<0>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<1>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<2>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<3>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<4>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<5>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<6>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<7>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<8>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<9>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<10>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<11>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<12>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<13>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<14>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<15>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<16>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<17>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<18>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<19>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<20>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<21>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<22>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<23>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<24>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<25>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<26>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<27>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<28>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<29>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<30>>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.sl_rddbus2_i<31>>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_size_i>.
    Found 3-bit register for signal <bus2ip_type_i>.
    Found 1-bit register for signal <single_transfer_reg>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 1-bit register for signal <cacheln_burst_reg>.
    Found 1-bit register for signal <GEN_FAST_MODE_BURSTXFER.plb_rnw_sh_reg>.
    Found 2-bit register for signal <bus2ip_ssize_i>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found finite state machine <FSM_7> for signal <addr_cntl_state_cs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 57                                             |
    | Inputs             | 17                                             |
    | Outputs            | 4                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State pbrd_single_init is never reached in FSM <GEN_FAST_MODE_BURSTXFER.plb_read_cntl_state>.
INFO:Xst:1799 - State pbrd_burst_init is never reached in FSM <GEN_FAST_MODE_BURSTXFER.plb_read_cntl_state>.
    Found finite state machine <FSM_8> for signal <GEN_FAST_MODE_BURSTXFER.plb_read_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbrd_idle                                      |
    | Power Up State     | pbrd_idle                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State pbwr_init is never reached in FSM <GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.plb_write_cntl_state>.
    Found finite state machine <FSM_9> for signal <GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.plb_write_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 23                                             |
    | Inputs             | 11                                             |
    | Outputs            | 6                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbwr_idle                                      |
    | Power Up State     | pbwr_idle                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State iwr_single2 is never reached in FSM <GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.ipif_wr_cntl_state>.
    Found finite state machine <FSM_10> for signal <GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.ipif_wr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | iwr_idle                                       |
    | Power Up State     | iwr_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <n0882[8:0]> created at line 4492.
    Found 4-bit subtractor for signal <GND_1117_o_GND_1117_o_sub_166_OUT<3:0>> created at line 1308.
    Found 8x1-bit Read Only RAM for signal <valid_plb_type>
    Found 16x4-bit Read Only RAM for signal <_n0964>
    Found 1-bit 6-to-1 multiplexer for signal <addr_cycle_flush_ns> created at line 1678.
    Found 1-bit 6-to-1 multiplexer for signal <set_sl_busy_ns> created at line 1678.
    Found 4-bit comparator greater for signal <GEN_FAST_MODE_BURSTXFER.wr_buff_addr_out[0]_PWR_63_o_LessThan_144_o> created at line 3611
    Found 4-bit comparator lessequal for signal <n0431> created at line 3888
    WARNING:Xst:2404 -  FFs/Latches <plb_abort_reg<0:0>> (without init value) have a constant value of 0 in block <plb_slave_attachment_indet>.
    WARNING:Xst:2404 -  FFs/Latches <sig_cond_rd_abort<0:0>> (without init value) have a constant value of 0 in block <plb_slave_attachment_indet>.
    WARNING:Xst:2404 -  FFs/Latches <sig_cond_wr_abort<0:0>> (without init value) have a constant value of 0 in block <plb_slave_attachment_indet>.
    WARNING:Xst:2404 -  FFs/Latches <wr_data_timeout<0:0>> (without init value) have a constant value of 0 in block <plb_slave_attachment_indet>.
    WARNING:Xst:2404 -  FFs/Latches <sa2int_dack_timeout_i<0:0>> (without init value) have a constant value of 0 in block <plb_slave_attachment_indet>.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 256 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 260 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <plb_slave_attachment_indet> synthesized.

Synthesizing Unit <be_reset_gen>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/be_reset_gen.vhd".
        C_DWIDTH = 64
        C_AWIDTH = 32
        C_SMALLEST = 32
WARNING:Xst:647 - Input <Addr<0:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <be_reset_gen> synthesized.

Synthesizing Unit <plb_address_decoder>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/plb_address_decoder.vhd".
        C_BUS_AWIDTH = 32
        C_ARD_ID_ARRAY = (100,101,102,103,104,105,106,107)
        C_ARD_ADDR_RANGE_ARRAY =
("0000000000000000000000000000000010000101110000000000000000000000","0000000000000000000000000000000010000101110000000001111111111111","0000000000000000000000000000000010000101110000000010000000000000","0000000000000000000000000000000010000101110000000011111111111111","0000000000000000000000000000000010100000000000000000000000000000","0000000000000000000000000000000010100000001111111111111111111111","0000000000000000000000000000000010100000010000000000000000000000","0000000000000000000000000000000010100000011111111111111111111111","0000000000000000000000000000000010100000100000000000000000000000","0000000000000000000000000000000010100000101111111111111111111111","0000000000000000000000000000000010100000110000000000000000000000","0000000000000000000000000000000010100000111111111111111111111111","0000000000000000000000000000000010100001000000000000000000000000","0000000000000000000000000000000010100001001111111111111111111111","0000000000000000000000000000000010100001010000000000000000000000","00000000000000000
00000000000000010100001011111111111111111111111")
        C_ARD_DWIDTH_ARRAY = (32,32,64,64,64,64,64,64)
        C_ARD_NUM_CE_ARRAY = (1,1,1,1,1,1,1,1)
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <Clear_RW_CE_Reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPhase_Timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UserIP_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UserIP_Wrack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SESR_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SESR_WrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrFIFO_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrFIFO_WrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdFIFO_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdFIFO_WrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Intrpt_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Intrpt_WrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset_WrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <plb_address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 19
        C_AW = 32
        C_BAR = "10000101110000000000000000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<19:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 19
        C_AW = 32
        C_BAR = "10000101110000000010000000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<19:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 10
        C_AW = 32
        C_BAR = "10100000000000000000000000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<10:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 10
        C_AW = 32
        C_BAR = "10100000010000000000000000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<10:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <pselect_f_5>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 10
        C_AW = 32
        C_BAR = "10100000100000000000000000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<10:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_5> synthesized.

Synthesizing Unit <pselect_f_6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 10
        C_AW = 32
        C_BAR = "10100000110000000000000000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<10:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_6> synthesized.

Synthesizing Unit <pselect_f_7>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 10
        C_AW = 32
        C_BAR = "10100001000000000000000000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<10:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_7> synthesized.

Synthesizing Unit <pselect_f_8>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 10
        C_AW = 32
        C_BAR = "10100001010000000000000000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<10:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_8> synthesized.

Synthesizing Unit <or_gate128_3>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
        C_OR_WIDTH = 8
        C_BUS_WIDTH = 3
        C_USE_LUT_OR = true
    Summary:
	no macro.
Unit <or_gate128_3> synthesized.

Synthesizing Unit <or_gate128_4>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
        C_OR_WIDTH = 8
        C_BUS_WIDTH = 1
        C_USE_LUT_OR = true
    Summary:
	no macro.
Unit <or_gate128_4> synthesized.

Synthesizing Unit <wr_buffer>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/wr_buffer.vhd".
        C_FAMILY = "virtex6"
        C_DWIDTH = 65
        C_AWIDTH = 4
        C_DEPTH = 16
    Summary:
Unit <wr_buffer> synthesized.

Synthesizing Unit <burst_support>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/burst_support.vhd".
        C_MAX_DBEAT_CNT = 16
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <Num_Data_Beats<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Req_Active> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrBuf_wen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/burst_support.vhd" line 317: Output port <Carry_Out> of the instance <RESPONSE_DBEAT_CNTR_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/burst_support.vhd" line 417: Output port <Carry_Out> of the instance <CONTROL_DBEAT_CNTR_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <cntl_done_reg>.
    Found 1-bit register for signal <resp_done_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <burst_support> synthesized.

Synthesizing Unit <counter_f>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
        C_NUM_BITS = 5
        C_FAMILY = "nofamily"
    Found 6-bit register for signal <INFERRED_GEN.icount_out>.
    Found 6-bit adder for signal <INFERRED_GEN.icount_out_x[5]_GND_1176_o_add_3_OUT> created at line 1241.
    Found 6-bit subtractor for signal <GND_1176_o_GND_1176_o_sub_3_OUT<5:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_f> synthesized.

Synthesizing Unit <addr_reg_cntr_brst_flex_1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
        C_CACHLINE_ADDR_MODE = 1
        C_NUM_ADDR_BITS = 32
        C_PLB_DWIDTH = 64
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 573: Output port <Carry_Out> of the instance <I_FLEX_ADDR_CNTR> is unconnected or connected to loadless signal.
    Summary:
	inferred   6 Multiplexer(s).
Unit <addr_reg_cntr_brst_flex_1> synthesized.

Synthesizing Unit <flex_addr_cntr_1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/flex_addr_cntr.vhd".
        C_AWIDTH = 32
        C_DWIDTH = 64
WARNING:Xst:647 - Input <burst_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <flex_addr_cntr_1> synthesized.

Synthesizing Unit <addr_reg_cntr_brst_flex_2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
        C_CACHLINE_ADDR_MODE = 1
        C_NUM_ADDR_BITS = 10
        C_PLB_DWIDTH = 64
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 573: Output port <Carry_Out> of the instance <I_FLEX_ADDR_CNTR> is unconnected or connected to loadless signal.
    Summary:
	inferred   6 Multiplexer(s).
Unit <addr_reg_cntr_brst_flex_2> synthesized.

Synthesizing Unit <flex_addr_cntr_2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/flex_addr_cntr.vhd".
        C_AWIDTH = 10
        C_DWIDTH = 64
WARNING:Xst:647 - Input <burst_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <flex_addr_cntr_2> synthesized.

Synthesizing Unit <ipif_steer128>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd".
        C_DWIDTH = 64
        C_SMALLEST = 32
        C_AWIDTH = 10
WARNING:Xst:647 - Input <Addr<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr<8:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Decode_size2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  98 Multiplexer(s).
Unit <ipif_steer128> synthesized.

Synthesizing Unit <data_mirror_128_2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_v1_04_a/hdl/vhdl/data_mirror_128.vhd".
        C_PLB_AWIDTH = 10
        C_PLB_DWIDTH = 64
        C_IPIF_DWIDTH = 64
        C_SMALLEST = 32
WARNING:Xst:647 - Input <Addr_In<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_In<8:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  32 Multiplexer(s).
Unit <data_mirror_128_2> synthesized.

Synthesizing Unit <registers>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/registers.vhd".
        C_FAMILY = "virtex6"
        C_BASEADDR = "10000101110000000000000000000000"
        C_NUM_DMA_CHANNELS = 0
        C_IPIFBAR_NUM = 6
        C_INCLUDE_BAROFFSET_REG = 1
        C_PCIBAR_NUM = 1
        C_COMPONENT_TYPE = 0
        C_IPIFBAR2PCIBAR_0 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_1 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_2 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_3 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_4 = "00000000000000000000000000000000"
        C_IPIFBAR2PCIBAR_5 = "00000000000000000000000000000000"
        C_IPIFBAR_AS_0 = 0
        C_IPIFBAR_AS_1 = 0
        C_IPIFBAR_AS_2 = 0
        C_IPIFBAR_AS_3 = 0
        C_IPIFBAR_AS_4 = 0
        C_IPIFBAR_AS_5 = 0
        C_IP_INTR_MODE_ARRAY = (5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5)
        C_IPIF_DWIDTH = 64
        C_SPLB_AWIDTH = 32
        C_DEV_MAX_BURST_SIZE = 128
        C_ARD_ADDR_RANGE_ARRAY =
("0000000000000000000000000000000010000101110000000000000000000000","0000000000000000000000000000000010000101110000000001111111111111","0000000000000000000000000000000010000101110000000010000000000000","0000000000000000000000000000000010000101110000000011111111111111","0000000000000000000000000000000010100000000000000000000000000000","0000000000000000000000000000000010100000001111111111111111111111","0000000000000000000000000000000010100000010000000000000000000000","0000000000000000000000000000000010100000011111111111111111111111","0000000000000000000000000000000010100000100000000000000000000000","0000000000000000000000000000000010100000101111111111111111111111","0000000000000000000000000000000010100000110000000000000000000000","0000000000000000000000000000000010100000111111111111111111111111","0000000000000000000000000000000010100001000000000000000000000000","0000000000000000000000000000000010100001001111111111111111111111","0000000000000000000000000000000010100001010000000000000000000000","00000000000000000
00000000000000010100001011111111111111111111111")
        C_ARD_NUM_CE_ARRAY = (1,1,1,1,1,1,1,1)
        C_BCR_INIT = 1
WARNING:Xst:647 - Input <Bus2IP_Data<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_CS<2:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_PselHit<2:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <msi_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SCR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <sig_PselHit_d> equivalent to <sig_bus2ip_pselhit_d1> has been removed
    Found 1-bit register for signal <sig_Retry_on_req>.
    Found 1-bit register for signal <sig_cond_en>.
    Found 1-bit register for signal <BME>.
    Found 32-bit register for signal <sig_register_bar_array<0>>.
    Found 32-bit register for signal <sig_register_bar_array<1>>.
    Found 32-bit register for signal <sig_register_bar_array<2>>.
    Found 32-bit register for signal <sig_register_bar_array<3>>.
    Found 32-bit register for signal <sig_register_bar_array<4>>.
    Found 32-bit register for signal <sig_register_bar_array<5>>.
    Found 32-bit register for signal <sig_register_bar_array<6>>.
    Found 32-bit register for signal <sig_register_bar_array<7>>.
    Found 32-bit register for signal <sig_register_bar_array<8>>.
    Found 32-bit register for signal <sig_register_bar_array<9>>.
    Found 32-bit register for signal <sig_register_bar_array<10>>.
    Found 32-bit register for signal <sig_register_bar_array<11>>.
    Found 32-bit register for signal <msi_addr_reg>.
    Found 1-bit register for signal <sig_IP2Bus_AddrAck>.
    Found 1-bit register for signal <IP2Bus_RdAck>.
    Found 1-bit register for signal <IP2Bus_WrAck>.
    Found 64-bit register for signal <IP2Bus_Data>.
    Found 1-bit register for signal <sig_mi_request>.
    Found 1-bit register for signal <sig_mi_completed_samp>.
    Found 1-bit register for signal <sig_mi_completed_d1>.
    Found 1-bit register for signal <sig_mi_completed_d2>.
    Found 1-bit register for signal <sig_bus2ip_rnw>.
    Found 32-bit register for signal <sig_bus2ip_addr>.
    Found 1-bit register for signal <sig_IP2Bus_RdGo_reg>.
    Found 1-bit register for signal <sig_IP2Bus_WrGo_reg>.
    Found 1-bit register for signal <sig_Bus2ip_Rdreq_d1>.
    Found 1-bit register for signal <sig_Bus2IP_WrReq_d1>.
    Found 1-bit register for signal <sig_Bus2ip_Rdreq_sticky>.
    Found 1-bit register for signal <sig_Bus2IP_WrReq_sticky>.
    Found 1-bit register for signal <sig_bus2ip_pselhit_d1>.
    Found 1-bit register for signal <sig_bus2ip_pselhit_sticky>.
    Found 1-bit register for signal <sig_sticky_req>.
    Found 1-bit register for signal <sig_bcr_bme>.
    Found 3-bit register for signal <sig_bcr_enable>.
    Found 1-bit register for signal <int_out>.
    Found 19-bit register for signal <sig_bridge_int_reg>.
    Found 19-bit register for signal <sig_bridge_int_enable_reg>.
    Found 19-bit register for signal <sig_bridge_int_reg_samp>.
    Found 13-bit register for signal <sig_bridge_int_reg_d1>.
    Found 39-bit register for signal <sig_bus2ip_ce_reg>.
    Found 1-bit register for signal <sig_oob>.
    Found 8-bit register for signal <secondary_bus_num>.
    Found 13-bit register for signal <sig_rc_id_reg>.
    Found 1-bit register for signal <sig_IP2Bus_Retry>.
    Found 2-bit register for signal <register_state>.
    Found 11-bit register for signal <mgmtaddr>.
    Found 32-bit register for signal <mgmtwdata>.
    Found 1-bit register for signal <mgmtwren>.
    Found 64-bit register for signal <sig_mi_timeout>.
    Found 1-bit register for signal <sig_pcie_bcr_wr>.
    Found 1-bit register for signal <sig_mi_request_samp>.
    Found 1-bit register for signal <sig_mi_request_d1>.
    Found 1-bit register for signal <sig_mi_request_d2>.
    Found 1-bit register for signal <sig_mi_completed>.
    Found 1-bit register for signal <mgmtrden>.
    Found 32-bit register for signal <sig_mgmtrdata>.
    Found 32-bit register for signal <sig_mgmtaddr>.
    Found 32-bit register for signal <sig_mgmtwdata_cap>.
    Found finite state machine <FSM_11> for signal <register_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 2                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_1294_o_GND_1294_o_sub_343_OUT<31:0>> created at line 925.
    Found 2-bit comparator greater for signal <GND_1294_o_Bus2IP_PselHit[0]_LessThan_3_o> created at line 425
    Found 2-bit comparator greater for signal <GND_1294_o_Bus2IP_CS[0]_LessThan_5_o> created at line 436
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 847 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 1099 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <registers> synthesized.

Synthesizing Unit <MasterBridge>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MasterBridge.v".
        C_PLB_AWIDTH = 32
        C_PLB_DWIDTH = 64
        C_FAMILY = "virtex6"
        C_BDWIDTH = 64
        C_PCIBAR_NUM = 1
        C_PCIBAR_LEN_0 = 13
        C_PCIBAR_LEN_1 = 16
        C_PCIBAR_LEN_2 = 16
        C_PCIBAR2PLBBAR_0L = 16'b0000000000000000
        C_PCIBAR2PLBBAR_0U = 16'b1000000000000000
        C_PCIBAR2PLBBAR_0P = 4'b0000
        C_PCIBAR2PLBBAR_1L = 16'b1111111111111111
        C_PCIBAR2PLBBAR_1U = 16'b1111111111111111
        C_PCIBAR2PLBBAR_1P = 4'b0000
        C_PCIBAR2PLBBAR_2L = 16'b1111111111111111
        C_PCIBAR2PLBBAR_2U = 16'b1111111111111111
        C_PCIBAR2PLBBAR_2P = 4'b0000
        C_LENGTH_WIDTH = 13
        C_WATERMARK_HI = 380
        C_BD_REM_WIDTH = 8
        DWIDTH = 64
        FLAGWIDTH = 2
        BARWIDTH = 3
        REMWIDTH = 2
        IGFIFOWIDTH = 71
        FIFO_REMLSB = 64
        FIFO_REMMSB = 65
        FIFO_SOF = 66
        FIFO_EOF = 67
        FIFO_BARLSB = 68
        FIFO_BARMSB = 70
        EGFIFOWIDTH = 68
        TIEDLOW = 4'b0000
        C_PCIBAR2PLBBAR_0 = 36'b000010000000000000000000000000000000
        C_PCIBAR2PLBBAR_1 = 36'b000011111111111111111111111111111111
        C_PCIBAR2PLBBAR_2 = 36'b000011111111111111111111111111111111
    Set property "box_type = user_black_box" for instance <RxSFIFO_64.RxSFIFO>.
WARNING:Xst:647 - Input <MaxReadRequestSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BusMasterEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MemSpaceEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MasterBridge.v" line 699: Output port <Watermark_Lo> of the instance <Comp_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <RdCmdEmpty_q2>.
    Found 1-bit register for signal <MB_RxNP_Empty>.
    Found 1-bit register for signal <Bridge_Rst_q>.
    Found 1-bit register for signal <Bridge_Rst_qq>.
    Found 1-bit register for signal <Bridge_Rst>.
    Found 1-bit register for signal <RdCmdEmpty_q1>.
    Found 64-bit register for signal <Bus2IP_MstRd_d_reg>.
    Found 1-bit adder for signal <n0097> created at line 509.
    Found 1-bit adder for signal <RdCmdEmpty_RdCmdEmpty_q2_add_9_OUT<0>> created at line 509.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <MasterBridge> synthesized.

Synthesizing Unit <MB_WrCmdSM>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_WrCmdSM.v".
        C_PLB_AWIDTH = 32
        C_PLB_DWIDTH = 64
        C_FAMILY = "virtex6"
        C_BDWIDTH = 64
        C_PCIBAR_NUM = 1
        C_PCIBAR2PLBBAR_0 = 36'b000010000000000000000000000000000000
        C_PCIBAR2PLBBAR_1 = 36'b000011111111111111111111111111111111
        C_PCIBAR2PLBBAR_2 = 36'b000011111111111111111111111111111111
        C_PCIBAR_LEN_0 = 13
        C_PCIBAR_LEN_1 = 16
        C_PCIBAR_LEN_2 = 16
        C_LENGTH_WIDTH = 13
        DWIDTH = 64
        FLAGWIDTH = 4
        REMWIDTH = 2
        FIFOWIDTH = 70
WARNING:Xst:647 - Input <TLPHdr0<28:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TLPHdr0<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TLPHdr1<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstWr_Cmplt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstWr_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstWr_Rearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstWr_Cmd_Aborted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstWr_Length_is_Zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Request>.
    Found 1-bit register for signal <WrCmdRdy>.
    Found 13-bit register for signal <ByteLength>.
    Found 32-bit register for signal <Address>.
    Found 2-bit register for signal <MBWSM<1:0>>.
    Found 13-bit subtractor for signal <Length[10]_GND_1297_o_sub_42_OUT> created at line 348.
    Found 13-bit subtractor for signal <Length[10]_GND_1297_o_sub_50_OUT> created at line 351.
    Found 13-bit subtractor for signal <Length[10]_GND_1297_o_sub_58_OUT> created at line 351.
    Found 3-bit adder for signal <GND_1297_o_GND_1297_o_add_35_OUT> created at line 285.
    Found 3-bit adder for signal <GND_1297_o_GND_1297_o_add_37_OUT> created at line 285.
    Found 3-bit adder for signal <GND_1297_o_GND_1297_o_add_39_OUT> created at line 285.
    Found 3-bit adder for signal <GND_1297_o_GND_1297_o_add_43_OUT> created at line 266.
    Found 3-bit adder for signal <GND_1297_o_GND_1297_o_add_45_OUT> created at line 266.
    Found 3-bit adder for signal <GND_1297_o_GND_1297_o_add_47_OUT> created at line 266.
    Found 3-bit adder for signal <GND_1297_o_GND_1297_o_add_51_OUT> created at line 285.
    Found 3-bit adder for signal <GND_1297_o_GND_1297_o_add_53_OUT> created at line 285.
    Found 3-bit adder for signal <GND_1297_o_GND_1297_o_add_55_OUT> created at line 285.
WARNING:Xst:737 - Found 1-bit latch for signal <BE<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 11-bit comparator greater for signal <GND_1297_o_Length[10]_LessThan_26_o> created at line 347
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred  29 Multiplexer(s).
Unit <MB_WrCmdSM> synthesized.

Synthesizing Unit <MB_IngressSM>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_IngressSM.v".
        C_PLB_AWIDTH = 32
        C_PLB_DWIDTH = 64
        C_FAMILY = "virtex6"
        C_BDWIDTH = 64
        C_PCIBAR_NUM = 1
        C_PCIBAR_LEN_0 = 13
        C_PCIBAR_LEN_1 = 16
        C_PCIBAR_LEN_2 = 16
        C_REM_WIDTH = 8
        C_BD_REM_WIDTH = 8
        DWIDTH = 64
        FLAGWIDTH = 2
        BARWIDTH = 3
        REMWIDTH = 2
        FIFOWIDTH = 71
        FIFO_REMLSB = 64
        FIFO_REMMSB = 65
        FIFO_SOF = 66
        FIFO_EOF = 67
        FIFO_BARLSB = 68
        FIFO_BARMSB = 70
        HDR0MSB = 63
        HDR0LSB = 32
        HDR1MSB = 31
        HDR1LSB = 0
        HDR2MSB = 63
        HDR2LSB = 32
        HDR3MSB = 31
        HDR3LSB = 0
        DP3LSB = 63
        DP3MSB = 32
        DP2LSB = 31
        DP2MSB = 0
        DP1LSB = 63
        DP1MSB = 32
        DP0LSB = 31
        DP0MSB = 0
        RD0MSB = 63
        RD0LSB = 32
        RD1MSB = 31
        RD1LSB = 0
        RD2MSB = 63
        RD2LSB = 32
        RD3MSB = 31
        RD3LSB = 0
WARNING:Xst:647 - Input <BARROM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxRdData<65:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstWr_dst_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <BARROMMatch>.
    Found 1-bit register for signal <DataReady>.
    Found 1-bit register for signal <EndofFrame>.
    Found 1-bit register for signal <MstErrDisContMWr>.
    Found 1-bit register for signal <MstErrMsgTyp0Dscd>.
    Found 1-bit register for signal <MstErrMsgTyp1Dscd>.
    Found 1-bit register for signal <MstErrPoison>.
    Found 1-bit register for signal <MstWr_SOF>.
    Found 1-bit register for signal <NoBARMatch>.
    Found 1-bit register for signal <RdCmdHdr>.
    Found 1-bit register for signal <RxRdEn>.
    Found 1-bit register for signal <Unsupported>.
    Found 1-bit register for signal <WrCmdHdr>.
    Found 1-bit register for signal <MstWr_EOF>.
    Found 1-bit register for signal <MstWr_SrcRdy>.
    Found 1-bit register for signal <PendingLoad>.
    Found 1-bit register for signal <PendingStall>.
    Found 32-bit register for signal <TLPHdr0>.
    Found 32-bit register for signal <TLPHdr1>.
    Found 32-bit register for signal <TLPHdr2>.
    Found 32-bit register for signal <TLPHdr3>.
    Found 64-bit register for signal <DataPipe>.
    Found 64-bit register for signal <MstWr_Data>.
    Found 64-bit register for signal <StallData>.
    Found 8-bit register for signal <MstWr_REM>.
    Found 11-bit register for signal <TransferCnt>.
    Found 3-bit register for signal <BARMatch>.
    Found 9-bit register for signal <MBISM>.
    Found finite state machine <FSM_12> for signal <MBISM>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 39                                             |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000001                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_19_OUT> created at line 428.
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_21_OUT> created at line 428.
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_23_OUT> created at line 428.
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_25_OUT> created at line 345.
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_28_OUT> created at line 409.
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_30_OUT> created at line 409.
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_32_OUT> created at line 409.
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_37_OUT> created at line 443.
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_39_OUT> created at line 443.
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_43_OUT> created at line 428.
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_45_OUT> created at line 428.
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_47_OUT> created at line 428.
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_50_OUT> created at line 443.
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_52_OUT> created at line 443.
    Found 3-bit adder for signal <GND_1307_o_GND_1307_o_add_54_OUT> created at line 443.
    Found 11-bit adder for signal <Length[10]_GND_1307_o_add_154_OUT> created at line 707.
    Found 2-bit subtractor for signal <LastWdSel> created at line 320.
    Found 11-bit subtractor for signal <GND_1307_o_GND_1307_o_sub_157_OUT<10:0>> created at line 714.
    Found 3-bit comparator greater for signal <GND_1307_o_GND_1307_o_LessThan_27_o> created at line 344
    Found 3-bit comparator not equal for signal <n0049> created at line 345
    Found 3-bit comparator not equal for signal <n0078> created at line 346
    Found 11-bit comparator greater for signal <TransferCnt[10]_GND_1307_o_LessThan_109_o> created at line 626
    Found 11-bit comparator lessequal for signal <n0356> created at line 735
    Found 11-bit comparator greater for signal <GND_1307_o_Length[10]_LessThan_242_o> created at line 825
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred 359 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  96 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MB_IngressSM> synthesized.

Synthesizing Unit <completion_afifo>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/completion_afifo.v".
        C_BDWIDTH = 64
        WATERMARK_HI = 380
        ADDRSIZE = 9
        DEPTH = 512
        WIDTH = 68
        WATERMARK_LO = 16
    Set property "box_type = user_black_box" for instance <CompFIFO_64.dpram>.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/completion_afifo.v" line 148: Output port <Wr_En> of the instance <fifo> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <completion_afifo> synthesized.

Synthesizing Unit <asyncpacketfifoctl_1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/asyncpacketfifoctl.v".
        ADDRSIZE = 9
        DEPTH = 512
        WATERMARK_HI = 380
        WATERMARK_LO = 16
    Found 1-bit register for signal <Empty>.
    Found 1-bit register for signal <Empty_ww>.
    Found 1-bit register for signal <Empty_w>.
    Found 1-bit register for signal <AlmostEmpty>.
    Found 1-bit register for signal <Commit_r>.
    Found 1-bit register for signal <CommitUpdate>.
    Found 1-bit register for signal <Rd_En>.
    Found 1-bit register for signal <Wr_En>.
    Found 1-bit register for signal <Full>.
    Found 1-bit register for signal <Commit>.
    Found 1-bit register for signal <Commit_pending>.
    Found 1-bit register for signal <Watermark_Hi>.
    Found 1-bit register for signal <Watermark_Lo>.
    Found 10-bit register for signal <RdPtrG_w>.
    Found 10-bit register for signal <RdPtrG_ww>.
    Found 10-bit register for signal <WrPtrG>.
    Found 10-bit register for signal <CmPtrG>.
    Found 10-bit register for signal <RdPtrG>.
    Found 10-bit register for signal <CmPtrG_r>.
    Found 10-bit register for signal <CmPtrG_rr>.
    Found 10-bit subtractor for signal <WrPtr[9]_GND_1311_o_sub_37_OUT> created at line 372.
    Found 10-bit adder for signal <WrPtrN[9]_GND_1311_o_add_6_OUT> created at line 270.
    Found 10-bit adder for signal <RdPtrN[9]_GND_1311_o_add_22_OUT> created at line 310.
    Found 10-bit subtractor for signal <RdPtr> created at line 363.
    Found 8x1-bit Read Only RAM for signal <ReadStrobe>
    Found 10-bit comparator equal for signal <LatchedEmpty> created at line 181
    Found 32-bit comparator lessequal for signal <n0054> created at line 268
    Found 10-bit comparator lessequal for signal <n0067> created at line 275
    Found 10-bit comparator equal for signal <CmPtrG_rrN[9]_RdPtrN[9]_equal_24_o> created at line 310
    Found 10-bit comparator equal for signal <CmPtrG_rrN[9]_RdPtrN[9]_equal_25_o> created at line 313
    Found 10-bit comparator lessequal for signal <n0115> created at line 355
    Found 10-bit comparator lessequal for signal <n0118> created at line 359
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <asyncpacketfifoctl_1> synthesized.

Synthesizing Unit <fifo_nx1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/fifo_nx1.v".
        WIDTH = 134
    Found 134-bit register for signal <FIFOOut>.
    Found 1-bit register for signal <Empty>.
    Summary:
	inferred 135 D-type flip-flop(s).
Unit <fifo_nx1> synthesized.

Synthesizing Unit <MB_EgressSM>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_EgressSM.v".
        C_PLB_AWIDTH = 32
        C_PLB_DWIDTH = 64
        C_FAMILY = "virtex6"
        C_BDWIDTH = 64
        C_PCIBAR_NUM = 3
        C_PCIBAR_LEN_0 = 16
        C_PCIBAR_LEN_1 = 16
        C_PCIBAR_LEN_2 = 16
        C_REM_WIDTH = 8
        C_BD_REM_WIDTH = 8
        DWIDTH = 64
        FLAGWIDTH = 2
        REMWIDTH = 2
        FIFOWIDTH = 68
        FIFO_REMLSB = 64
        FIFO_REMMSB = 65
        FIFO_SOF = 66
        FIFO_EOF = 67
        WD3RMLSB = 7
        WD3RMMSB = 4
        WD2RMLSB = 3
        WD2RMMSB = 0
        WD1RMLSB = 7
        WD1RMMSB = 4
        WD0RMLSB = 3
        WD0RMMSB = 0
        DP3LSB = 63
        DP3MSB = 32
        DP2LSB = 31
        DP2MSB = 0
        DP1LSB = 63
        DP1MSB = 32
        DP0LSB = 31
        DP0MSB = 0
        RD3LSB = 63
        RD3MSB = 32
        RD2LSB = 31
        RD2MSB = 0
        RD1LSB = 63
        RD1MSB = 32
        RD0LSB = 31
        RD0MSB = 0
        REMMSB = 1
        REMLSB = 0
        REM2 = 1
WARNING:Xst:647 - Input <BARMatch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_Rearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_Cmd_Aborted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_Length_is_Zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_sof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_sop_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_eop_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Cmplt_NoErr>.
    Found 1-bit register for signal <Cmd_Timeout>.
    Found 1-bit register for signal <Data_Error>.
    Found 1-bit register for signal <EndofFrame>.
    Found 1-bit register for signal <FirstWord>.
    Found 1-bit register for signal <LastWordSent>.
    Found 1-bit register for signal <NoPrefetch>.
    Found 1-bit register for signal <PktCommit>.
    Found 1-bit register for signal <PktRelease>.
    Found 1-bit register for signal <PendingRdy>.
    Found 1-bit register for signal <SendComplete>.
    Found 1-bit register for signal <SendErrFrame>.
    Found 1-bit register for signal <TxWrEnable>.
    Found 1-bit register for signal <TxTLPHdr0<31>>.
    Found 1-bit register for signal <TxTLPHdr0<30>>.
    Found 1-bit register for signal <ReqFmt<0>>.
    Found 1-bit register for signal <TxTLPHdr0<28>>.
    Found 1-bit register for signal <TxTLPHdr0<27>>.
    Found 1-bit register for signal <TxTLPHdr0<26>>.
    Found 1-bit register for signal <TxTLPHdr0<25>>.
    Found 1-bit register for signal <TxTLPHdr0<24>>.
    Found 1-bit register for signal <TxTLPHdr0<23>>.
    Found 1-bit register for signal <TxTLPHdr0<22>>.
    Found 1-bit register for signal <TxTLPHdr0<21>>.
    Found 1-bit register for signal <TxTLPHdr0<20>>.
    Found 1-bit register for signal <TxTLPHdr0<19>>.
    Found 1-bit register for signal <TxTLPHdr0<18>>.
    Found 1-bit register for signal <TxTLPHdr0<17>>.
    Found 1-bit register for signal <TxTLPHdr0<16>>.
    Found 1-bit register for signal <TxTLPHdr0<15>>.
    Found 1-bit register for signal <TxTLPHdr0<14>>.
    Found 1-bit register for signal <TxTLPHdr0<13>>.
    Found 1-bit register for signal <TxTLPHdr0<12>>.
    Found 1-bit register for signal <TxTLPHdr0<11>>.
    Found 1-bit register for signal <TxTLPHdr0<10>>.
    Found 1-bit register for signal <TxTLPHdr0<9>>.
    Found 1-bit register for signal <TxTLPHdr0<8>>.
    Found 1-bit register for signal <TxTLPHdr0<7>>.
    Found 1-bit register for signal <TxTLPHdr0<6>>.
    Found 1-bit register for signal <TxTLPHdr0<5>>.
    Found 1-bit register for signal <TxTLPHdr0<4>>.
    Found 1-bit register for signal <TxTLPHdr0<3>>.
    Found 1-bit register for signal <TxTLPHdr0<2>>.
    Found 1-bit register for signal <TxTLPHdr0<1>>.
    Found 1-bit register for signal <TxTLPHdr0<0>>.
    Found 1-bit register for signal <TxTLPHdr1<31>>.
    Found 1-bit register for signal <TxTLPHdr1<30>>.
    Found 1-bit register for signal <TxTLPHdr1<29>>.
    Found 1-bit register for signal <TxTLPHdr1<28>>.
    Found 1-bit register for signal <TxTLPHdr1<27>>.
    Found 1-bit register for signal <TxTLPHdr1<26>>.
    Found 1-bit register for signal <TxTLPHdr1<25>>.
    Found 1-bit register for signal <TxTLPHdr1<24>>.
    Found 1-bit register for signal <TxTLPHdr1<23>>.
    Found 1-bit register for signal <TxTLPHdr1<22>>.
    Found 1-bit register for signal <TxTLPHdr1<21>>.
    Found 1-bit register for signal <TxTLPHdr1<20>>.
    Found 1-bit register for signal <TxTLPHdr1<19>>.
    Found 1-bit register for signal <TxTLPHdr1<18>>.
    Found 1-bit register for signal <TxTLPHdr1<17>>.
    Found 1-bit register for signal <TxTLPHdr1<16>>.
    Found 1-bit register for signal <TxTLPHdr1<15>>.
    Found 1-bit register for signal <TxTLPHdr1<14>>.
    Found 1-bit register for signal <TxTLPHdr1<13>>.
    Found 1-bit register for signal <TxTLPHdr1<12>>.
    Found 1-bit register for signal <TxTLPHdr1<11>>.
    Found 1-bit register for signal <TxTLPHdr1<10>>.
    Found 1-bit register for signal <TxTLPHdr1<9>>.
    Found 1-bit register for signal <TxTLPHdr1<8>>.
    Found 1-bit register for signal <TxTLPHdr1<7>>.
    Found 1-bit register for signal <TxTLPHdr1<6>>.
    Found 1-bit register for signal <TxTLPHdr1<5>>.
    Found 1-bit register for signal <TxTLPHdr1<4>>.
    Found 1-bit register for signal <TxTLPHdr1<3>>.
    Found 1-bit register for signal <TxTLPHdr1<2>>.
    Found 1-bit register for signal <TxTLPHdr1<1>>.
    Found 1-bit register for signal <TxTLPHdr1<0>>.
    Found 1-bit register for signal <WriteFrame>.
    Found 1-bit register for signal <WritePending>.
    Found 1-bit register for signal <ZeroLength_reg>.
    Found 1-bit register for signal <MstRd_DstRdyN>.
    Found 11-bit register for signal <InitLength>.
    Found 11-bit register for signal <ReqLen>.
    Found 10-bit register for signal <MBESM>.
    Found 32-bit register for signal <TxTLPHdr2>.
    Found 32-bit register for signal <TxTLPHdr3>.
    Found 2-bit register for signal <WdSel>.
    Found 13-bit register for signal <ByteCount>.
    Found 1-bit register for signal <TxWrData<67>>.
    Found 1-bit register for signal <TxWrData<66>>.
    Found 1-bit register for signal <TxWrData<65>>.
    Found 1-bit register for signal <TxWrData<64>>.
    Found 1-bit register for signal <TxWrData<63>>.
    Found 1-bit register for signal <TxWrData<62>>.
    Found 1-bit register for signal <TxWrData<61>>.
    Found 1-bit register for signal <TxWrData<60>>.
    Found 1-bit register for signal <TxWrData<59>>.
    Found 1-bit register for signal <TxWrData<58>>.
    Found 1-bit register for signal <TxWrData<57>>.
    Found 1-bit register for signal <TxWrData<56>>.
    Found 1-bit register for signal <TxWrData<55>>.
    Found 1-bit register for signal <TxWrData<54>>.
    Found 1-bit register for signal <TxWrData<53>>.
    Found 1-bit register for signal <TxWrData<52>>.
    Found 1-bit register for signal <TxWrData<51>>.
    Found 1-bit register for signal <TxWrData<50>>.
    Found 1-bit register for signal <TxWrData<49>>.
    Found 1-bit register for signal <TxWrData<48>>.
    Found 1-bit register for signal <TxWrData<47>>.
    Found 1-bit register for signal <TxWrData<46>>.
    Found 1-bit register for signal <TxWrData<45>>.
    Found 1-bit register for signal <TxWrData<44>>.
    Found 1-bit register for signal <TxWrData<43>>.
    Found 1-bit register for signal <TxWrData<42>>.
    Found 1-bit register for signal <TxWrData<41>>.
    Found 1-bit register for signal <TxWrData<40>>.
    Found 1-bit register for signal <TxWrData<39>>.
    Found 1-bit register for signal <TxWrData<38>>.
    Found 1-bit register for signal <TxWrData<37>>.
    Found 1-bit register for signal <TxWrData<36>>.
    Found 1-bit register for signal <TxWrData<35>>.
    Found 1-bit register for signal <TxWrData<34>>.
    Found 1-bit register for signal <TxWrData<33>>.
    Found 1-bit register for signal <TxWrData<32>>.
    Found 1-bit register for signal <TxWrData<31>>.
    Found 1-bit register for signal <TxWrData<30>>.
    Found 1-bit register for signal <TxWrData<29>>.
    Found 1-bit register for signal <TxWrData<28>>.
    Found 1-bit register for signal <TxWrData<27>>.
    Found 1-bit register for signal <TxWrData<26>>.
    Found 1-bit register for signal <TxWrData<25>>.
    Found 1-bit register for signal <TxWrData<24>>.
    Found 1-bit register for signal <TxWrData<23>>.
    Found 1-bit register for signal <TxWrData<22>>.
    Found 1-bit register for signal <TxWrData<21>>.
    Found 1-bit register for signal <TxWrData<20>>.
    Found 1-bit register for signal <TxWrData<19>>.
    Found 1-bit register for signal <TxWrData<18>>.
    Found 1-bit register for signal <TxWrData<17>>.
    Found 1-bit register for signal <TxWrData<16>>.
    Found 1-bit register for signal <TxWrData<15>>.
    Found 1-bit register for signal <TxWrData<14>>.
    Found 1-bit register for signal <TxWrData<13>>.
    Found 1-bit register for signal <TxWrData<12>>.
    Found 1-bit register for signal <TxWrData<11>>.
    Found 1-bit register for signal <TxWrData<10>>.
    Found 1-bit register for signal <TxWrData<9>>.
    Found 1-bit register for signal <TxWrData<8>>.
    Found 1-bit register for signal <TxWrData<7>>.
    Found 1-bit register for signal <TxWrData<6>>.
    Found 1-bit register for signal <TxWrData<5>>.
    Found 1-bit register for signal <TxWrData<4>>.
    Found 1-bit register for signal <TxWrData<3>>.
    Found 1-bit register for signal <TxWrData<2>>.
    Found 1-bit register for signal <TxWrData<1>>.
    Found 1-bit register for signal <TxWrData<0>>.
    Found 64-bit register for signal <DataPipe>.
    Found 4-bit register for signal <REMPipe>.
    Found 11-bit register for signal <TransferCnt>.
    Found finite state machine <FSM_13> for signal <MBESM>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 36                                             |
    | Inputs             | 23                                             |
    | Outputs            | 10                                             |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000000001                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <GND_1315_o_GND_1315_o_sub_41_OUT> created at line 407.
    Found 11-bit subtractor for signal <CurLength[10]_GND_1315_o_sub_43_OUT> created at line 407.
    Found 11-bit subtractor for signal <MaxLength[10]_GND_1315_o_sub_48_OUT> created at line 492.
    Found 13-bit subtractor for signal <n0968[12:0]> created at line 562.
    Found 13-bit subtractor for signal <ReqLen[10]_GND_1315_o_sub_87_OUT> created at line 564.
    Found 13-bit subtractor for signal <n0983[12:0]> created at line 564.
    Found 13-bit subtractor for signal <InitLength[10]_GND_1315_o_sub_153_OUT> created at line 655.
    Found 13-bit subtractor for signal <ByteCount[12]_InitLength[10]_sub_154_OUT> created at line 655.
    Found 12-bit subtractor for signal <GND_1315_o_GND_1315_o_sub_203_OUT> created at line 822.
    Found 13-bit subtractor for signal <ByteCount[12]_NxtLength[10]_sub_223_OUT> created at line 854.
    Found 11-bit adder for signal <ReqLength> created at line 391.
    Found 11-bit adder for signal <NxtTransferCnt> created at line 397.
    Found 3-bit adder for signal <GND_1315_o_GND_1315_o_add_72_OUT> created at line 445.
    Found 3-bit adder for signal <GND_1315_o_GND_1315_o_add_74_OUT> created at line 445.
    Found 3-bit adder for signal <GND_1315_o_GND_1315_o_add_76_OUT> created at line 445.
    Found 3-bit adder for signal <GND_1315_o_GND_1315_o_add_80_OUT> created at line 426.
    Found 3-bit adder for signal <GND_1315_o_GND_1315_o_add_82_OUT> created at line 426.
    Found 3-bit adder for signal <GND_1315_o_GND_1315_o_add_84_OUT> created at line 426.
    Found 3-bit adder for signal <GND_1315_o_GND_1315_o_add_88_OUT> created at line 445.
    Found 3-bit adder for signal <GND_1315_o_GND_1315_o_add_90_OUT> created at line 445.
    Found 3-bit adder for signal <GND_1315_o_GND_1315_o_add_92_OUT> created at line 445.
    Found 7-bit adder for signal <ReqAddr[6]_GND_1315_o_add_99_OUT> created at line 575.
    Found 11-bit comparator lessequal for signal <n0036> created at line 392
    Found 11-bit comparator equal for signal <TransferCnt[10]_CurLength[10]_equal_44_o> created at line 407
    Found 11-bit comparator lessequal for signal <n0072> created at line 492
    Found 13-bit comparator lessequal for signal <n0280> created at line 652
    Found 11-bit comparator greater for signal <CurLength[10]_INV_929_o> created at line 816
    Found 13-bit comparator lessequal for signal <n0510> created at line 851
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 329 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 392 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MB_EgressSM> synthesized.

Synthesizing Unit <MB_RdCmdSM>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/MB_RdCmdSM.v".
        C_PLB_AWIDTH = 32
        C_PLB_DWIDTH = 64
        C_FAMILY = "virtex6"
        C_BDWIDTH = 64
        C_PCIBAR_NUM = 1
        C_PCIBAR2PLBBAR_0 = 36'b000010000000000000000000000000000000
        C_PCIBAR2PLBBAR_1 = 36'b000011111111111111111111111111111111
        C_PCIBAR2PLBBAR_2 = 36'b000011111111111111111111111111111111
        C_PCIBAR_LEN_0 = 13
        C_PCIBAR_LEN_1 = 16
        C_PCIBAR_LEN_2 = 16
        C_LENGTH_WIDTH = 13
        DWIDTH = 64
        FLAGWIDTH = 4
        REMWIDTH = 2
        FIFOWIDTH = 70
        MBRSMWIDTH = 5
        MBRSM_Idle = 0
        MBRSM_Addr = 1
        MBRSM_Cmpt = 2
        MBRSM_Wait = 3
        MBRSM_Retry = 4
WARNING:Xst:647 - Input <TLPHdr0<28:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TLPHdr0<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TLPHdr1<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_Rearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_Cmd_Aborted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_Cmd_Timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_Length_is_Zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Request>.
    Found 1-bit register for signal <RdCmdRdy>.
    Found 13-bit register for signal <ByteLength>.
    Found 32-bit register for signal <Address>.
    Found 5-bit register for signal <MBRSM>.
INFO:Xst:1799 - State 10000 is never reached in FSM <MBRSM>.
    Found finite state machine <FSM_14> for signal <MBRSM>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 13-bit subtractor for signal <Length[10]_GND_1317_o_sub_43_OUT> created at line 358.
    Found 13-bit subtractor for signal <Length[10]_GND_1317_o_sub_51_OUT> created at line 361.
    Found 13-bit subtractor for signal <Length[10]_GND_1317_o_sub_59_OUT> created at line 361.
    Found 3-bit adder for signal <GND_1317_o_GND_1317_o_add_36_OUT> created at line 309.
    Found 3-bit adder for signal <GND_1317_o_GND_1317_o_add_38_OUT> created at line 309.
    Found 3-bit adder for signal <GND_1317_o_GND_1317_o_add_40_OUT> created at line 309.
    Found 3-bit adder for signal <GND_1317_o_GND_1317_o_add_44_OUT> created at line 290.
    Found 3-bit adder for signal <GND_1317_o_GND_1317_o_add_46_OUT> created at line 290.
    Found 3-bit adder for signal <GND_1317_o_GND_1317_o_add_48_OUT> created at line 290.
    Found 3-bit adder for signal <GND_1317_o_GND_1317_o_add_52_OUT> created at line 309.
    Found 3-bit adder for signal <GND_1317_o_GND_1317_o_add_54_OUT> created at line 309.
    Found 3-bit adder for signal <GND_1317_o_GND_1317_o_add_56_OUT> created at line 309.
WARNING:Xst:737 - Found 1-bit latch for signal <BE<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 11-bit comparator greater for signal <GND_1317_o_Length[10]_LessThan_27_o> created at line 357
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred  25 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MB_RdCmdSM> synthesized.

Synthesizing Unit <plb_orderingSM>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/plb_orderingSM.vhd".
    Found 1-bit register for signal <pending_rd_req>.
    Found 3-bit register for signal <plb_orderingSM_cs>.
    Found finite state machine <FSM_15> for signal <plb_orderingSM_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <plb_orderingSM> synthesized.

Synthesizing Unit <slave_bridge>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/slave_bridge.vhd".
        C_FAMILY = "virtex6"
        C_IPIFBAR_NUM = 6
        C_COMPONENT_TYPE = 0
        C_COMP_TIMEOUT = 1
        C_SB_TAG_BASE = 0
        C_SB_TAG_HIGH = 255
        C_IPIFBAR_0 = "10100000000000000000000000000000"
        C_IPIFBAR_1 = "10100000010000000000000000000000"
        C_IPIFBAR_2 = "10100000100000000000000000000000"
        C_IPIFBAR_3 = "10100000110000000000000000000000"
        C_IPIFBAR_4 = "10100001000000000000000000000000"
        C_IPIFBAR_5 = "10100001010000000000000000000000"
        C_IPIFBAR_HIGHADDR_0 = "10100000001111111111111111111111"
        C_IPIFBAR_HIGHADDR_1 = "10100000011111111111111111111111"
        C_IPIFBAR_HIGHADDR_2 = "10100000101111111111111111111111"
        C_IPIFBAR_HIGHADDR_3 = "10100000111111111111111111111111"
        C_IPIFBAR_HIGHADDR_4 = "10100001001111111111111111111111"
        C_IPIFBAR_HIGHADDR_5 = "10100001011111111111111111111111"
        C_IPIFBAR_AS_0 = 0
        C_IPIFBAR_AS_1 = 0
        C_IPIFBAR_AS_2 = 0
        C_IPIFBAR_AS_3 = 0
        C_IPIFBAR_AS_4 = 0
        C_IPIFBAR_AS_5 = 0
        C_IPIFBAR_SPACE_TYPE_0 = 1
        C_IPIFBAR_SPACE_TYPE_1 = 1
        C_IPIFBAR_SPACE_TYPE_2 = 1
        C_IPIFBAR_SPACE_TYPE_3 = 1
        C_IPIFBAR_SPACE_TYPE_4 = 1
        C_IPIFBAR_SPACE_TYPE_5 = 1
        C_ECAM_BASEADDR = "11111111111111111111111111111111"
        C_ECAM_HIGHADDR = "00000000000000000000000000000000"
        C_IPIF_DWIDTH = 64
        C_SPLB_AWIDTH = 32
        C_DEV_MAX_BURST_SIZE = 128
        C_ARD_ADDR_RANGE_ARRAY =
("0000000000000000000000000000000010000101110000000000000000000000","0000000000000000000000000000000010000101110000000001111111111111","0000000000000000000000000000000010000101110000000010000000000000","0000000000000000000000000000000010000101110000000011111111111111","0000000000000000000000000000000010100000000000000000000000000000","0000000000000000000000000000000010100000001111111111111111111111","0000000000000000000000000000000010100000010000000000000000000000","0000000000000000000000000000000010100000011111111111111111111111","0000000000000000000000000000000010100000100000000000000000000000","0000000000000000000000000000000010100000101111111111111111111111","0000000000000000000000000000000010100000110000000000000000000000","0000000000000000000000000000000010100000111111111111111111111111","0000000000000000000000000000000010100001000000000000000000000000","0000000000000000000000000000000010100001001111111111111111111111","0000000000000000000000000000000010100001010000000000000000000000","00000000000000000
00000000000000010100001011111111111111111111111")
        C_ARD_NUM_CE_ARRAY = (1,1,1,1,1,1,1,1)
        C_ARD_ID_ARRAY = (100,101,102,103,104,105,106,107)
        C_NO_OF_LANES = 1
        SB_WATER_MARK_HI = 436
    Set property "KEEP = TRUE" for signal <sig_cmd_addr>.
    Set property "KEEP = TRUE" for signal <sig_rxtlif_request_done_sync>.
    Set property "KEEP = TRUE" for signal <sig_rxtlif_request_done>.
WARNING:Xst:647 - Input <Bus2IP_PselHit<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sb_rxdsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <linkdown_sync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/slave_bridge.vhd" line 2171: Output port <Full> of the instance <GEN_TX_64_FIFO.comp_tx_pkt_fifo> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'sig_msg_request', unconnected in block 'slave_bridge', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'sig_msg_sent', unconnected in block 'slave_bridge', is tied to its initial value (1).
    Found 6-bit register for signal <sig_rx_error_d2>.
    Found 6-bit register for signal <sig_rx_error_sync_1>.
    Found 5-bit register for signal <sig_rx_error_sync>.
    Found 1-bit register for signal <sig_request_d1>.
    Found 16-bit register for signal <TB_Debug>.
    Found 1-bit register for signal <sig_bar_request>.
    Found 1-bit register for signal <sig_bar_request_sticky>.
    Found 3-bit register for signal <sig_bar_num>.
    Found 1-bit register for signal <sig_IP2Bus_Error_bar>.
    Found 1-bit register for signal <sig_Bus2IP_Burst>.
    Found 1-bit register for signal <sig_ip2bus_rdgo_bar>.
    Found 1-bit register for signal <sig_ip2bus_wrgo_bar>.
    Found 1-bit register for signal <sig_IP2Bus_Retry_bar>.
    Found 4-bit register for signal <BAR_STATE>.
    Found 1-bit register for signal <sig_sticky_req>.
    Found 64-bit register for signal <sig_IP2Bus_Data_bar>.
    Found 1-bit register for signal <sig_IP2Bus_RdAck_bar>.
    Found 1-bit register for signal <sig_rxram_rden>.
    Found 1-bit register for signal <sig_completion_complete>.
    Found 1-bit register for signal <sig_BO>.
    Found 1-bit register for signal <sig_data_error_rdack>.
    Found 1-bit register for signal <sig_data_error_wrack>.
    Found 32-bit register for signal <sig_bus2ip_bar_req_addr>.
    Found 32-bit register for signal <sig_bus2ip_bar_req_data>.
    Found 8-bit register for signal <sig_bus2ip_bar_req_length>.
    Found 8-bit register for signal <sig_bus2ip_pselhit_d1>.
    Found 1-bit register for signal <sig_Bus2ip_Rdreq_d1>.
    Found 1-bit register for signal <sig_Bus2IP_WrReq_d1>.
    Found 1-bit register for signal <sig_Bus2IP_WrReq_sticky>.
    Found 1-bit register for signal <sig_Bus2ip_Rdreq_sticky>.
    Found 1-bit register for signal <sig_bus2ip_pselhit_sticky>.
    Found 1-bit register for signal <sig_IP2Bus_Busy_bar>.
    Found 8-bit register for signal <sig_bus2ip_be>.
    Found 2-bit register for signal <sig_rx_non_fatal_error_sync>.
    Found 2-bit register for signal <sig_rx_fatal_error_sync>.
    Found 2-bit register for signal <sig_rxtlif_request_done_sync>.
    Found 1-bit register for signal <sig_rxtlif_request>.
    Found 1-bit register for signal <sig_cmd_tlp_rst>.
    Found 1-bit register for signal <sig_config_request>.
    Found 8-bit register for signal <sig_target_bus>.
    Found 5-bit register for signal <sig_target_device>.
    Found 3-bit register for signal <sig_target_function>.
    Found 10-bit register for signal <sig_target_dword>.
    Found 1-bit register for signal <sig_config_type>.
    Found 1-bit register for signal <sig_IP2Bus_WrAck_Cpl>.
    Found 1-bit register for signal <sig_io_request>.
    Found 3-bit register for signal <CMD_STATE>.
    Found 1-bit register for signal <sig_request_complete>.
    Found 1-bit register for signal <sig_cmd_request>.
    Found 3-bit register for signal <sig_cmd_bar_num>.
    Found 1-bit register for signal <sig_cmd_rnw>.
    Found 8-bit register for signal <sig_cmd_be>.
    Found 32-bit register for signal <sig_cmd_addr>.
    Found 1-bit register for signal <sig_cmd_burst>.
    Found 8-bit register for signal <sig_cmd_burstlength>.
    Found 8-bit register for signal <sig_Bus2IP_BurstLength>.
    Found 12-bit register for signal <sig_burst_count>.
    Found 32-bit register for signal <sig_4k_addr>.
    Found 8-bit register for signal <sig_burst_size>.
    Found 4-bit register for signal <sig_tag>.
    Found 4-bit register for signal <sig_tag_offset>.
    Found 2-bit register for signal <TAG_STATE>.
    Found 1-bit register for signal <sig_cmd_complete>.
    Found 4-bit register for signal <TLP_STATE>.
    Found 1-bit register for signal <sig_completion_request>.
    Found 1-bit register for signal <sig_IP2Bus_WrAck>.
    Found 1-bit register for signal <sig_wren>.
    Found 70-bit register for signal <sig_wrdata>.
    Found 2-bit register for signal <sig_wrsize>.
    Found 1-bit register for signal <sig_memory_request>.
    Found 10-bit register for signal <sig_write_count>.
    Found 3-bit register for signal <sig_hdr_index>.
    Found 32-bit register for signal <sig_hdr_cnt>.
    Found 4-bit register for signal <sig_transaction_type>.
    Found 10-bit register for signal <sig_payload_length>.
    Found 3-bit register for signal <sig_completion_tags>.
    Found 10-bit register for signal <sig_completion_lengths<0>>.
    Found 10-bit register for signal <sig_completion_lengths<1>>.
    Found 10-bit register for signal <sig_completion_lengths<2>>.
    Found 7-bit register for signal <sig_completion_LowAddrs<0>>.
    Found 7-bit register for signal <sig_completion_LowAddrs<1>>.
    Found 7-bit register for signal <sig_completion_LowAddrs<2>>.
    Found 1-bit register for signal <sig_packet_commit>.
    Found 38-bit register for signal <sig_hdr_array<0>>.
    Found 38-bit register for signal <sig_hdr_array<1>>.
    Found 38-bit register for signal <sig_hdr_array<2>>.
    Found 38-bit register for signal <sig_hdr_array<3>>.
    Found 1-bit register for signal <sig_txfifo_wren>.
    Found 70-bit register for signal <sig_txfifo_wrdata>.
    Found 70-bit register for signal <sig_txfifo_store>.
    Found 1-bit register for signal <sig_txfifo_store_en>.
    Found 4-bit register for signal <RX_STATE>.
    Found 3-bit register for signal <sig_rxtlif_tags>.
    Found 10-bit register for signal <sig_rxtlif_lengths<0>>.
    Found 10-bit register for signal <sig_rxtlif_lengths<1>>.
    Found 10-bit register for signal <sig_rxtlif_lengths<2>>.
    Found 1-bit register for signal <sig_rxram_wren>.
    Found 70-bit register for signal <sig_rxram_wrdata>.
    Found 1-bit register for signal <sig_rxtlif_request_done>.
    Found 11-bit register for signal <sig_length>.
    Found 2-bit register for signal <sig_rx_tag>.
    Found 4-bit register for signal <sig_CompStatus>.
    Found 6-bit register for signal <sig_rx_error>.
    Found 1-bit register for signal <sig_rx_fatal_error>.
    Found 1-bit register for signal <sig_rx_non_fatal_error>.
    Found 3-bit register for signal <sig_count_error>.
    Found 1-bit register for signal <sig_UnexpectedComp>.
    Found 13-bit register for signal <sig_length_count<0>>.
    Found 13-bit register for signal <sig_length_count<1>>.
    Found 13-bit register for signal <sig_length_count<2>>.
    Found 7-bit register for signal <sig_rx_LowAddr>.
    Found 7-bit register for signal <sig_rxtlif_lowaddrs<0>>.
    Found 7-bit register for signal <sig_rxtlif_lowaddrs<1>>.
    Found 7-bit register for signal <sig_rxtlif_lowaddrs<2>>.
    Found 1-bit register for signal <sig_CTO_rst>.
    Found 32-bit register for signal <sig_store_32U>.
    Found 1-bit register for signal <sig_cleanup>.
    Found 1-bit register for signal <sig_CTO>.
    Found 2-bit register for signal <sig_rxtlif_request_sync>.
    Found 1-bit register for signal <sig_rxfifo_wr_rst>.
    Found 1-bit register for signal <sig_CplD>.
    Found 1-bit register for signal <sig_rxtlif_tag>.
    Found 10-bit register for signal <sig_rxtlif_length>.
    Found 7-bit register for signal <sig_rxtlif_lowaddr>.
    Found 1-bit register for signal <sig_sb_rxwren_store>.
    Found 24-bit register for signal <sig_timeout_cnt>.
    Found 1-bit register for signal <sig_completion_timeout>.
    Found 1-bit register for signal <sig_completion_count_enable>.
    Found 6-bit register for signal <sig_rx_error_d1>.
    Found 1-bit register for signal <sig_txfifo_wrindex<0>>.
    Found finite state machine <FSM_16> for signal <BAR_STATE>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 798                                            |
    | Inputs             | 43                                             |
    | Outputs            | 6                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset_BME_OR_1135_o (positive)          |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <CMD_STATE>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset_sig_cmd_tlp_rst_OR_1156_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <TAG_STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State message_hdr_generation is never reached in FSM <TLP_STATE>.
INFO:Xst:1799 - State write_msg_payload is never reached in FSM <TLP_STATE>.
    Found finite state machine <FSM_19> for signal <TLP_STATE>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset_sig_cmd_tlp_rst_OR_1156_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <RX_STATE>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 59                                             |
    | Inputs             | 26                                             |
    | Outputs            | 9                                              |
    | Clock              | Bridge_Clk (rising_edge)                       |
    | Reset              | PCIe_Reset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <GND_1329_o_GND_1329_o_sub_742_OUT> created at line 2037.
    Found 11-bit subtractor for signal <GND_1329_o_GND_1329_o_sub_745_OUT> created at line 2038.
    Found 12-bit subtractor for signal <n3148[11:0]> created at line 2362.
    Found 32-bit adder for signal <Bus2IP_Addr[0]_GND_1329_o_add_30_OUT> created at line 1385.
    Found 3-bit adder for signal <GND_1329_o_sig_bar_num[2]_add_302_OUT> created at line 1568.
    Found 12-bit adder for signal <sig_burst_count[11]_GND_1329_o_add_392_OUT> created at line 1710.
    Found 20-bit adder for signal <sig_cmd_addr[0]_GND_1329_o_add_394_OUT> created at line 1718.
    Found 32-bit adder for signal <sig_cmd_addr[0]_GND_1329_o_add_395_OUT> created at line 1720.
    Found 4-bit adder for signal <sig_tag[3]_GND_1329_o_add_446_OUT> created at line 1772.
    Found 2-bit adder for signal <n3342> created at line 665.
    Found 3-bit adder for signal <sig_hdr_index[2]_GND_1329_o_add_650_OUT> created at line 1981.
    Found 2-bit adder for signal <n3348> created at line 665.
    Found 10-bit adder for signal <sig_write_count[9]_GND_1329_o_add_762_OUT> created at line 2048.
    Found 2-bit adder for signal <n3363> created at line 665.
    Found 5-bit adder for signal <n3472[4:0]> created at line 2301.
    Found 14-bit adder for signal <n3410> created at line 2427.
    Found 3-bit adder for signal <sig_count_error[2]_GND_1329_o_add_1141_OUT> created at line 2479.
    Found 7-bit adder for signal <sig_rxtlif_lowaddr[0]_sig_length[4]_add_1164_OUT> created at line 2512.
    Found 24-bit adder for signal <sig_timeout_cnt[23]_GND_1329_o_add_1339_OUT> created at line 2699.
    Found 32-bit subtractor for signal <GND_1329_o_GND_1329_o_sub_32_OUT<31:0>> created at line 1385.
    Found 8-bit subtractor for signal <GND_1329_o_GND_1329_o_sub_394_OUT<7:0>> created at line 1716.
    Found 2-bit subtractor for signal <GND_1329_o_GND_1329_o_sub_659_OUT<1:0>> created at line 1986.
    Found 2-bit subtractor for signal <GND_1329_o_GND_1329_o_sub_732_OUT<1:0>> created at line 1995.
    Found 2-bit subtractor for signal <GND_1329_o_GND_1329_o_sub_940_OUT<1:0>> created at line 2303.
    Found 8-bit subtractor for signal <GND_1329_o_GND_1329_o_sub_391_OUT<7:0>> created at line 1704.
    Found 4x2-bit Read Only RAM for signal <_n6258>
    Found 1-bit 8-to-1 multiplexer for signal <GND_1329_o_Bus2IP_CS[7]_Mux_303_o> created at line 1568.
    Found 64-bit 3-to-1 multiplexer for signal <sig_txfifo_wrindex[1]_sig_txfifo_wrdata[6]_wide_mux_876_OUT> created at line 2121.
    Found 6-bit 3-to-1 multiplexer for signal <sig_txfifo_wrindex[1]_sig_txfifo_wrdata[0]_wide_mux_877_OUT> created at line 2121.
    Found 10-bit 3-to-1 multiplexer for signal <GND_1329_o_X_91_o_wide_mux_941_OUT> created at line 2306.
    Found 1-bit 3-to-1 multiplexer for signal <GND_1329_o_X_91_o_Mux_943_o> created at line 2307.
    Found 7-bit 3-to-1 multiplexer for signal <GND_1329_o_X_91_o_wide_mux_945_OUT> created at line 2308.
    Found 13-bit 3-to-1 multiplexer for signal <sig_rx_tag[1]_X_91_o_wide_mux_1125_OUT> created at line 2467.
    Found 10-bit 3-to-1 multiplexer for signal <sig_rx_tag[1]_X_91_o_wide_mux_1126_OUT> created at line 2467.
    Found 1-bit 6-to-1 multiplexer for signal <sig_cmd_bar_num[2]_sig_cmd_addr[0]_MUX_4631_o> created at line 692.
    Found 1-bit 6-to-1 multiplexer for signal <sig_cmd_bar_num[2]_sig_cmd_addr[1]_MUX_4632_o> created at line 692.
    Found 1-bit 6-to-1 multiplexer for signal <sig_cmd_bar_num[2]_sig_cmd_addr[2]_MUX_4633_o> created at line 692.
    Found 1-bit 6-to-1 multiplexer for signal <sig_cmd_bar_num[2]_sig_cmd_addr[3]_MUX_4634_o> created at line 692.
    Found 1-bit 6-to-1 multiplexer for signal <sig_cmd_bar_num[2]_sig_cmd_addr[4]_MUX_4635_o> created at line 692.
    Found 1-bit 6-to-1 multiplexer for signal <sig_cmd_bar_num[2]_sig_cmd_addr[5]_MUX_4636_o> created at line 692.
    Found 1-bit 6-to-1 multiplexer for signal <sig_cmd_bar_num[2]_sig_cmd_addr[6]_MUX_4637_o> created at line 692.
    Found 1-bit 6-to-1 multiplexer for signal <sig_cmd_bar_num[2]_sig_cmd_addr[7]_MUX_4638_o> created at line 692.
    Found 1-bit 6-to-1 multiplexer for signal <sig_cmd_bar_num[2]_sig_cmd_addr[8]_MUX_4639_o> created at line 692.
    Found 1-bit 6-to-1 multiplexer for signal <sig_cmd_bar_num[2]_sig_cmd_addr[9]_MUX_4640_o> created at line 692.
    Found 70-bit 4-to-1 multiplexer for signal <n3380> created at line 1833.
    Found 6-bit comparator greater for signal <GND_1329_o_Bus2IP_PselHit[2]_LessThan_3_o> created at line 1051
    Found 6-bit comparator greater for signal <GND_1329_o_Bus2IP_CS[2]_LessThan_5_o> created at line 1060
    Found 32-bit comparator greater for signal <PWR_113_o_GND_1329_o_LessThan_33_o> created at line 1385
    Found 32-bit comparator greater for signal <PWR_113_o_Bus2IP_Addr[0]_LessThan_34_o> created at line 1386
    Found 32-bit comparator equal for signal <sig_bus2ip_bar_req_addr[0]_Bus2IP_Addr[0]_equal_43_o> created at line 1440
    Found 8-bit comparator equal for signal <sig_bus2ip_bar_req_length[0]_Bus2IP_BurstLength[0]_equal_44_o> created at line 1441
    Found 32-bit comparator equal for signal <sig_bus2ip_bar_req_data[0]_Bus2IP_Data[0]_equal_45_o> created at line 1442
    Found 32-bit comparator greater for signal <PWR_113_o_GND_1329_o_LessThan_77_o> created at line 1385
    Found 32-bit comparator greater for signal <PWR_113_o_Bus2IP_Addr[0]_LessThan_78_o> created at line 1386
    Found 32-bit comparator greater for signal <PWR_113_o_GND_1329_o_LessThan_121_o> created at line 1385
    Found 32-bit comparator greater for signal <PWR_113_o_Bus2IP_Addr[0]_LessThan_122_o> created at line 1386
    Found 32-bit comparator greater for signal <PWR_113_o_GND_1329_o_LessThan_165_o> created at line 1385
    Found 32-bit comparator greater for signal <PWR_113_o_Bus2IP_Addr[0]_LessThan_166_o> created at line 1386
    Found 32-bit comparator greater for signal <PWR_113_o_GND_1329_o_LessThan_209_o> created at line 1385
    Found 32-bit comparator greater for signal <PWR_113_o_Bus2IP_Addr[0]_LessThan_210_o> created at line 1386
    Found 32-bit comparator greater for signal <PWR_113_o_GND_1329_o_LessThan_253_o> created at line 1385
    Found 32-bit comparator greater for signal <PWR_113_o_Bus2IP_Addr[0]_LessThan_254_o> created at line 1386
    Found 8-bit comparator not equal for signal <sig_target_bus[0]_secondary_bus_num[0]_equal_289_o> created at line 1467
    Found 13-bit comparator greater for signal <MaxRdRequestSize[0]_GND_1329_o_LessThan_372_o> created at line 1667
    Found 13-bit comparator greater for signal <MaxPayloadSize[0]_GND_1329_o_LessThan_376_o> created at line 1674
    Found 8-bit comparator equal for signal <sig_Bus2IP_BurstLength[0]_sig_burst_count[7]_equal_398_o> created at line 1722
    Found 13-bit comparator greater for signal <MaxRdRequestSize[0]_GND_1329_o_LessThan_404_o> created at line 1732
    Found 13-bit comparator greater for signal <MaxPayloadSize[0]_GND_1329_o_LessThan_407_o> created at line 1734
    Found 4-bit comparator greater for signal <sig_tag[3]_PWR_113_o_LessThan_450_o> created at line 1779
    Found 2-bit comparator lessequal for signal <n1043> created at line 668
    Found 2-bit comparator lessequal for signal <n1045> created at line 670
    Found 2-bit comparator lessequal for signal <n1127> created at line 668
    Found 2-bit comparator lessequal for signal <n1129> created at line 670
    Found 32-bit comparator equal for signal <sig_hdr_cnt[31]_GND_1329_o_equal_734_o> created at line 1998
    Found 11-bit comparator equal for signal <GND_1329_o_GND_1329_o_equal_743_o> created at line 2037
    Found 11-bit comparator equal for signal <GND_1329_o_GND_1329_o_equal_746_o> created at line 2038
    Found 2-bit comparator lessequal for signal <n1212> created at line 668
    Found 2-bit comparator lessequal for signal <n1214> created at line 670
    Found 8-bit comparator greater for signal <n1526> created at line 2301
    Found 8-bit comparator greater for signal <n1528> created at line 2301
    Found 11-bit comparator greater for signal <sig_length[10]_GND_1329_o_LessThan_1037_o> created at line 2404
    Found 7-bit comparator equal for signal <sig_rxtlif_lowaddr[0]_sig_rx_LowAddr[0]_equal_1103_o> created at line 2445
    Found 13-bit comparator equal for signal <GND_1329_o_sig_rx_tag[1]_equal_1107_o> created at line 2467
    WARNING:Xst:2404 -  FFs/Latches <sig_config_read_active_d<0:0>> (without init value) have a constant value of 0 in block <slave_bridge>.
    WARNING:Xst:2404 -  FFs/Latches <sig_txfifo_wrindex<1:1>> (without init value) have a constant value of 0 in block <slave_bridge>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sig_rxtlif_request_done may hinder XST clustering optimizations.
    Summary:
	inferred   1 RAM(s).
	inferred  25 Adder/Subtractor(s).
	inferred 1145 D-type flip-flop(s).
	inferred  38 Comparator(s).
	inferred 2003 Multiplexer(s).
	inferred   5 Finite State Machine(s).
Unit <slave_bridge> synthesized.

Synthesizing Unit <tx_pkt_fifo>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/tx_pkt_fifo.v".
        C_TXFIFO_DWIDTH = 70
        SB_WATER_MARK_HI = 436
        DEPTH = 512
        WATERMARK_HI = 436
        WATERMARK_LO = 0
        ADDRSIZE = 9
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/tx_pkt_fifo.v" line 144: Output port <Watermark_Lo> of the instance <fifo> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <tx_pkt_fifo> synthesized.

Synthesizing Unit <asyncpacketfifoctl_2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/asyncpacketfifoctl.v".
        ADDRSIZE = 9
        DEPTH = 512
        WATERMARK_HI = 436
        WATERMARK_LO = 0
    Found 1-bit register for signal <Empty>.
    Found 1-bit register for signal <Empty_ww>.
    Found 1-bit register for signal <Empty_w>.
    Found 1-bit register for signal <AlmostEmpty>.
    Found 1-bit register for signal <Commit_r>.
    Found 1-bit register for signal <CommitUpdate>.
    Found 1-bit register for signal <Rd_En>.
    Found 1-bit register for signal <Wr_En>.
    Found 1-bit register for signal <Full>.
    Found 1-bit register for signal <Commit>.
    Found 1-bit register for signal <Commit_pending>.
    Found 1-bit register for signal <Watermark_Hi>.
    Found 1-bit register for signal <Watermark_Lo>.
    Found 10-bit register for signal <RdPtrG_w>.
    Found 10-bit register for signal <RdPtrG_ww>.
    Found 10-bit register for signal <WrPtrG>.
    Found 10-bit register for signal <CmPtrG>.
    Found 10-bit register for signal <RdPtrG>.
    Found 10-bit register for signal <CmPtrG_r>.
    Found 10-bit register for signal <CmPtrG_rr>.
    Found 10-bit subtractor for signal <WrPtr[9]_GND_1331_o_sub_36_OUT> created at line 372.
    Found 10-bit adder for signal <WrPtrN[9]_GND_1331_o_add_6_OUT> created at line 270.
    Found 10-bit adder for signal <RdPtrN[9]_GND_1331_o_add_22_OUT> created at line 310.
    Found 10-bit subtractor for signal <RdPtr> created at line 363.
    Found 8x1-bit Read Only RAM for signal <ReadStrobe>
    Found 10-bit comparator equal for signal <LatchedEmpty> created at line 181
    Found 32-bit comparator lessequal for signal <n0054> created at line 268
    Found 10-bit comparator lessequal for signal <n0067> created at line 275
    Found 10-bit comparator equal for signal <CmPtrG_rrN[9]_RdPtrN[9]_equal_24_o> created at line 310
    Found 10-bit comparator equal for signal <CmPtrG_rrN[9]_RdPtrN[9]_equal_25_o> created at line 313
    Found 10-bit comparator lessequal for signal <n0115> created at line 355
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <asyncpacketfifoctl_2> synthesized.

Synthesizing Unit <rx_fifo>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/vhdl/rx_fifo.vhd".
        C_RXFIFO_DWIDTH = 70
    Found 6-bit register for signal <sig_wr_addr<1>>.
    Found 6-bit register for signal <sig_wr_addr<0>>.
    Found 6-bit register for signal <sig_rd_addr>.
    Found 3-bit register for signal <sig_rd_tag>.
    Found 6-bit register for signal <sig_wr_addr<2>>.
    Found 1-bit register for signal <sig_adjust>.
    Found 1-bit register for signal <sig_adjust_dummy>.
    Found 6-bit adder for signal <Wr_Tag[1]_GND_1335_o_add_3_OUT> created at line 143.
    Found 3-bit adder for signal <sig_rd_tag[2]_GND_1335_o_add_22_OUT> created at line 174.
    Found 6-bit adder for signal <sig_rd_addr[5]_GND_1335_o_add_24_OUT> created at line 177.
    Found 32-bit subtractor for signal <GND_1335_o_sig_adjust[31]_sub_20_OUT<31:0>> created at line 171.
    Found 6-bit 3-to-1 multiplexer for signal <sig_wr_addr_and_tag<5:0>> created at line 131.
    Found 10-bit 3-to-1 multiplexer for signal <n0064> created at line 171.
    Found 32-bit comparator equal for signal <GND_1335_o_GND_1335_o_equal_21_o> created at line 171
    Found 3-bit comparator greater for signal <n0023> created at line 173
    WARNING:Xst:2404 -  FFs/Latches <sig_adjust<30:1>> (without init value) have a constant value of 0 in block <rx_fifo>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <rx_fifo> synthesized.

Synthesizing Unit <TLIF>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TLIF.v".
        C_SB_DWIDTH = 64
        C_MB_DWIDTH = 64
        C_DB0_DWIDTH = 128
        C_DB1_DWIDTH = 128
        C_CB_DWIDTH = 64
        C_SB_PRESENT = 1
        C_MB_PRESENT = 1
        C_DB0_PRESENT = 0
        C_DB1_PRESENT = 0
        C_SB_TAG_BASE = 0
        C_SB_TAG_HIGH = 255
        C_DB0_TAG_BASE = 16
        C_DB0_TAG_HIGH = 31
        C_DB1_TAG_BASE = 32
        C_DB1_TAG_HIGH = 47
        C_FAMILY = "virtex6"
        C_PCIBAR_AS = 1
        C_INCLUDE_RC = 0
        C_CB_REMWIDTH = 2
        C_SB_REMWIDTH = 2
        C_MB_REMWIDTH = 2
        C_DB0_REMWIDTH = 4
        C_DB1_REMWIDTH = 4
        FLAGWIDTH = 2
        BRDGWIDTH = 68
        BRDG_REMLSB = 64
        BRDG_REMMSB = 65
        BRDG_SOF = 66
        BRDG_EOF = 67
        TLDWIDTH = 64
        TLFLAGWIDTH = 2
        TLREMWIDTH = 2
        TXDWIDTH = 68
        TXD_REMLSB = 64
        TXD_REMMSB = 65
        TXD_SOF = 66
        TXD_EOF = 67
WARNING:Xst:647 - Input <trn_rrem_n<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rrem_n<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <TLIF> synthesized.

Synthesizing Unit <TTIF>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/TTIF.v".
        C_SB_DWIDTH = 64
        C_MB_DWIDTH = 64
        C_DB0_DWIDTH = 128
        C_DB1_DWIDTH = 128
        C_SB_PRESENT = 1
        C_MB_PRESENT = 1
        C_DB0_PRESENT = 0
        C_DB1_PRESENT = 0
        DWIDTH1 = 0
        DWIDTH2 = 64
        DWIDTH = 64
        REMWIDTH = 2
        C_SB_REMWIDTH = 2
        C_MB_REMWIDTH = 2
        C_DB0_REMWIDTH = 4
        C_DB1_REMWIDTH = 4
        C_FAMILY = "virtex6"
        FLAGWIDTH = 2
        BRDGWIDTH = 68
        BRDG_REMLSB = 64
        BRDG_REMMSB = 65
        BRDG_SOF = 66
        BRDG_EOF = 67
        TLDWIDTH = 64
        TLFLAGWIDTH = 2
        TLREMWIDTH = 2
        TXDWIDTH = 68
        TXD_REMLSB = 64
        TXD_REMMSB = 65
        TXD_SOF = 66
        TXD_EOF = 67
        SB_HDR0MSB = 63
        SB_HDR0LSB = 33
        MB_HDR0MSB = 63
        MB_HDR0LSB = 33
        DB0_HDR0MSB = 127
        DB0_HDR0LSB = 97
        DB1_HDR0MSB = 127
        DB1_HDR0LSB = 97
        SB_DWIDTH_128 = 32'b00000000000000000000000000000000
        MB_DWIDTH_128 = 32'b00000000000000000000000000000000
        DB0_DWIDTH_128 = 32'b00000000000000000000000000000000
        DB1_DWIDTH_128 = 32'b00000000000000000000000000000000
        TDSMWIDTH = 5
        TDSM_Idle = 0
        TDSM_PreLd = 1
        TDSM_Ready = 2
        TDSM_Wait = 3
        TDSM_Purge = 4
        TASMWIDTH = 3
        TASM_Arb = 0
        TASM_Match = 1
        TASM_Ready = 2
    Set property "KEEP_HIERARCHY = TRUE".
WARNING:Xst:647 - Input <DB0_TxRdData<96:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DB0_TxREMn<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DB1_TxRdData<96:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DB1_TxREMn<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_tdst_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <trn_tsrc_rdy_n>.
    Found 1-bit register for signal <DP_Full>.
    Found 1-bit register for signal <CmpPurged>.
    Found 1-bit register for signal <NonpostedPurged>.
    Found 1-bit register for signal <PostedPurged>.
    Found 1-bit register for signal <LastBridgeRead>.
    Found 1-bit register for signal <LastRead>.
    Found 1-bit register for signal <ReadEnable>.
    Found 1-bit register for signal <TransferDone>.
    Found 2-bit register for signal <Fmt>.
    Found 5-bit register for signal <Type>.
    Found 3-bit register for signal <TASM>.
    Found 68-bit register for signal <DataPipe>.
    Found 5-bit register for signal <TDSM>.
    Found 68-bit register for signal <TxData>.
    Found 4-bit register for signal <ActiveXfr>.
    Found 4-bit register for signal <ArbCount>.
    Found finite state machine <FSM_21> for signal <TASM>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | Bridge_Clk (rising_edge)                       |
    | Reset              | TLIF_Rst (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <TDSM>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | trn_clk (rising_edge)                          |
    | Reset              | TLIF_Rst (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <ArbCount>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | Bridge_Clk (rising_edge)                       |
    | Reset              | TLIF_Rst (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit comparator lessequal for signal <n0029> created at line 403
    Summary:
	inferred 156 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  47 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <TTIF> synthesized.

Synthesizing Unit <RTIF>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_pcie_v4_07_a/hdl/verilog/RTIF.v".
        C_SB_DWIDTH = 64
        C_MB_DWIDTH = 64
        C_DB0_DWIDTH = 128
        C_DB1_DWIDTH = 128
        C_SB_PRESENT = 1
        C_MB_PRESENT = 1
        C_DB0_PRESENT = 0
        C_DB1_PRESENT = 0
        C_SB_TAG_BASE = 0
        C_SB_TAG_HIGH = 255
        C_DB0_TAG_BASE = 16
        C_DB0_TAG_HIGH = 31
        C_DB1_TAG_BASE = 32
        C_DB1_TAG_HIGH = 47
        DWIDTH1 = 0
        DWIDTH2 = 64
        DWIDTH = 64
        REMWIDTH = 2
        C_SB_REMWIDTH = 2
        C_MB_REMWIDTH = 2
        C_DB0_REMWIDTH = 4
        C_DB1_REMWIDTH = 4
        C_PCIBAR_AS = 1
        C_INCLUDE_RC = 0
        FLAGWIDTH = 2
        BRDGWIDTH = 68
        BRDG_REMLSB = 64
        BRDG_REMMSB = 65
        BRDG_SOF = 66
        BRDG_EOF = 67
        TLDWIDTH = 64
        TLFLAGWIDTH = 2
        TLREMWIDTH = 2
        RXDWIDTH = 68
        RXD_REMLSB = 64
        RXD_REMMSB = 65
        RXD_SOF = 66
        RXD_EOF = 67
        SB_DWIDTH_128 = 32'b00000000000000000000000000000000
        MB_DWIDTH_128 = 32'b00000000000000000000000000000000
        DB0_DWIDTH_128 = 32'b00000000000000000000000000000000
        DB1_DWIDTH_128 = 32'b00000000000000000000000000000000
        RDSMWIDTH = 8
        RDSM_Idle = 0
        RDSM_Purge = 1
        RDSM_PreLdCB = 2
        RDSM_PreLdDP = 3
        RDSM_Match = 4
        RDSM_Write = 5
        RDSM_Wait = 6
        RDSM_Recovery = 7
        HDR0MSB = 63
        HDR0LSB = 32
        HDR1MSB = 31
        HDR1LSB = 0
        HDR2MSB = 63
        HDR2LSB = 32
    Set property "KEEP_HIERARCHY = TRUE".
WARNING:Xst:647 - Input <Bridge_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SB_RxFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MB_RxFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MB_RxNP_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DB0_RxFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DB1_RxFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rerrfwd_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <trn_rcpl_streaming_n>.
    Found 1-bit register for signal <trn_rdst_rdy_n>.
    Found 1-bit register for signal <trn_rnp_ok_n>.
    Found 1-bit register for signal <DP_Full>.
    Found 1-bit register for signal <LastAtBridge>.
    Found 1-bit register for signal <LastRead>.
    Found 1-bit register for signal <WriteEnable>.
    Found 1-bit register for signal <CmpPurged>.
    Found 1-bit register for signal <NonpostedPurged>.
    Found 68-bit register for signal <DataPipe>.
    Found 2-bit register for signal <Fmt>.
    Found 5-bit register for signal <Type>.
    Found 4-bit register for signal <Port>.
    Found 8-bit register for signal <RDSM>.
    Found 8-bit register for signal <Tag>.
    Found 3-bit register for signal <CB_RxBAR>.
    Found 68-bit register for signal <RdData>.
    Found finite state machine <FSM_24> for signal <RDSM>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | trn_clk (rising_edge)                          |
    | Reset              | TLIF_Rst (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000001                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit comparator lessequal for signal <n0011> created at line 351
    Found 8-bit comparator lessequal for signal <n0013> created at line 351
    Found 8-bit comparator lessequal for signal <n0017> created at line 354
    Found 8-bit comparator lessequal for signal <n0019> created at line 354
    WARNING:Xst:2404 -  FFs/Latches <PostedPurged<0:0>> (without init value) have a constant value of 0 in block <RTIF>.
    Summary:
	inferred 167 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  39 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <RTIF> synthesized.

Synthesizing Unit <virtex6_pcie_ep_wrap_vhd>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/vhdl/virtex6_pcie_ep_wrap_vhd.vhd".
        ALLOW_X8_GEN2 = "FALSE"
        BAR0_U = 65535
        BAR0_L = 57356
        BAR1_U = 65535
        BAR1_L = 65535
        BAR2_U = 0
        BAR2_L = 0
        BAR3_U = 0
        BAR3_L = 0
        BAR4_U = 0
        BAR4_L = 0
        BAR5_U = 0
        BAR5_L = 0
        CARDBUS_CIS_POINTER = 0
        CLASS_CODE = 360448
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = 0
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 0
        DEV_CAP_EXT_TAG_SUPPORTED = "TRUE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 1
        DEVICE_ID = 1289
        DISABLE_LANE_REVERSAL = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DSN_BASE_PTR = 0
        DSN_CAP_NEXTPTR = 0
        DSN_CAP_ON = "FALSE"
        ENABLE_MSG_ROUTE = 512
        ENABLE_RX_TD_ECRC_TRIM = "TRUE"
        EXPANSION_ROM_U = 0
        EXPANSION_ROM_L = 0
        EXT_CFG_CAP_PTR = 63
        EXT_CFG_XP_CAP_PTR = 1023
        HEADER_TYPE = 0
        INTERRUPT_PIN = 0
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_MAX_LINK_SPEED = 1
        LINK_CAP_MAX_LINK_WIDTH = 1
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = 1
        LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE"
        LL_ACK_TIMEOUT = 516
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = 1549
        LL_REPLAY_TIMEOUT_EN = "FALSE"
        LL_REPLAY_TIMEOUT_FUNC = 0
        LTSSM_MAX_LINK_WIDTH = 1
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "TRUE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = 80
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = 64
        MSIX_CAP_TABLE_SIZE = 0
        PCIE_CAP_DEVICE_PORT_TYPE = 0
        PCIE_CAP_INT_MSG_NUM = 0
        PCIE_CAP_NEXTPTR = 0
        PCIE_DRP_ENABLE = "FALSE"
        PIPE_PIPELINE_STAGES = 0
        PM_CAP_DSI = "TRUE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_NEXTPTR = 72
        PM_CAP_PMESUPPORT = 0
        PM_CSR_NOSOFTRST = "FALSE"
        PM_DATA_SCALE0 = 0
        PM_DATA_SCALE1 = 0
        PM_DATA_SCALE2 = 0
        PM_DATA_SCALE3 = 0
        PM_DATA_SCALE4 = 0
        PM_DATA_SCALE5 = 0
        PM_DATA_SCALE6 = 0
        PM_DATA_SCALE7 = 0
        PM_DATA0 = 0
        PM_DATA1 = 0
        PM_DATA2 = 0
        PM_DATA3 = 0
        PM_DATA4 = 0
        PM_DATA5 = 0
        PM_DATA6 = 0
        PM_DATA7 = 0
        REF_CLK_FREQ = 2
        REVISION_ID = 0
        SUBSYSTEM_ID = 0
        SUBSYSTEM_VENDOR_ID = 0
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        UPCONFIG_CAPABLE = "TRUE"
        USER_CLK_FREQ = 2
        VC_BASE_PTR = 268
        VC_CAP_NEXTPTR = 0
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = 511
        VC0_TOTAL_CREDITS_CD = 77
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 77
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 13
        VENDOR_ID = 4334
        VSEC_BASE_PTR = 352
        VSEC_CAP_NEXTPTR = 0
        VSEC_CAP_ON = "FALSE"
        AER_BASE_PTR = 296
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = 1
        AER_CAP_INT_MSG_NUM_MSI = 10
        AER_CAP_INT_MSG_NUM_MSIX = 21
        AER_CAP_NEXTPTR = 352
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE"
        AER_CAP_VERSION = 1
        CAPABILITIES_PTR = 64
        CRM_MODULE_RSTS = 0
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DNSTREAM_LINK_NUM = 0
        DSN_CAP_ID = 0
        DSN_CAP_VERSION = 1
        ENTER_RVRY_EI_L0 = "TRUE"
        INFER_EI = 0
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = 66
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_RSVD_23_22 = 0
        LINK_CONTROL_RCB = 0
        MSI_BASE_PTR = 72
        MSI_CAP_ID = 5
        MSI_CAP_NEXTPTR = 96
        MSIX_BASE_PTR = 156
        MSIX_CAP_ID = 17
        MSIX_CAP_NEXTPTR = 0
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 254
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = 96
        PCIE_CAP_CAPABILITY_ID = 16
        PCIE_CAP_CAPABILITY_VERSION = 2
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "TRUE"
        PCIE_REVISION = 2
        PGL0_LANE = 0
        PGL1_LANE = 1
        PGL2_LANE = 2
        PGL3_LANE = 3
        PGL4_LANE = 4
        PGL5_LANE = 5
        PGL6_LANE = 6
        PGL7_LANE = 7
        PL_AUTO_CONFIG = 1
        PL_FAST_TRAIN = "FALSE"
        PM_BASE_PTR = 64
        PM_CAP_AUXCURRENT = 0
        PM_CAP_ID = 1
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = 0
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 0
        SPARE_BIT0 = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = 0
        SPARE_BYTE1 = 0
        SPARE_BYTE2 = 0
        SPARE_BYTE3 = 0
        SPARE_WORD0 = 0
        SPARE_WORD1 = 0
        SPARE_WORD2 = 0
        SPARE_WORD3 = 0
        TL_RBYPASS = "FALSE"
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        UPSTREAM_FACING = "TRUE"
        UR_INV_REQ = "TRUE"
        VC_CAP_ID = 2
        VC_CAP_VERSION = 1
        VSEC_CAP_HDR_ID = 4660
        VSEC_CAP_HDR_LENGTH = 24
        VSEC_CAP_HDR_REVISION = 1
        VSEC_CAP_ID = 11
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_VERSION = 1
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/vhdl/virtex6_pcie_ep_wrap_vhd.vhd" line 858: Output port <cfg_pmcsr_powerstate> of the instance <comp_v6_pcie_v1_7_ep_wrap> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/vhdl/virtex6_pcie_ep_wrap_vhd.vhd" line 858: Output port <cfg_pmcsr_pme_en> of the instance <comp_v6_pcie_v1_7_ep_wrap> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/vhdl/virtex6_pcie_ep_wrap_vhd.vhd" line 858: Output port <cfg_pmcsr_pme_status> of the instance <comp_v6_pcie_v1_7_ep_wrap> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <virtex6_pcie_ep_wrap_vhd> synthesized.

Synthesizing Unit <v6_pcie_v1_7_ep_wrap>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep_wrap.v".
        ALLOW_X8_GEN2 = "FALSE"
        BAR0_U = 16'b1111111111111111
        BAR0_L = 16'b1110000000001100
        BAR1_U = 16'b1111111111111111
        BAR1_L = 16'b1111111111111111
        BAR2_U = 16'b0000000000000000
        BAR2_L = 16'b0000000000000000
        BAR3_U = 16'b0000000000000000
        BAR3_L = 16'b0000000000000000
        BAR4_U = 16'b0000000000000000
        BAR4_L = 16'b0000000000000000
        BAR5_U = 16'b0000000000000000
        BAR5_L = 16'b0000000000000000
        CARDBUS_CIS_POINTER = 0
        CLASS_CODE = 360448
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = 0
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 0
        DEV_CAP_EXT_TAG_SUPPORTED = "TRUE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 1
        DEVICE_ID = 1289
        DISABLE_LANE_REVERSAL = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DSN_BASE_PTR = 0
        DSN_CAP_NEXTPTR = 0
        DSN_CAP_ON = "FALSE"
        ENABLE_MSG_ROUTE = 512
        ENABLE_RX_TD_ECRC_TRIM = "TRUE"
        EXPANSION_ROM_U = 0
        EXPANSION_ROM_L = 0
        EXT_CFG_CAP_PTR = 63
        EXT_CFG_XP_CAP_PTR = 1023
        HEADER_TYPE = 0
        INTERRUPT_PIN = 0
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_MAX_LINK_SPEED = 1
        LINK_CAP_MAX_LINK_WIDTH = 1
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = 1
        LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE"
        LL_ACK_TIMEOUT = 516
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = 1549
        LL_REPLAY_TIMEOUT_EN = "FALSE"
        LL_REPLAY_TIMEOUT_FUNC = 0
        LTSSM_MAX_LINK_WIDTH = 1
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "TRUE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = 80
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = 64
        MSIX_CAP_TABLE_SIZE = 0
        PCIE_CAP_DEVICE_PORT_TYPE = 0
        PCIE_CAP_INT_MSG_NUM = 0
        PCIE_CAP_NEXTPTR = 0
        PCIE_DRP_ENABLE = "FALSE"
        PIPE_PIPELINE_STAGES = 0
        PM_CAP_DSI = "TRUE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_NEXTPTR = 72
        PM_CAP_PMESUPPORT = 0
        PM_CSR_NOSOFTRST = "FALSE"
        PM_DATA_SCALE0 = 0
        PM_DATA_SCALE1 = 0
        PM_DATA_SCALE2 = 0
        PM_DATA_SCALE3 = 0
        PM_DATA_SCALE4 = 0
        PM_DATA_SCALE5 = 0
        PM_DATA_SCALE6 = 0
        PM_DATA_SCALE7 = 0
        PM_DATA0 = 0
        PM_DATA1 = 0
        PM_DATA2 = 0
        PM_DATA3 = 0
        PM_DATA4 = 0
        PM_DATA5 = 0
        PM_DATA6 = 0
        PM_DATA7 = 0
        REF_CLK_FREQ = 2
        REVISION_ID = 0
        SPARE_BIT0 = 0
        SUBSYSTEM_ID = 0
        SUBSYSTEM_VENDOR_ID = 0
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        UPCONFIG_CAPABLE = "TRUE"
        USER_CLK_FREQ = 2
        VC_BASE_PTR = 268
        VC_CAP_NEXTPTR = 0
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = 511
        VC0_TOTAL_CREDITS_CD = 77
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 77
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 13
        VENDOR_ID = 4334
        VSEC_BASE_PTR = 352
        VSEC_CAP_NEXTPTR = 0
        VSEC_CAP_ON = "FALSE"
        AER_BASE_PTR = 296
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = 1
        AER_CAP_INT_MSG_NUM_MSI = 10
        AER_CAP_INT_MSG_NUM_MSIX = 21
        AER_CAP_NEXTPTR = 352
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE"
        AER_CAP_VERSION = 1
        CAPABILITIES_PTR = 64
        CRM_MODULE_RSTS = 0
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DNSTREAM_LINK_NUM = 0
        DSN_CAP_ID = 0
        DSN_CAP_VERSION = 1
        ENTER_RVRY_EI_L0 = "TRUE"
        INFER_EI = 0
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = 66
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_RSVD_23_22 = 0
        LINK_CONTROL_RCB = 0
        MSI_BASE_PTR = 72
        MSI_CAP_ID = 5
        MSI_CAP_NEXTPTR = 96
        MSIX_BASE_PTR = 156
        MSIX_CAP_ID = 17
        MSIX_CAP_NEXTPTR = 0
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 254
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = 96
        PCIE_CAP_CAPABILITY_ID = 16
        PCIE_CAP_CAPABILITY_VERSION = 2
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "TRUE"
        PCIE_REVISION = 2
        PGL0_LANE = 0
        PGL1_LANE = 1
        PGL2_LANE = 2
        PGL3_LANE = 3
        PGL4_LANE = 4
        PGL5_LANE = 5
        PGL6_LANE = 6
        PGL7_LANE = 7
        PL_AUTO_CONFIG = 1
        PL_FAST_TRAIN = "FALSE"
        PM_BASE_PTR = 64
        PM_CAP_AUXCURRENT = 0
        PM_CAP_ID = 1
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = 0
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = 0
        SPARE_BYTE1 = 0
        SPARE_BYTE2 = 0
        SPARE_BYTE3 = 0
        SPARE_WORD0 = 0
        SPARE_WORD1 = 0
        SPARE_WORD2 = 0
        SPARE_WORD3 = 0
        TL_RBYPASS = "FALSE"
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        UPSTREAM_FACING = "TRUE"
        UR_INV_REQ = "TRUE"
        VC_CAP_ID = 2
        VC_CAP_VERSION = 1
        VSEC_CAP_HDR_ID = 4660
        VSEC_CAP_HDR_LENGTH = 24
        VSEC_CAP_HDR_REVISION = 1
        VSEC_CAP_ID = 11
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_VERSION = 1
    Summary:
	no macro.
Unit <v6_pcie_v1_7_ep_wrap> synthesized.

Synthesizing Unit <v6_pcie_v1_7_ep>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v".
        ALLOW_X8_GEN2 = "FALSE"
        BAR0 = 32'b11111111111111111110000000001100
        BAR1 = 32'b11111111111111111111111111111111
        BAR2 = 32'b00000000000000000000000000000000
        BAR3 = 32'b00000000000000000000000000000000
        BAR4 = 32'b00000000000000000000000000000000
        BAR5 = 32'b00000000000000000000000000000000
        CARDBUS_CIS_POINTER = 0
        CLASS_CODE = 360448
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = 0
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 0
        DEV_CAP_EXT_TAG_SUPPORTED = "TRUE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 1
        DEVICE_ID = 1289
        DISABLE_LANE_REVERSAL = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DSN_BASE_PTR = 0
        DSN_CAP_NEXTPTR = 0
        DSN_CAP_ON = "FALSE"
        ENABLE_MSG_ROUTE = 512
        ENABLE_RX_TD_ECRC_TRIM = "TRUE"
        EXPANSION_ROM = 32'b00000000000000000000000000000000
        EXT_CFG_CAP_PTR = 63
        EXT_CFG_XP_CAP_PTR = 1023
        HEADER_TYPE = 0
        INTERRUPT_PIN = 0
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_MAX_LINK_SPEED = 1
        LINK_CAP_MAX_LINK_WIDTH = 1
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = 1
        LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE"
        LL_ACK_TIMEOUT = 516
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = 1549
        LL_REPLAY_TIMEOUT_EN = "FALSE"
        LL_REPLAY_TIMEOUT_FUNC = 0
        LTSSM_MAX_LINK_WIDTH = 1
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "TRUE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = 80
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = 64
        MSIX_CAP_TABLE_SIZE = 0
        PCIE_CAP_DEVICE_PORT_TYPE = 0
        PCIE_CAP_INT_MSG_NUM = 0
        PCIE_CAP_NEXTPTR = 0
        PCIE_DRP_ENABLE = "FALSE"
        PIPE_PIPELINE_STAGES = 0
        PM_CAP_DSI = "TRUE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_NEXTPTR = 72
        PM_CAP_PMESUPPORT = 0
        PM_CSR_NOSOFTRST = "FALSE"
        PM_DATA_SCALE0 = 0
        PM_DATA_SCALE1 = 0
        PM_DATA_SCALE2 = 0
        PM_DATA_SCALE3 = 0
        PM_DATA_SCALE4 = 0
        PM_DATA_SCALE5 = 0
        PM_DATA_SCALE6 = 0
        PM_DATA_SCALE7 = 0
        PM_DATA0 = 0
        PM_DATA1 = 0
        PM_DATA2 = 0
        PM_DATA3 = 0
        PM_DATA4 = 0
        PM_DATA5 = 0
        PM_DATA6 = 0
        PM_DATA7 = 0
        REF_CLK_FREQ = 2
        REVISION_ID = 0
        SPARE_BIT0 = 0
        SUBSYSTEM_ID = 0
        SUBSYSTEM_VENDOR_ID = 0
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        UPCONFIG_CAPABLE = "TRUE"
        USER_CLK_FREQ = 2
        VC_BASE_PTR = 268
        VC_CAP_NEXTPTR = 0
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = 511
        VC0_TOTAL_CREDITS_CD = 77
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 77
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 13
        VENDOR_ID = 4334
        VSEC_BASE_PTR = 352
        VSEC_CAP_NEXTPTR = 0
        VSEC_CAP_ON = "FALSE"
        AER_BASE_PTR = 296
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = 1
        AER_CAP_INT_MSG_NUM_MSI = 10
        AER_CAP_INT_MSG_NUM_MSIX = 21
        AER_CAP_NEXTPTR = 352
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE"
        AER_CAP_VERSION = 1
        CAPABILITIES_PTR = 64
        CRM_MODULE_RSTS = 0
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DNSTREAM_LINK_NUM = 0
        DSN_CAP_ID = 0
        DSN_CAP_VERSION = 1
        ENTER_RVRY_EI_L0 = "TRUE"
        INFER_EI = 0
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = 66
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_RSVD_23_22 = 0
        LINK_CONTROL_RCB = 0
        MSI_BASE_PTR = 72
        MSI_CAP_ID = 5
        MSI_CAP_NEXTPTR = 96
        MSIX_BASE_PTR = 156
        MSIX_CAP_ID = 17
        MSIX_CAP_NEXTPTR = 0
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 254
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = 96
        PCIE_CAP_CAPABILITY_ID = 16
        PCIE_CAP_CAPABILITY_VERSION = 2
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "TRUE"
        PCIE_REVISION = 2
        PGL0_LANE = 0
        PGL1_LANE = 1
        PGL2_LANE = 2
        PGL3_LANE = 3
        PGL4_LANE = 4
        PGL5_LANE = 5
        PGL6_LANE = 6
        PGL7_LANE = 7
        PL_AUTO_CONFIG = 1
        PL_FAST_TRAIN = "FALSE"
        PM_BASE_PTR = 64
        PM_CAP_AUXCURRENT = 0
        PM_CAP_ID = 1
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = 0
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = 0
        SPARE_BYTE1 = 0
        SPARE_BYTE2 = 0
        SPARE_BYTE3 = 0
        SPARE_WORD0 = 0
        SPARE_WORD1 = 0
        SPARE_WORD2 = 0
        SPARE_WORD3 = 0
        TL_RBYPASS = "FALSE"
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        UPSTREAM_FACING = "TRUE"
        UR_INV_REQ = "TRUE"
        VC_CAP_ID = 2
        VC_CAP_VERSION = 1
        VSEC_CAP_HDR_ID = 4660
        VSEC_CAP_HDR_LENGTH = 24
        VSEC_CAP_HDR_REVISION = 1
        VSEC_CAP_ID = 11
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_VERSION = 1
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 708: Output port <block_clk> of the instance <pcie_clocking_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGTRANSACTIONADDR> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGVCTCVCMAP> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <PLRXPMSTATE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <PLTXPMSTATE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <DBGVECA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <DBGVECB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <DBGVECC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <PLDBGVEC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <PCIEDRPDO> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <RECEIVEDFUNCLVLRSTN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <LNKCLKEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <TRNRECRCERRN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <TRNTDLLPDSTRDYN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGAERECRCCHECKEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGAERECRCGENEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGERRAERHEADERLOGSETN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDASSERTINTA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDASSERTINTB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDASSERTINTC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDASSERTINTD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDDEASSERTINTA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDDEASSERTINTB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDDEASSERTINTC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDDEASSERTINTD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDERRCOR> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDERRFATAL> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDERRNONFATAL> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDPMASNAK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDPMETOACK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDPMPME> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDSETSLOTPOWERLIMIT> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGMSGRECEIVEDUNLOCK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGPMRCVASREQL1N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGPMRCVENTERL1N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGPMRCVENTERL23N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGPMRCVREQACKN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGSLOTCONTROLELECTROMECHILCTLPULSE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGTRANSACTION> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <CFGTRANSACTIONTYPE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <PLPHYLNKUPN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <DBGSCLRA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <DBGSCLRB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <DBGSCLRC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <DBGSCLRD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <DBGSCLRE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <DBGSCLRF> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <DBGSCLRG> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <DBGSCLRH> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <DBGSCLRI> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <DBGSCLRJ> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <DBGSCLRK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/v6_pcie_v1_7_ep.v" line 969: Output port <PCIEDRPDRDY> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <cfg_device_number_d>.
    Found 3-bit register for signal <cfg_function_number_d>.
    Found 8-bit register for signal <cfg_bus_number_d>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <v6_pcie_v1_7_ep> synthesized.

Synthesizing Unit <pcie_reset_delay_v6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_reset_delay_v6.v".
        PL_FAST_TRAIN = "FALSE"
        REF_CLK_FREQ = 2
    Found 8-bit register for signal <reg_count_15_8>.
    Found 8-bit register for signal <reg_count_23_16>.
    Found 8-bit register for signal <reg_count_7_0>.
    Found 8-bit adder for signal <reg_count_7_0[7]_GND_1353_o_add_2_OUT> created at line 99.
    Found 8-bit adder for signal <reg_count_15_8[7]_GND_1353_o_add_4_OUT> created at line 100.
    Found 8-bit adder for signal <reg_count_23_16[7]_GND_1353_o_add_8_OUT> created at line 101.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <pcie_reset_delay_v6> synthesized.

Synthesizing Unit <pcie_clocking_v6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_clocking_v6.v".
        IS_ENDPOINT = "TRUE"
        CAP_LINK_WIDTH = 1
        CAP_LINK_SPEED = 1
        REF_CLK_FREQ = 2
        USER_CLK_FREQ = 2
WARNING:Xst:647 - Input <sel_lnk_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel_lnk_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <block_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <reg_clock_locked>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pcie_clocking_v6> synthesized.

Synthesizing Unit <pcie_2_0_v6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v".
        TCQ = 1
        REF_CLK_FREQ = 2
        PIPE_PIPELINE_STAGES = 0
        AER_BASE_PTR = 296
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = 1
        AER_CAP_INT_MSG_NUM_MSI = 10
        AER_CAP_INT_MSG_NUM_MSIX = 21
        AER_CAP_NEXTPTR = 352
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE"
        AER_CAP_VERSION = 1
        ALLOW_X8_GEN2 = "FALSE"
        BAR0 = 32'b11111111111111111110000000001100
        BAR1 = 32'b11111111111111111111111111111111
        BAR2 = 32'b00000000000000000000000000000000
        BAR3 = 32'b00000000000000000000000000000000
        BAR4 = 32'b00000000000000000000000000000000
        BAR5 = 32'b00000000000000000000000000000000
        CAPABILITIES_PTR = 64
        CARDBUS_CIS_POINTER = 0
        CLASS_CODE = 360448
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = 0
        CRM_MODULE_RSTS = 0
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 0
        DEV_CAP_EXT_TAG_SUPPORTED = "TRUE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 1
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DEVICE_ID = 1289
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_LANE_REVERSAL = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DNSTREAM_LINK_NUM = 0
        DSN_BASE_PTR = 0
        DSN_CAP_ID = 0
        DSN_CAP_NEXTPTR = 0
        DSN_CAP_ON = "FALSE"
        DSN_CAP_VERSION = 1
        ENABLE_MSG_ROUTE = 512
        ENABLE_RX_TD_ECRC_TRIM = "TRUE"
        ENTER_RVRY_EI_L0 = "TRUE"
        EXPANSION_ROM = 32'b00000000000000000000000000000000
        EXT_CFG_CAP_PTR = 63
        EXT_CFG_XP_CAP_PTR = 1023
        HEADER_TYPE = 0
        INFER_EI = 0
        INTERRUPT_PIN = 0
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = 66
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_MAX_LINK_SPEED = 1
        LINK_CAP_MAX_LINK_WIDTH = 1
        LINK_CAP_RSVD_23_22 = 0
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CONTROL_RCB = 0
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = 1
        LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE"
        LL_ACK_TIMEOUT = 516
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = 1549
        LL_REPLAY_TIMEOUT_EN = "FALSE"
        LL_REPLAY_TIMEOUT_FUNC = 0
        LTSSM_MAX_LINK_WIDTH = 1
        MSI_BASE_PTR = 72
        MSI_CAP_ID = 5
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_NEXTPTR = 96
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "TRUE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_BASE_PTR = 156
        MSIX_CAP_ID = 17
        MSIX_CAP_NEXTPTR = 0
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = 80
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = 64
        MSIX_CAP_TABLE_SIZE = 0
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 254
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = 96
        PCIE_CAP_CAPABILITY_ID = 16
        PCIE_CAP_CAPABILITY_VERSION = 2
        PCIE_CAP_DEVICE_PORT_TYPE = 0
        PCIE_CAP_INT_MSG_NUM = 0
        PCIE_CAP_NEXTPTR = 0
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "TRUE"
        PCIE_REVISION = 2
        PGL0_LANE = 0
        PGL1_LANE = 1
        PGL2_LANE = 2
        PGL3_LANE = 3
        PGL4_LANE = 4
        PGL5_LANE = 5
        PGL6_LANE = 6
        PGL7_LANE = 7
        PL_AUTO_CONFIG = 1
        PL_FAST_TRAIN = "FALSE"
        PM_BASE_PTR = 64
        PM_CAP_AUXCURRENT = 0
        PM_CAP_DSI = "TRUE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_ID = 1
        PM_CAP_NEXTPTR = 72
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_PMESUPPORT = 0
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        PM_CSR_NOSOFTRST = "FALSE"
        PM_DATA_SCALE0 = 0
        PM_DATA_SCALE1 = 0
        PM_DATA_SCALE2 = 0
        PM_DATA_SCALE3 = 0
        PM_DATA_SCALE4 = 0
        PM_DATA_SCALE5 = 0
        PM_DATA_SCALE6 = 0
        PM_DATA_SCALE7 = 0
        PM_DATA0 = 0
        PM_DATA1 = 0
        PM_DATA2 = 0
        PM_DATA3 = 0
        PM_DATA4 = 0
        PM_DATA5 = 0
        PM_DATA6 = 0
        PM_DATA7 = 0
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        REVISION_ID = 0
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = 0
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 0
        SPARE_BIT0 = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = 0
        SPARE_BYTE1 = 0
        SPARE_BYTE2 = 0
        SPARE_BYTE3 = 0
        SPARE_WORD0 = 0
        SPARE_WORD1 = 0
        SPARE_WORD2 = 0
        SPARE_WORD3 = 0
        SUBSYSTEM_ID = 0
        SUBSYSTEM_VENDOR_ID = 0
        TL_RBYPASS = "FALSE"
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        UPCONFIG_CAPABLE = "TRUE"
        UPSTREAM_FACING = "TRUE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        UR_INV_REQ = "TRUE"
        USER_CLK_FREQ = 2
        VC_BASE_PTR = 268
        VC_CAP_ID = 2
        VC_CAP_NEXTPTR = 0
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC_CAP_VERSION = 1
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = 511
        VC0_TOTAL_CREDITS_CD = 77
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 77
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 13
        VENDOR_ID = 4334
        VSEC_BASE_PTR = 352
        VSEC_CAP_HDR_ID = 4660
        VSEC_CAP_HDR_LENGTH = 24
        VSEC_CAP_HDR_REVISION = 1
        VSEC_CAP_ID = 11
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_NEXTPTR = 0
        VSEC_CAP_ON = "FALSE"
        VSEC_CAP_VERSION = 1
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" line 1439: Output port <pipe_tx_reset_o> of the instance <pcie_pipe_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_2_0_v6.v" line 1439: Output port <pipe_tx_swing_o> of the instance <pcie_pipe_i> is unconnected or connected to loadless signal.
    Summary:
	inferred   8 Multiplexer(s).
Unit <pcie_2_0_v6> synthesized.

Synthesizing Unit <pcie_pipe_v6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_v6.v".
        NO_OF_LANES = 1
        LINK_CAP_MAX_LINK_SPEED = 1
        PIPE_PIPELINE_STAGES = 0
WARNING:Xst:647 - Input <pipe_tx1_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx1_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx1_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx2_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx2_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx2_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx3_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx3_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx3_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx1_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx1_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx2_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx2_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx3_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx3_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <pipe_rx1_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx1_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx2_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx2_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx3_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx3_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx4_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx4_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx5_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx5_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx6_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx6_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx7_char_is_k_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_rx7_data_q> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <pcie_pipe_v6> synthesized.

Synthesizing Unit <pcie_pipe_misc_v6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_misc_v6.v".
        PIPE_PIPELINE_STAGES = 0
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_misc_v6> synthesized.

Synthesizing Unit <pcie_pipe_lane_v6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_pipe_lane_v6.v".
        PIPE_PIPELINE_STAGES = 0
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_lane_v6> synthesized.

Synthesizing Unit <pcie_gtx_v6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_gtx_v6.v".
        NO_OF_LANES = 1
        LINK_CAP_MAX_LINK_SPEED = 1
        REF_CLK_FREQ = 2
        PL_FAST_TRAIN = "FALSE"
WARNING:Xst:647 - Input <pipe_tx_margin<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx1_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx2_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx3_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx1_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx2_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx3_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_gtx_v6.v" line 254: Output port <GTRefClkout> of the instance <gtx_v6_i> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <cnt_local_pcs_reset>.
    Found 5-bit register for signal <phy_rdy_pre_cnt>.
    Found 1-bit register for signal <local_pcs_reset>.
    Found 1-bit register for signal <local_pcs_reset_done>.
    Found 6-bit register for signal <pl_ltssm_state_q>.
    Found 1-bit register for signal <phy_rdy_n>.
    Found 4-bit subtractor for signal <cnt_local_pcs_reset[3]_GND_1363_o_sub_48_OUT> created at line 484.
    Found 5-bit adder for signal <phy_rdy_pre_cnt[4]_GND_1363_o_add_40_OUT> created at line 464.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pcie_gtx_v6> synthesized.

Synthesizing Unit <gtx_wrapper_v6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v".
        NO_OF_LANES = 1
        REF_CLK_FREQ = 2
        PL_FAST_TRAIN = "FALSE"
INFO:Xst:3210 - "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_wrapper_v6.v" line 275: Output port <drpstate> of the instance <GTXD[0].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <GTRefClkout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <TXRESETDONE_q>.
    Found 1-bit register for signal <GTX_RxResetDone_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <gtx_wrapper_v6> synthesized.

Synthesizing Unit <GTX_DRP_CHANALIGN_FIX_3752_V6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_drp_chanalign_fix_3752_v6.v".
        C_SIMULATION = 0
WARNING:Xst:647 - Input <dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <drpstate>.
    Found 1-bit register for signal <write_ts1_gated>.
    Found 1-bit register for signal <write_fts_gated>.
    Found 8-bit register for signal <daddr>.
    Found finite state machine <FSM_25> for signal <drpstate>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 20                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | drp_clk (rising_edge)                          |
    | Reset              | Reset_n (negative)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0011                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <daddr[7]_GND_1365_o_add_14_OUT> created at line 180.
    Found 16x32-bit Read Only RAM for signal <_n0098>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_DRP_CHANALIGN_FIX_3752_V6> synthesized.

Synthesizing Unit <GTX_RX_VALID_FILTER_V6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_rx_valid_filter_v6.v".
        CLK_COR_MIN_LAT = 28
    Found 5-bit register for signal <reg_state_eios_det>.
    Found 1-bit register for signal <reg_symbol_after_eios>.
    Found 2-bit register for signal <gt_rxcharisk_q>.
    Found 16-bit register for signal <gt_rxdata_q>.
    Found 1-bit register for signal <gt_rxvalid_q>.
    Found 1-bit register for signal <gt_rxelecidle_q>.
    Found 1-bit register for signal <gt_rxelecidle_qq>.
    Found 3-bit register for signal <gt_rx_status_q>.
    Found 1-bit register for signal <gt_rx_phy_status_q>.
    Found 1-bit register for signal <gt_rx_is_skp0_q>.
    Found 1-bit register for signal <gt_rx_is_skp1_q>.
    Found 4-bit register for signal <reg_state_rxvld_ei>.
    Found 5-bit register for signal <reg_rxvld_count>.
    Found 4-bit register for signal <reg_rxvld_fallback>.
    Found 1-bit register for signal <awake_see_com_q>.
    Found 1-bit register for signal <awake_in_progress_q>.
    Found 4-bit register for signal <awake_com_count_q>.
    Found 1-bit register for signal <reg_eios_detected>.
    Found finite state machine <FSM_26> for signal <reg_state_eios_det>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 26                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_27> for signal <reg_state_rxvld_ei>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <reg_rxvld_count[4]_GND_1366_o_add_55_OUT> created at line 308.
    Found 4-bit adder for signal <reg_rxvld_fallback[3]_GND_1366_o_add_62_OUT> created at line 328.
    Found 4-bit adder for signal <awake_com_count_inced> created at line 360.
    Found 5-bit comparator greater for signal <PWR_412_o_rxvld_count[4]_LessThan_43_o> created at line 283
    Found 4-bit comparator lessequal for signal <n0093> created at line 356
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <GTX_RX_VALID_FILTER_V6> synthesized.

Synthesizing Unit <GTX_TX_SYNC_RATE_V6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/gtx_tx_sync_rate_v6.v".
        TCQ = 1
        C_SIMULATION = 0
WARNING:Xst:647 - Input <RATEDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <waitcounter2>.
    Found 8-bit register for signal <waitcounter>.
    Found 1-bit register for signal <USER_PHYSTATUS>.
    Found 1-bit register for signal <SYNC_DONE>.
    Found 1-bit register for signal <ENPMAPHASEALIGN>.
    Found 1-bit register for signal <PMASETPHASE>.
    Found 1-bit register for signal <OUT_DIV_RESET>.
    Found 1-bit register for signal <PCS_RESET>.
    Found 1-bit register for signal <DELAYALIGNRESET>.
    Found 1-bit register for signal <TXALIGNDISABLE>.
    Found 1-bit register for signal <ratedone_r>.
    Found 1-bit register for signal <ratedone_r2>.
    Found 1-bit register for signal <gt_phystatus_q>.
    Found 25-bit register for signal <state>.
    Found finite state machine <FSM_28> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 61                                             |
    | Inputs             | 11                                             |
    | Outputs            | 21                                             |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000100000000000                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <waitcounter[7]_GND_1368_o_add_7_OUT> created at line 179.
    Found 8-bit adder for signal <waitcounter2[7]_GND_1368_o_add_9_OUT> created at line 180.
    Found 1-bit comparator equal for signal <n0102> created at line 534
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_TX_SYNC_RATE_V6> synthesized.

Synthesizing Unit <pcie_bram_top_v6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_bram_top_v6.v".
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3
        VC0_TX_LASTPACKET = 13
        TLM_TX_OVERHEAD = 24
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        VC0_RX_LIMIT = 511
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
    Summary:
	no macro.
Unit <pcie_bram_top_v6> synthesized.

Synthesizing Unit <pcie_brams_v6_1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_brams_v6.v".
        NUM_BRAMS = 4
        RAM_RADDR_LATENCY = 0
        RAM_RDATA_LATENCY = 2
        RAM_WRITE_LATENCY = 0
    Summary:
	no macro.
Unit <pcie_brams_v6_1> synthesized.

Synthesizing Unit <pcie_bram_v6_1>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_bram_v6.v".
        DOB_REG = 1
        WIDTH = 7'b0010010
WARNING:Xst:647 - Input <waddr_i<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddr_i<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_bram_v6_1> synthesized.

Synthesizing Unit <pcie_brams_v6_2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_brams_v6.v".
        NUM_BRAMS = 1
        RAM_RADDR_LATENCY = 0
        RAM_RDATA_LATENCY = 2
        RAM_WRITE_LATENCY = 0
    Summary:
	no macro.
Unit <pcie_brams_v6_2> synthesized.

Synthesizing Unit <pcie_bram_v6_2>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_bram_v6.v".
        DOB_REG = 1
        WIDTH = 7'b1001000
WARNING:Xst:647 - Input <waddr_i<12:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddr_i<12:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_bram_v6_2> synthesized.

Synthesizing Unit <pcie_upconfig_fix_3451_v6>.
    Related source file is "/opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/virtex6_pcie_v1_06_a/hdl/verilog/pcie_upconfig_fix_3451_v6.v".
        UPSTREAM_FACING = "TRUE"
        PL_FAST_TRAIN = "FALSE"
        LINK_CAP_MAX_LINK_WIDTH = 1
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_directed_link_change> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_link_status_negotiated_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx0_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx0_char_isk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_phy_lnkup_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_lnk_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_upconfig_fix_3451_v6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 19
 16x32-bit single-port Read Only RAM                   : 1
 16x4-bit single-port Read Only RAM                    : 1
 16x5-bit single-port Read Only RAM                    : 2
 32x5-bit single-port Read Only RAM                    : 2
 4x1-bit single-port Read Only RAM                     : 4
 4x2-bit single-port Read Only RAM                     : 1
 8x1-bit single-port Read Only RAM                     : 5
 8x2-bit single-port Read Only RAM                     : 2
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 150
 1-bit adder                                           : 2
 10-bit adder                                          : 5
 10-bit subtractor                                     : 4
 11-bit adder                                          : 4
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 5
 12-bit adder                                          : 1
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 15
 14-bit adder                                          : 1
 2-bit adder                                           : 4
 2-bit subtractor                                      : 5
 20-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit adder                                           : 47
 31-bit subtractor                                     : 2
 32-bit adder                                          : 7
 32-bit subtractor                                     : 7
 33-bit subtractor                                     : 1
 4-bit adder                                           : 11
 4-bit subtractor                                      : 2
 5-bit adder                                           : 3
 5-bit subtractor                                      : 2
 6-bit adder                                           : 2
 6-bit addsub                                          : 2
 7-bit adder                                           : 2
 8-bit adder                                           : 8
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Registers                                            : 780
 1-bit register                                        : 504
 10-bit register                                       : 25
 11-bit register                                       : 7
 12-bit register                                       : 1
 13-bit register                                       : 23
 134-bit register                                      : 1
 16-bit register                                       : 3
 19-bit register                                       : 3
 2-bit register                                        : 26
 24-bit register                                       : 1
 3-bit register                                        : 26
 32-bit register                                       : 45
 38-bit register                                       : 4
 39-bit register                                       : 1
 4-bit register                                        : 20
 5-bit register                                        : 11
 6-bit register                                        : 11
 64-bit register                                       : 12
 68-bit register                                       : 5
 7-bit register                                        : 9
 70-bit register                                       : 4
 8-bit register                                        : 38
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 141
 1-bit comparator equal                                : 1
 10-bit comparator equal                               : 6
 10-bit comparator lessequal                           : 5
 11-bit comparator equal                               : 3
 11-bit comparator greater                             : 7
 11-bit comparator lessequal                           : 4
 13-bit comparator equal                               : 1
 13-bit comparator greater                             : 4
 13-bit comparator lessequal                           : 6
 14-bit comparator greater                             : 1
 2-bit comparator greater                              : 2
 2-bit comparator lessequal                            : 6
 3-bit comparator greater                              : 2
 3-bit comparator not equal                            : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 41
 32-bit comparator lessequal                           : 22
 4-bit comparator greater                              : 3
 4-bit comparator lessequal                            : 2
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 2
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 1
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 3
 8-bit comparator lessequal                            : 4
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 4954
 1-bit 2-to-1 multiplexer                              : 4200
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 6-to-1 multiplexer                              : 14
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 41
 10-bit 3-to-1 multiplexer                             : 3
 11-bit 2-to-1 multiplexer                             : 28
 12-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 70
 13-bit 3-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 4
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 37
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 100
 31-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 103
 38-bit 2-to-1 multiplexer                             : 10
 4-bit 2-to-1 multiplexer                              : 55
 5-bit 2-to-1 multiplexer                              : 13
 6-bit 2-to-1 multiplexer                              : 13
 6-bit 3-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 25
 64-bit 3-to-1 multiplexer                             : 1
 68-bit 2-to-1 multiplexer                             : 23
 7-bit 2-to-1 multiplexer                              : 10
 7-bit 3-to-1 multiplexer                              : 1
 70-bit 2-to-1 multiplexer                             : 8
 70-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 168
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 29
# Xors                                                 : 114
 1-bit xor2                                            : 114

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
Release 14.1 - generatecore $Revision: 1.69 $ (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/Xilinx/14.1/ISE_DS/EDK/coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'system_plbv46_pcie_0_wrapper_fifo_generator_v8_3' of component
   'system_plbv46_pcie_0_wrapper_fifo_generator_v8_3' using IPEngine
   generatecore flow.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'system_plbv46_pcie_0_wrapper_fifo_generator_v8_3'...
Generating implementation netlist for
'system_plbv46_pcie_0_wrapper_fifo_generator_v8_3'...
INFO:sim - Pre-processing HDL files for
   'system_plbv46_pcie_0_wrapper_fifo_generator_v8_3'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'system_plbv46_pcie_0_wrapper_fifo_generator_v8_3'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'system_plbv46_pcie_0_wrapper_fifo_generator_v8_3'.

End of process call...

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_plbv46_pcie_0_wrapper_fifo_generator_v8_3.ngc>.
Loading core <system_plbv46_pcie_0_wrapper_fifo_generator_v8_3> for timing and area information for instance <V6_S6_AND_LATER.I_SYNC_FIFO_BRAM>.
WARNING:Xst:2404 -  FFs/Latches <Native_Dbeats_Remaining_Minus1<0:3>> (without init value) have a constant value of 0 in block <plb_length_guard_v46_opt>.
WARNING:Xst:2404 -  FFs/Latches <Native_Dbeats_Remaining<0:9>> (without init value) have a constant value of 0 in block <plb_length_guard_v46_opt>.
WARNING:Xst:2404 -  FFs/Latches <sl_ssize_i<0:0>> (without init value) have a constant value of 0 in block <plb_slave_attachment_indet>.
WARNING:Xst:2404 -  FFs/Latches <sig_bridge_int_reg<0:17>> (without init value) have a constant value of 0 in block <registers>.
WARNING:Xst:2404 -  FFs/Latches <sig_bridge_int_reg_samp<0:17>> (without init value) have a constant value of 0 in block <registers>.
WARNING:Xst:2404 -  FFs/Latches <sig_bridge_int_enable_reg<0:17>> (without init value) have a constant value of 0 in block <registers>.
WARNING:Xst:2404 -  FFs/Latches <sig_rxram_wrdata<0:65>> (without init value) have a constant value of 0 in block <slave_bridge>.
WARNING:Xst:2404 -  FFs/Latches <sig_bus2ip_pselhit_d1<0:5>> (without init value) have a constant value of 0 in block <slave_bridge>.
WARNING:Xst:2404 -  FFs/Latches <bus2ip_ssize_i<0:0>> (without init value) have a constant value of 0 in block <plb_slave_attachment_indet>.

Synthesizing (advanced) Unit <GTX_DRP_CHANALIGN_FIX_3752_V6>.
INFO:Xst:3231 - The small RAM <Mram__n0098> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <daddr<3:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <GTX_DRP_CHANALIGN_FIX_3752_V6> synthesized (advanced).

Synthesizing (advanced) Unit <GTX_RX_VALID_FILTER_V6>.
The following registers are absorbed into counter <reg_rxvld_count>: 1 register on signal <reg_rxvld_count>.
The following registers are absorbed into counter <reg_rxvld_fallback>: 1 register on signal <reg_rxvld_fallback>.
Unit <GTX_RX_VALID_FILTER_V6> synthesized (advanced).

Synthesizing (advanced) Unit <asyncpacketfifoctl_1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ReadStrobe> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(NEmpty,Empty_INV_804_o,ReadEnable)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ReadStrobe>    |          |
    -----------------------------------------------------------------------
Unit <asyncpacketfifoctl_1> synthesized (advanced).

Synthesizing (advanced) Unit <asyncpacketfifoctl_2>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ReadStrobe> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(NEmpty,Empty_INV_1205_o,ReadEnable)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ReadStrobe>    |          |
    -----------------------------------------------------------------------
Unit <asyncpacketfifoctl_2> synthesized (advanced).

Synthesizing (advanced) Unit <cc_brst_exp_adptr_split>.
The following registers are absorbed into accumulator <sig_wr_byte_addr_int>: 1 register on signal <sig_wr_byte_addr_int>.
The following registers are absorbed into accumulator <sig_rd_byte_addr_int>: 1 register on signal <sig_rd_byte_addr_int>.
INFO:Xst:3231 - The small RAM <Mram_GEN_CC_BE_CLRS_MSTR64.sig_cc_strt_addr_ls_3bit[0]_GND_20_o_wide_mux_133_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sig_cc_next_addr_ls_reg> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig_wr_byte_addr_incr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(PLB_MSSize,sig_m_wrsize_reg<2:3>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sig_wr_byte_addr_incr> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sig_rd_byte_addr_incr> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(PLB_MSSize,sig_m_rdsize_reg<2:3>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sig_rd_byte_addr_incr> |          |
    -----------------------------------------------------------------------
Unit <cc_brst_exp_adptr_split> synthesized (advanced).

Synthesizing (advanced) Unit <mstr_length_cntr_addsub>.
The following registers are absorbed into accumulator <sig_length_out_int>: 1 register on signal <sig_length_out_int>.
Unit <mstr_length_cntr_addsub> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_gtx_v6>.
The following registers are absorbed into counter <cnt_local_pcs_reset>: 1 register on signal <cnt_local_pcs_reset>.
The following registers are absorbed into counter <phy_rdy_pre_cnt>: 1 register on signal <phy_rdy_pre_cnt>.
Unit <pcie_gtx_v6> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_reset_delay_v6>.
The following registers are absorbed into counter <reg_count_23_16>: 1 register on signal <reg_count_23_16>.
The following registers are absorbed into counter <reg_count_15_8>: 1 register on signal <reg_count_15_8>.
The following registers are absorbed into counter <reg_count_7_0>: 1 register on signal <reg_count_7_0>.
Unit <pcie_reset_delay_v6> synthesized (advanced).

Synthesizing (advanced) Unit <plb_ip_cmd_translate_v46>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Valid_IP_Type> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IP_Cmd_Type<0:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Valid_IP_Type> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0141> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IP_Cmd_Type>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0132> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(IP_Cmd_Type<1:2>,IP_Cmd_Size,"0")> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <plb_ip_cmd_translate_v46> synthesized (advanced).

Synthesizing (advanced) Unit <plb_mstr_addr_gen>.
The following registers are absorbed into accumulator <current_address_unsigned>: 1 register on signal <current_address_unsigned>.
Unit <plb_mstr_addr_gen> synthesized (advanced).

Synthesizing (advanced) Unit <plb_slave_attachment_indet>.
The following registers are absorbed into counter <GEN_FAST_MODE_BURSTXFER.data_cycle_cnt_vect>: 1 register on signal <GEN_FAST_MODE_BURSTXFER.data_cycle_cnt_vect>.
INFO:Xst:3231 - The small RAM <Mram_valid_plb_type> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <plb_type_reg>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <valid_plb_type> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0964> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <plb_size_reg>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <plb_slave_attachment_indet> synthesized (advanced).

Synthesizing (advanced) Unit <plbv46_pcie_64>.
The following registers are absorbed into counter <sig_reset_cnt>: 1 register on signal <sig_reset_cnt>.
Unit <plbv46_pcie_64> synthesized (advanced).

Synthesizing (advanced) Unit <rd_req_calc_v46_opt>.
The following registers are absorbed into counter <BURST_ENABLED.data_beat_count>: 1 register on signal <BURST_ENABLED.data_beat_count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_doing_a_single> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BURST_ENABLED.calc_op<2:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <doing_a_single> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_doing_a_fl_burst> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BURST_ENABLED.calc_op> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <doing_a_fl_burst> |          |
    -----------------------------------------------------------------------
Unit <rd_req_calc_v46_opt> synthesized (advanced).

Synthesizing (advanced) Unit <request_controller>.
The following registers are absorbed into counter <INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int>: 1 register on signal <INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int>.
The following registers are absorbed into counter <INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int>: 1 register on signal <INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int>.
Unit <request_controller> synthesized (advanced).

Synthesizing (advanced) Unit <rx_fifo>.
The following registers are absorbed into counter <sig_rd_addr>: 1 register on signal <sig_rd_addr>.
The following registers are absorbed into counter <sig_rd_tag>: 1 register on signal <sig_rd_tag>.
Unit <rx_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <slave_bridge>.
The following registers are absorbed into accumulator <sig_write_count>: 1 register on signal <sig_write_count>.
The following registers are absorbed into accumulator <sig_burst_size>: 1 register on signal <sig_burst_size>.
The following registers are absorbed into counter <sig_tag>: 1 register on signal <sig_tag>.
The following registers are absorbed into counter <sig_count_error>: 1 register on signal <sig_count_error>.
The following registers are absorbed into counter <sig_timeout_cnt>: 1 register on signal <sig_timeout_cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n6258> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",sig_txfifo_wrindex)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <slave_bridge> synthesized (advanced).

Synthesizing (advanced) Unit <wr_req_calc_v46_opt>.
The following registers are absorbed into counter <BURST_ENABLED.data_beat_count>: 1 register on signal <BURST_ENABLED.data_beat_count>.
INFO:Xst:3231 - The small RAM <Mram_doing_a_single> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BURST_ENABLED.calc_op_reg<2:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <doing_a_single> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_cmd_burst> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BURST_ENABLED.calc_op_reg> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cmd_burst>     |          |
    -----------------------------------------------------------------------
Unit <wr_req_calc_v46_opt> synthesized (advanced).
WARNING:Xst:2677 - Node <sig_m_wrsize_reg_0> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_m_rdsize_reg_0> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_cc_address_reg_31> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_cc_address_reg_30> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_cc_address_reg_29> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_calc_dly_6> of sequential type is unconnected in block <wr_req_calc_v46_opt>.
WARNING:Xst:2677 - Node <sig_calc_dly_5> of sequential type is unconnected in block <wr_req_calc_v46_opt>.
WARNING:Xst:2677 - Node <sig_calc_dly_4> of sequential type is unconnected in block <wr_req_calc_v46_opt>.
WARNING:Xst:2677 - Node <sig_calc_dly_3> of sequential type is unconnected in block <wr_req_calc_v46_opt>.
WARNING:Xst:2677 - Node <sig_calc_dly_2> of sequential type is unconnected in block <wr_req_calc_v46_opt>.
WARNING:Xst:2677 - Node <sig_calc_dly_1> of sequential type is unconnected in block <wr_req_calc_v46_opt>.
WARNING:Xst:2677 - Node <REMPipe_3> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <REMPipe_2> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <REMPipe_0> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <sig_mgmtwdata_cap_9> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_31> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_30> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_18> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_17> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_16> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_15> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_14> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_13> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_12> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_11> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_10> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_9> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_8> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_7> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_6> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_5> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_4> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_3> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_2> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_1> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_mgmtaddr_0> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_4k_addr_31> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_30> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_29> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_28> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_27> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_26> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_25> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_24> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_23> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_22> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_21> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_20> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_18> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_17> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_16> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_15> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_14> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_13> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_12> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_11> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_10> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_9> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_8> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_7> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_6> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_5> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_4> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_3> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_2> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_1> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_4k_addr_0> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <Fmt_0> of sequential type is unconnected in block <TTIF>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 19
 16x32-bit single-port distributed Read Only RAM       : 1
 16x4-bit single-port distributed Read Only RAM        : 1
 16x5-bit single-port distributed Read Only RAM        : 2
 32x5-bit single-port distributed Read Only RAM        : 2
 4x1-bit single-port distributed Read Only RAM         : 4
 4x2-bit single-port distributed Read Only RAM         : 1
 8x1-bit single-port distributed Read Only RAM         : 5
 8x2-bit single-port distributed Read Only RAM         : 2
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 123
 1-bit adder carry in                                  : 1
 1-bit subtractor                                      : 1
 10-bit adder                                          : 4
 10-bit subtractor                                     : 4
 11-bit adder                                          : 4
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 5
 12-bit adder                                          : 1
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 13
 14-bit adder                                          : 1
 2-bit adder                                           : 4
 2-bit subtractor                                      : 4
 20-bit adder                                          : 1
 3-bit adder                                           : 45
 31-bit subtractor                                     : 2
 32-bit adder                                          : 3
 32-bit subtractor                                     : 7
 4-bit adder                                           : 9
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 6-bit addsub                                          : 2
 7-bit adder                                           : 2
 8-bit adder                                           : 3
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 18
 24-bit up counter                                     : 1
 3-bit up counter                                      : 2
 32-bit down counter                                   : 1
 32-bit up counter                                     : 2
 4-bit down counter                                    : 2
 4-bit up counter                                      : 2
 5-bit down counter                                    : 2
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 8-bit up counter                                      : 3
# Accumulators                                         : 8
 10-bit up loadable accumulator                        : 1
 13-bit down loadable accumulator                      : 2
 32-bit up loadable accumulator                        : 2
 8-bit down loadable accumulator                       : 1
 8-bit up loadable accumulator                         : 2
# Registers                                            : 4928
 Flip-Flops                                            : 4928
# Comparators                                          : 141
 1-bit comparator equal                                : 1
 10-bit comparator equal                               : 6
 10-bit comparator lessequal                           : 5
 11-bit comparator equal                               : 3
 11-bit comparator greater                             : 7
 11-bit comparator lessequal                           : 4
 13-bit comparator equal                               : 1
 13-bit comparator greater                             : 4
 13-bit comparator lessequal                           : 6
 14-bit comparator greater                             : 1
 2-bit comparator greater                              : 2
 2-bit comparator lessequal                            : 6
 3-bit comparator greater                              : 2
 3-bit comparator not equal                            : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 41
 32-bit comparator lessequal                           : 22
 4-bit comparator greater                              : 3
 4-bit comparator lessequal                            : 2
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 2
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 1
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 3
 8-bit comparator lessequal                            : 4
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 5255
 1-bit 2-to-1 multiplexer                              : 4534
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 6-to-1 multiplexer                              : 14
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 37
 10-bit 3-to-1 multiplexer                             : 3
 11-bit 2-to-1 multiplexer                             : 28
 12-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 68
 13-bit 3-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 4
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 34
 3-bit 2-to-1 multiplexer                              : 97
 31-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 98
 38-bit 2-to-1 multiplexer                             : 10
 4-bit 2-to-1 multiplexer                              : 52
 5-bit 2-to-1 multiplexer                              : 10
 6-bit 2-to-1 multiplexer                              : 12
 6-bit 3-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 24
 64-bit 3-to-1 multiplexer                             : 1
 68-bit 2-to-1 multiplexer                             : 20
 7-bit 2-to-1 multiplexer                              : 10
 7-bit 3-to-1 multiplexer                              : 1
 70-bit 2-to-1 multiplexer                             : 8
 70-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 164
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 29
# Xors                                                 : 114
 1-bit xor2                                            : 114

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sig_msi_data_16> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_15> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_14> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_13> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_12> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_11> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_10> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_9> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_8> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_7> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_6> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_5> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_4> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_3> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_2> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_1> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_0> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ep_mstr_int> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <msi_mstr_int> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lnkup_mstr_int> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_31> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_30> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_29> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_28> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_27> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_26> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_25> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_24> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_23> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_22> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_21> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_20> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_19> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_18> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msi_data_17> (without init value) has a constant value of 0 in block <plbv46_pcie_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <parent_xfer_iburst_reg> (without init value) has a constant value of 0 in block <rd_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_10> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_11> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_12> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_13> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_14> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_15> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_16> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_17> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_18> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_19> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_20> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_21> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_22> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_23> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_24> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_25> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_26> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_27> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_28> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_29> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_30> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_minus1_31> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_10> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_11> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_12> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_13> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_14> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_15> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_16> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_17> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_18> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_19> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_20> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_21> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_22> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_23> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_24> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_25> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_26> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_27> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_28> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_29> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_30> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MONITOR_FIFO_RDCNT.sig_fifo_rdcnt_int_31> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch master_id_31 hinder the constant cleaning in the block plb_slave_attachment_indet.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <master_id_30> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_29> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_28> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_27> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_26> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_25> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_24> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_23> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_22> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_21> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_20> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_19> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_18> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_17> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_16> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_15> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_14> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_13> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_12> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_11> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_10> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_9> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_8> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_7> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_6> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_5> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_4> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_3> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_2> has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BE_0> (without init value) has a constant value of 1 in block <MB_WrCmdSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BE_0> (without init value) has a constant value of 1 in block <MB_RdCmdSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_register_bar_array_6_28> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_27> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_26> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_25> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_24> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_23> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_22> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_21> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_20> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_19> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_18> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_17> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_16> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_15> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_14> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_13> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_12> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_11> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_10> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_9> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_8> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_7> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_6> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_5> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_4> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_3> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_22> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_21> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_20> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_19> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_18> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_17> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_16> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_15> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_14> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_13> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_12> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_11> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_10> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_9> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_8> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_7> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_6> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_5> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_4> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_3> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_2> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_1> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_0> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_31> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_30> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_29> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_7> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_6> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_5> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_4> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_3> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_2> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_1> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_0> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_rc_id_reg_12> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_rc_id_reg_11> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_rc_id_reg_10> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_rc_id_reg_9> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_rc_id_reg_8> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_rc_id_reg_7> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_rc_id_reg_6> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_rc_id_reg_5> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_rc_id_reg_4> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_rc_id_reg_3> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_rc_id_reg_2> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_rc_id_reg_1> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_rc_id_reg_0> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bridge_int_reg_samp_17> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bridge_int_reg_samp_15> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bridge_int_reg_samp_14> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bridge_int_reg_samp_13> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bridge_int_reg_samp_12> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_2> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_1> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_6_0> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_31> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_30> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_29> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_28> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_27> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_26> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_25> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_24> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_23> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_22> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_21> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_20> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_19> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_18> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_17> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_16> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_15> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_14> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_13> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_12> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_11> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_10> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_9> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_10_8> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_5> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_4> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_3> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_2> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_1> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_0> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_31> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_30> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_29> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_28> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_27> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_26> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_25> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_24> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_23> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_22> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_21> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_20> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_19> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_18> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_17> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_16> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_15> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_14> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_13> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_12> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_31> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_30> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_29> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_28> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_27> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_26> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_25> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_24> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_23> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_22> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_21> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_20> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_19> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_18> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_17> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_16> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_15> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_14> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_13> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_12> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_11> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_10> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_9> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_8> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_7> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_0_6> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_16> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_15> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_14> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_13> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_12> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_11> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_10> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_9> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_8> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_7> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_6> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_5> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_4> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_3> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_2> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_1> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_0> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_31> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_30> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_29> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_28> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_27> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_26> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_25> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_24> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_4_23> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_11> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_10> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_9> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_8> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_7> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_6> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_5> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_4> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_3> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_2> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_1> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_2_0> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_31> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_30> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_29> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_28> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_27> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_26> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_25> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_24> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_23> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_22> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_21> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_20> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_19> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_18> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_register_bar_array_8_17> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_txfifo_store_61> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_62> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_63> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_64> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_65> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_66> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_67> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_68> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_69> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_dword_0> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_dword_1> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_dword_2> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_dword_3> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_dword_4> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_dword_5> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_dword_6> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_dword_7> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_dword_8> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_dword_9> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_function_0> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_function_1> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_function_2> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_38> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_39> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_40> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_41> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_42> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_43> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_44> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_45> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_46> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_47> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_48> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_49> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_50> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_51> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_52> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_53> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_54> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_55> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_56> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_57> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_58> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_59> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_txfifo_store_60> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_9> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_10> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_11> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_12> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_13> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_14> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_15> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_16> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_17> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_18> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_19> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_20> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_21> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_22> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_23> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_24> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_25> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_26> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_27> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_28> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_29> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_30> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_31> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_device_0> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_device_1> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_device_2> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_device_3> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_device_4> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_bus_0> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_bus_1> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_bus_2> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_bus_3> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_bus_4> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_bus_5> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_bus_6> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_target_bus_7> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_IP2Bus_Busy_bar> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_0> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_1> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_2> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_3> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_4> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_5> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_6> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_7> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_bus2ip_bar_req_data_8> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch sig_adjust hinder the constant cleaning in the block rx_fifo.
   You should achieve better results by setting this init to 0.
INFO:Xst:2261 - The FF/Latch <Bytes_Remaining_4> in Unit <plb_length_guard_v46_opt> is equivalent to the following FF/Latch, which will be removed : <Native_Dbeats_Remaining_4> 
INFO:Xst:2261 - The FF/Latch <Bytes_Remaining_9> in Unit <plb_length_guard_v46_opt> is equivalent to the following FF/Latch, which will be removed : <Native_Dbeats_Remaining_9> 
INFO:Xst:2261 - The FF/Latch <Bytes_Remaining_3> in Unit <plb_length_guard_v46_opt> is equivalent to the following FF/Latch, which will be removed : <Native_Dbeats_Remaining_3> 
INFO:Xst:2261 - The FF/Latch <Bytes_Remaining_8> in Unit <plb_length_guard_v46_opt> is equivalent to the following FF/Latch, which will be removed : <Native_Dbeats_Remaining_8> 
INFO:Xst:2261 - The FF/Latch <Bytes_Remaining_2> in Unit <plb_length_guard_v46_opt> is equivalent to the following FF/Latch, which will be removed : <Native_Dbeats_Remaining_2> 
INFO:Xst:2261 - The FF/Latch <Bytes_Remaining_7> in Unit <plb_length_guard_v46_opt> is equivalent to the following FF/Latch, which will be removed : <Native_Dbeats_Remaining_7> 
INFO:Xst:2261 - The FF/Latch <Bytes_Remaining_1> in Unit <plb_length_guard_v46_opt> is equivalent to the following FF/Latch, which will be removed : <Native_Dbeats_Remaining_1> 
INFO:Xst:2261 - The FF/Latch <Bytes_Remaining_6> in Unit <plb_length_guard_v46_opt> is equivalent to the following FF/Latch, which will be removed : <Native_Dbeats_Remaining_6> 
INFO:Xst:2261 - The FF/Latch <Bytes_Remaining_0> in Unit <plb_length_guard_v46_opt> is equivalent to the following FF/Latch, which will be removed : <Native_Dbeats_Remaining_0> 
INFO:Xst:2261 - The FF/Latch <Bytes_Remaining_5> in Unit <plb_length_guard_v46_opt> is equivalent to the following FF/Latch, which will be removed : <Native_Dbeats_Remaining_5> 
INFO:Xst:2261 - The FF/Latch <cmd_req_inprog> in Unit <request_controller> is equivalent to the following FF/Latch, which will be removed : <M_request> 
INFO:Xst:2261 - The FF/Latch <master_id_0> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_1> 
INFO:Xst:2261 - The FF/Latch <bus2ip_rnw_i> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <GEN_FAST_MODE_BURSTXFER.plb_rnw_sh_reg> 
INFO:Xst:2261 - The FF/Latch <master_id_1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_0> 
INFO:Xst:2261 - The FF/Latch <sig_txfifo_wrindex> in Unit <slave_bridge> is equivalent to the following FF/Latch, which will be removed : <sig_txfifo_store_en> 
WARNING:Xst:2677 - Node <CONTROL_DBEAT_CNTR_I/INFERRED_GEN.icount_out_5> of sequential type is unconnected in block <burst_support>.
WARNING:Xst:2677 - Node <RESPONSE_DBEAT_CNTR_I/INFERRED_GEN.icount_out_5> of sequential type is unconnected in block <burst_support>.
WARNING:Xst:1710 - FF/Latch <sig_bridge_int_reg_samp_5> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sig_bridge_int_reg_d1_7> is unconnected in block <registers>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/FSM_1> on signal <ordering_state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 pending | 01
 granted | 11
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/FSM_0> on signal <reset_state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 00
 bridge_reset | 01
 retry        | 11
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/FSM_5> on signal <sm_rdcntl_state[1:4]> with user encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 wait_for_ll_rdy       | 0000
 rd_idle               | 0001
 wait_for_hdr_done     | unreached
 rd_wait_for_cmd_valid | 0011
 rd_sngl_wait_addrack  | 0100
 rd_sngl_dphase        | 0101
 rd_burst_wait_addrack | 0110
 rd_burst_init         | unreached
 rd_burst_dphase       | 1000
 check_done            | 1001
 spawn_child_req       | 1010
 guard_addr_abort      | unreached
 ip_cmd_abort          | unreached
 wait_for_lldone       | 1101
 wait_for_llinit       | 1110
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/FSM_3> on signal <sm_wrcntl_state[1:4]> with gray encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 wait_for_ll_rdy       | 0000
 wr_idle               | 0001
 wait_for_hdr_done     | unreached
 wr_wait_for_cmd_valid | 0011
 wr_sngl_init          | 0010
 wr_sngl_dphase        | 1100
 wr_burst_init         | 0110
 wr_burst_dphase       | 1110
 wait_on_dphase_busy   | 1010
 check_done            | 1101
 spawn_child_req       | 1011
 wait_for_ftr_done     | unreached
 length_guard_stop     | 0111
 ip_cmd_abort          | 0101
 ip_cmd_timeout        | 1111
 purge_to_eop          | unreached
 llink_discontinue     | 1001
 wait_for_llinit       | 0100
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/FSM_4> on signal <llsm_cntl_state[1:3]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_init            | 000
 ll_idle            | 001
 ll_go              | 011
 ll_src_discontinue | 110
 ll_dst_discontinue | 010
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/FSM_2> on signal <request_state[1:4]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 req_idle     | 0000
 do_read      | 0001
 read_done    | 0010
 rd_lock_wait | 0011
 rd_cc_wait   | 0100
 do_write     | 0101
 write_done   | 0110
 wr_lock_wait | 0111
 wr_cc_wait   | 1000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/FSM_6> on signal <llsm_cntl_state[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_init            | 000
 ll_idle            | 001
 ll_wait_for_data   | 010
 ll_wait_for_thresh | 011
 ll_pump_fifo       | unreached
 ll_go              | 101
 ll_src_discontinue | 110
 ll_dst_discontinue | 111
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/FSM_10> on signal <GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.ipif_wr_cntl_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 iwr_idle         | 00
 iwr_init         | 01
 iwr_burst_fixed1 | 10
 iwr_single1      | 11
 iwr_single2      | unreached
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/FSM_8> on signal <GEN_FAST_MODE_BURSTXFER.plb_read_cntl_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 pbrd_idle        | 00
 pbrd_single_init | unreached
 pbrd_single      | 01
 pbrd_burst_init  | unreached
 pbrd_burst_fixed | 11
 pbread_flush     | 10
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/FSM_9> on signal <GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.plb_write_cntl_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 pbwr_idle        | 00
 pbwr_init        | unreached
 pbwr_cond_write  | 10
 pbwr_burst_fixed | 11
 pbwrite_flush    | 01
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/FSM_7> on signal <addr_cntl_state_cs[1:3]> with sequential encoding.
--------------------------
 State        | Encoding
--------------------------
 validate_req | 000
 rearbitrate  | 101
 gen_wait     | 100
 rd_go_wait   | 011
 wr_go_wait   | 010
 gen_addrack  | 001
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/FSM_26> on signal <reg_state_eios_det[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 010
 01000 | 011
 10000 | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/FSM_27> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/FSM_25> on signal <drpstate[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0011  | 000
 0110  | 001
 0111  | 011
 0001  | 010
 1000  | 110
 1001  | 111
 0010  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_TX_SYNC/FSM_28> on signal <state[1:21]> with one-hot encoding.
----------------------------------------------------
 State                     | Encoding
----------------------------------------------------
 0000000000000100000000000 | 000000000000000000001
 0010000000000000000000000 | 000000000000000000010
 0000100000000000000000000 | 000000000000000000100
 0100000000000000000000000 | 000000000000000001000
 1000000000000000000000000 | 000000000000000010000
 0000000010000000000000000 | 000000000000000100000
 0000000100000000000000000 | 000000000000001000000
 0000000000000000000000010 | 000000000000010000000
 0000001000000000000000000 | 000000000000100000000
 0000000000000000000000001 | 000000000001000000000
 0000000000010000000000000 | 000000000010000000000
 0000000000000000010000000 | 000000000100000000000
 0000010000000000000000000 | 000000001000000000000
 0000000000000000000000100 | 000000010000000000000
 0000000000000000000001000 | 000000100000000000000
 0000000000000000001000000 | 000001000000000000000
 0000000000100000000000000 | 000010000000000000000
 0001000000000000000000000 | 000100000000000000000
 0000000000000000100000000 | 001000000000000000000
 0000000000000001000000000 | 010000000000000000000
 0000000000000010000000000 | 100000000000000000000
----------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/FSM_12> on signal <MBISM[1:4]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 000000001 | 0000
 000000010 | 0001
 000000100 | 0011
 000001000 | 0010
 000010000 | 0110
 000100000 | 0111
 001000000 | 0101
 010000000 | 0100
 100000000 | 1100
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_EGRESSSM/FSM_13> on signal <MBESM[1:10]> with user encoding.
--------------------------
 State      | Encoding
--------------------------
 0000000001 | 0000000001
 0000000100 | 0000000100
 0000000010 | 0000000010
 0000001000 | 0000001000
 0000010000 | 0000010000
 0000100000 | 0000100000
 1000000000 | 1000000000
 0001000000 | 0001000000
 0010000000 | 0010000000
 0100000000 | 0100000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_RdCmdSM/FSM_14> on signal <MBRSM[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 00010 | 01
 01000 | 10
 00100 | 11
 10000 | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_mb_ordering.comp_plb_orderingSM/FSM_15> on signal <plb_orderingSM_cs[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 write_req  | 001
 write_proc | 010
 read_req   | 011
 read_proc  | 100
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/FSM_11> on signal <register_state[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 00
 ack        | 01
 reg_access | 10
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/FSM_18> on signal <TAG_STATE[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 00
 tag_inc    | 01
 offset_inc | 10
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/FSM_17> on signal <CMD_STATE[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 000
 cmd_single    | 001
 calc_4k_addr  | 010
 cmd_burst     | 011
 check_rules   | 100
 wait4complete | 101
 calc_length   | 110
 cmd_done      | 111
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/FSM_19> on signal <TLP_STATE[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 idle                   | 0000
 memory_hdr_generation  | 0001
 i_o_hdr_generation     | 0010
 config_hdr_generation  | 0011
 message_hdr_generation | unreached
 write_header           | 0101
 write_payload          | 0110
 write_msg_payload      | unreached
 done                   | 1000
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/FSM_16> on signal <BAR_STATE[1:14]> with one-hot encoding.
--------------------------------------
 State              | Encoding
--------------------------------------
 idle               | 00000000000001
 cmd_split          | 00000000010000
 bar_done           | 00000000000100
 check_read_type    | 00000001000000
 read_burst         | 00001000000000
 read_32l           | 00000100000000
 read_32u           | 00100000000000
 read_single        | 00000010000000
 rd_request_done    | 00010000000000
 retry              | 00000000000010
 bar_over_run       | 00000000100000
 bar_error          | 00000000001000
 data_error_ack     | 10000000000000
 rd_completion_done | 01000000000000
--------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/FSM_20> on signal <RX_STATE[1:4]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 idle            | 0000
 monitor         | 0001
 write_32        | 0010
 write_64        | 0011
 write_burst     | 0100
 write_last_word | 0101
 write_cleanup   | 0110
 write_done      | 0111
 rx_complete     | 1000
 rx_error        | 1001
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF/FSM_23> on signal <ArbCount[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0
 0010  | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF/FSM_21> on signal <TASM[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF/FSM_22> on signal <TDSM[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 10000 | 010
 01000 | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/RTIF/FSM_24> on signal <RDSM[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 00000001 | 000
 00000010 | 001
 00000100 | 011
 00001000 | 010
 10000000 | 110
 00010000 | 111
 00100000 | 101
 01000000 | 100
----------------------
WARNING:Xst:1293 - FF/Latch <sig_wr_byte_addr_incr_reg_0> has a constant value of 0 in block <cc_brst_exp_adptr_split>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_wr_byte_addr_incr_reg_1> has a constant value of 0 in block <cc_brst_exp_adptr_split>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rd_byte_addr_incr_reg_0> has a constant value of 0 in block <cc_brst_exp_adptr_split>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rd_byte_addr_incr_reg_1> has a constant value of 0 in block <cc_brst_exp_adptr_split>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sig_wr_byte_addr_incr_reg_4> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_rd_byte_addr_incr_reg_3> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_rd_byte_addr_incr_reg_4> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_wr_byte_addr_int_4> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_wr_byte_addr_int_5> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_wr_byte_addr_int_6> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_wr_byte_addr_int_7> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_rd_byte_addr_int_3> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_rd_byte_addr_int_4> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_rd_byte_addr_int_5> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_rd_byte_addr_int_6> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:2677 - Node <sig_rd_byte_addr_int_7> of sequential type is unconnected in block <cc_brst_exp_adptr_split>.
WARNING:Xst:1293 - FF/Latch <sig_num_rem_bytes_11> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_10> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_9> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_8> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_7> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_6> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_5> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_4> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_31> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_30> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_29> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_28> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_27> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_26> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_25> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_24> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_23> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_22> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_21> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_31> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_30> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_29> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_28> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_27> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_26> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_25> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_24> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_23> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_22> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_21> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_20> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_19> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_18> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_17> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_16> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_15> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_14> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_13> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_num_rem_bytes_12> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_29> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_28> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_27> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_26> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_25> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_24> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_23> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_22> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_21> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_20> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_19> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_18> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_17> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_16> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_15> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_14> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_13> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_12> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_11> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_10> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_20> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_19> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_18> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_17> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_16> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_15> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_14> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_13> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_12> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_11> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_10> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_9> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_8> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_7> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_6> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_5> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_4> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_rda_lsb_int_reg_3> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_31> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_fifo_wds_avail_30> has a constant value of 0 in block <wr_req_calc_v46_opt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burstlength_i_7> (without init value) has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <burstlength_i_6> (without init value) has a constant value of 0 in block <plb_slave_attachment_indet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <reg_count_23_16_6> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <reg_count_23_16_7> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <TxTLPHdr3_7> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_8> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_9> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_10> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_11> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_12> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_13> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_14> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_15> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_16> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_17> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_18> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_19> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_20> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_21> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_22> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_23> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_24> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_25> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_26> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_27> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_28> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_29> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_30> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <TxTLPHdr3_31> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <WdSel_1> of sequential type is unconnected in block <MB_EgressSM>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_31> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_30> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_18> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_17> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_16> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_15> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_14> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_13> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_12> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_11> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_10> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_9> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_8> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_7> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_6> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_5> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_4> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_3> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_2> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_1> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <sig_bus2ip_addr_0> of sequential type is unconnected in block <registers>.
WARNING:Xst:1710 - FF/Latch <sig_hdr_array_0_17> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_18> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_19> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_20> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_21> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_22> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_23> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_24> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_25> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_26> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_27> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_28> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_29> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_30> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_31> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_1_0> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_1_1> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_1_2> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_1_3> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_1_4> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_1_5> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_1_19> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_1_20> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_1_21> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_1_22> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_1_23> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_completion_lengths_2_0> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_completion_lengths_2_1> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_completion_lengths_2_2> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_completion_lengths_2_3> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_completion_lengths_1_0> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_completion_lengths_1_1> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_completion_lengths_1_2> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_completion_lengths_1_3> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_completion_lengths_0_0> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_completion_lengths_0_1> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_completion_lengths_0_2> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_completion_lengths_0_3> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_payload_length_9> has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_payload_length_8> has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_payload_length_7> has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_payload_length_6> has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_0> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_1> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_2> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_3> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_4> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_5> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_6> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_10> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_14> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_15> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_0_16> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_11> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_10> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_9> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_8> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_7> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_6> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_5> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_4> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_3> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_3_4> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_3_5> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_length_10> has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TB_Debug_2> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TB_Debug_3> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TB_Debug_4> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TB_Debug_5> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TB_Debug_6> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TB_Debug_7> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TB_Debug_8> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TB_Debug_9> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TB_Debug_10> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TB_Debug_11> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TB_Debug_12> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TB_Debug_13> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TB_Debug_14> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TB_Debug_15> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_1_24> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_1_25> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_transaction_type_3> has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_2_0> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_2_3> (without init value) has a constant value of 1 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_2_4> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_array_2_5> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_31> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_30> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_29> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_28> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_27> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_26> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_25> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_24> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_23> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_22> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_21> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_20> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_19> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_18> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_17> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_16> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_15> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_14> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_13> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sig_hdr_cnt_12> (without init value) has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sig_rx_error_sync_1_1> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_burst_count_8> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_burst_count_9> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_burst_count_10> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_burst_count_11> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_rx_error_1> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_rx_error_d1_1> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <sig_rx_error_d2_1> of sequential type is unconnected in block <slave_bridge>.
WARNING:Xst:2677 - Node <ActiveXfr_3> of sequential type is unconnected in block <TTIF>.
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36sdp.ramb36sdp in unit pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36sdp.ramb36sdp of type RAMB36SDP has been replaced by RAMB36E1
INFO:Xst:2261 - The FF/Latch <sig_rda_lsb_int_reg_2> in Unit <wr_req_calc_v46_opt> is equivalent to the following FF/Latch, which will be removed : <sig_rem_derived_addr_lsb_reg_0> 
INFO:Xst:2261 - The FF/Latch <sig_rda_lsb_int_reg_0> in Unit <wr_req_calc_v46_opt> is equivalent to the following FF/Latch, which will be removed : <sig_rem_derived_addr_lsb_reg_2> 
INFO:Xst:2261 - The FF/Latch <sig_rda_lsb_int_reg_1> in Unit <wr_req_calc_v46_opt> is equivalent to the following FF/Latch, which will be removed : <sig_rem_derived_addr_lsb_reg_1> 
INFO:Xst:2261 - The FF/Latch <MBWSM_1> in Unit <MB_WrCmdSM> is equivalent to the following FF/Latch, which will be removed : <Request> 
INFO:Xst:2261 - The FF/Latch <Address_15> in Unit <MB_WrCmdSM> is equivalent to the following 14 FFs/Latches, which will be removed : <Address_14> <Address_13> <Address_12> <Address_11> <Address_10> <Address_9> <Address_8> <Address_7> <Address_6> <Address_5> <Address_4> <Address_3> <Address_2> <Address_1> 
INFO:Xst:2261 - The FF/Latch <Address_15> in Unit <MB_RdCmdSM> is equivalent to the following 3 FFs/Latches, which will be removed : <Address_11> <Address_7> <Address_3> 
INFO:Xst:2261 - The FF/Latch <Address_14> in Unit <MB_RdCmdSM> is equivalent to the following 10 FFs/Latches, which will be removed : <Address_13> <Address_12> <Address_10> <Address_9> <Address_8> <Address_6> <Address_5> <Address_4> <Address_2> <Address_1> 
INFO:Xst:2261 - The FF/Latch <sig_wrdata_5> in Unit <slave_bridge> is equivalent to the following FF/Latch, which will be removed : <sig_wrdata_4> 
INFO:Xst:2261 - The FF/Latch <sig_hdr_array_3_3> in Unit <slave_bridge> is equivalent to the following 2 FFs/Latches, which will be removed : <sig_hdr_array_3_1> <sig_hdr_array_3_0> 
INFO:Xst:2261 - The FF/Latch <sig_hdr_array_3_2> in Unit <slave_bridge> is equivalent to the following 2 FFs/Latches, which will be removed : <sig_hdr_array_0_9> <sig_hdr_array_0_8> 
INFO:Xst:2261 - The FF/Latch <sig_hdr_array_2_2> in Unit <slave_bridge> is equivalent to the following FF/Latch, which will be removed : <sig_hdr_array_0_7> 
INFO:Xst:2261 - The FF/Latch <sig_hdr_cnt_0> in Unit <slave_bridge> is equivalent to the following FF/Latch, which will be removed : <sig_hdr_cnt_1> 

Optimizing unit <system_plbv46_pcie_0_wrapper> ...

Optimizing unit <plbv46_pcie_64> ...

Optimizing unit <plbv46_master> ...

Optimizing unit <cc_brst_exp_adptr_split> ...

Optimizing unit <read_controller_regen_v46> ...

Optimizing unit <rd_req_calc_v46_opt> ...

Optimizing unit <plb_ip_cmd_translate_v46> ...

Optimizing unit <plb_mstr_addr_gen> ...

Optimizing unit <plb_length_guard_v46_opt> ...

Optimizing unit <write_controller_regen_v46> ...

Optimizing unit <wr_req_calc_v46_opt> ...

Optimizing unit <llink_wr_backend_sync2> ...

Optimizing unit <sync_fifo_autord_1> ...

Optimizing unit <request_controller> ...

Optimizing unit <llink_rd_backend_sync2> ...

Optimizing unit <sync_fifo_autord_2> ...

Optimizing unit <plbv46_slave> ...

Optimizing unit <plb_slave_attachment_indet> ...
INFO:Xst:2261 - The FF/Latch <GEN_FAST_MODE_BURSTXFER.plb_read_cntl_state_FSM_FFd2> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <GEN_FAST_MODE_BURSTXFER.rd_dphase_active> 
INFO:Xst:2261 - The FF/Latch <GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.ipif_wr_cntl_state_FSM_FFd1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <GEN_FAST_MODE_BURSTXFER.wr_dphase_active> 

Optimizing unit <plb_address_decoder> ...

Optimizing unit <wr_buffer> ...

Optimizing unit <burst_support> ...

Optimizing unit <addr_reg_cntr_brst_flex_1> ...

Optimizing unit <flex_addr_cntr_1> ...

Optimizing unit <addr_reg_cntr_brst_flex_2> ...

Optimizing unit <flex_addr_cntr_2> ...

Optimizing unit <v6_pcie_v1_7_ep> ...

Optimizing unit <pcie_gtx_v6> ...

Optimizing unit <gtx_wrapper_v6> ...

Optimizing unit <GTX_RX_VALID_FILTER_V6> ...

Optimizing unit <GTX_DRP_CHANALIGN_FIX_3752_V6> ...

Optimizing unit <GTX_TX_SYNC_RATE_V6> ...

Optimizing unit <pcie_reset_delay_v6> ...

Optimizing unit <pcie_clocking_v6> ...

Optimizing unit <MasterBridge> ...

Optimizing unit <MB_IngressSM> ...

Optimizing unit <MB_EgressSM> ...

Optimizing unit <MB_WrCmdSM> ...

Optimizing unit <asyncpacketfifoctl_1> ...

Optimizing unit <fifo_nx1> ...

Optimizing unit <MB_RdCmdSM> ...

Optimizing unit <plb_orderingSM> ...

Optimizing unit <registers> ...
WARNING:Xst:1710 - FF/Latch <IP2Bus_Data_32> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_33> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_34> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_35> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_36> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_37> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_38> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_39> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_40> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_41> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_42> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_43> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_44> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_45> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_46> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_47> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_48> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_49> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_50> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_51> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_52> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_53> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_54> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_55> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_56> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_57> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_58> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_59> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_60> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_61> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_62> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IP2Bus_Data_63> (without init value) has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <slave_bridge> ...
WARNING:Xst:1293 - FF/Latch <sig_wrsize_1> has a constant value of 0 in block <slave_bridge>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <asyncpacketfifoctl_2> ...

Optimizing unit <rx_fifo> ...

Optimizing unit <TTIF> ...

Optimizing unit <RTIF> ...
WARNING:Xst:2677 - Node <Fmt_1> of sequential type is unconnected in block <RTIF>.
WARNING:Xst:1710 - FF/Latch <Port_2> (without init value) has a constant value of 0 in block <RTIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Port_3> (without init value) has a constant value of 0 in block <RTIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_incr_reg_2> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_incr_reg_1> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_incr_reg_0> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/sig_bounded_xfer_reg> (without init value) has a constant value of 1 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/BURST_ENABLED.parent_cmd_type_0> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/BURST_ENABLED.parent_cmd_type_1> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_TRANS_IP_CMD/sig_parent_incr_size_be_nat_reg_2> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_TRANS_IP_CMD/sig_parent_incr_size_be_nat_reg_1> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_TRANS_IP_CMD/sig_parent_incr_size_be_nat_reg_0> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/increment_reg_unsigned_0> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/increment_reg_unsigned_1> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/increment_reg_unsigned_2> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/increment_reg_unsigned_3> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/increment_reg_unsigned_4> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/increment_reg_unsigned_5> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/increment_reg_unsigned_6> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/increment_reg_unsigned_7> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/increment_reg_unsigned_8> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/strt_be_reg_4> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/strt_be_reg_5> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/strt_be_reg_6> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/strt_be_reg_7> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/sig_wr_lock_reg> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/strt_be_reg_7> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/strt_be_reg_6> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/strt_be_reg_5> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/strt_be_reg_4> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_Bus2IP_BurstLength_7> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_Bus2IP_BurstLength_6> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_bus2ip_bar_req_length_7> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_bus2ip_bar_req_length_6> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/M_size_1> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/llsm_cntl_state_FSM_FFd1> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_cmd_bad_reg> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_8> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_7> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_6> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_5> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_4> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_3> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_2> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_1> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_0> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_single_reg> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_iburst_reg> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_incr_reg_12> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_incr_reg_11> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_incr_reg_10> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_incr_reg_8> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_incr_reg_7> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_incr_reg_6> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_incr_reg_5> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_incr_reg_4> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_incr_reg_3> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_incr_reg_12> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_incr_reg_11> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_incr_reg_10> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_incr_reg_8> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_incr_reg_7> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_incr_reg_6> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_incr_reg_5> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_incr_reg_4> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_incr_reg_3> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_incr_reg_2> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_incr_reg_1> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_incr_reg_0> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_addr_msws_incr_size_reg_8> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_addr_msws_incr_size_reg_7> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_addr_msws_incr_size_reg_6> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_addr_msws_incr_size_reg_5> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_addr_msws_incr_size_reg_4> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_addr_msws_incr_size_reg_3> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_addr_msws_incr_size_reg_2> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_addr_msws_incr_size_reg_1> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_addr_msws_incr_size_reg_0> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_bounded_xfer_reg> (without init value) has a constant value of 1 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/BURST_ENABLED.parent_cmd_type_0> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/BURST_ENABLED.parent_cmd_type_1> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/sig_rd_lock_reg> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_msize_reg_0> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/increment_reg_unsigned_8> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/increment_reg_unsigned_7> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/increment_reg_unsigned_6> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/increment_reg_unsigned_5> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/increment_reg_unsigned_4> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/increment_reg_unsigned_3> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/increment_reg_unsigned_2> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/increment_reg_unsigned_1> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/increment_reg_unsigned_0> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_TRANS_IP_CMD/sig_parent_incr_size_be_nat_reg_0> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_TRANS_IP_CMD/sig_parent_incr_size_be_nat_reg_1> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_TRANS_IP_CMD/sig_parent_incr_size_be_nat_reg_2> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_cmd_bad_reg> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_single_reg> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_trans_be_reg_4> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_trans_be_reg_5> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_trans_be_reg_6> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_trans_be_reg_7> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_0> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_1> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_2> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_3> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_4> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_5> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_6> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_7> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_8> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/sig_rd_buslock_reg> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/sig_wr_buslock_reg> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_wrsize_reg_1> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_rdsize_reg_1> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/sig_s_h_md_error> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_wr_byte_addr_int_3> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_wr_steer_addr_ls_reg_1> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_wr_steer_addr_ls_reg_2> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_wr_byte_addr_incr_reg_3> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_rd_mbusy_reg> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_rd_mbusy_reg> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_wr_mbusy_reg> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/sm_dphase_busy> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/fl_length_limited> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2/FBurst_Alert> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2/IBurst_Alert> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2/Bytes_Remaining_10> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2/Bytes_Remaining_11> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2/Bytes_Remaining_12> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2/IBurst_Alert> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2/FBurst_Alert> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/dbeat_cnt_almost_done_reg> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/fl_length_limited> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/sig_llsm_dst_dsc> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/sig_ll2plb_s_h_src_dsc> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/sig_llsm_2plb_src_dsc> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_0> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_1> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_2> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_3> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_4> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_5> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_6> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_8> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_9> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/bus2ip_ssize_i> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/bus2ip_type_i_0> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/bus2ip_type_i_1> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/bus2ip_type_i_2> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/bus2ip_size_i_0> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/bus2ip_size_i_1> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/bus2ip_size_i_2> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/bus2ip_size_i_3> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/cfg_function_number_d_2> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/cfg_function_number_d_1> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/cfg_function_number_d_0> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_31> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_30> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_29> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_28> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_27> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_26> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_25> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_24> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_23> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_22> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_21> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_20> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_19> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_18> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_17> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/TLPHdr3_16> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/MstErrMsgTyp1Dscd> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_INGRESSSM/MstErrMsgTyp0Dscd> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/Watermark_Lo> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/Wr_En> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_31> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_30> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_29> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_28> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_27> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_26> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_25> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_24> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_23> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_22> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_21> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_20> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_19> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_18> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_17> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/rxcmd_fifo/FIFOOut_16> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtaddr_0> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwren> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_0> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_1> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_2> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_3> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_4> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_5> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_6> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_7> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_8> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_9> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_10> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_11> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_12> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_13> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_14> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_15> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_16> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_17> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_18> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_19> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_20> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_21> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_22> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_23> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_24> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_25> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_26> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_27> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_28> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_29> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_30> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/mgmtwdata_31> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_0> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_1> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_2> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_3> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_4> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_5> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_6> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_7> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_8> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_10> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_11> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_12> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_13> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_14> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_15> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_16> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_17> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_18> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_19> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_20> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_21> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_22> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_23> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_24> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_25> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_26> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_27> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_28> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_29> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_30> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/sig_mgmtwdata_cap_31> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_request_d1> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/TB_Debug_0> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/TB_Debug_1> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/Watermark_Lo> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <Fmt_1> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF>.
WARNING:Xst:2677 - Node <Type_0> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF>.
WARNING:Xst:2677 - Node <Type_1> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF>.
WARNING:Xst:2677 - Node <Type_2> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF>.
WARNING:Xst:2677 - Node <Type_3> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF>.
WARNING:Xst:2677 - Node <Type_4> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF>.
WARNING:Xst:2677 - Node <ActiveXfr_0> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF>.
WARNING:Xst:2677 - Node <ActiveXfr_1> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF>.
WARNING:Xst:2677 - Node <ActiveXfr_2> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF>.
WARNING:Xst:2677 - Node <CmpPurged> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF>.
WARNING:Xst:2677 - Node <NonpostedPurged> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF>.
WARNING:Xst:2677 - Node <PostedPurged> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF>.
WARNING:Xst:2677 - Node <trn_rcpl_streaming_n> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/RTIF>.
WARNING:Xst:2677 - Node <Tag_0> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/RTIF>.
WARNING:Xst:2677 - Node <Tag_1> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/RTIF>.
WARNING:Xst:2677 - Node <Tag_2> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/RTIF>.
WARNING:Xst:2677 - Node <Tag_3> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/RTIF>.
WARNING:Xst:2677 - Node <Tag_4> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/RTIF>.
WARNING:Xst:2677 - Node <Tag_5> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/RTIF>.
WARNING:Xst:2677 - Node <Tag_6> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/RTIF>.
WARNING:Xst:2677 - Node <Tag_7> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/RTIF>.
WARNING:Xst:2677 - Node <CmpPurged> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/RTIF>.
WARNING:Xst:2677 - Node <NonpostedPurged> of sequential type is unconnected in block <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/RTIF>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_rdack_reg> is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_TRANS_IP_CMD/sig_parent_incr_size_be_nat_reg_3> is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_TRANS_IP_CMD/sig_parent_incr_size_be_nat_reg_3> is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_trans_be_reg_0> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_trans_be_reg_1> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_trans_be_reg_2> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:2677 - Node <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/sig_trans_be_reg_3> of sequential type is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_13> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_12> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_11> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_10> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_9> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_8> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_7> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_6> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_0_13> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_2> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_3> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_4> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_5> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_6> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_7> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_8> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_9> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_10> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_11> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_12> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_13> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/comp_rx_fifo/sig_rd_tag_2> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_37> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_36> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_35> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_34> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_33> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_32> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_31> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_30> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_29> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_28> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_27> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_26> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_25> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_24> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_23> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_22> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_21> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_20> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_18> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_17> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_15> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_hdr_array_3_14> (without init value) has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_10> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_11> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_12> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_13> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_14> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_15> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_16> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_17> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_18> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_19> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_20> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_21> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_22> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_23> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_24> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_25> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_26> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_27> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_28> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_29> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_30> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_31> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/BURST_ENABLED.data_beat_count_4> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_14> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_15> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_16> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_17> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_18> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_19> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_20> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_21> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_22> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_23> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_24> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_25> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_26> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_27> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_28> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_29> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_30> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.pri_cnt_int_31> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_4> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_5> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_6> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_7> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_8> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/INCLUDE_PRIORITY_LOGIC.PBUMP_CNTR_EXISTS.ptimer_cnt_int_9> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/secondary_bus_num_4> is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/secondary_bus_num_3> is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/secondary_bus_num_2> is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/secondary_bus_num_1> is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/secondary_bus_num_0> is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/secondary_bus_num_7> is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/secondary_bus_num_6> is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_registers/secondary_bus_num_5> is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_config_type> is unconnected in block <system_plbv46_pcie_0_wrapper>.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/sig_ip_cmd_reg> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/BURST_ENABLED.parent_cmd_type_2> <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_incr_reg_9> <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_flburst_reg> <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/parent_xfer_burst_reg> <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/ip2mstwr_addrincr_reg> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_rdsize_reg_2> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_rdsize_reg_3> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/sig_ip_cmd_reg> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following 5 FFs/Latches, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/BURST_ENABLED.parent_cmd_type_2> <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_incr_reg_9> <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_flburst_reg> <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/parent_xfer_burst_reg> <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/ip2mstrd_addrincr_reg> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/sig_ll2plb_done_reg> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/sig_ll2plb_s_h_done> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/strt_be_reg_3> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/strt_be_reg_2> <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/strt_be_reg_1> <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/I_WR_ADDR_CNTR/strt_be_reg_0> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/sm_ip_wr_cmplt> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/sm_clr_last_parent_req> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/ordering_state_FSM_FFd2> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_read_pending> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_9> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/increment_reg_unsigned_9> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_txfifo_store_4> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/sig_txfifo_store_5> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/strt_be_reg_0> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/strt_be_reg_1> <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/strt_be_reg_2> <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/strt_be_reg_3> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_10> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/increment_reg_unsigned_10> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_11> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/increment_reg_unsigned_11> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_length_decr_reg_12> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_RD_CONTROL/I_REQ_GEN/I_RD_ADDR_CNTR/increment_reg_unsigned_12> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/M_size_0> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/M_size_2> <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_REQ_CONTROL/M_size_3> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_wrsize_reg_2> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_wrsize_reg_3> 
INFO:Xst:3203 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_WrCmdSM/MBWSM_1> in Unit <system_plbv46_pcie_0_wrapper> is the opposite to the following FF/Latch, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_WrCmdSM/MBWSM_0> 
INFO:Xst:3203 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_pulse_reset_n> in Unit <system_plbv46_pcie_0_wrapper> is the opposite to the following FF/Latch, which will be removed : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_reset_sticky> 

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_plbv46_pcie_0_wrapper, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.plb_read_cntl_state_FSM_FFd2> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following 2 FFs/Latches : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.DPHASE_REG2> <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.DPHASE_REG1> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <system_plbv46_pcie_0_wrapper> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
FlipFlop plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_size_reg_0 has been replicated 1 time(s)
FlipFlop plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_size_reg_1 has been replicated 1 time(s)
FlipFlop plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_size_reg_2 has been replicated 1 time(s)
FlipFlop plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_size_reg_3 has been replicated 1 time(s)
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4170
 Flip-Flops                                            : 4170

=========================================================================
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> has a constant value of 0 in block <system_plbv46_pcie_0_wrapper>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_plbv46_pcie_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7382
#      GND                         : 9
#      INV                         : 147
#      LUT1                        : 106
#      LUT2                        : 497
#      LUT3                        : 841
#      LUT4                        : 1009
#      LUT5                        : 1095
#      LUT6                        : 2237
#      MULT_AND                    : 16
#      MUXCY                       : 768
#      MUXCY_L                     : 4
#      MUXF7                       : 45
#      VCC                         : 9
#      XORCY                       : 599
# FlipFlops/Latches                : 4284
#      FD                          : 121
#      FDC                         : 522
#      FDC_1                       : 3
#      FDCE                        : 599
#      FDE                         : 323
#      FDP                         : 28
#      FDPE                        : 9
#      FDR                         : 1092
#      FDRE                        : 1456
#      FDS                         : 58
#      FDSE                        : 73
# RAMS                             : 9
#      RAMB18E1                    : 2
#      RAMB36E1                    : 7
# Shift Registers                  : 66
#      SRL16E                      : 66
# Clock Buffers                    : 5
#      BUFG                        : 5
# GigabitIOs                       : 1
#      GTXE1                       : 1
# Others                           : 6
#      dpram_70_512                : 3
#      fifo_71x512                 : 1
#      MMCM_ADV                    : 1
#      PCIE_2_0                    : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            4284  out of  301440     1%  
 Number of Slice LUTs:                 5998  out of  150720     3%  
    Number used as Logic:              5932  out of  150720     3%  
    Number used as Memory:               66  out of  58400     0%  
       Number used as SRL:               66

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7084
   Number with an unused Flip Flop:    2800  out of   7084    39%  
   Number with an unused LUT:          1086  out of   7084    15%  
   Number of fully used LUT-FF pairs:  3198  out of   7084    45%  
   Number of unique control sets:       224

IO Utilization: 
 Number of IOs:                         535
 Number of bonded IOBs:                   4  out of    600     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of    416     1%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                 | Clock buffer(FF name)                                                                                                                             | Load  |
-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
SPLB_Clk                                                                                                                     | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_reset_cnt_31)                                                                            | 1579  |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/TxOutClk| MMCM_ADV:CLKOUT1                                                                                                                                  | 976   |
MPLB_Clk                                                                                                                     | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_rd_byte_addr_int_2)           | 1783  |
M_abort                                                                                                                      | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_block_i)| 1     |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/TxOutClk| BUFG                                                                                                                                              | 22    |
-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
---------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                                                          
                    | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
---------------------+-------+
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36sdp.ramb36sdp/N1(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36sdp.ramb36sdp/XST_VCC:P)                                                                                                                                                                                                                                          | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36sdp.ramb36sdp/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36sdp.ramb36sdp)                                                                                                                                      
                    | 62    |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/N1(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                                      | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36)                                                                                                                                                  
                    | 62    |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/N1(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                                      | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36)                                                                                                                                                  
                    | 62    |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/N1(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                                      | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36)                                                                                                                                                  
                    | 62    |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/N1(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                                                                                                                                                      | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36)                                                                                                                                                  
                    | 62    |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36sdp.ramb36sdp/N0(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36sdp.ramb36sdp/XST_GND:G)                                                                                                                                                                                                                                          | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36sdp.ramb36sdp/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36sdp.ramb36sdp)                                                                                                                                      
                    | 36    |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/N0(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[0].ram/use_ramb36.ramb36)                                                                                                                                                  
                    | 36    |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/N0(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[1].ram/use_ramb36.ramb36)                                                                                                                                                  
                    | 36    |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/N0(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[2].ram/use_ramb36.ramb36)                                                                                                                                                  
                    | 36    |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/N0(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36)                                                                                                                                                  
                    | 36    |
M_abort(XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36)                                                                                                                                                  
                    | 8     |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/wr_ack_i(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/wr_ack_i1:O)|
NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram)| 4     |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/wr_ack_i(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/wr_ack_i1:O)                                                                      | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram)              
                    | 4     |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/N1(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/XST_GND:G)                                                                                                                                                                |
NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/N1(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/XST_GND:G)                                                                                                                                                                                                                                      | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)              
                    | 2     |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/phy_rdy_n_INV_1380_o(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/phy_rdy_n_INV_1380_o1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                        | NONE(plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_2_0_i/pcie_block_i)                                                                                                                                                                                                                                                       
                    | 2     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
---------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.348ns (Maximum Frequency: 157.530MHz)
   Minimum input arrival time before clock: 4.206ns
   Maximum output required time after clock: 3.386ns
   Maximum combinational path delay: 0.837ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 6.348ns (frequency: 157.530MHz)
  Total number of paths / destination ports: 658113 / 3227
-------------------------------------------------------------------------
Delay:               6.348ns (Levels of Logic = 12)
  Source:            plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_be_reg_0 (FF)
  Destination:       plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_DWIDTH_64_128.LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_be_reg_0 to plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_DWIDTH_64_128.LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.375   0.634  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_be_reg_0 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_be_reg_0)
     LUT3:I0->O            1   0.068   0.417  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GND_1117_o_plb_be_reg[0]_equal_58_o<0>_SW0 (N124)
     LUT6:I5->O            3   0.068   0.505  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GND_1117_o_plb_be_reg[0]_equal_58_o<0> (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GND_1117_o_plb_be_reg[0]_equal_58_o)
     LUT6:I4->O           15   0.068   0.509  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/addr_cntl_state_cs_FSM_FFd2-In61 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/addr_cntl_state_cs_FSM_FFd2-In61)
     LUT6:I5->O            1   0.068   0.581  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/cntx21 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/cntx2)
     LUT4:I1->O            1   0.265   0.000  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_LUT0 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/lut_out<0>)
     MUXCY:S->O            1   0.290   0.000  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY0 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<1>)
     MUXCY:CI->O           1   0.020   0.000  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY1 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<2>)
     MUXCY:CI->O           1   0.020   0.000  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY2 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/Cout<3>)
     XORCY:CI->O           3   0.239   0.595  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_XOR3 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/next_addr_i<3>)
     LUT4:I1->O            4   0.265   0.601  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ENABLE_64_128.I_BE_ENBL_LUT0 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/word_enable<0>)
     LUT4:I1->O            1   0.265   0.417  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/be_next<0>)
     LUT6:I5->O            1   0.068   0.000  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3_glue_set (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3_glue_set)
     FDR:D                     0.011          plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
    ----------------------------------------
    Total                      6.348ns (2.089ns logic, 4.259ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/TxOutClk'
  Clock period: 3.166ns (frequency: 315.856MHz)
  Total number of paths / destination ports: 53324 / 2876
-------------------------------------------------------------------------
Delay:               3.166ns (Levels of Logic = 3)
  Source:            plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_reset_delay_i/reg_count_7_0_7 (FF)
  Destination:       plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_reset_delay_i/reg_count_23_16_5 (FF)
  Source Clock:      plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/TxOutClk rising
  Destination Clock: plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/TxOutClk rising

  Data Path: plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_reset_delay_i/reg_count_7_0_7 to plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_reset_delay_i/reg_count_23_16_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.375   0.644  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_reset_delay_i/reg_count_7_0_7 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_reset_delay_i/reg_count_7_0_7)
     LUT4:I0->O            1   0.068   0.417  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_reset_delay_i/_n0046_inv1_SW0 (N170)
     LUT6:I5->O            9   0.068   0.831  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_reset_delay_i/_n0046_inv1 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_reset_delay_i/_n0046_inv1)
     LUT6:I0->O            6   0.068   0.432  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_reset_delay_i/_n0046_inv (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_reset_delay_i/_n0046_inv)
     FDCE:CE                   0.263          plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/pcie_reset_delay_i/reg_count_23_16_0
    ----------------------------------------
    Total                      3.166ns (0.842ns logic, 2.324ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPLB_Clk'
  Clock period: 5.783ns (frequency: 172.927MHz)
  Total number of paths / destination ports: 175822 / 3239
-------------------------------------------------------------------------
Delay:               5.783ns (Levels of Logic = 8)
  Source:            plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_WrCmdSM/MBWSM_1 (FF)
  Destination:       plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/I_WRBURST_SMCLR_REG (FF)
  Source Clock:      MPLB_Clk rising
  Destination Clock: MPLB_Clk rising

  Data Path: plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_WrCmdSM/MBWSM_1 to plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/I_WRBURST_SMCLR_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.375   0.497  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_WrCmdSM/MBWSM_1 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/MB_WrCmdSM/MBWSM_1)
     LUT5:I4->O           56   0.068   0.575  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_mb_ordering.comp_plb_orderingSM/IP2Bus_MstWr_Req_gtd1 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_IP2Bus_MstWr_Req_gtd)
     LUT4:I3->O            5   0.068   0.802  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/Mmux_INCLUDE_LENGTH_GUARD.sig_muxed_length51 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.sig_muxed_length<1>)
     LUT5:I0->O            2   0.068   0.423  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2/Length_is_Zero_Comb111 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2/Length_is_Zero_Comb11)
     LUT6:I5->O            8   0.068   0.463  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2/Length_is_Zero_Comb11 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2/Length_is_Zero_Comb1)
     LUT5:I4->O            3   0.068   0.431  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/INCLUDE_LENGTH_GUARD.I_DO_LENGTH_BOUND_2/Length_is_Zero_Comb2 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/sig_length_is_zero_comb)
     LUT5:I4->O            1   0.068   0.417  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/Mmux_sm_clr_last_parent_req_ns12_SW0 (N52)
     LUT6:I5->O            2   0.068   0.423  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/Mmux_sm_clr_last_parent_req_ns12 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/Mmux_sm_clr_last_parent_req_ns12)
     LUT3:I2->O            1   0.068   0.399  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/clr_force_clear_wrburst1 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/clr_force_clear_wrburst)
     FDRE:R                    0.434          plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/I_WRBURST_SMCLR_REG
    ----------------------------------------
    Total                      5.783ns (1.353ns logic, 4.430ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 2024 / 1764
-------------------------------------------------------------------------
Offset:              3.292ns (Levels of Logic = 5)
  Source:            PLB_MSize<1> (PAD)
  Destination:       plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_DWIDTH_64_128.LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: PLB_MSize<1> to plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_DWIDTH_64_128.LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           12   0.068   0.563  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/Mmux_sa2mirror_MSize_i21 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/sa2mirror_MSize_i<1>)
     LUT4:I2->O            2   0.068   0.497  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/xfer_641 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/xfer_64)
     LUT4:I2->O            4   0.355   0.601  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ENABLE_64_128.I_BE_ENBL_LUT0 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/word_enable<0>)
     LUT4:I1->O            1   0.265   0.417  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/be_next<0>)
     LUT6:I5->O            1   0.068   0.000  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3_glue_set (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3_glue_set)
     FDR:D                     0.011          plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
    ----------------------------------------
    Total                      3.292ns (1.214ns logic, 2.078ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/TxOutClk'
  Total number of paths / destination ports: 298 / 150
-------------------------------------------------------------------------
Offset:              2.131ns (Levels of Logic = 4)
  Source:            plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram:doutb<67> (PAD)
  Destination:       plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF/ReadEnable (FF)
  Destination Clock: plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/TxOutClk rising 0.5X

  Data Path: plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram:doutb<67> to plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF/ReadEnable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    dpram_70_512:doutb<67>    2   0.000   0.000  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_sb_txeof_n)
     begin scope: 'plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_tlif/TTIF:SB_TxEOFn'
     LUT6:I2->O            2   0.068   0.781  ReadBridge_ReadDP_OR_1235_o1 (ReadBridge_ReadDP_OR_1235_o)
     LUT6:I1->O            1   0.068   0.491  Mmux_PWR_121_o_TASM[2]_Select_109_o26 (Mmux_PWR_121_o_TASM[2]_Select_109_o25)
     LUT3:I1->O            1   0.068   0.000  Mmux_PWR_121_o_TASM[2]_Select_109_o27 (PWR_121_o_TASM[2]_Select_109_o)
     FDC:D                     0.011          ReadEnable
    ----------------------------------------
    Total                      2.131ns (0.859ns logic, 1.272ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 4718 / 2779
-------------------------------------------------------------------------
Offset:              4.206ns (Levels of Logic = 7)
  Source:            PLB_MSSize<1> (PAD)
  Destination:       plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination Clock: MPLB_Clk rising

  Data Path: PLB_MSSize<1> to plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.068   0.417  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/_n0648<0>1 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/_n0648<0>)
     LUT5:I4->O            8   0.068   0.463  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/_n0648<0>2 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/_n0648)
     LUT4:I3->O           13   0.068   0.497  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/Mmux_DO_CC_BE_PARSER.var_cc_be_bit_detected13 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/DO_CC_BE_PARSER.var_cc_be_bit_detected)
     LUT5:I4->O           16   0.068   0.515  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/Mmux_sig_composite_wrack12 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/sig_native_plb_mwrdack)
     LUT6:I5->O           14   0.068   0.576  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/fifo_read_enable1 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/fifo_read_enable)
     begin scope: 'plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM:RD_EN'
     LUT3:I1->O           26   0.068   0.550  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en)
     RAMB18E1:ENARDEN          0.401          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      4.206ns (1.188ns logic, 3.018ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 919 / 193
-------------------------------------------------------------------------
Offset:              3.386ns (Levels of Logic = 4)
  Source:            plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/BURST_ENABLED.calc_op_reg_0 (FF)
  Destination:       M_wrDBus<0> (PAD)
  Source Clock:      MPLB_Clk rising

  Data Path: plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/BURST_ENABLED.calc_op_reg_0 to M_wrDBus<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.375   0.905  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/BURST_ENABLED.calc_op_reg_0 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/BURST_ENABLED.calc_op_reg_0)
     LUT5:I0->O            3   0.068   0.595  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/mux311 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/mux31)
     LUT4:I1->O            3   0.068   0.505  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WR_CONTROL/USE_STD_WR_CALC.I_STD_REQ_GEN/mux34 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/sig_wr2req_mstwr_addr<29>)
     LUT5:I3->O           32   0.068   0.734  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/Mmux_To_Mstr_Wr_Steer_Addr21 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/sig_wr2mirror_steer_addr<1>)
     LUT3:I0->O            0   0.068   0.000  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/I_WRITE_DATA_MIRROR/Mmux_Mirror2Bus_WrDBus<0>11 (M_wrDBus<0>)
    ----------------------------------------
    Total                      3.386ns (0.647ns logic, 2.739ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 284 / 175
-------------------------------------------------------------------------
Offset:              2.385ns (Levels of Logic = 2)
  Source:            plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/WrPtrG_5 (FF)
  Destination:       plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram:addra<2> (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/WrPtrG_5 to plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram:addra<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.375   0.815  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/WrPtrG_5 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/WrPtrG_5)
     LUT5:I0->O           10   0.068   0.640  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/Mxor_WrPtrN<5>_xo<0>1 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/sig_wr_addr<5>)
     LUT4:I1->O            4   0.068   0.419  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/Mxor_WrPtrN<2>_xo<0>1 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/sig_wr_addr<2>)
    dpram_70_512:addra<2>        0.000          plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram
    ----------------------------------------
    Total                      2.385ns (0.511ns logic, 1.874ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/TxOutClk'
  Total number of paths / destination ports: 282 / 167
-------------------------------------------------------------------------
Offset:              2.441ns (Levels of Logic = 2)
  Source:            plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/RdPtrG_6 (FF)
  Destination:       plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram:addrb<1> (PAD)
  Source Clock:      plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/TxOutClk rising 0.5X

  Data Path: plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/RdPtrG_6 to plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram:addrb<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.375   0.884  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/RdPtrG_6 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/RdPtrG_6)
     LUT6:I0->O           11   0.068   0.647  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/Mxor_RdPtrN<4>_xo<0>1 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/sig_rd_addr<4>)
     LUT4:I1->O            1   0.068   0.399  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/Mxor_RdPtrN<1>_xo<0>1 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/sig_rd_addr<1>)
    dpram_70_512:addrb<1>        0.000          plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/COMP_TX_RAM_70.dpram
    ----------------------------------------
    Total                      2.441ns (0.511ns logic, 1.930ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               0.837ns (Levels of Logic = 1)
  Source:            SPLB_Rst (PAD)
  Destination:       plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO:rst (PAD)

  Data Path: SPLB_Rst to plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO:rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O         1016   0.068   0.677  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_mb_sb_reset1 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_mb_sb_reset)
    fifo_71x512:rst            0.000          plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO
    ----------------------------------------
    Total                      0.837ns (0.160ns logic, 0.677ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MPLB_Clk
-----------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
MPLB_Clk                                                                                                                     |    5.783|         |         |         |
SPLB_Clk                                                                                                                     |    6.107|         |         |         |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/TxOutClk|    4.547|         |         |         |
-----------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPLB_Clk
-----------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
MPLB_Clk                                                                                                                     |    2.866|         |         |         |
SPLB_Clk                                                                                                                     |    6.348|         |    2.122|         |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/TxOutClk|    2.708|         |         |         |
-----------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/TxOutClk
-----------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
MPLB_Clk                                                                                                                     |    1.049|         |         |         |
SPLB_Clk                                                                                                                     |    6.008|         |         |         |
plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v6_pcie.comp_v6_pcie/comp_v6_pcie_v1_7_ep_wrap/v6_pcie_v1_7_ep_i/TxOutClk|    6.031|         |    2.833|         |
-----------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 168.00 secs
Total CPU time to Xst completion: 133.69 secs
 
--> 


Total memory usage is 245904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1784 (   0 filtered)
Number of infos    :  440 (   0 filtered)

