|datapath
INPORTdata[0] => reg32:regINPORT.inputd[0]
INPORTdata[1] => reg32:regINPORT.inputd[1]
INPORTdata[2] => reg32:regINPORT.inputd[2]
INPORTdata[3] => reg32:regINPORT.inputd[3]
INPORTdata[4] => reg32:regINPORT.inputd[4]
INPORTdata[5] => reg32:regINPORT.inputd[5]
INPORTdata[6] => reg32:regINPORT.inputd[6]
INPORTdata[7] => reg32:regINPORT.inputd[7]
INPORTdata[8] => reg32:regINPORT.inputd[8]
INPORTdata[9] => reg32:regINPORT.inputd[9]
INPORTdata[10] => reg32:regINPORT.inputd[10]
INPORTdata[11] => reg32:regINPORT.inputd[11]
INPORTdata[12] => reg32:regINPORT.inputd[12]
INPORTdata[13] => reg32:regINPORT.inputd[13]
INPORTdata[14] => reg32:regINPORT.inputd[14]
INPORTdata[15] => reg32:regINPORT.inputd[15]
INPORTdata[16] => reg32:regINPORT.inputd[16]
INPORTdata[17] => reg32:regINPORT.inputd[17]
INPORTdata[18] => reg32:regINPORT.inputd[18]
INPORTdata[19] => reg32:regINPORT.inputd[19]
INPORTdata[20] => reg32:regINPORT.inputd[20]
INPORTdata[21] => reg32:regINPORT.inputd[21]
INPORTdata[22] => reg32:regINPORT.inputd[22]
INPORTdata[23] => reg32:regINPORT.inputd[23]
INPORTdata[24] => reg32:regINPORT.inputd[24]
INPORTdata[25] => reg32:regINPORT.inputd[25]
INPORTdata[26] => reg32:regINPORT.inputd[26]
INPORTdata[27] => reg32:regINPORT.inputd[27]
INPORTdata[28] => reg32:regINPORT.inputd[28]
INPORTdata[29] => reg32:regINPORT.inputd[29]
INPORTdata[30] => reg32:regINPORT.inputd[30]
INPORTdata[31] => reg32:regINPORT.inputd[31]
OUTPORTdata[0] <= reg32:regOUTPORT.outputq[0]
OUTPORTdata[1] <= reg32:regOUTPORT.outputq[1]
OUTPORTdata[2] <= reg32:regOUTPORT.outputq[2]
OUTPORTdata[3] <= reg32:regOUTPORT.outputq[3]
OUTPORTdata[4] <= reg32:regOUTPORT.outputq[4]
OUTPORTdata[5] <= reg32:regOUTPORT.outputq[5]
OUTPORTdata[6] <= reg32:regOUTPORT.outputq[6]
OUTPORTdata[7] <= reg32:regOUTPORT.outputq[7]
OUTPORTdata[8] <= reg32:regOUTPORT.outputq[8]
OUTPORTdata[9] <= reg32:regOUTPORT.outputq[9]
OUTPORTdata[10] <= reg32:regOUTPORT.outputq[10]
OUTPORTdata[11] <= reg32:regOUTPORT.outputq[11]
OUTPORTdata[12] <= reg32:regOUTPORT.outputq[12]
OUTPORTdata[13] <= reg32:regOUTPORT.outputq[13]
OUTPORTdata[14] <= reg32:regOUTPORT.outputq[14]
OUTPORTdata[15] <= reg32:regOUTPORT.outputq[15]
OUTPORTdata[16] <= reg32:regOUTPORT.outputq[16]
OUTPORTdata[17] <= reg32:regOUTPORT.outputq[17]
OUTPORTdata[18] <= reg32:regOUTPORT.outputq[18]
OUTPORTdata[19] <= reg32:regOUTPORT.outputq[19]
OUTPORTdata[20] <= reg32:regOUTPORT.outputq[20]
OUTPORTdata[21] <= reg32:regOUTPORT.outputq[21]
OUTPORTdata[22] <= reg32:regOUTPORT.outputq[22]
OUTPORTdata[23] <= reg32:regOUTPORT.outputq[23]
OUTPORTdata[24] <= reg32:regOUTPORT.outputq[24]
OUTPORTdata[25] <= reg32:regOUTPORT.outputq[25]
OUTPORTdata[26] <= reg32:regOUTPORT.outputq[26]
OUTPORTdata[27] <= reg32:regOUTPORT.outputq[27]
OUTPORTdata[28] <= reg32:regOUTPORT.outputq[28]
OUTPORTdata[29] <= reg32:regOUTPORT.outputq[29]
OUTPORTdata[30] <= reg32:regOUTPORT.outputq[30]
OUTPORTdata[31] <= reg32:regOUTPORT.outputq[31]
CONFFout <= conFF:CONFFunit.CONFFoutput
R0val[0] <= reg0:register0.outputq[0]
R0val[1] <= reg0:register0.outputq[1]
R0val[2] <= reg0:register0.outputq[2]
R0val[3] <= reg0:register0.outputq[3]
R0val[4] <= reg0:register0.outputq[4]
R0val[5] <= reg0:register0.outputq[5]
R0val[6] <= reg0:register0.outputq[6]
R0val[7] <= reg0:register0.outputq[7]
R0val[8] <= reg0:register0.outputq[8]
R0val[9] <= reg0:register0.outputq[9]
R0val[10] <= reg0:register0.outputq[10]
R0val[11] <= reg0:register0.outputq[11]
R0val[12] <= reg0:register0.outputq[12]
R0val[13] <= reg0:register0.outputq[13]
R0val[14] <= reg0:register0.outputq[14]
R0val[15] <= reg0:register0.outputq[15]
R0val[16] <= reg0:register0.outputq[16]
R0val[17] <= reg0:register0.outputq[17]
R0val[18] <= reg0:register0.outputq[18]
R0val[19] <= reg0:register0.outputq[19]
R0val[20] <= reg0:register0.outputq[20]
R0val[21] <= reg0:register0.outputq[21]
R0val[22] <= reg0:register0.outputq[22]
R0val[23] <= reg0:register0.outputq[23]
R0val[24] <= reg0:register0.outputq[24]
R0val[25] <= reg0:register0.outputq[25]
R0val[26] <= reg0:register0.outputq[26]
R0val[27] <= reg0:register0.outputq[27]
R0val[28] <= reg0:register0.outputq[28]
R0val[29] <= reg0:register0.outputq[29]
R0val[30] <= reg0:register0.outputq[30]
R0val[31] <= reg0:register0.outputq[31]
R1val[0] <= reg32:reg1.outputq[0]
R1val[1] <= reg32:reg1.outputq[1]
R1val[2] <= reg32:reg1.outputq[2]
R1val[3] <= reg32:reg1.outputq[3]
R1val[4] <= reg32:reg1.outputq[4]
R1val[5] <= reg32:reg1.outputq[5]
R1val[6] <= reg32:reg1.outputq[6]
R1val[7] <= reg32:reg1.outputq[7]
R1val[8] <= reg32:reg1.outputq[8]
R1val[9] <= reg32:reg1.outputq[9]
R1val[10] <= reg32:reg1.outputq[10]
R1val[11] <= reg32:reg1.outputq[11]
R1val[12] <= reg32:reg1.outputq[12]
R1val[13] <= reg32:reg1.outputq[13]
R1val[14] <= reg32:reg1.outputq[14]
R1val[15] <= reg32:reg1.outputq[15]
R1val[16] <= reg32:reg1.outputq[16]
R1val[17] <= reg32:reg1.outputq[17]
R1val[18] <= reg32:reg1.outputq[18]
R1val[19] <= reg32:reg1.outputq[19]
R1val[20] <= reg32:reg1.outputq[20]
R1val[21] <= reg32:reg1.outputq[21]
R1val[22] <= reg32:reg1.outputq[22]
R1val[23] <= reg32:reg1.outputq[23]
R1val[24] <= reg32:reg1.outputq[24]
R1val[25] <= reg32:reg1.outputq[25]
R1val[26] <= reg32:reg1.outputq[26]
R1val[27] <= reg32:reg1.outputq[27]
R1val[28] <= reg32:reg1.outputq[28]
R1val[29] <= reg32:reg1.outputq[29]
R1val[30] <= reg32:reg1.outputq[30]
R1val[31] <= reg32:reg1.outputq[31]
R2val[0] <= reg32:reg2.outputq[0]
R2val[1] <= reg32:reg2.outputq[1]
R2val[2] <= reg32:reg2.outputq[2]
R2val[3] <= reg32:reg2.outputq[3]
R2val[4] <= reg32:reg2.outputq[4]
R2val[5] <= reg32:reg2.outputq[5]
R2val[6] <= reg32:reg2.outputq[6]
R2val[7] <= reg32:reg2.outputq[7]
R2val[8] <= reg32:reg2.outputq[8]
R2val[9] <= reg32:reg2.outputq[9]
R2val[10] <= reg32:reg2.outputq[10]
R2val[11] <= reg32:reg2.outputq[11]
R2val[12] <= reg32:reg2.outputq[12]
R2val[13] <= reg32:reg2.outputq[13]
R2val[14] <= reg32:reg2.outputq[14]
R2val[15] <= reg32:reg2.outputq[15]
R2val[16] <= reg32:reg2.outputq[16]
R2val[17] <= reg32:reg2.outputq[17]
R2val[18] <= reg32:reg2.outputq[18]
R2val[19] <= reg32:reg2.outputq[19]
R2val[20] <= reg32:reg2.outputq[20]
R2val[21] <= reg32:reg2.outputq[21]
R2val[22] <= reg32:reg2.outputq[22]
R2val[23] <= reg32:reg2.outputq[23]
R2val[24] <= reg32:reg2.outputq[24]
R2val[25] <= reg32:reg2.outputq[25]
R2val[26] <= reg32:reg2.outputq[26]
R2val[27] <= reg32:reg2.outputq[27]
R2val[28] <= reg32:reg2.outputq[28]
R2val[29] <= reg32:reg2.outputq[29]
R2val[30] <= reg32:reg2.outputq[30]
R2val[31] <= reg32:reg2.outputq[31]
R3val[0] <= reg32:reg3.outputq[0]
R3val[1] <= reg32:reg3.outputq[1]
R3val[2] <= reg32:reg3.outputq[2]
R3val[3] <= reg32:reg3.outputq[3]
R3val[4] <= reg32:reg3.outputq[4]
R3val[5] <= reg32:reg3.outputq[5]
R3val[6] <= reg32:reg3.outputq[6]
R3val[7] <= reg32:reg3.outputq[7]
R3val[8] <= reg32:reg3.outputq[8]
R3val[9] <= reg32:reg3.outputq[9]
R3val[10] <= reg32:reg3.outputq[10]
R3val[11] <= reg32:reg3.outputq[11]
R3val[12] <= reg32:reg3.outputq[12]
R3val[13] <= reg32:reg3.outputq[13]
R3val[14] <= reg32:reg3.outputq[14]
R3val[15] <= reg32:reg3.outputq[15]
R3val[16] <= reg32:reg3.outputq[16]
R3val[17] <= reg32:reg3.outputq[17]
R3val[18] <= reg32:reg3.outputq[18]
R3val[19] <= reg32:reg3.outputq[19]
R3val[20] <= reg32:reg3.outputq[20]
R3val[21] <= reg32:reg3.outputq[21]
R3val[22] <= reg32:reg3.outputq[22]
R3val[23] <= reg32:reg3.outputq[23]
R3val[24] <= reg32:reg3.outputq[24]
R3val[25] <= reg32:reg3.outputq[25]
R3val[26] <= reg32:reg3.outputq[26]
R3val[27] <= reg32:reg3.outputq[27]
R3val[28] <= reg32:reg3.outputq[28]
R3val[29] <= reg32:reg3.outputq[29]
R3val[30] <= reg32:reg3.outputq[30]
R3val[31] <= reg32:reg3.outputq[31]
R4val[0] <= reg32:reg4.outputq[0]
R4val[1] <= reg32:reg4.outputq[1]
R4val[2] <= reg32:reg4.outputq[2]
R4val[3] <= reg32:reg4.outputq[3]
R4val[4] <= reg32:reg4.outputq[4]
R4val[5] <= reg32:reg4.outputq[5]
R4val[6] <= reg32:reg4.outputq[6]
R4val[7] <= reg32:reg4.outputq[7]
R4val[8] <= reg32:reg4.outputq[8]
R4val[9] <= reg32:reg4.outputq[9]
R4val[10] <= reg32:reg4.outputq[10]
R4val[11] <= reg32:reg4.outputq[11]
R4val[12] <= reg32:reg4.outputq[12]
R4val[13] <= reg32:reg4.outputq[13]
R4val[14] <= reg32:reg4.outputq[14]
R4val[15] <= reg32:reg4.outputq[15]
R4val[16] <= reg32:reg4.outputq[16]
R4val[17] <= reg32:reg4.outputq[17]
R4val[18] <= reg32:reg4.outputq[18]
R4val[19] <= reg32:reg4.outputq[19]
R4val[20] <= reg32:reg4.outputq[20]
R4val[21] <= reg32:reg4.outputq[21]
R4val[22] <= reg32:reg4.outputq[22]
R4val[23] <= reg32:reg4.outputq[23]
R4val[24] <= reg32:reg4.outputq[24]
R4val[25] <= reg32:reg4.outputq[25]
R4val[26] <= reg32:reg4.outputq[26]
R4val[27] <= reg32:reg4.outputq[27]
R4val[28] <= reg32:reg4.outputq[28]
R4val[29] <= reg32:reg4.outputq[29]
R4val[30] <= reg32:reg4.outputq[30]
R4val[31] <= reg32:reg4.outputq[31]
R5val[0] <= reg32:reg5.outputq[0]
R5val[1] <= reg32:reg5.outputq[1]
R5val[2] <= reg32:reg5.outputq[2]
R5val[3] <= reg32:reg5.outputq[3]
R5val[4] <= reg32:reg5.outputq[4]
R5val[5] <= reg32:reg5.outputq[5]
R5val[6] <= reg32:reg5.outputq[6]
R5val[7] <= reg32:reg5.outputq[7]
R5val[8] <= reg32:reg5.outputq[8]
R5val[9] <= reg32:reg5.outputq[9]
R5val[10] <= reg32:reg5.outputq[10]
R5val[11] <= reg32:reg5.outputq[11]
R5val[12] <= reg32:reg5.outputq[12]
R5val[13] <= reg32:reg5.outputq[13]
R5val[14] <= reg32:reg5.outputq[14]
R5val[15] <= reg32:reg5.outputq[15]
R5val[16] <= reg32:reg5.outputq[16]
R5val[17] <= reg32:reg5.outputq[17]
R5val[18] <= reg32:reg5.outputq[18]
R5val[19] <= reg32:reg5.outputq[19]
R5val[20] <= reg32:reg5.outputq[20]
R5val[21] <= reg32:reg5.outputq[21]
R5val[22] <= reg32:reg5.outputq[22]
R5val[23] <= reg32:reg5.outputq[23]
R5val[24] <= reg32:reg5.outputq[24]
R5val[25] <= reg32:reg5.outputq[25]
R5val[26] <= reg32:reg5.outputq[26]
R5val[27] <= reg32:reg5.outputq[27]
R5val[28] <= reg32:reg5.outputq[28]
R5val[29] <= reg32:reg5.outputq[29]
R5val[30] <= reg32:reg5.outputq[30]
R5val[31] <= reg32:reg5.outputq[31]
R6val[0] <= reg32:reg6.outputq[0]
R6val[1] <= reg32:reg6.outputq[1]
R6val[2] <= reg32:reg6.outputq[2]
R6val[3] <= reg32:reg6.outputq[3]
R6val[4] <= reg32:reg6.outputq[4]
R6val[5] <= reg32:reg6.outputq[5]
R6val[6] <= reg32:reg6.outputq[6]
R6val[7] <= reg32:reg6.outputq[7]
R6val[8] <= reg32:reg6.outputq[8]
R6val[9] <= reg32:reg6.outputq[9]
R6val[10] <= reg32:reg6.outputq[10]
R6val[11] <= reg32:reg6.outputq[11]
R6val[12] <= reg32:reg6.outputq[12]
R6val[13] <= reg32:reg6.outputq[13]
R6val[14] <= reg32:reg6.outputq[14]
R6val[15] <= reg32:reg6.outputq[15]
R6val[16] <= reg32:reg6.outputq[16]
R6val[17] <= reg32:reg6.outputq[17]
R6val[18] <= reg32:reg6.outputq[18]
R6val[19] <= reg32:reg6.outputq[19]
R6val[20] <= reg32:reg6.outputq[20]
R6val[21] <= reg32:reg6.outputq[21]
R6val[22] <= reg32:reg6.outputq[22]
R6val[23] <= reg32:reg6.outputq[23]
R6val[24] <= reg32:reg6.outputq[24]
R6val[25] <= reg32:reg6.outputq[25]
R6val[26] <= reg32:reg6.outputq[26]
R6val[27] <= reg32:reg6.outputq[27]
R6val[28] <= reg32:reg6.outputq[28]
R6val[29] <= reg32:reg6.outputq[29]
R6val[30] <= reg32:reg6.outputq[30]
R6val[31] <= reg32:reg6.outputq[31]
R7val[0] <= reg32:reg7.outputq[0]
R7val[1] <= reg32:reg7.outputq[1]
R7val[2] <= reg32:reg7.outputq[2]
R7val[3] <= reg32:reg7.outputq[3]
R7val[4] <= reg32:reg7.outputq[4]
R7val[5] <= reg32:reg7.outputq[5]
R7val[6] <= reg32:reg7.outputq[6]
R7val[7] <= reg32:reg7.outputq[7]
R7val[8] <= reg32:reg7.outputq[8]
R7val[9] <= reg32:reg7.outputq[9]
R7val[10] <= reg32:reg7.outputq[10]
R7val[11] <= reg32:reg7.outputq[11]
R7val[12] <= reg32:reg7.outputq[12]
R7val[13] <= reg32:reg7.outputq[13]
R7val[14] <= reg32:reg7.outputq[14]
R7val[15] <= reg32:reg7.outputq[15]
R7val[16] <= reg32:reg7.outputq[16]
R7val[17] <= reg32:reg7.outputq[17]
R7val[18] <= reg32:reg7.outputq[18]
R7val[19] <= reg32:reg7.outputq[19]
R7val[20] <= reg32:reg7.outputq[20]
R7val[21] <= reg32:reg7.outputq[21]
R7val[22] <= reg32:reg7.outputq[22]
R7val[23] <= reg32:reg7.outputq[23]
R7val[24] <= reg32:reg7.outputq[24]
R7val[25] <= reg32:reg7.outputq[25]
R7val[26] <= reg32:reg7.outputq[26]
R7val[27] <= reg32:reg7.outputq[27]
R7val[28] <= reg32:reg7.outputq[28]
R7val[29] <= reg32:reg7.outputq[29]
R7val[30] <= reg32:reg7.outputq[30]
R7val[31] <= reg32:reg7.outputq[31]
R8val[0] <= reg32:reg8.outputq[0]
R8val[1] <= reg32:reg8.outputq[1]
R8val[2] <= reg32:reg8.outputq[2]
R8val[3] <= reg32:reg8.outputq[3]
R8val[4] <= reg32:reg8.outputq[4]
R8val[5] <= reg32:reg8.outputq[5]
R8val[6] <= reg32:reg8.outputq[6]
R8val[7] <= reg32:reg8.outputq[7]
R8val[8] <= reg32:reg8.outputq[8]
R8val[9] <= reg32:reg8.outputq[9]
R8val[10] <= reg32:reg8.outputq[10]
R8val[11] <= reg32:reg8.outputq[11]
R8val[12] <= reg32:reg8.outputq[12]
R8val[13] <= reg32:reg8.outputq[13]
R8val[14] <= reg32:reg8.outputq[14]
R8val[15] <= reg32:reg8.outputq[15]
R8val[16] <= reg32:reg8.outputq[16]
R8val[17] <= reg32:reg8.outputq[17]
R8val[18] <= reg32:reg8.outputq[18]
R8val[19] <= reg32:reg8.outputq[19]
R8val[20] <= reg32:reg8.outputq[20]
R8val[21] <= reg32:reg8.outputq[21]
R8val[22] <= reg32:reg8.outputq[22]
R8val[23] <= reg32:reg8.outputq[23]
R8val[24] <= reg32:reg8.outputq[24]
R8val[25] <= reg32:reg8.outputq[25]
R8val[26] <= reg32:reg8.outputq[26]
R8val[27] <= reg32:reg8.outputq[27]
R8val[28] <= reg32:reg8.outputq[28]
R8val[29] <= reg32:reg8.outputq[29]
R8val[30] <= reg32:reg8.outputq[30]
R8val[31] <= reg32:reg8.outputq[31]
R9val[0] <= reg32:reg9.outputq[0]
R9val[1] <= reg32:reg9.outputq[1]
R9val[2] <= reg32:reg9.outputq[2]
R9val[3] <= reg32:reg9.outputq[3]
R9val[4] <= reg32:reg9.outputq[4]
R9val[5] <= reg32:reg9.outputq[5]
R9val[6] <= reg32:reg9.outputq[6]
R9val[7] <= reg32:reg9.outputq[7]
R9val[8] <= reg32:reg9.outputq[8]
R9val[9] <= reg32:reg9.outputq[9]
R9val[10] <= reg32:reg9.outputq[10]
R9val[11] <= reg32:reg9.outputq[11]
R9val[12] <= reg32:reg9.outputq[12]
R9val[13] <= reg32:reg9.outputq[13]
R9val[14] <= reg32:reg9.outputq[14]
R9val[15] <= reg32:reg9.outputq[15]
R9val[16] <= reg32:reg9.outputq[16]
R9val[17] <= reg32:reg9.outputq[17]
R9val[18] <= reg32:reg9.outputq[18]
R9val[19] <= reg32:reg9.outputq[19]
R9val[20] <= reg32:reg9.outputq[20]
R9val[21] <= reg32:reg9.outputq[21]
R9val[22] <= reg32:reg9.outputq[22]
R9val[23] <= reg32:reg9.outputq[23]
R9val[24] <= reg32:reg9.outputq[24]
R9val[25] <= reg32:reg9.outputq[25]
R9val[26] <= reg32:reg9.outputq[26]
R9val[27] <= reg32:reg9.outputq[27]
R9val[28] <= reg32:reg9.outputq[28]
R9val[29] <= reg32:reg9.outputq[29]
R9val[30] <= reg32:reg9.outputq[30]
R9val[31] <= reg32:reg9.outputq[31]
R10val[0] <= reg32:reg10.outputq[0]
R10val[1] <= reg32:reg10.outputq[1]
R10val[2] <= reg32:reg10.outputq[2]
R10val[3] <= reg32:reg10.outputq[3]
R10val[4] <= reg32:reg10.outputq[4]
R10val[5] <= reg32:reg10.outputq[5]
R10val[6] <= reg32:reg10.outputq[6]
R10val[7] <= reg32:reg10.outputq[7]
R10val[8] <= reg32:reg10.outputq[8]
R10val[9] <= reg32:reg10.outputq[9]
R10val[10] <= reg32:reg10.outputq[10]
R10val[11] <= reg32:reg10.outputq[11]
R10val[12] <= reg32:reg10.outputq[12]
R10val[13] <= reg32:reg10.outputq[13]
R10val[14] <= reg32:reg10.outputq[14]
R10val[15] <= reg32:reg10.outputq[15]
R10val[16] <= reg32:reg10.outputq[16]
R10val[17] <= reg32:reg10.outputq[17]
R10val[18] <= reg32:reg10.outputq[18]
R10val[19] <= reg32:reg10.outputq[19]
R10val[20] <= reg32:reg10.outputq[20]
R10val[21] <= reg32:reg10.outputq[21]
R10val[22] <= reg32:reg10.outputq[22]
R10val[23] <= reg32:reg10.outputq[23]
R10val[24] <= reg32:reg10.outputq[24]
R10val[25] <= reg32:reg10.outputq[25]
R10val[26] <= reg32:reg10.outputq[26]
R10val[27] <= reg32:reg10.outputq[27]
R10val[28] <= reg32:reg10.outputq[28]
R10val[29] <= reg32:reg10.outputq[29]
R10val[30] <= reg32:reg10.outputq[30]
R10val[31] <= reg32:reg10.outputq[31]
R11val[0] <= reg32:reg11.outputq[0]
R11val[1] <= reg32:reg11.outputq[1]
R11val[2] <= reg32:reg11.outputq[2]
R11val[3] <= reg32:reg11.outputq[3]
R11val[4] <= reg32:reg11.outputq[4]
R11val[5] <= reg32:reg11.outputq[5]
R11val[6] <= reg32:reg11.outputq[6]
R11val[7] <= reg32:reg11.outputq[7]
R11val[8] <= reg32:reg11.outputq[8]
R11val[9] <= reg32:reg11.outputq[9]
R11val[10] <= reg32:reg11.outputq[10]
R11val[11] <= reg32:reg11.outputq[11]
R11val[12] <= reg32:reg11.outputq[12]
R11val[13] <= reg32:reg11.outputq[13]
R11val[14] <= reg32:reg11.outputq[14]
R11val[15] <= reg32:reg11.outputq[15]
R11val[16] <= reg32:reg11.outputq[16]
R11val[17] <= reg32:reg11.outputq[17]
R11val[18] <= reg32:reg11.outputq[18]
R11val[19] <= reg32:reg11.outputq[19]
R11val[20] <= reg32:reg11.outputq[20]
R11val[21] <= reg32:reg11.outputq[21]
R11val[22] <= reg32:reg11.outputq[22]
R11val[23] <= reg32:reg11.outputq[23]
R11val[24] <= reg32:reg11.outputq[24]
R11val[25] <= reg32:reg11.outputq[25]
R11val[26] <= reg32:reg11.outputq[26]
R11val[27] <= reg32:reg11.outputq[27]
R11val[28] <= reg32:reg11.outputq[28]
R11val[29] <= reg32:reg11.outputq[29]
R11val[30] <= reg32:reg11.outputq[30]
R11val[31] <= reg32:reg11.outputq[31]
R12val[0] <= reg32:reg12.outputq[0]
R12val[1] <= reg32:reg12.outputq[1]
R12val[2] <= reg32:reg12.outputq[2]
R12val[3] <= reg32:reg12.outputq[3]
R12val[4] <= reg32:reg12.outputq[4]
R12val[5] <= reg32:reg12.outputq[5]
R12val[6] <= reg32:reg12.outputq[6]
R12val[7] <= reg32:reg12.outputq[7]
R12val[8] <= reg32:reg12.outputq[8]
R12val[9] <= reg32:reg12.outputq[9]
R12val[10] <= reg32:reg12.outputq[10]
R12val[11] <= reg32:reg12.outputq[11]
R12val[12] <= reg32:reg12.outputq[12]
R12val[13] <= reg32:reg12.outputq[13]
R12val[14] <= reg32:reg12.outputq[14]
R12val[15] <= reg32:reg12.outputq[15]
R12val[16] <= reg32:reg12.outputq[16]
R12val[17] <= reg32:reg12.outputq[17]
R12val[18] <= reg32:reg12.outputq[18]
R12val[19] <= reg32:reg12.outputq[19]
R12val[20] <= reg32:reg12.outputq[20]
R12val[21] <= reg32:reg12.outputq[21]
R12val[22] <= reg32:reg12.outputq[22]
R12val[23] <= reg32:reg12.outputq[23]
R12val[24] <= reg32:reg12.outputq[24]
R12val[25] <= reg32:reg12.outputq[25]
R12val[26] <= reg32:reg12.outputq[26]
R12val[27] <= reg32:reg12.outputq[27]
R12val[28] <= reg32:reg12.outputq[28]
R12val[29] <= reg32:reg12.outputq[29]
R12val[30] <= reg32:reg12.outputq[30]
R12val[31] <= reg32:reg12.outputq[31]
R13val[0] <= reg32:reg13.outputq[0]
R13val[1] <= reg32:reg13.outputq[1]
R13val[2] <= reg32:reg13.outputq[2]
R13val[3] <= reg32:reg13.outputq[3]
R13val[4] <= reg32:reg13.outputq[4]
R13val[5] <= reg32:reg13.outputq[5]
R13val[6] <= reg32:reg13.outputq[6]
R13val[7] <= reg32:reg13.outputq[7]
R13val[8] <= reg32:reg13.outputq[8]
R13val[9] <= reg32:reg13.outputq[9]
R13val[10] <= reg32:reg13.outputq[10]
R13val[11] <= reg32:reg13.outputq[11]
R13val[12] <= reg32:reg13.outputq[12]
R13val[13] <= reg32:reg13.outputq[13]
R13val[14] <= reg32:reg13.outputq[14]
R13val[15] <= reg32:reg13.outputq[15]
R13val[16] <= reg32:reg13.outputq[16]
R13val[17] <= reg32:reg13.outputq[17]
R13val[18] <= reg32:reg13.outputq[18]
R13val[19] <= reg32:reg13.outputq[19]
R13val[20] <= reg32:reg13.outputq[20]
R13val[21] <= reg32:reg13.outputq[21]
R13val[22] <= reg32:reg13.outputq[22]
R13val[23] <= reg32:reg13.outputq[23]
R13val[24] <= reg32:reg13.outputq[24]
R13val[25] <= reg32:reg13.outputq[25]
R13val[26] <= reg32:reg13.outputq[26]
R13val[27] <= reg32:reg13.outputq[27]
R13val[28] <= reg32:reg13.outputq[28]
R13val[29] <= reg32:reg13.outputq[29]
R13val[30] <= reg32:reg13.outputq[30]
R13val[31] <= reg32:reg13.outputq[31]
R14val[0] <= reg32:reg14.outputq[0]
R14val[1] <= reg32:reg14.outputq[1]
R14val[2] <= reg32:reg14.outputq[2]
R14val[3] <= reg32:reg14.outputq[3]
R14val[4] <= reg32:reg14.outputq[4]
R14val[5] <= reg32:reg14.outputq[5]
R14val[6] <= reg32:reg14.outputq[6]
R14val[7] <= reg32:reg14.outputq[7]
R14val[8] <= reg32:reg14.outputq[8]
R14val[9] <= reg32:reg14.outputq[9]
R14val[10] <= reg32:reg14.outputq[10]
R14val[11] <= reg32:reg14.outputq[11]
R14val[12] <= reg32:reg14.outputq[12]
R14val[13] <= reg32:reg14.outputq[13]
R14val[14] <= reg32:reg14.outputq[14]
R14val[15] <= reg32:reg14.outputq[15]
R14val[16] <= reg32:reg14.outputq[16]
R14val[17] <= reg32:reg14.outputq[17]
R14val[18] <= reg32:reg14.outputq[18]
R14val[19] <= reg32:reg14.outputq[19]
R14val[20] <= reg32:reg14.outputq[20]
R14val[21] <= reg32:reg14.outputq[21]
R14val[22] <= reg32:reg14.outputq[22]
R14val[23] <= reg32:reg14.outputq[23]
R14val[24] <= reg32:reg14.outputq[24]
R14val[25] <= reg32:reg14.outputq[25]
R14val[26] <= reg32:reg14.outputq[26]
R14val[27] <= reg32:reg14.outputq[27]
R14val[28] <= reg32:reg14.outputq[28]
R14val[29] <= reg32:reg14.outputq[29]
R14val[30] <= reg32:reg14.outputq[30]
R14val[31] <= reg32:reg14.outputq[31]
R15val[0] <= reg32:reg15.outputq[0]
R15val[1] <= reg32:reg15.outputq[1]
R15val[2] <= reg32:reg15.outputq[2]
R15val[3] <= reg32:reg15.outputq[3]
R15val[4] <= reg32:reg15.outputq[4]
R15val[5] <= reg32:reg15.outputq[5]
R15val[6] <= reg32:reg15.outputq[6]
R15val[7] <= reg32:reg15.outputq[7]
R15val[8] <= reg32:reg15.outputq[8]
R15val[9] <= reg32:reg15.outputq[9]
R15val[10] <= reg32:reg15.outputq[10]
R15val[11] <= reg32:reg15.outputq[11]
R15val[12] <= reg32:reg15.outputq[12]
R15val[13] <= reg32:reg15.outputq[13]
R15val[14] <= reg32:reg15.outputq[14]
R15val[15] <= reg32:reg15.outputq[15]
R15val[16] <= reg32:reg15.outputq[16]
R15val[17] <= reg32:reg15.outputq[17]
R15val[18] <= reg32:reg15.outputq[18]
R15val[19] <= reg32:reg15.outputq[19]
R15val[20] <= reg32:reg15.outputq[20]
R15val[21] <= reg32:reg15.outputq[21]
R15val[22] <= reg32:reg15.outputq[22]
R15val[23] <= reg32:reg15.outputq[23]
R15val[24] <= reg32:reg15.outputq[24]
R15val[25] <= reg32:reg15.outputq[25]
R15val[26] <= reg32:reg15.outputq[26]
R15val[27] <= reg32:reg15.outputq[27]
R15val[28] <= reg32:reg15.outputq[28]
R15val[29] <= reg32:reg15.outputq[29]
R15val[30] <= reg32:reg15.outputq[30]
R15val[31] <= reg32:reg15.outputq[31]
MDRval[0] <= MDR:MDRunit.MDR_out[0]
MDRval[1] <= MDR:MDRunit.MDR_out[1]
MDRval[2] <= MDR:MDRunit.MDR_out[2]
MDRval[3] <= MDR:MDRunit.MDR_out[3]
MDRval[4] <= MDR:MDRunit.MDR_out[4]
MDRval[5] <= MDR:MDRunit.MDR_out[5]
MDRval[6] <= MDR:MDRunit.MDR_out[6]
MDRval[7] <= MDR:MDRunit.MDR_out[7]
MDRval[8] <= MDR:MDRunit.MDR_out[8]
MDRval[9] <= MDR:MDRunit.MDR_out[9]
MDRval[10] <= MDR:MDRunit.MDR_out[10]
MDRval[11] <= MDR:MDRunit.MDR_out[11]
MDRval[12] <= MDR:MDRunit.MDR_out[12]
MDRval[13] <= MDR:MDRunit.MDR_out[13]
MDRval[14] <= MDR:MDRunit.MDR_out[14]
MDRval[15] <= MDR:MDRunit.MDR_out[15]
MDRval[16] <= MDR:MDRunit.MDR_out[16]
MDRval[17] <= MDR:MDRunit.MDR_out[17]
MDRval[18] <= MDR:MDRunit.MDR_out[18]
MDRval[19] <= MDR:MDRunit.MDR_out[19]
MDRval[20] <= MDR:MDRunit.MDR_out[20]
MDRval[21] <= MDR:MDRunit.MDR_out[21]
MDRval[22] <= MDR:MDRunit.MDR_out[22]
MDRval[23] <= MDR:MDRunit.MDR_out[23]
MDRval[24] <= MDR:MDRunit.MDR_out[24]
MDRval[25] <= MDR:MDRunit.MDR_out[25]
MDRval[26] <= MDR:MDRunit.MDR_out[26]
MDRval[27] <= MDR:MDRunit.MDR_out[27]
MDRval[28] <= MDR:MDRunit.MDR_out[28]
MDRval[29] <= MDR:MDRunit.MDR_out[29]
MDRval[30] <= MDR:MDRunit.MDR_out[30]
MDRval[31] <= MDR:MDRunit.MDR_out[31]
Yval[0] <= reg32:regY.outputq[0]
Yval[1] <= reg32:regY.outputq[1]
Yval[2] <= reg32:regY.outputq[2]
Yval[3] <= reg32:regY.outputq[3]
Yval[4] <= reg32:regY.outputq[4]
Yval[5] <= reg32:regY.outputq[5]
Yval[6] <= reg32:regY.outputq[6]
Yval[7] <= reg32:regY.outputq[7]
Yval[8] <= reg32:regY.outputq[8]
Yval[9] <= reg32:regY.outputq[9]
Yval[10] <= reg32:regY.outputq[10]
Yval[11] <= reg32:regY.outputq[11]
Yval[12] <= reg32:regY.outputq[12]
Yval[13] <= reg32:regY.outputq[13]
Yval[14] <= reg32:regY.outputq[14]
Yval[15] <= reg32:regY.outputq[15]
Yval[16] <= reg32:regY.outputq[16]
Yval[17] <= reg32:regY.outputq[17]
Yval[18] <= reg32:regY.outputq[18]
Yval[19] <= reg32:regY.outputq[19]
Yval[20] <= reg32:regY.outputq[20]
Yval[21] <= reg32:regY.outputq[21]
Yval[22] <= reg32:regY.outputq[22]
Yval[23] <= reg32:regY.outputq[23]
Yval[24] <= reg32:regY.outputq[24]
Yval[25] <= reg32:regY.outputq[25]
Yval[26] <= reg32:regY.outputq[26]
Yval[27] <= reg32:regY.outputq[27]
Yval[28] <= reg32:regY.outputq[28]
Yval[29] <= reg32:regY.outputq[29]
Yval[30] <= reg32:regY.outputq[30]
Yval[31] <= reg32:regY.outputq[31]
ZLOval[0] <= reg32:regZlow.outputq[0]
ZLOval[1] <= reg32:regZlow.outputq[1]
ZLOval[2] <= reg32:regZlow.outputq[2]
ZLOval[3] <= reg32:regZlow.outputq[3]
ZLOval[4] <= reg32:regZlow.outputq[4]
ZLOval[5] <= reg32:regZlow.outputq[5]
ZLOval[6] <= reg32:regZlow.outputq[6]
ZLOval[7] <= reg32:regZlow.outputq[7]
ZLOval[8] <= reg32:regZlow.outputq[8]
ZLOval[9] <= reg32:regZlow.outputq[9]
ZLOval[10] <= reg32:regZlow.outputq[10]
ZLOval[11] <= reg32:regZlow.outputq[11]
ZLOval[12] <= reg32:regZlow.outputq[12]
ZLOval[13] <= reg32:regZlow.outputq[13]
ZLOval[14] <= reg32:regZlow.outputq[14]
ZLOval[15] <= reg32:regZlow.outputq[15]
ZLOval[16] <= reg32:regZlow.outputq[16]
ZLOval[17] <= reg32:regZlow.outputq[17]
ZLOval[18] <= reg32:regZlow.outputq[18]
ZLOval[19] <= reg32:regZlow.outputq[19]
ZLOval[20] <= reg32:regZlow.outputq[20]
ZLOval[21] <= reg32:regZlow.outputq[21]
ZLOval[22] <= reg32:regZlow.outputq[22]
ZLOval[23] <= reg32:regZlow.outputq[23]
ZLOval[24] <= reg32:regZlow.outputq[24]
ZLOval[25] <= reg32:regZlow.outputq[25]
ZLOval[26] <= reg32:regZlow.outputq[26]
ZLOval[27] <= reg32:regZlow.outputq[27]
ZLOval[28] <= reg32:regZlow.outputq[28]
ZLOval[29] <= reg32:regZlow.outputq[29]
ZLOval[30] <= reg32:regZlow.outputq[30]
ZLOval[31] <= reg32:regZlow.outputq[31]
ZHIval[0] <= reg32:regZhigh.outputq[0]
ZHIval[1] <= reg32:regZhigh.outputq[1]
ZHIval[2] <= reg32:regZhigh.outputq[2]
ZHIval[3] <= reg32:regZhigh.outputq[3]
ZHIval[4] <= reg32:regZhigh.outputq[4]
ZHIval[5] <= reg32:regZhigh.outputq[5]
ZHIval[6] <= reg32:regZhigh.outputq[6]
ZHIval[7] <= reg32:regZhigh.outputq[7]
ZHIval[8] <= reg32:regZhigh.outputq[8]
ZHIval[9] <= reg32:regZhigh.outputq[9]
ZHIval[10] <= reg32:regZhigh.outputq[10]
ZHIval[11] <= reg32:regZhigh.outputq[11]
ZHIval[12] <= reg32:regZhigh.outputq[12]
ZHIval[13] <= reg32:regZhigh.outputq[13]
ZHIval[14] <= reg32:regZhigh.outputq[14]
ZHIval[15] <= reg32:regZhigh.outputq[15]
ZHIval[16] <= reg32:regZhigh.outputq[16]
ZHIval[17] <= reg32:regZhigh.outputq[17]
ZHIval[18] <= reg32:regZhigh.outputq[18]
ZHIval[19] <= reg32:regZhigh.outputq[19]
ZHIval[20] <= reg32:regZhigh.outputq[20]
ZHIval[21] <= reg32:regZhigh.outputq[21]
ZHIval[22] <= reg32:regZhigh.outputq[22]
ZHIval[23] <= reg32:regZhigh.outputq[23]
ZHIval[24] <= reg32:regZhigh.outputq[24]
ZHIval[25] <= reg32:regZhigh.outputq[25]
ZHIval[26] <= reg32:regZhigh.outputq[26]
ZHIval[27] <= reg32:regZhigh.outputq[27]
ZHIval[28] <= reg32:regZhigh.outputq[28]
ZHIval[29] <= reg32:regZhigh.outputq[29]
ZHIval[30] <= reg32:regZhigh.outputq[30]
ZHIval[31] <= reg32:regZhigh.outputq[31]
HIval[0] <= reg32:regHI.outputq[0]
HIval[1] <= reg32:regHI.outputq[1]
HIval[2] <= reg32:regHI.outputq[2]
HIval[3] <= reg32:regHI.outputq[3]
HIval[4] <= reg32:regHI.outputq[4]
HIval[5] <= reg32:regHI.outputq[5]
HIval[6] <= reg32:regHI.outputq[6]
HIval[7] <= reg32:regHI.outputq[7]
HIval[8] <= reg32:regHI.outputq[8]
HIval[9] <= reg32:regHI.outputq[9]
HIval[10] <= reg32:regHI.outputq[10]
HIval[11] <= reg32:regHI.outputq[11]
HIval[12] <= reg32:regHI.outputq[12]
HIval[13] <= reg32:regHI.outputq[13]
HIval[14] <= reg32:regHI.outputq[14]
HIval[15] <= reg32:regHI.outputq[15]
HIval[16] <= reg32:regHI.outputq[16]
HIval[17] <= reg32:regHI.outputq[17]
HIval[18] <= reg32:regHI.outputq[18]
HIval[19] <= reg32:regHI.outputq[19]
HIval[20] <= reg32:regHI.outputq[20]
HIval[21] <= reg32:regHI.outputq[21]
HIval[22] <= reg32:regHI.outputq[22]
HIval[23] <= reg32:regHI.outputq[23]
HIval[24] <= reg32:regHI.outputq[24]
HIval[25] <= reg32:regHI.outputq[25]
HIval[26] <= reg32:regHI.outputq[26]
HIval[27] <= reg32:regHI.outputq[27]
HIval[28] <= reg32:regHI.outputq[28]
HIval[29] <= reg32:regHI.outputq[29]
HIval[30] <= reg32:regHI.outputq[30]
HIval[31] <= reg32:regHI.outputq[31]
LOval[0] <= reg32:regLO.outputq[0]
LOval[1] <= reg32:regLO.outputq[1]
LOval[2] <= reg32:regLO.outputq[2]
LOval[3] <= reg32:regLO.outputq[3]
LOval[4] <= reg32:regLO.outputq[4]
LOval[5] <= reg32:regLO.outputq[5]
LOval[6] <= reg32:regLO.outputq[6]
LOval[7] <= reg32:regLO.outputq[7]
LOval[8] <= reg32:regLO.outputq[8]
LOval[9] <= reg32:regLO.outputq[9]
LOval[10] <= reg32:regLO.outputq[10]
LOval[11] <= reg32:regLO.outputq[11]
LOval[12] <= reg32:regLO.outputq[12]
LOval[13] <= reg32:regLO.outputq[13]
LOval[14] <= reg32:regLO.outputq[14]
LOval[15] <= reg32:regLO.outputq[15]
LOval[16] <= reg32:regLO.outputq[16]
LOval[17] <= reg32:regLO.outputq[17]
LOval[18] <= reg32:regLO.outputq[18]
LOval[19] <= reg32:regLO.outputq[19]
LOval[20] <= reg32:regLO.outputq[20]
LOval[21] <= reg32:regLO.outputq[21]
LOval[22] <= reg32:regLO.outputq[22]
LOval[23] <= reg32:regLO.outputq[23]
LOval[24] <= reg32:regLO.outputq[24]
LOval[25] <= reg32:regLO.outputq[25]
LOval[26] <= reg32:regLO.outputq[26]
LOval[27] <= reg32:regLO.outputq[27]
LOval[28] <= reg32:regLO.outputq[28]
LOval[29] <= reg32:regLO.outputq[29]
LOval[30] <= reg32:regLO.outputq[30]
LOval[31] <= reg32:regLO.outputq[31]
Busval[0] <= bus32to1:busUnit.bus_mux_out[0]
Busval[1] <= bus32to1:busUnit.bus_mux_out[1]
Busval[2] <= bus32to1:busUnit.bus_mux_out[2]
Busval[3] <= bus32to1:busUnit.bus_mux_out[3]
Busval[4] <= bus32to1:busUnit.bus_mux_out[4]
Busval[5] <= bus32to1:busUnit.bus_mux_out[5]
Busval[6] <= bus32to1:busUnit.bus_mux_out[6]
Busval[7] <= bus32to1:busUnit.bus_mux_out[7]
Busval[8] <= bus32to1:busUnit.bus_mux_out[8]
Busval[9] <= bus32to1:busUnit.bus_mux_out[9]
Busval[10] <= bus32to1:busUnit.bus_mux_out[10]
Busval[11] <= bus32to1:busUnit.bus_mux_out[11]
Busval[12] <= bus32to1:busUnit.bus_mux_out[12]
Busval[13] <= bus32to1:busUnit.bus_mux_out[13]
Busval[14] <= bus32to1:busUnit.bus_mux_out[14]
Busval[15] <= bus32to1:busUnit.bus_mux_out[15]
Busval[16] <= bus32to1:busUnit.bus_mux_out[16]
Busval[17] <= bus32to1:busUnit.bus_mux_out[17]
Busval[18] <= bus32to1:busUnit.bus_mux_out[18]
Busval[19] <= bus32to1:busUnit.bus_mux_out[19]
Busval[20] <= bus32to1:busUnit.bus_mux_out[20]
Busval[21] <= bus32to1:busUnit.bus_mux_out[21]
Busval[22] <= bus32to1:busUnit.bus_mux_out[22]
Busval[23] <= bus32to1:busUnit.bus_mux_out[23]
Busval[24] <= bus32to1:busUnit.bus_mux_out[24]
Busval[25] <= bus32to1:busUnit.bus_mux_out[25]
Busval[26] <= bus32to1:busUnit.bus_mux_out[26]
Busval[27] <= bus32to1:busUnit.bus_mux_out[27]
Busval[28] <= bus32to1:busUnit.bus_mux_out[28]
Busval[29] <= bus32to1:busUnit.bus_mux_out[29]
Busval[30] <= bus32to1:busUnit.bus_mux_out[30]
Busval[31] <= bus32to1:busUnit.bus_mux_out[31]
RAMaddress[0] <= MARreg:MARregister.outputq[0]
RAMaddress[1] <= MARreg:MARregister.outputq[1]
RAMaddress[2] <= MARreg:MARregister.outputq[2]
RAMaddress[3] <= MARreg:MARregister.outputq[3]
RAMaddress[4] <= MARreg:MARregister.outputq[4]
RAMaddress[5] <= MARreg:MARregister.outputq[5]
RAMaddress[6] <= MARreg:MARregister.outputq[6]
RAMaddress[7] <= MARreg:MARregister.outputq[7]
RAMaddress[8] <= MARreg:MARregister.outputq[8]
RAMoutput[0] <= RAM:RAMunit.q[0]
RAMoutput[1] <= RAM:RAMunit.q[1]
RAMoutput[2] <= RAM:RAMunit.q[2]
RAMoutput[3] <= RAM:RAMunit.q[3]
RAMoutput[4] <= RAM:RAMunit.q[4]
RAMoutput[5] <= RAM:RAMunit.q[5]
RAMoutput[6] <= RAM:RAMunit.q[6]
RAMoutput[7] <= RAM:RAMunit.q[7]
RAMoutput[8] <= RAM:RAMunit.q[8]
RAMoutput[9] <= RAM:RAMunit.q[9]
RAMoutput[10] <= RAM:RAMunit.q[10]
RAMoutput[11] <= RAM:RAMunit.q[11]
RAMoutput[12] <= RAM:RAMunit.q[12]
RAMoutput[13] <= RAM:RAMunit.q[13]
RAMoutput[14] <= RAM:RAMunit.q[14]
RAMoutput[15] <= RAM:RAMunit.q[15]
RAMoutput[16] <= RAM:RAMunit.q[16]
RAMoutput[17] <= RAM:RAMunit.q[17]
RAMoutput[18] <= RAM:RAMunit.q[18]
RAMoutput[19] <= RAM:RAMunit.q[19]
RAMoutput[20] <= RAM:RAMunit.q[20]
RAMoutput[21] <= RAM:RAMunit.q[21]
RAMoutput[22] <= RAM:RAMunit.q[22]
RAMoutput[23] <= RAM:RAMunit.q[23]
RAMoutput[24] <= RAM:RAMunit.q[24]
RAMoutput[25] <= RAM:RAMunit.q[25]
RAMoutput[26] <= RAM:RAMunit.q[26]
RAMoutput[27] <= RAM:RAMunit.q[27]
RAMoutput[28] <= RAM:RAMunit.q[28]
RAMoutput[29] <= RAM:RAMunit.q[29]
RAMoutput[30] <= RAM:RAMunit.q[30]
RAMoutput[31] <= RAM:RAMunit.q[31]
IRval[0] <= reg32:regIR.outputq[0]
IRval[1] <= reg32:regIR.outputq[1]
IRval[2] <= reg32:regIR.outputq[2]
IRval[3] <= reg32:regIR.outputq[3]
IRval[4] <= reg32:regIR.outputq[4]
IRval[5] <= reg32:regIR.outputq[5]
IRval[6] <= reg32:regIR.outputq[6]
IRval[7] <= reg32:regIR.outputq[7]
IRval[8] <= reg32:regIR.outputq[8]
IRval[9] <= reg32:regIR.outputq[9]
IRval[10] <= reg32:regIR.outputq[10]
IRval[11] <= reg32:regIR.outputq[11]
IRval[12] <= reg32:regIR.outputq[12]
IRval[13] <= reg32:regIR.outputq[13]
IRval[14] <= reg32:regIR.outputq[14]
IRval[15] <= reg32:regIR.outputq[15]
IRval[16] <= reg32:regIR.outputq[16]
IRval[17] <= reg32:regIR.outputq[17]
IRval[18] <= reg32:regIR.outputq[18]
IRval[19] <= reg32:regIR.outputq[19]
IRval[20] <= reg32:regIR.outputq[20]
IRval[21] <= reg32:regIR.outputq[21]
IRval[22] <= reg32:regIR.outputq[22]
IRval[23] <= reg32:regIR.outputq[23]
IRval[24] <= reg32:regIR.outputq[24]
IRval[25] <= reg32:regIR.outputq[25]
IRval[26] <= reg32:regIR.outputq[26]
IRval[27] <= reg32:regIR.outputq[27]
IRval[28] <= reg32:regIR.outputq[28]
IRval[29] <= reg32:regIR.outputq[29]
IRval[30] <= reg32:regIR.outputq[30]
IRval[31] <= reg32:regIR.outputq[31]
PCval[0] <= reg32:regPC.outputq[0]
PCval[1] <= reg32:regPC.outputq[1]
PCval[2] <= reg32:regPC.outputq[2]
PCval[3] <= reg32:regPC.outputq[3]
PCval[4] <= reg32:regPC.outputq[4]
PCval[5] <= reg32:regPC.outputq[5]
PCval[6] <= reg32:regPC.outputq[6]
PCval[7] <= reg32:regPC.outputq[7]
PCval[8] <= reg32:regPC.outputq[8]
PCval[9] <= reg32:regPC.outputq[9]
PCval[10] <= reg32:regPC.outputq[10]
PCval[11] <= reg32:regPC.outputq[11]
PCval[12] <= reg32:regPC.outputq[12]
PCval[13] <= reg32:regPC.outputq[13]
PCval[14] <= reg32:regPC.outputq[14]
PCval[15] <= reg32:regPC.outputq[15]
PCval[16] <= reg32:regPC.outputq[16]
PCval[17] <= reg32:regPC.outputq[17]
PCval[18] <= reg32:regPC.outputq[18]
PCval[19] <= reg32:regPC.outputq[19]
PCval[20] <= reg32:regPC.outputq[20]
PCval[21] <= reg32:regPC.outputq[21]
PCval[22] <= reg32:regPC.outputq[22]
PCval[23] <= reg32:regPC.outputq[23]
PCval[24] <= reg32:regPC.outputq[24]
PCval[25] <= reg32:regPC.outputq[25]
PCval[26] <= reg32:regPC.outputq[26]
PCval[27] <= reg32:regPC.outputq[27]
PCval[28] <= reg32:regPC.outputq[28]
PCval[29] <= reg32:regPC.outputq[29]
PCval[30] <= reg32:regPC.outputq[30]
PCval[31] <= reg32:regPC.outputq[31]
CSEout[0] <= selEncode:selectAndEnocde.Coutput[0]
CSEout[1] <= selEncode:selectAndEnocde.Coutput[1]
CSEout[2] <= selEncode:selectAndEnocde.Coutput[2]
CSEout[3] <= selEncode:selectAndEnocde.Coutput[3]
CSEout[4] <= selEncode:selectAndEnocde.Coutput[4]
CSEout[5] <= selEncode:selectAndEnocde.Coutput[5]
CSEout[6] <= selEncode:selectAndEnocde.Coutput[6]
CSEout[7] <= selEncode:selectAndEnocde.Coutput[7]
CSEout[8] <= selEncode:selectAndEnocde.Coutput[8]
CSEout[9] <= selEncode:selectAndEnocde.Coutput[9]
CSEout[10] <= selEncode:selectAndEnocde.Coutput[10]
CSEout[11] <= selEncode:selectAndEnocde.Coutput[11]
CSEout[12] <= selEncode:selectAndEnocde.Coutput[12]
CSEout[13] <= selEncode:selectAndEnocde.Coutput[13]
CSEout[14] <= selEncode:selectAndEnocde.Coutput[14]
CSEout[15] <= selEncode:selectAndEnocde.Coutput[15]
CSEout[16] <= selEncode:selectAndEnocde.Coutput[16]
CSEout[17] <= selEncode:selectAndEnocde.Coutput[17]
CSEout[18] <= selEncode:selectAndEnocde.Coutput[18]
CSEout[19] <= selEncode:selectAndEnocde.Coutput[19]
CSEout[20] <= selEncode:selectAndEnocde.Coutput[20]
CSEout[21] <= selEncode:selectAndEnocde.Coutput[21]
CSEout[22] <= selEncode:selectAndEnocde.Coutput[22]
CSEout[23] <= selEncode:selectAndEnocde.Coutput[23]
CSEout[24] <= selEncode:selectAndEnocde.Coutput[24]
CSEout[25] <= selEncode:selectAndEnocde.Coutput[25]
CSEout[26] <= selEncode:selectAndEnocde.Coutput[26]
CSEout[27] <= selEncode:selectAndEnocde.Coutput[27]
CSEout[28] <= selEncode:selectAndEnocde.Coutput[28]
CSEout[29] <= selEncode:selectAndEnocde.Coutput[29]
CSEout[30] <= selEncode:selectAndEnocde.Coutput[30]
CSEout[31] <= selEncode:selectAndEnocde.Coutput[31]
runVal <= control_unit:CONTROLU.run
clearVal <= control_unit:CONTROLU.clear
pcoutsig <= control_unit:CONTROLU.PCout
readRAMinfo <= control_unit:CONTROLU.readRAM
MDRinfo <= control_unit:CONTROLU.MDRin
MDRoutinfo <= control_unit:CONTROLU.MDRout
Rininfo <= control_unit:CONTROLU.Rin
Zloinfo <= control_unit:CONTROLU.ZLOout
clk => MDR:MDRunit.clk
clk => RAM:RAMunit.clock
clk => control_unit:CONTROLU.clock
clk => reg0:register0.clk
clk => reg32:reg1.clk
clk => reg32:reg2.clk
clk => reg32:reg3.clk
clk => reg32:reg4.clk
clk => reg32:reg5.clk
clk => reg32:reg6.clk
clk => reg32:reg7.clk
clk => reg32:reg8.clk
clk => reg32:reg9.clk
clk => reg32:reg10.clk
clk => reg32:reg11.clk
clk => reg32:reg12.clk
clk => reg32:reg13.clk
clk => reg32:reg14.clk
clk => reg32:reg15.clk
clk => reg32:regHI.clk
clk => reg32:regLO.clk
clk => reg32:regIR.clk
clk => reg32:regY.clk
clk => reg32:regPC.clk
clk => reg32:regZhigh.clk
clk => reg32:regZlow.clk
clk => MARreg:MARregister.clk
clk => reg32:regINPORT.clk
clk => reg32:regOUTPORT.clk
reset => control_unit:CONTROLU.reset
stop => control_unit:CONTROLU.stop


|datapath|ALU:ALUunit
Ain[0] => AND32:andoperation.A[0]
Ain[0] => OR32:oroperation.A[0]
Ain[0] => NOT32:notoperation.A[0]
Ain[0] => ADD32:addition.A[0]
Ain[0] => NEG32:negation.Areg[0]
Ain[0] => SUB32:substraction.A[0]
Ain[0] => SHRA32:shiftA.A[0]
Ain[0] => SHR32:shifttoright.A[0]
Ain[0] => SHL32:shiftoleft.A[0]
Ain[0] => ROR32:rotateright.A[0]
Ain[0] => ROL32:rotateleft.A[0]
Ain[0] => MUL32:multiplication.multiplicand[0]
Ain[0] => DIV32:division.dividend[0]
Ain[1] => AND32:andoperation.A[1]
Ain[1] => OR32:oroperation.A[1]
Ain[1] => NOT32:notoperation.A[1]
Ain[1] => ADD32:addition.A[1]
Ain[1] => NEG32:negation.Areg[1]
Ain[1] => SUB32:substraction.A[1]
Ain[1] => SHRA32:shiftA.A[1]
Ain[1] => SHR32:shifttoright.A[1]
Ain[1] => SHL32:shiftoleft.A[1]
Ain[1] => ROR32:rotateright.A[1]
Ain[1] => ROL32:rotateleft.A[1]
Ain[1] => MUL32:multiplication.multiplicand[1]
Ain[1] => DIV32:division.dividend[1]
Ain[2] => AND32:andoperation.A[2]
Ain[2] => OR32:oroperation.A[2]
Ain[2] => NOT32:notoperation.A[2]
Ain[2] => ADD32:addition.A[2]
Ain[2] => NEG32:negation.Areg[2]
Ain[2] => SUB32:substraction.A[2]
Ain[2] => SHRA32:shiftA.A[2]
Ain[2] => SHR32:shifttoright.A[2]
Ain[2] => SHL32:shiftoleft.A[2]
Ain[2] => ROR32:rotateright.A[2]
Ain[2] => ROL32:rotateleft.A[2]
Ain[2] => MUL32:multiplication.multiplicand[2]
Ain[2] => DIV32:division.dividend[2]
Ain[3] => AND32:andoperation.A[3]
Ain[3] => OR32:oroperation.A[3]
Ain[3] => NOT32:notoperation.A[3]
Ain[3] => ADD32:addition.A[3]
Ain[3] => NEG32:negation.Areg[3]
Ain[3] => SUB32:substraction.A[3]
Ain[3] => SHRA32:shiftA.A[3]
Ain[3] => SHR32:shifttoright.A[3]
Ain[3] => SHL32:shiftoleft.A[3]
Ain[3] => ROR32:rotateright.A[3]
Ain[3] => ROL32:rotateleft.A[3]
Ain[3] => MUL32:multiplication.multiplicand[3]
Ain[3] => DIV32:division.dividend[3]
Ain[4] => AND32:andoperation.A[4]
Ain[4] => OR32:oroperation.A[4]
Ain[4] => NOT32:notoperation.A[4]
Ain[4] => ADD32:addition.A[4]
Ain[4] => NEG32:negation.Areg[4]
Ain[4] => SUB32:substraction.A[4]
Ain[4] => SHRA32:shiftA.A[4]
Ain[4] => SHR32:shifttoright.A[4]
Ain[4] => SHL32:shiftoleft.A[4]
Ain[4] => ROR32:rotateright.A[4]
Ain[4] => ROL32:rotateleft.A[4]
Ain[4] => MUL32:multiplication.multiplicand[4]
Ain[4] => DIV32:division.dividend[4]
Ain[5] => AND32:andoperation.A[5]
Ain[5] => OR32:oroperation.A[5]
Ain[5] => NOT32:notoperation.A[5]
Ain[5] => ADD32:addition.A[5]
Ain[5] => NEG32:negation.Areg[5]
Ain[5] => SUB32:substraction.A[5]
Ain[5] => SHRA32:shiftA.A[5]
Ain[5] => SHR32:shifttoright.A[5]
Ain[5] => SHL32:shiftoleft.A[5]
Ain[5] => ROR32:rotateright.A[5]
Ain[5] => ROL32:rotateleft.A[5]
Ain[5] => MUL32:multiplication.multiplicand[5]
Ain[5] => DIV32:division.dividend[5]
Ain[6] => AND32:andoperation.A[6]
Ain[6] => OR32:oroperation.A[6]
Ain[6] => NOT32:notoperation.A[6]
Ain[6] => ADD32:addition.A[6]
Ain[6] => NEG32:negation.Areg[6]
Ain[6] => SUB32:substraction.A[6]
Ain[6] => SHRA32:shiftA.A[6]
Ain[6] => SHR32:shifttoright.A[6]
Ain[6] => SHL32:shiftoleft.A[6]
Ain[6] => ROR32:rotateright.A[6]
Ain[6] => ROL32:rotateleft.A[6]
Ain[6] => MUL32:multiplication.multiplicand[6]
Ain[6] => DIV32:division.dividend[6]
Ain[7] => AND32:andoperation.A[7]
Ain[7] => OR32:oroperation.A[7]
Ain[7] => NOT32:notoperation.A[7]
Ain[7] => ADD32:addition.A[7]
Ain[7] => NEG32:negation.Areg[7]
Ain[7] => SUB32:substraction.A[7]
Ain[7] => SHRA32:shiftA.A[7]
Ain[7] => SHR32:shifttoright.A[7]
Ain[7] => SHL32:shiftoleft.A[7]
Ain[7] => ROR32:rotateright.A[7]
Ain[7] => ROL32:rotateleft.A[7]
Ain[7] => MUL32:multiplication.multiplicand[7]
Ain[7] => DIV32:division.dividend[7]
Ain[8] => AND32:andoperation.A[8]
Ain[8] => OR32:oroperation.A[8]
Ain[8] => NOT32:notoperation.A[8]
Ain[8] => ADD32:addition.A[8]
Ain[8] => NEG32:negation.Areg[8]
Ain[8] => SUB32:substraction.A[8]
Ain[8] => SHRA32:shiftA.A[8]
Ain[8] => SHR32:shifttoright.A[8]
Ain[8] => SHL32:shiftoleft.A[8]
Ain[8] => ROR32:rotateright.A[8]
Ain[8] => ROL32:rotateleft.A[8]
Ain[8] => MUL32:multiplication.multiplicand[8]
Ain[8] => DIV32:division.dividend[8]
Ain[9] => AND32:andoperation.A[9]
Ain[9] => OR32:oroperation.A[9]
Ain[9] => NOT32:notoperation.A[9]
Ain[9] => ADD32:addition.A[9]
Ain[9] => NEG32:negation.Areg[9]
Ain[9] => SUB32:substraction.A[9]
Ain[9] => SHRA32:shiftA.A[9]
Ain[9] => SHR32:shifttoright.A[9]
Ain[9] => SHL32:shiftoleft.A[9]
Ain[9] => ROR32:rotateright.A[9]
Ain[9] => ROL32:rotateleft.A[9]
Ain[9] => MUL32:multiplication.multiplicand[9]
Ain[9] => DIV32:division.dividend[9]
Ain[10] => AND32:andoperation.A[10]
Ain[10] => OR32:oroperation.A[10]
Ain[10] => NOT32:notoperation.A[10]
Ain[10] => ADD32:addition.A[10]
Ain[10] => NEG32:negation.Areg[10]
Ain[10] => SUB32:substraction.A[10]
Ain[10] => SHRA32:shiftA.A[10]
Ain[10] => SHR32:shifttoright.A[10]
Ain[10] => SHL32:shiftoleft.A[10]
Ain[10] => ROR32:rotateright.A[10]
Ain[10] => ROL32:rotateleft.A[10]
Ain[10] => MUL32:multiplication.multiplicand[10]
Ain[10] => DIV32:division.dividend[10]
Ain[11] => AND32:andoperation.A[11]
Ain[11] => OR32:oroperation.A[11]
Ain[11] => NOT32:notoperation.A[11]
Ain[11] => ADD32:addition.A[11]
Ain[11] => NEG32:negation.Areg[11]
Ain[11] => SUB32:substraction.A[11]
Ain[11] => SHRA32:shiftA.A[11]
Ain[11] => SHR32:shifttoright.A[11]
Ain[11] => SHL32:shiftoleft.A[11]
Ain[11] => ROR32:rotateright.A[11]
Ain[11] => ROL32:rotateleft.A[11]
Ain[11] => MUL32:multiplication.multiplicand[11]
Ain[11] => DIV32:division.dividend[11]
Ain[12] => AND32:andoperation.A[12]
Ain[12] => OR32:oroperation.A[12]
Ain[12] => NOT32:notoperation.A[12]
Ain[12] => ADD32:addition.A[12]
Ain[12] => NEG32:negation.Areg[12]
Ain[12] => SUB32:substraction.A[12]
Ain[12] => SHRA32:shiftA.A[12]
Ain[12] => SHR32:shifttoright.A[12]
Ain[12] => SHL32:shiftoleft.A[12]
Ain[12] => ROR32:rotateright.A[12]
Ain[12] => ROL32:rotateleft.A[12]
Ain[12] => MUL32:multiplication.multiplicand[12]
Ain[12] => DIV32:division.dividend[12]
Ain[13] => AND32:andoperation.A[13]
Ain[13] => OR32:oroperation.A[13]
Ain[13] => NOT32:notoperation.A[13]
Ain[13] => ADD32:addition.A[13]
Ain[13] => NEG32:negation.Areg[13]
Ain[13] => SUB32:substraction.A[13]
Ain[13] => SHRA32:shiftA.A[13]
Ain[13] => SHR32:shifttoright.A[13]
Ain[13] => SHL32:shiftoleft.A[13]
Ain[13] => ROR32:rotateright.A[13]
Ain[13] => ROL32:rotateleft.A[13]
Ain[13] => MUL32:multiplication.multiplicand[13]
Ain[13] => DIV32:division.dividend[13]
Ain[14] => AND32:andoperation.A[14]
Ain[14] => OR32:oroperation.A[14]
Ain[14] => NOT32:notoperation.A[14]
Ain[14] => ADD32:addition.A[14]
Ain[14] => NEG32:negation.Areg[14]
Ain[14] => SUB32:substraction.A[14]
Ain[14] => SHRA32:shiftA.A[14]
Ain[14] => SHR32:shifttoright.A[14]
Ain[14] => SHL32:shiftoleft.A[14]
Ain[14] => ROR32:rotateright.A[14]
Ain[14] => ROL32:rotateleft.A[14]
Ain[14] => MUL32:multiplication.multiplicand[14]
Ain[14] => DIV32:division.dividend[14]
Ain[15] => AND32:andoperation.A[15]
Ain[15] => OR32:oroperation.A[15]
Ain[15] => NOT32:notoperation.A[15]
Ain[15] => ADD32:addition.A[15]
Ain[15] => NEG32:negation.Areg[15]
Ain[15] => SUB32:substraction.A[15]
Ain[15] => SHRA32:shiftA.A[15]
Ain[15] => SHR32:shifttoright.A[15]
Ain[15] => SHL32:shiftoleft.A[15]
Ain[15] => ROR32:rotateright.A[15]
Ain[15] => ROL32:rotateleft.A[15]
Ain[15] => MUL32:multiplication.multiplicand[15]
Ain[15] => DIV32:division.dividend[15]
Ain[16] => AND32:andoperation.A[16]
Ain[16] => OR32:oroperation.A[16]
Ain[16] => NOT32:notoperation.A[16]
Ain[16] => ADD32:addition.A[16]
Ain[16] => NEG32:negation.Areg[16]
Ain[16] => SUB32:substraction.A[16]
Ain[16] => SHRA32:shiftA.A[16]
Ain[16] => SHR32:shifttoright.A[16]
Ain[16] => SHL32:shiftoleft.A[16]
Ain[16] => ROR32:rotateright.A[16]
Ain[16] => ROL32:rotateleft.A[16]
Ain[16] => MUL32:multiplication.multiplicand[16]
Ain[16] => DIV32:division.dividend[16]
Ain[17] => AND32:andoperation.A[17]
Ain[17] => OR32:oroperation.A[17]
Ain[17] => NOT32:notoperation.A[17]
Ain[17] => ADD32:addition.A[17]
Ain[17] => NEG32:negation.Areg[17]
Ain[17] => SUB32:substraction.A[17]
Ain[17] => SHRA32:shiftA.A[17]
Ain[17] => SHR32:shifttoright.A[17]
Ain[17] => SHL32:shiftoleft.A[17]
Ain[17] => ROR32:rotateright.A[17]
Ain[17] => ROL32:rotateleft.A[17]
Ain[17] => MUL32:multiplication.multiplicand[17]
Ain[17] => DIV32:division.dividend[17]
Ain[18] => AND32:andoperation.A[18]
Ain[18] => OR32:oroperation.A[18]
Ain[18] => NOT32:notoperation.A[18]
Ain[18] => ADD32:addition.A[18]
Ain[18] => NEG32:negation.Areg[18]
Ain[18] => SUB32:substraction.A[18]
Ain[18] => SHRA32:shiftA.A[18]
Ain[18] => SHR32:shifttoright.A[18]
Ain[18] => SHL32:shiftoleft.A[18]
Ain[18] => ROR32:rotateright.A[18]
Ain[18] => ROL32:rotateleft.A[18]
Ain[18] => MUL32:multiplication.multiplicand[18]
Ain[18] => DIV32:division.dividend[18]
Ain[19] => AND32:andoperation.A[19]
Ain[19] => OR32:oroperation.A[19]
Ain[19] => NOT32:notoperation.A[19]
Ain[19] => ADD32:addition.A[19]
Ain[19] => NEG32:negation.Areg[19]
Ain[19] => SUB32:substraction.A[19]
Ain[19] => SHRA32:shiftA.A[19]
Ain[19] => SHR32:shifttoright.A[19]
Ain[19] => SHL32:shiftoleft.A[19]
Ain[19] => ROR32:rotateright.A[19]
Ain[19] => ROL32:rotateleft.A[19]
Ain[19] => MUL32:multiplication.multiplicand[19]
Ain[19] => DIV32:division.dividend[19]
Ain[20] => AND32:andoperation.A[20]
Ain[20] => OR32:oroperation.A[20]
Ain[20] => NOT32:notoperation.A[20]
Ain[20] => ADD32:addition.A[20]
Ain[20] => NEG32:negation.Areg[20]
Ain[20] => SUB32:substraction.A[20]
Ain[20] => SHRA32:shiftA.A[20]
Ain[20] => SHR32:shifttoright.A[20]
Ain[20] => SHL32:shiftoleft.A[20]
Ain[20] => ROR32:rotateright.A[20]
Ain[20] => ROL32:rotateleft.A[20]
Ain[20] => MUL32:multiplication.multiplicand[20]
Ain[20] => DIV32:division.dividend[20]
Ain[21] => AND32:andoperation.A[21]
Ain[21] => OR32:oroperation.A[21]
Ain[21] => NOT32:notoperation.A[21]
Ain[21] => ADD32:addition.A[21]
Ain[21] => NEG32:negation.Areg[21]
Ain[21] => SUB32:substraction.A[21]
Ain[21] => SHRA32:shiftA.A[21]
Ain[21] => SHR32:shifttoright.A[21]
Ain[21] => SHL32:shiftoleft.A[21]
Ain[21] => ROR32:rotateright.A[21]
Ain[21] => ROL32:rotateleft.A[21]
Ain[21] => MUL32:multiplication.multiplicand[21]
Ain[21] => DIV32:division.dividend[21]
Ain[22] => AND32:andoperation.A[22]
Ain[22] => OR32:oroperation.A[22]
Ain[22] => NOT32:notoperation.A[22]
Ain[22] => ADD32:addition.A[22]
Ain[22] => NEG32:negation.Areg[22]
Ain[22] => SUB32:substraction.A[22]
Ain[22] => SHRA32:shiftA.A[22]
Ain[22] => SHR32:shifttoright.A[22]
Ain[22] => SHL32:shiftoleft.A[22]
Ain[22] => ROR32:rotateright.A[22]
Ain[22] => ROL32:rotateleft.A[22]
Ain[22] => MUL32:multiplication.multiplicand[22]
Ain[22] => DIV32:division.dividend[22]
Ain[23] => AND32:andoperation.A[23]
Ain[23] => OR32:oroperation.A[23]
Ain[23] => NOT32:notoperation.A[23]
Ain[23] => ADD32:addition.A[23]
Ain[23] => NEG32:negation.Areg[23]
Ain[23] => SUB32:substraction.A[23]
Ain[23] => SHRA32:shiftA.A[23]
Ain[23] => SHR32:shifttoright.A[23]
Ain[23] => SHL32:shiftoleft.A[23]
Ain[23] => ROR32:rotateright.A[23]
Ain[23] => ROL32:rotateleft.A[23]
Ain[23] => MUL32:multiplication.multiplicand[23]
Ain[23] => DIV32:division.dividend[23]
Ain[24] => AND32:andoperation.A[24]
Ain[24] => OR32:oroperation.A[24]
Ain[24] => NOT32:notoperation.A[24]
Ain[24] => ADD32:addition.A[24]
Ain[24] => NEG32:negation.Areg[24]
Ain[24] => SUB32:substraction.A[24]
Ain[24] => SHRA32:shiftA.A[24]
Ain[24] => SHR32:shifttoright.A[24]
Ain[24] => SHL32:shiftoleft.A[24]
Ain[24] => ROR32:rotateright.A[24]
Ain[24] => ROL32:rotateleft.A[24]
Ain[24] => MUL32:multiplication.multiplicand[24]
Ain[24] => DIV32:division.dividend[24]
Ain[25] => AND32:andoperation.A[25]
Ain[25] => OR32:oroperation.A[25]
Ain[25] => NOT32:notoperation.A[25]
Ain[25] => ADD32:addition.A[25]
Ain[25] => NEG32:negation.Areg[25]
Ain[25] => SUB32:substraction.A[25]
Ain[25] => SHRA32:shiftA.A[25]
Ain[25] => SHR32:shifttoright.A[25]
Ain[25] => SHL32:shiftoleft.A[25]
Ain[25] => ROR32:rotateright.A[25]
Ain[25] => ROL32:rotateleft.A[25]
Ain[25] => MUL32:multiplication.multiplicand[25]
Ain[25] => DIV32:division.dividend[25]
Ain[26] => AND32:andoperation.A[26]
Ain[26] => OR32:oroperation.A[26]
Ain[26] => NOT32:notoperation.A[26]
Ain[26] => ADD32:addition.A[26]
Ain[26] => NEG32:negation.Areg[26]
Ain[26] => SUB32:substraction.A[26]
Ain[26] => SHRA32:shiftA.A[26]
Ain[26] => SHR32:shifttoright.A[26]
Ain[26] => SHL32:shiftoleft.A[26]
Ain[26] => ROR32:rotateright.A[26]
Ain[26] => ROL32:rotateleft.A[26]
Ain[26] => MUL32:multiplication.multiplicand[26]
Ain[26] => DIV32:division.dividend[26]
Ain[27] => AND32:andoperation.A[27]
Ain[27] => OR32:oroperation.A[27]
Ain[27] => NOT32:notoperation.A[27]
Ain[27] => ADD32:addition.A[27]
Ain[27] => NEG32:negation.Areg[27]
Ain[27] => SUB32:substraction.A[27]
Ain[27] => SHRA32:shiftA.A[27]
Ain[27] => SHR32:shifttoright.A[27]
Ain[27] => SHL32:shiftoleft.A[27]
Ain[27] => ROR32:rotateright.A[27]
Ain[27] => ROL32:rotateleft.A[27]
Ain[27] => MUL32:multiplication.multiplicand[27]
Ain[27] => DIV32:division.dividend[27]
Ain[28] => AND32:andoperation.A[28]
Ain[28] => OR32:oroperation.A[28]
Ain[28] => NOT32:notoperation.A[28]
Ain[28] => ADD32:addition.A[28]
Ain[28] => NEG32:negation.Areg[28]
Ain[28] => SUB32:substraction.A[28]
Ain[28] => SHRA32:shiftA.A[28]
Ain[28] => SHR32:shifttoright.A[28]
Ain[28] => SHL32:shiftoleft.A[28]
Ain[28] => ROR32:rotateright.A[28]
Ain[28] => ROL32:rotateleft.A[28]
Ain[28] => MUL32:multiplication.multiplicand[28]
Ain[28] => DIV32:division.dividend[28]
Ain[29] => AND32:andoperation.A[29]
Ain[29] => OR32:oroperation.A[29]
Ain[29] => NOT32:notoperation.A[29]
Ain[29] => ADD32:addition.A[29]
Ain[29] => NEG32:negation.Areg[29]
Ain[29] => SUB32:substraction.A[29]
Ain[29] => SHRA32:shiftA.A[29]
Ain[29] => SHR32:shifttoright.A[29]
Ain[29] => SHL32:shiftoleft.A[29]
Ain[29] => ROR32:rotateright.A[29]
Ain[29] => ROL32:rotateleft.A[29]
Ain[29] => MUL32:multiplication.multiplicand[29]
Ain[29] => DIV32:division.dividend[29]
Ain[30] => AND32:andoperation.A[30]
Ain[30] => OR32:oroperation.A[30]
Ain[30] => NOT32:notoperation.A[30]
Ain[30] => ADD32:addition.A[30]
Ain[30] => NEG32:negation.Areg[30]
Ain[30] => SUB32:substraction.A[30]
Ain[30] => SHRA32:shiftA.A[30]
Ain[30] => SHR32:shifttoright.A[30]
Ain[30] => SHL32:shiftoleft.A[30]
Ain[30] => ROR32:rotateright.A[30]
Ain[30] => ROL32:rotateleft.A[30]
Ain[30] => MUL32:multiplication.multiplicand[30]
Ain[30] => DIV32:division.dividend[30]
Ain[31] => AND32:andoperation.A[31]
Ain[31] => OR32:oroperation.A[31]
Ain[31] => NOT32:notoperation.A[31]
Ain[31] => ADD32:addition.A[31]
Ain[31] => NEG32:negation.Areg[31]
Ain[31] => SUB32:substraction.A[31]
Ain[31] => SHRA32:shiftA.A[31]
Ain[31] => SHR32:shifttoright.A[31]
Ain[31] => SHL32:shiftoleft.A[31]
Ain[31] => ROR32:rotateright.A[31]
Ain[31] => ROL32:rotateleft.A[31]
Ain[31] => MUL32:multiplication.multiplicand[31]
Ain[31] => DIV32:division.dividend[31]
Bin[0] => AND32:andoperation.B[0]
Bin[0] => OR32:oroperation.B[0]
Bin[0] => ADD32:addition.B[0]
Bin[0] => SUB32:substraction.B[0]
Bin[0] => SHRA32:shiftA.B[0]
Bin[0] => SHR32:shifttoright.B[0]
Bin[0] => SHL32:shiftoleft.B[0]
Bin[0] => ROR32:rotateright.B[0]
Bin[0] => ROL32:rotateleft.B[0]
Bin[0] => MUL32:multiplication.multiplier[0]
Bin[0] => DIV32:division.divisor[0]
Bin[0] => ADD32:incrementPC.B[0]
Bin[1] => AND32:andoperation.B[1]
Bin[1] => OR32:oroperation.B[1]
Bin[1] => ADD32:addition.B[1]
Bin[1] => SUB32:substraction.B[1]
Bin[1] => SHRA32:shiftA.B[1]
Bin[1] => SHR32:shifttoright.B[1]
Bin[1] => SHL32:shiftoleft.B[1]
Bin[1] => ROR32:rotateright.B[1]
Bin[1] => ROL32:rotateleft.B[1]
Bin[1] => MUL32:multiplication.multiplier[1]
Bin[1] => DIV32:division.divisor[1]
Bin[1] => ADD32:incrementPC.B[1]
Bin[2] => AND32:andoperation.B[2]
Bin[2] => OR32:oroperation.B[2]
Bin[2] => ADD32:addition.B[2]
Bin[2] => SUB32:substraction.B[2]
Bin[2] => SHRA32:shiftA.B[2]
Bin[2] => SHR32:shifttoright.B[2]
Bin[2] => SHL32:shiftoleft.B[2]
Bin[2] => ROR32:rotateright.B[2]
Bin[2] => ROL32:rotateleft.B[2]
Bin[2] => MUL32:multiplication.multiplier[2]
Bin[2] => DIV32:division.divisor[2]
Bin[2] => ADD32:incrementPC.B[2]
Bin[3] => AND32:andoperation.B[3]
Bin[3] => OR32:oroperation.B[3]
Bin[3] => ADD32:addition.B[3]
Bin[3] => SUB32:substraction.B[3]
Bin[3] => SHRA32:shiftA.B[3]
Bin[3] => SHR32:shifttoright.B[3]
Bin[3] => SHL32:shiftoleft.B[3]
Bin[3] => ROR32:rotateright.B[3]
Bin[3] => ROL32:rotateleft.B[3]
Bin[3] => MUL32:multiplication.multiplier[3]
Bin[3] => DIV32:division.divisor[3]
Bin[3] => ADD32:incrementPC.B[3]
Bin[4] => AND32:andoperation.B[4]
Bin[4] => OR32:oroperation.B[4]
Bin[4] => ADD32:addition.B[4]
Bin[4] => SUB32:substraction.B[4]
Bin[4] => SHRA32:shiftA.B[4]
Bin[4] => SHR32:shifttoright.B[4]
Bin[4] => SHL32:shiftoleft.B[4]
Bin[4] => ROR32:rotateright.B[4]
Bin[4] => ROL32:rotateleft.B[4]
Bin[4] => MUL32:multiplication.multiplier[4]
Bin[4] => DIV32:division.divisor[4]
Bin[4] => ADD32:incrementPC.B[4]
Bin[5] => AND32:andoperation.B[5]
Bin[5] => OR32:oroperation.B[5]
Bin[5] => ADD32:addition.B[5]
Bin[5] => SUB32:substraction.B[5]
Bin[5] => SHRA32:shiftA.B[5]
Bin[5] => SHR32:shifttoright.B[5]
Bin[5] => SHL32:shiftoleft.B[5]
Bin[5] => ROR32:rotateright.B[5]
Bin[5] => ROL32:rotateleft.B[5]
Bin[5] => MUL32:multiplication.multiplier[5]
Bin[5] => DIV32:division.divisor[5]
Bin[5] => ADD32:incrementPC.B[5]
Bin[6] => AND32:andoperation.B[6]
Bin[6] => OR32:oroperation.B[6]
Bin[6] => ADD32:addition.B[6]
Bin[6] => SUB32:substraction.B[6]
Bin[6] => SHRA32:shiftA.B[6]
Bin[6] => SHR32:shifttoright.B[6]
Bin[6] => SHL32:shiftoleft.B[6]
Bin[6] => ROR32:rotateright.B[6]
Bin[6] => ROL32:rotateleft.B[6]
Bin[6] => MUL32:multiplication.multiplier[6]
Bin[6] => DIV32:division.divisor[6]
Bin[6] => ADD32:incrementPC.B[6]
Bin[7] => AND32:andoperation.B[7]
Bin[7] => OR32:oroperation.B[7]
Bin[7] => ADD32:addition.B[7]
Bin[7] => SUB32:substraction.B[7]
Bin[7] => SHRA32:shiftA.B[7]
Bin[7] => SHR32:shifttoright.B[7]
Bin[7] => SHL32:shiftoleft.B[7]
Bin[7] => ROR32:rotateright.B[7]
Bin[7] => ROL32:rotateleft.B[7]
Bin[7] => MUL32:multiplication.multiplier[7]
Bin[7] => DIV32:division.divisor[7]
Bin[7] => ADD32:incrementPC.B[7]
Bin[8] => AND32:andoperation.B[8]
Bin[8] => OR32:oroperation.B[8]
Bin[8] => ADD32:addition.B[8]
Bin[8] => SUB32:substraction.B[8]
Bin[8] => SHRA32:shiftA.B[8]
Bin[8] => SHR32:shifttoright.B[8]
Bin[8] => SHL32:shiftoleft.B[8]
Bin[8] => ROR32:rotateright.B[8]
Bin[8] => ROL32:rotateleft.B[8]
Bin[8] => MUL32:multiplication.multiplier[8]
Bin[8] => DIV32:division.divisor[8]
Bin[8] => ADD32:incrementPC.B[8]
Bin[9] => AND32:andoperation.B[9]
Bin[9] => OR32:oroperation.B[9]
Bin[9] => ADD32:addition.B[9]
Bin[9] => SUB32:substraction.B[9]
Bin[9] => SHRA32:shiftA.B[9]
Bin[9] => SHR32:shifttoright.B[9]
Bin[9] => SHL32:shiftoleft.B[9]
Bin[9] => ROR32:rotateright.B[9]
Bin[9] => ROL32:rotateleft.B[9]
Bin[9] => MUL32:multiplication.multiplier[9]
Bin[9] => DIV32:division.divisor[9]
Bin[9] => ADD32:incrementPC.B[9]
Bin[10] => AND32:andoperation.B[10]
Bin[10] => OR32:oroperation.B[10]
Bin[10] => ADD32:addition.B[10]
Bin[10] => SUB32:substraction.B[10]
Bin[10] => SHRA32:shiftA.B[10]
Bin[10] => SHR32:shifttoright.B[10]
Bin[10] => SHL32:shiftoleft.B[10]
Bin[10] => ROR32:rotateright.B[10]
Bin[10] => ROL32:rotateleft.B[10]
Bin[10] => MUL32:multiplication.multiplier[10]
Bin[10] => DIV32:division.divisor[10]
Bin[10] => ADD32:incrementPC.B[10]
Bin[11] => AND32:andoperation.B[11]
Bin[11] => OR32:oroperation.B[11]
Bin[11] => ADD32:addition.B[11]
Bin[11] => SUB32:substraction.B[11]
Bin[11] => SHRA32:shiftA.B[11]
Bin[11] => SHR32:shifttoright.B[11]
Bin[11] => SHL32:shiftoleft.B[11]
Bin[11] => ROR32:rotateright.B[11]
Bin[11] => ROL32:rotateleft.B[11]
Bin[11] => MUL32:multiplication.multiplier[11]
Bin[11] => DIV32:division.divisor[11]
Bin[11] => ADD32:incrementPC.B[11]
Bin[12] => AND32:andoperation.B[12]
Bin[12] => OR32:oroperation.B[12]
Bin[12] => ADD32:addition.B[12]
Bin[12] => SUB32:substraction.B[12]
Bin[12] => SHRA32:shiftA.B[12]
Bin[12] => SHR32:shifttoright.B[12]
Bin[12] => SHL32:shiftoleft.B[12]
Bin[12] => ROR32:rotateright.B[12]
Bin[12] => ROL32:rotateleft.B[12]
Bin[12] => MUL32:multiplication.multiplier[12]
Bin[12] => DIV32:division.divisor[12]
Bin[12] => ADD32:incrementPC.B[12]
Bin[13] => AND32:andoperation.B[13]
Bin[13] => OR32:oroperation.B[13]
Bin[13] => ADD32:addition.B[13]
Bin[13] => SUB32:substraction.B[13]
Bin[13] => SHRA32:shiftA.B[13]
Bin[13] => SHR32:shifttoright.B[13]
Bin[13] => SHL32:shiftoleft.B[13]
Bin[13] => ROR32:rotateright.B[13]
Bin[13] => ROL32:rotateleft.B[13]
Bin[13] => MUL32:multiplication.multiplier[13]
Bin[13] => DIV32:division.divisor[13]
Bin[13] => ADD32:incrementPC.B[13]
Bin[14] => AND32:andoperation.B[14]
Bin[14] => OR32:oroperation.B[14]
Bin[14] => ADD32:addition.B[14]
Bin[14] => SUB32:substraction.B[14]
Bin[14] => SHRA32:shiftA.B[14]
Bin[14] => SHR32:shifttoright.B[14]
Bin[14] => SHL32:shiftoleft.B[14]
Bin[14] => ROR32:rotateright.B[14]
Bin[14] => ROL32:rotateleft.B[14]
Bin[14] => MUL32:multiplication.multiplier[14]
Bin[14] => DIV32:division.divisor[14]
Bin[14] => ADD32:incrementPC.B[14]
Bin[15] => AND32:andoperation.B[15]
Bin[15] => OR32:oroperation.B[15]
Bin[15] => ADD32:addition.B[15]
Bin[15] => SUB32:substraction.B[15]
Bin[15] => SHRA32:shiftA.B[15]
Bin[15] => SHR32:shifttoright.B[15]
Bin[15] => SHL32:shiftoleft.B[15]
Bin[15] => ROR32:rotateright.B[15]
Bin[15] => ROL32:rotateleft.B[15]
Bin[15] => MUL32:multiplication.multiplier[15]
Bin[15] => DIV32:division.divisor[15]
Bin[15] => ADD32:incrementPC.B[15]
Bin[16] => AND32:andoperation.B[16]
Bin[16] => OR32:oroperation.B[16]
Bin[16] => ADD32:addition.B[16]
Bin[16] => SUB32:substraction.B[16]
Bin[16] => SHRA32:shiftA.B[16]
Bin[16] => SHR32:shifttoright.B[16]
Bin[16] => SHL32:shiftoleft.B[16]
Bin[16] => ROR32:rotateright.B[16]
Bin[16] => ROL32:rotateleft.B[16]
Bin[16] => MUL32:multiplication.multiplier[16]
Bin[16] => DIV32:division.divisor[16]
Bin[16] => ADD32:incrementPC.B[16]
Bin[17] => AND32:andoperation.B[17]
Bin[17] => OR32:oroperation.B[17]
Bin[17] => ADD32:addition.B[17]
Bin[17] => SUB32:substraction.B[17]
Bin[17] => SHRA32:shiftA.B[17]
Bin[17] => SHR32:shifttoright.B[17]
Bin[17] => SHL32:shiftoleft.B[17]
Bin[17] => ROR32:rotateright.B[17]
Bin[17] => ROL32:rotateleft.B[17]
Bin[17] => MUL32:multiplication.multiplier[17]
Bin[17] => DIV32:division.divisor[17]
Bin[17] => ADD32:incrementPC.B[17]
Bin[18] => AND32:andoperation.B[18]
Bin[18] => OR32:oroperation.B[18]
Bin[18] => ADD32:addition.B[18]
Bin[18] => SUB32:substraction.B[18]
Bin[18] => SHRA32:shiftA.B[18]
Bin[18] => SHR32:shifttoright.B[18]
Bin[18] => SHL32:shiftoleft.B[18]
Bin[18] => ROR32:rotateright.B[18]
Bin[18] => ROL32:rotateleft.B[18]
Bin[18] => MUL32:multiplication.multiplier[18]
Bin[18] => DIV32:division.divisor[18]
Bin[18] => ADD32:incrementPC.B[18]
Bin[19] => AND32:andoperation.B[19]
Bin[19] => OR32:oroperation.B[19]
Bin[19] => ADD32:addition.B[19]
Bin[19] => SUB32:substraction.B[19]
Bin[19] => SHRA32:shiftA.B[19]
Bin[19] => SHR32:shifttoright.B[19]
Bin[19] => SHL32:shiftoleft.B[19]
Bin[19] => ROR32:rotateright.B[19]
Bin[19] => ROL32:rotateleft.B[19]
Bin[19] => MUL32:multiplication.multiplier[19]
Bin[19] => DIV32:division.divisor[19]
Bin[19] => ADD32:incrementPC.B[19]
Bin[20] => AND32:andoperation.B[20]
Bin[20] => OR32:oroperation.B[20]
Bin[20] => ADD32:addition.B[20]
Bin[20] => SUB32:substraction.B[20]
Bin[20] => SHRA32:shiftA.B[20]
Bin[20] => SHR32:shifttoright.B[20]
Bin[20] => SHL32:shiftoleft.B[20]
Bin[20] => ROR32:rotateright.B[20]
Bin[20] => ROL32:rotateleft.B[20]
Bin[20] => MUL32:multiplication.multiplier[20]
Bin[20] => DIV32:division.divisor[20]
Bin[20] => ADD32:incrementPC.B[20]
Bin[21] => AND32:andoperation.B[21]
Bin[21] => OR32:oroperation.B[21]
Bin[21] => ADD32:addition.B[21]
Bin[21] => SUB32:substraction.B[21]
Bin[21] => SHRA32:shiftA.B[21]
Bin[21] => SHR32:shifttoright.B[21]
Bin[21] => SHL32:shiftoleft.B[21]
Bin[21] => ROR32:rotateright.B[21]
Bin[21] => ROL32:rotateleft.B[21]
Bin[21] => MUL32:multiplication.multiplier[21]
Bin[21] => DIV32:division.divisor[21]
Bin[21] => ADD32:incrementPC.B[21]
Bin[22] => AND32:andoperation.B[22]
Bin[22] => OR32:oroperation.B[22]
Bin[22] => ADD32:addition.B[22]
Bin[22] => SUB32:substraction.B[22]
Bin[22] => SHRA32:shiftA.B[22]
Bin[22] => SHR32:shifttoright.B[22]
Bin[22] => SHL32:shiftoleft.B[22]
Bin[22] => ROR32:rotateright.B[22]
Bin[22] => ROL32:rotateleft.B[22]
Bin[22] => MUL32:multiplication.multiplier[22]
Bin[22] => DIV32:division.divisor[22]
Bin[22] => ADD32:incrementPC.B[22]
Bin[23] => AND32:andoperation.B[23]
Bin[23] => OR32:oroperation.B[23]
Bin[23] => ADD32:addition.B[23]
Bin[23] => SUB32:substraction.B[23]
Bin[23] => SHRA32:shiftA.B[23]
Bin[23] => SHR32:shifttoright.B[23]
Bin[23] => SHL32:shiftoleft.B[23]
Bin[23] => ROR32:rotateright.B[23]
Bin[23] => ROL32:rotateleft.B[23]
Bin[23] => MUL32:multiplication.multiplier[23]
Bin[23] => DIV32:division.divisor[23]
Bin[23] => ADD32:incrementPC.B[23]
Bin[24] => AND32:andoperation.B[24]
Bin[24] => OR32:oroperation.B[24]
Bin[24] => ADD32:addition.B[24]
Bin[24] => SUB32:substraction.B[24]
Bin[24] => SHRA32:shiftA.B[24]
Bin[24] => SHR32:shifttoright.B[24]
Bin[24] => SHL32:shiftoleft.B[24]
Bin[24] => ROR32:rotateright.B[24]
Bin[24] => ROL32:rotateleft.B[24]
Bin[24] => MUL32:multiplication.multiplier[24]
Bin[24] => DIV32:division.divisor[24]
Bin[24] => ADD32:incrementPC.B[24]
Bin[25] => AND32:andoperation.B[25]
Bin[25] => OR32:oroperation.B[25]
Bin[25] => ADD32:addition.B[25]
Bin[25] => SUB32:substraction.B[25]
Bin[25] => SHRA32:shiftA.B[25]
Bin[25] => SHR32:shifttoright.B[25]
Bin[25] => SHL32:shiftoleft.B[25]
Bin[25] => ROR32:rotateright.B[25]
Bin[25] => ROL32:rotateleft.B[25]
Bin[25] => MUL32:multiplication.multiplier[25]
Bin[25] => DIV32:division.divisor[25]
Bin[25] => ADD32:incrementPC.B[25]
Bin[26] => AND32:andoperation.B[26]
Bin[26] => OR32:oroperation.B[26]
Bin[26] => ADD32:addition.B[26]
Bin[26] => SUB32:substraction.B[26]
Bin[26] => SHRA32:shiftA.B[26]
Bin[26] => SHR32:shifttoright.B[26]
Bin[26] => SHL32:shiftoleft.B[26]
Bin[26] => ROR32:rotateright.B[26]
Bin[26] => ROL32:rotateleft.B[26]
Bin[26] => MUL32:multiplication.multiplier[26]
Bin[26] => DIV32:division.divisor[26]
Bin[26] => ADD32:incrementPC.B[26]
Bin[27] => AND32:andoperation.B[27]
Bin[27] => OR32:oroperation.B[27]
Bin[27] => ADD32:addition.B[27]
Bin[27] => SUB32:substraction.B[27]
Bin[27] => SHRA32:shiftA.B[27]
Bin[27] => SHR32:shifttoright.B[27]
Bin[27] => SHL32:shiftoleft.B[27]
Bin[27] => ROR32:rotateright.B[27]
Bin[27] => ROL32:rotateleft.B[27]
Bin[27] => MUL32:multiplication.multiplier[27]
Bin[27] => DIV32:division.divisor[27]
Bin[27] => ADD32:incrementPC.B[27]
Bin[28] => AND32:andoperation.B[28]
Bin[28] => OR32:oroperation.B[28]
Bin[28] => ADD32:addition.B[28]
Bin[28] => SUB32:substraction.B[28]
Bin[28] => SHRA32:shiftA.B[28]
Bin[28] => SHR32:shifttoright.B[28]
Bin[28] => SHL32:shiftoleft.B[28]
Bin[28] => ROR32:rotateright.B[28]
Bin[28] => ROL32:rotateleft.B[28]
Bin[28] => MUL32:multiplication.multiplier[28]
Bin[28] => DIV32:division.divisor[28]
Bin[28] => ADD32:incrementPC.B[28]
Bin[29] => AND32:andoperation.B[29]
Bin[29] => OR32:oroperation.B[29]
Bin[29] => ADD32:addition.B[29]
Bin[29] => SUB32:substraction.B[29]
Bin[29] => SHRA32:shiftA.B[29]
Bin[29] => SHR32:shifttoright.B[29]
Bin[29] => SHL32:shiftoleft.B[29]
Bin[29] => ROR32:rotateright.B[29]
Bin[29] => ROL32:rotateleft.B[29]
Bin[29] => MUL32:multiplication.multiplier[29]
Bin[29] => DIV32:division.divisor[29]
Bin[29] => ADD32:incrementPC.B[29]
Bin[30] => AND32:andoperation.B[30]
Bin[30] => OR32:oroperation.B[30]
Bin[30] => ADD32:addition.B[30]
Bin[30] => SUB32:substraction.B[30]
Bin[30] => SHRA32:shiftA.B[30]
Bin[30] => SHR32:shifttoright.B[30]
Bin[30] => SHL32:shiftoleft.B[30]
Bin[30] => ROR32:rotateright.B[30]
Bin[30] => ROL32:rotateleft.B[30]
Bin[30] => MUL32:multiplication.multiplier[30]
Bin[30] => DIV32:division.divisor[30]
Bin[30] => ADD32:incrementPC.B[30]
Bin[31] => AND32:andoperation.B[31]
Bin[31] => OR32:oroperation.B[31]
Bin[31] => ADD32:addition.B[31]
Bin[31] => SUB32:substraction.B[31]
Bin[31] => SHRA32:shiftA.B[31]
Bin[31] => SHR32:shifttoright.B[31]
Bin[31] => SHL32:shiftoleft.B[31]
Bin[31] => ROR32:rotateright.B[31]
Bin[31] => ROL32:rotateleft.B[31]
Bin[31] => MUL32:multiplication.multiplier[31]
Bin[31] => DIV32:division.divisor[31]
Bin[31] => ADD32:incrementPC.B[31]
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
and_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
or_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
not_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
add_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
sub_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
shr_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
ror_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
shl_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
rol_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
neg_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
mult_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
div_op => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
incPc => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
shra_op => Zreg.OUTPUTSELECT
Zreg[0] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[1] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[2] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[3] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[4] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[5] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[6] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[7] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[8] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[9] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[10] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[11] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[12] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[13] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[14] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[15] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[16] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[17] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[18] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[19] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[20] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[21] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[22] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[23] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[24] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[25] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[26] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[27] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[28] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[29] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[30] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[31] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[32] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[33] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[34] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[35] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[36] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[37] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[38] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[39] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[40] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[41] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[42] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[43] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[44] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[45] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[46] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[47] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[48] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[49] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[50] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[51] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[52] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[53] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[54] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[55] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[56] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[57] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[58] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[59] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[60] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[61] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[62] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE
Zreg[63] <= Zreg.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|AND32:andoperation
A[0] => Z.IN0
A[1] => Z.IN0
A[2] => Z.IN0
A[3] => Z.IN0
A[4] => Z.IN0
A[5] => Z.IN0
A[6] => Z.IN0
A[7] => Z.IN0
A[8] => Z.IN0
A[9] => Z.IN0
A[10] => Z.IN0
A[11] => Z.IN0
A[12] => Z.IN0
A[13] => Z.IN0
A[14] => Z.IN0
A[15] => Z.IN0
A[16] => Z.IN0
A[17] => Z.IN0
A[18] => Z.IN0
A[19] => Z.IN0
A[20] => Z.IN0
A[21] => Z.IN0
A[22] => Z.IN0
A[23] => Z.IN0
A[24] => Z.IN0
A[25] => Z.IN0
A[26] => Z.IN0
A[27] => Z.IN0
A[28] => Z.IN0
A[29] => Z.IN0
A[30] => Z.IN0
A[31] => Z.IN0
B[0] => Z.IN1
B[1] => Z.IN1
B[2] => Z.IN1
B[3] => Z.IN1
B[4] => Z.IN1
B[5] => Z.IN1
B[6] => Z.IN1
B[7] => Z.IN1
B[8] => Z.IN1
B[9] => Z.IN1
B[10] => Z.IN1
B[11] => Z.IN1
B[12] => Z.IN1
B[13] => Z.IN1
B[14] => Z.IN1
B[15] => Z.IN1
B[16] => Z.IN1
B[17] => Z.IN1
B[18] => Z.IN1
B[19] => Z.IN1
B[20] => Z.IN1
B[21] => Z.IN1
B[22] => Z.IN1
B[23] => Z.IN1
B[24] => Z.IN1
B[25] => Z.IN1
B[26] => Z.IN1
B[27] => Z.IN1
B[28] => Z.IN1
B[29] => Z.IN1
B[30] => Z.IN1
B[31] => Z.IN1
Z[0] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Z.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|OR32:oroperation
A[0] => Z.IN0
A[1] => Z.IN0
A[2] => Z.IN0
A[3] => Z.IN0
A[4] => Z.IN0
A[5] => Z.IN0
A[6] => Z.IN0
A[7] => Z.IN0
A[8] => Z.IN0
A[9] => Z.IN0
A[10] => Z.IN0
A[11] => Z.IN0
A[12] => Z.IN0
A[13] => Z.IN0
A[14] => Z.IN0
A[15] => Z.IN0
A[16] => Z.IN0
A[17] => Z.IN0
A[18] => Z.IN0
A[19] => Z.IN0
A[20] => Z.IN0
A[21] => Z.IN0
A[22] => Z.IN0
A[23] => Z.IN0
A[24] => Z.IN0
A[25] => Z.IN0
A[26] => Z.IN0
A[27] => Z.IN0
A[28] => Z.IN0
A[29] => Z.IN0
A[30] => Z.IN0
A[31] => Z.IN0
B[0] => Z.IN1
B[1] => Z.IN1
B[2] => Z.IN1
B[3] => Z.IN1
B[4] => Z.IN1
B[5] => Z.IN1
B[6] => Z.IN1
B[7] => Z.IN1
B[8] => Z.IN1
B[9] => Z.IN1
B[10] => Z.IN1
B[11] => Z.IN1
B[12] => Z.IN1
B[13] => Z.IN1
B[14] => Z.IN1
B[15] => Z.IN1
B[16] => Z.IN1
B[17] => Z.IN1
B[18] => Z.IN1
B[19] => Z.IN1
B[20] => Z.IN1
B[21] => Z.IN1
B[22] => Z.IN1
B[23] => Z.IN1
B[24] => Z.IN1
B[25] => Z.IN1
B[26] => Z.IN1
B[27] => Z.IN1
B[28] => Z.IN1
B[29] => Z.IN1
B[30] => Z.IN1
B[31] => Z.IN1
Z[0] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Z.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|NOT32:notoperation
A[0] => Z[0].DATAIN
A[1] => Z[1].DATAIN
A[2] => Z[2].DATAIN
A[3] => Z[3].DATAIN
A[4] => Z[4].DATAIN
A[5] => Z[5].DATAIN
A[6] => Z[6].DATAIN
A[7] => Z[7].DATAIN
A[8] => Z[8].DATAIN
A[9] => Z[9].DATAIN
A[10] => Z[10].DATAIN
A[11] => Z[11].DATAIN
A[12] => Z[12].DATAIN
A[13] => Z[13].DATAIN
A[14] => Z[14].DATAIN
A[15] => Z[15].DATAIN
A[16] => Z[16].DATAIN
A[17] => Z[17].DATAIN
A[18] => Z[18].DATAIN
A[19] => Z[19].DATAIN
A[20] => Z[20].DATAIN
A[21] => Z[21].DATAIN
A[22] => Z[22].DATAIN
A[23] => Z[23].DATAIN
A[24] => Z[24].DATAIN
A[25] => Z[25].DATAIN
A[26] => Z[26].DATAIN
A[27] => Z[27].DATAIN
A[28] => Z[28].DATAIN
A[29] => Z[29].DATAIN
A[30] => Z[30].DATAIN
A[31] => Z[31].DATAIN
Z[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= A[31].DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|ADD32:addition
A[0] => result.IN0
A[0] => carry[1].IN0
A[1] => result.IN0
A[1] => carry.IN0
A[1] => carry.IN0
A[2] => result.IN0
A[2] => carry.IN0
A[2] => carry.IN0
A[3] => result.IN0
A[3] => carry.IN0
A[3] => carry.IN0
A[4] => result.IN0
A[4] => carry.IN0
A[4] => carry.IN0
A[5] => result.IN0
A[5] => carry.IN0
A[5] => carry.IN0
A[6] => result.IN0
A[6] => carry.IN0
A[6] => carry.IN0
A[7] => result.IN0
A[7] => carry.IN0
A[7] => carry.IN0
A[8] => result.IN0
A[8] => carry.IN0
A[8] => carry.IN0
A[9] => result.IN0
A[9] => carry.IN0
A[9] => carry.IN0
A[10] => result.IN0
A[10] => carry.IN0
A[10] => carry.IN0
A[11] => result.IN0
A[11] => carry.IN0
A[11] => carry.IN0
A[12] => result.IN0
A[12] => carry.IN0
A[12] => carry.IN0
A[13] => result.IN0
A[13] => carry.IN0
A[13] => carry.IN0
A[14] => result.IN0
A[14] => carry.IN0
A[14] => carry.IN0
A[15] => result.IN0
A[15] => carry.IN0
A[15] => carry.IN0
A[16] => result.IN0
A[16] => carry.IN0
A[16] => carry.IN0
A[17] => result.IN0
A[17] => carry.IN0
A[17] => carry.IN0
A[18] => result.IN0
A[18] => carry.IN0
A[18] => carry.IN0
A[19] => result.IN0
A[19] => carry.IN0
A[19] => carry.IN0
A[20] => result.IN0
A[20] => carry.IN0
A[20] => carry.IN0
A[21] => result.IN0
A[21] => carry.IN0
A[21] => carry.IN0
A[22] => result.IN0
A[22] => carry.IN0
A[22] => carry.IN0
A[23] => result.IN0
A[23] => carry.IN0
A[23] => carry.IN0
A[24] => result.IN0
A[24] => carry.IN0
A[24] => carry.IN0
A[25] => result.IN0
A[25] => carry.IN0
A[25] => carry.IN0
A[26] => result.IN0
A[26] => carry.IN0
A[26] => carry.IN0
A[27] => result.IN0
A[27] => carry.IN0
A[27] => carry.IN0
A[28] => result.IN0
A[28] => carry.IN0
A[28] => carry.IN0
A[29] => result.IN0
A[29] => carry.IN0
A[29] => carry.IN0
A[30] => result.IN0
A[30] => carry.IN0
A[30] => carry.IN0
A[31] => result.IN0
B[0] => result.IN1
B[0] => carry[1].IN1
B[1] => result.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => result.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => result.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => result.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => result.IN1
B[5] => carry.IN1
B[5] => carry.IN1
B[6] => result.IN1
B[6] => carry.IN1
B[6] => carry.IN1
B[7] => result.IN1
B[7] => carry.IN1
B[7] => carry.IN1
B[8] => result.IN1
B[8] => carry.IN1
B[8] => carry.IN1
B[9] => result.IN1
B[9] => carry.IN1
B[9] => carry.IN1
B[10] => result.IN1
B[10] => carry.IN1
B[10] => carry.IN1
B[11] => result.IN1
B[11] => carry.IN1
B[11] => carry.IN1
B[12] => result.IN1
B[12] => carry.IN1
B[12] => carry.IN1
B[13] => result.IN1
B[13] => carry.IN1
B[13] => carry.IN1
B[14] => result.IN1
B[14] => carry.IN1
B[14] => carry.IN1
B[15] => result.IN1
B[15] => carry.IN1
B[15] => carry.IN1
B[16] => result.IN1
B[16] => carry.IN1
B[16] => carry.IN1
B[17] => result.IN1
B[17] => carry.IN1
B[17] => carry.IN1
B[18] => result.IN1
B[18] => carry.IN1
B[18] => carry.IN1
B[19] => result.IN1
B[19] => carry.IN1
B[19] => carry.IN1
B[20] => result.IN1
B[20] => carry.IN1
B[20] => carry.IN1
B[21] => result.IN1
B[21] => carry.IN1
B[21] => carry.IN1
B[22] => result.IN1
B[22] => carry.IN1
B[22] => carry.IN1
B[23] => result.IN1
B[23] => carry.IN1
B[23] => carry.IN1
B[24] => result.IN1
B[24] => carry.IN1
B[24] => carry.IN1
B[25] => result.IN1
B[25] => carry.IN1
B[25] => carry.IN1
B[26] => result.IN1
B[26] => carry.IN1
B[26] => carry.IN1
B[27] => result.IN1
B[27] => carry.IN1
B[27] => carry.IN1
B[28] => result.IN1
B[28] => carry.IN1
B[28] => carry.IN1
B[29] => result.IN1
B[29] => carry.IN1
B[29] => carry.IN1
B[30] => result.IN1
B[30] => carry.IN1
B[30] => carry.IN1
B[31] => result.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|NEG32:negation
Areg[0] => Add0.IN64
Areg[1] => Add0.IN63
Areg[2] => Add0.IN62
Areg[3] => Add0.IN61
Areg[4] => Add0.IN60
Areg[5] => Add0.IN59
Areg[6] => Add0.IN58
Areg[7] => Add0.IN57
Areg[8] => Add0.IN56
Areg[9] => Add0.IN55
Areg[10] => Add0.IN54
Areg[11] => Add0.IN53
Areg[12] => Add0.IN52
Areg[13] => Add0.IN51
Areg[14] => Add0.IN50
Areg[15] => Add0.IN49
Areg[16] => Add0.IN48
Areg[17] => Add0.IN47
Areg[18] => Add0.IN46
Areg[19] => Add0.IN45
Areg[20] => Add0.IN44
Areg[21] => Add0.IN43
Areg[22] => Add0.IN42
Areg[23] => Add0.IN41
Areg[24] => Add0.IN40
Areg[25] => Add0.IN39
Areg[26] => Add0.IN38
Areg[27] => Add0.IN37
Areg[28] => Add0.IN36
Areg[29] => Add0.IN35
Areg[30] => Add0.IN34
Areg[31] => Add0.IN33
Z[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|SUB32:substraction
A[0] => ADD32:SUBADD.A[0]
A[1] => ADD32:SUBADD.A[1]
A[2] => ADD32:SUBADD.A[2]
A[3] => ADD32:SUBADD.A[3]
A[4] => ADD32:SUBADD.A[4]
A[5] => ADD32:SUBADD.A[5]
A[6] => ADD32:SUBADD.A[6]
A[7] => ADD32:SUBADD.A[7]
A[8] => ADD32:SUBADD.A[8]
A[9] => ADD32:SUBADD.A[9]
A[10] => ADD32:SUBADD.A[10]
A[11] => ADD32:SUBADD.A[11]
A[12] => ADD32:SUBADD.A[12]
A[13] => ADD32:SUBADD.A[13]
A[14] => ADD32:SUBADD.A[14]
A[15] => ADD32:SUBADD.A[15]
A[16] => ADD32:SUBADD.A[16]
A[17] => ADD32:SUBADD.A[17]
A[18] => ADD32:SUBADD.A[18]
A[19] => ADD32:SUBADD.A[19]
A[20] => ADD32:SUBADD.A[20]
A[21] => ADD32:SUBADD.A[21]
A[22] => ADD32:SUBADD.A[22]
A[23] => ADD32:SUBADD.A[23]
A[24] => ADD32:SUBADD.A[24]
A[25] => ADD32:SUBADD.A[25]
A[26] => ADD32:SUBADD.A[26]
A[27] => ADD32:SUBADD.A[27]
A[28] => ADD32:SUBADD.A[28]
A[29] => ADD32:SUBADD.A[29]
A[30] => ADD32:SUBADD.A[30]
A[31] => ADD32:SUBADD.A[31]
B[0] => NEG32:SUBNEG.Areg[0]
B[1] => NEG32:SUBNEG.Areg[1]
B[2] => NEG32:SUBNEG.Areg[2]
B[3] => NEG32:SUBNEG.Areg[3]
B[4] => NEG32:SUBNEG.Areg[4]
B[5] => NEG32:SUBNEG.Areg[5]
B[6] => NEG32:SUBNEG.Areg[6]
B[7] => NEG32:SUBNEG.Areg[7]
B[8] => NEG32:SUBNEG.Areg[8]
B[9] => NEG32:SUBNEG.Areg[9]
B[10] => NEG32:SUBNEG.Areg[10]
B[11] => NEG32:SUBNEG.Areg[11]
B[12] => NEG32:SUBNEG.Areg[12]
B[13] => NEG32:SUBNEG.Areg[13]
B[14] => NEG32:SUBNEG.Areg[14]
B[15] => NEG32:SUBNEG.Areg[15]
B[16] => NEG32:SUBNEG.Areg[16]
B[17] => NEG32:SUBNEG.Areg[17]
B[18] => NEG32:SUBNEG.Areg[18]
B[19] => NEG32:SUBNEG.Areg[19]
B[20] => NEG32:SUBNEG.Areg[20]
B[21] => NEG32:SUBNEG.Areg[21]
B[22] => NEG32:SUBNEG.Areg[22]
B[23] => NEG32:SUBNEG.Areg[23]
B[24] => NEG32:SUBNEG.Areg[24]
B[25] => NEG32:SUBNEG.Areg[25]
B[26] => NEG32:SUBNEG.Areg[26]
B[27] => NEG32:SUBNEG.Areg[27]
B[28] => NEG32:SUBNEG.Areg[28]
B[29] => NEG32:SUBNEG.Areg[29]
B[30] => NEG32:SUBNEG.Areg[30]
B[31] => NEG32:SUBNEG.Areg[31]
output[0] <= ADD32:SUBADD.result[0]
output[1] <= ADD32:SUBADD.result[1]
output[2] <= ADD32:SUBADD.result[2]
output[3] <= ADD32:SUBADD.result[3]
output[4] <= ADD32:SUBADD.result[4]
output[5] <= ADD32:SUBADD.result[5]
output[6] <= ADD32:SUBADD.result[6]
output[7] <= ADD32:SUBADD.result[7]
output[8] <= ADD32:SUBADD.result[8]
output[9] <= ADD32:SUBADD.result[9]
output[10] <= ADD32:SUBADD.result[10]
output[11] <= ADD32:SUBADD.result[11]
output[12] <= ADD32:SUBADD.result[12]
output[13] <= ADD32:SUBADD.result[13]
output[14] <= ADD32:SUBADD.result[14]
output[15] <= ADD32:SUBADD.result[15]
output[16] <= ADD32:SUBADD.result[16]
output[17] <= ADD32:SUBADD.result[17]
output[18] <= ADD32:SUBADD.result[18]
output[19] <= ADD32:SUBADD.result[19]
output[20] <= ADD32:SUBADD.result[20]
output[21] <= ADD32:SUBADD.result[21]
output[22] <= ADD32:SUBADD.result[22]
output[23] <= ADD32:SUBADD.result[23]
output[24] <= ADD32:SUBADD.result[24]
output[25] <= ADD32:SUBADD.result[25]
output[26] <= ADD32:SUBADD.result[26]
output[27] <= ADD32:SUBADD.result[27]
output[28] <= ADD32:SUBADD.result[28]
output[29] <= ADD32:SUBADD.result[29]
output[30] <= ADD32:SUBADD.result[30]
output[31] <= ADD32:SUBADD.result[31]


|datapath|ALU:ALUunit|SUB32:substraction|NEG32:SUBNEG
Areg[0] => Add0.IN64
Areg[1] => Add0.IN63
Areg[2] => Add0.IN62
Areg[3] => Add0.IN61
Areg[4] => Add0.IN60
Areg[5] => Add0.IN59
Areg[6] => Add0.IN58
Areg[7] => Add0.IN57
Areg[8] => Add0.IN56
Areg[9] => Add0.IN55
Areg[10] => Add0.IN54
Areg[11] => Add0.IN53
Areg[12] => Add0.IN52
Areg[13] => Add0.IN51
Areg[14] => Add0.IN50
Areg[15] => Add0.IN49
Areg[16] => Add0.IN48
Areg[17] => Add0.IN47
Areg[18] => Add0.IN46
Areg[19] => Add0.IN45
Areg[20] => Add0.IN44
Areg[21] => Add0.IN43
Areg[22] => Add0.IN42
Areg[23] => Add0.IN41
Areg[24] => Add0.IN40
Areg[25] => Add0.IN39
Areg[26] => Add0.IN38
Areg[27] => Add0.IN37
Areg[28] => Add0.IN36
Areg[29] => Add0.IN35
Areg[30] => Add0.IN34
Areg[31] => Add0.IN33
Z[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|SUB32:substraction|ADD32:SUBADD
A[0] => result.IN0
A[0] => carry[1].IN0
A[1] => result.IN0
A[1] => carry.IN0
A[1] => carry.IN0
A[2] => result.IN0
A[2] => carry.IN0
A[2] => carry.IN0
A[3] => result.IN0
A[3] => carry.IN0
A[3] => carry.IN0
A[4] => result.IN0
A[4] => carry.IN0
A[4] => carry.IN0
A[5] => result.IN0
A[5] => carry.IN0
A[5] => carry.IN0
A[6] => result.IN0
A[6] => carry.IN0
A[6] => carry.IN0
A[7] => result.IN0
A[7] => carry.IN0
A[7] => carry.IN0
A[8] => result.IN0
A[8] => carry.IN0
A[8] => carry.IN0
A[9] => result.IN0
A[9] => carry.IN0
A[9] => carry.IN0
A[10] => result.IN0
A[10] => carry.IN0
A[10] => carry.IN0
A[11] => result.IN0
A[11] => carry.IN0
A[11] => carry.IN0
A[12] => result.IN0
A[12] => carry.IN0
A[12] => carry.IN0
A[13] => result.IN0
A[13] => carry.IN0
A[13] => carry.IN0
A[14] => result.IN0
A[14] => carry.IN0
A[14] => carry.IN0
A[15] => result.IN0
A[15] => carry.IN0
A[15] => carry.IN0
A[16] => result.IN0
A[16] => carry.IN0
A[16] => carry.IN0
A[17] => result.IN0
A[17] => carry.IN0
A[17] => carry.IN0
A[18] => result.IN0
A[18] => carry.IN0
A[18] => carry.IN0
A[19] => result.IN0
A[19] => carry.IN0
A[19] => carry.IN0
A[20] => result.IN0
A[20] => carry.IN0
A[20] => carry.IN0
A[21] => result.IN0
A[21] => carry.IN0
A[21] => carry.IN0
A[22] => result.IN0
A[22] => carry.IN0
A[22] => carry.IN0
A[23] => result.IN0
A[23] => carry.IN0
A[23] => carry.IN0
A[24] => result.IN0
A[24] => carry.IN0
A[24] => carry.IN0
A[25] => result.IN0
A[25] => carry.IN0
A[25] => carry.IN0
A[26] => result.IN0
A[26] => carry.IN0
A[26] => carry.IN0
A[27] => result.IN0
A[27] => carry.IN0
A[27] => carry.IN0
A[28] => result.IN0
A[28] => carry.IN0
A[28] => carry.IN0
A[29] => result.IN0
A[29] => carry.IN0
A[29] => carry.IN0
A[30] => result.IN0
A[30] => carry.IN0
A[30] => carry.IN0
A[31] => result.IN0
B[0] => result.IN1
B[0] => carry[1].IN1
B[1] => result.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => result.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => result.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => result.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => result.IN1
B[5] => carry.IN1
B[5] => carry.IN1
B[6] => result.IN1
B[6] => carry.IN1
B[6] => carry.IN1
B[7] => result.IN1
B[7] => carry.IN1
B[7] => carry.IN1
B[8] => result.IN1
B[8] => carry.IN1
B[8] => carry.IN1
B[9] => result.IN1
B[9] => carry.IN1
B[9] => carry.IN1
B[10] => result.IN1
B[10] => carry.IN1
B[10] => carry.IN1
B[11] => result.IN1
B[11] => carry.IN1
B[11] => carry.IN1
B[12] => result.IN1
B[12] => carry.IN1
B[12] => carry.IN1
B[13] => result.IN1
B[13] => carry.IN1
B[13] => carry.IN1
B[14] => result.IN1
B[14] => carry.IN1
B[14] => carry.IN1
B[15] => result.IN1
B[15] => carry.IN1
B[15] => carry.IN1
B[16] => result.IN1
B[16] => carry.IN1
B[16] => carry.IN1
B[17] => result.IN1
B[17] => carry.IN1
B[17] => carry.IN1
B[18] => result.IN1
B[18] => carry.IN1
B[18] => carry.IN1
B[19] => result.IN1
B[19] => carry.IN1
B[19] => carry.IN1
B[20] => result.IN1
B[20] => carry.IN1
B[20] => carry.IN1
B[21] => result.IN1
B[21] => carry.IN1
B[21] => carry.IN1
B[22] => result.IN1
B[22] => carry.IN1
B[22] => carry.IN1
B[23] => result.IN1
B[23] => carry.IN1
B[23] => carry.IN1
B[24] => result.IN1
B[24] => carry.IN1
B[24] => carry.IN1
B[25] => result.IN1
B[25] => carry.IN1
B[25] => carry.IN1
B[26] => result.IN1
B[26] => carry.IN1
B[26] => carry.IN1
B[27] => result.IN1
B[27] => carry.IN1
B[27] => carry.IN1
B[28] => result.IN1
B[28] => carry.IN1
B[28] => carry.IN1
B[29] => result.IN1
B[29] => carry.IN1
B[29] => carry.IN1
B[30] => result.IN1
B[30] => carry.IN1
B[30] => carry.IN1
B[31] => result.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|SHRA32:shiftA
A[0] => ShiftRight0.IN32
A[1] => ShiftRight0.IN31
A[2] => ShiftRight0.IN30
A[3] => ShiftRight0.IN29
A[4] => ShiftRight0.IN28
A[5] => ShiftRight0.IN27
A[6] => ShiftRight0.IN26
A[7] => ShiftRight0.IN25
A[8] => ShiftRight0.IN24
A[9] => ShiftRight0.IN23
A[10] => ShiftRight0.IN22
A[11] => ShiftRight0.IN21
A[12] => ShiftRight0.IN20
A[13] => ShiftRight0.IN19
A[14] => ShiftRight0.IN18
A[15] => ShiftRight0.IN17
A[16] => ShiftRight0.IN16
A[17] => ShiftRight0.IN15
A[18] => ShiftRight0.IN14
A[19] => ShiftRight0.IN13
A[20] => ShiftRight0.IN12
A[21] => ShiftRight0.IN11
A[22] => ShiftRight0.IN10
A[23] => ShiftRight0.IN9
A[24] => ShiftRight0.IN8
A[25] => ShiftRight0.IN7
A[26] => ShiftRight0.IN6
A[27] => ShiftRight0.IN5
A[28] => ShiftRight0.IN4
A[29] => ShiftRight0.IN3
A[30] => ShiftRight0.IN2
A[31] => ShiftRight0.IN0
A[31] => ShiftRight0.IN1
B[0] => ShiftRight0.IN63
B[1] => ShiftRight0.IN62
B[2] => ShiftRight0.IN61
B[3] => ShiftRight0.IN60
B[4] => ShiftRight0.IN59
B[5] => ShiftRight0.IN58
B[6] => ShiftRight0.IN57
B[7] => ShiftRight0.IN56
B[8] => ShiftRight0.IN55
B[9] => ShiftRight0.IN54
B[10] => ShiftRight0.IN53
B[11] => ShiftRight0.IN52
B[12] => ShiftRight0.IN51
B[13] => ShiftRight0.IN50
B[14] => ShiftRight0.IN49
B[15] => ShiftRight0.IN48
B[16] => ShiftRight0.IN47
B[17] => ShiftRight0.IN46
B[18] => ShiftRight0.IN45
B[19] => ShiftRight0.IN44
B[20] => ShiftRight0.IN43
B[21] => ShiftRight0.IN42
B[22] => ShiftRight0.IN41
B[23] => ShiftRight0.IN40
B[24] => ShiftRight0.IN39
B[25] => ShiftRight0.IN38
B[26] => ShiftRight0.IN37
B[27] => ShiftRight0.IN36
B[28] => ShiftRight0.IN35
B[29] => ShiftRight0.IN34
B[30] => ShiftRight0.IN33
B[31] => ~NO_FANOUT~
output[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|SHR32:shifttoright
A[0] => ShiftRight0.IN32
A[1] => ShiftRight0.IN31
A[2] => ShiftRight0.IN30
A[3] => ShiftRight0.IN29
A[4] => ShiftRight0.IN28
A[5] => ShiftRight0.IN27
A[6] => ShiftRight0.IN26
A[7] => ShiftRight0.IN25
A[8] => ShiftRight0.IN24
A[9] => ShiftRight0.IN23
A[10] => ShiftRight0.IN22
A[11] => ShiftRight0.IN21
A[12] => ShiftRight0.IN20
A[13] => ShiftRight0.IN19
A[14] => ShiftRight0.IN18
A[15] => ShiftRight0.IN17
A[16] => ShiftRight0.IN16
A[17] => ShiftRight0.IN15
A[18] => ShiftRight0.IN14
A[19] => ShiftRight0.IN13
A[20] => ShiftRight0.IN12
A[21] => ShiftRight0.IN11
A[22] => ShiftRight0.IN10
A[23] => ShiftRight0.IN9
A[24] => ShiftRight0.IN8
A[25] => ShiftRight0.IN7
A[26] => ShiftRight0.IN6
A[27] => ShiftRight0.IN5
A[28] => ShiftRight0.IN4
A[29] => ShiftRight0.IN3
A[30] => ShiftRight0.IN2
A[31] => ShiftRight0.IN1
B[0] => ShiftRight0.IN63
B[1] => ShiftRight0.IN62
B[2] => ShiftRight0.IN61
B[3] => ShiftRight0.IN60
B[4] => ShiftRight0.IN59
B[5] => ShiftRight0.IN58
B[6] => ShiftRight0.IN57
B[7] => ShiftRight0.IN56
B[8] => ShiftRight0.IN55
B[9] => ShiftRight0.IN54
B[10] => ShiftRight0.IN53
B[11] => ShiftRight0.IN52
B[12] => ShiftRight0.IN51
B[13] => ShiftRight0.IN50
B[14] => ShiftRight0.IN49
B[15] => ShiftRight0.IN48
B[16] => ShiftRight0.IN47
B[17] => ShiftRight0.IN46
B[18] => ShiftRight0.IN45
B[19] => ShiftRight0.IN44
B[20] => ShiftRight0.IN43
B[21] => ShiftRight0.IN42
B[22] => ShiftRight0.IN41
B[23] => ShiftRight0.IN40
B[24] => ShiftRight0.IN39
B[25] => ShiftRight0.IN38
B[26] => ShiftRight0.IN37
B[27] => ShiftRight0.IN36
B[28] => ShiftRight0.IN35
B[29] => ShiftRight0.IN34
B[30] => ShiftRight0.IN33
B[31] => ~NO_FANOUT~
output[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|SHL32:shiftoleft
A[0] => ShiftLeft0.IN32
A[1] => ShiftLeft0.IN31
A[2] => ShiftLeft0.IN30
A[3] => ShiftLeft0.IN29
A[4] => ShiftLeft0.IN28
A[5] => ShiftLeft0.IN27
A[6] => ShiftLeft0.IN26
A[7] => ShiftLeft0.IN25
A[8] => ShiftLeft0.IN24
A[9] => ShiftLeft0.IN23
A[10] => ShiftLeft0.IN22
A[11] => ShiftLeft0.IN21
A[12] => ShiftLeft0.IN20
A[13] => ShiftLeft0.IN19
A[14] => ShiftLeft0.IN18
A[15] => ShiftLeft0.IN17
A[16] => ShiftLeft0.IN16
A[17] => ShiftLeft0.IN15
A[18] => ShiftLeft0.IN14
A[19] => ShiftLeft0.IN13
A[20] => ShiftLeft0.IN12
A[21] => ShiftLeft0.IN11
A[22] => ShiftLeft0.IN10
A[23] => ShiftLeft0.IN9
A[24] => ShiftLeft0.IN8
A[25] => ShiftLeft0.IN7
A[26] => ShiftLeft0.IN6
A[27] => ShiftLeft0.IN5
A[28] => ShiftLeft0.IN4
A[29] => ShiftLeft0.IN3
A[30] => ShiftLeft0.IN2
A[31] => ShiftLeft0.IN1
B[0] => ShiftLeft0.IN63
B[1] => ShiftLeft0.IN62
B[2] => ShiftLeft0.IN61
B[3] => ShiftLeft0.IN60
B[4] => ShiftLeft0.IN59
B[5] => ShiftLeft0.IN58
B[6] => ShiftLeft0.IN57
B[7] => ShiftLeft0.IN56
B[8] => ShiftLeft0.IN55
B[9] => ShiftLeft0.IN54
B[10] => ShiftLeft0.IN53
B[11] => ShiftLeft0.IN52
B[12] => ShiftLeft0.IN51
B[13] => ShiftLeft0.IN50
B[14] => ShiftLeft0.IN49
B[15] => ShiftLeft0.IN48
B[16] => ShiftLeft0.IN47
B[17] => ShiftLeft0.IN46
B[18] => ShiftLeft0.IN45
B[19] => ShiftLeft0.IN44
B[20] => ShiftLeft0.IN43
B[21] => ShiftLeft0.IN42
B[22] => ShiftLeft0.IN41
B[23] => ShiftLeft0.IN40
B[24] => ShiftLeft0.IN39
B[25] => ShiftLeft0.IN38
B[26] => ShiftLeft0.IN37
B[27] => ShiftLeft0.IN36
B[28] => ShiftLeft0.IN35
B[29] => ShiftLeft0.IN34
B[30] => ShiftLeft0.IN33
B[31] => ~NO_FANOUT~
output[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|ROR32:rotateright
A[0] => RotateRight0.IN31
A[1] => RotateRight0.IN30
A[2] => RotateRight0.IN29
A[3] => RotateRight0.IN28
A[4] => RotateRight0.IN27
A[5] => RotateRight0.IN26
A[6] => RotateRight0.IN25
A[7] => RotateRight0.IN24
A[8] => RotateRight0.IN23
A[9] => RotateRight0.IN22
A[10] => RotateRight0.IN21
A[11] => RotateRight0.IN20
A[12] => RotateRight0.IN19
A[13] => RotateRight0.IN18
A[14] => RotateRight0.IN17
A[15] => RotateRight0.IN16
A[16] => RotateRight0.IN15
A[17] => RotateRight0.IN14
A[18] => RotateRight0.IN13
A[19] => RotateRight0.IN12
A[20] => RotateRight0.IN11
A[21] => RotateRight0.IN10
A[22] => RotateRight0.IN9
A[23] => RotateRight0.IN8
A[24] => RotateRight0.IN7
A[25] => RotateRight0.IN6
A[26] => RotateRight0.IN5
A[27] => RotateRight0.IN4
A[28] => RotateRight0.IN3
A[29] => RotateRight0.IN2
A[30] => RotateRight0.IN1
A[31] => RotateRight0.IN0
B[0] => RotateRight0.IN62
B[1] => RotateRight0.IN61
B[2] => RotateRight0.IN60
B[3] => RotateRight0.IN59
B[4] => RotateRight0.IN58
B[5] => RotateRight0.IN57
B[6] => RotateRight0.IN56
B[7] => RotateRight0.IN55
B[8] => RotateRight0.IN54
B[9] => RotateRight0.IN53
B[10] => RotateRight0.IN52
B[11] => RotateRight0.IN51
B[12] => RotateRight0.IN50
B[13] => RotateRight0.IN49
B[14] => RotateRight0.IN48
B[15] => RotateRight0.IN47
B[16] => RotateRight0.IN46
B[17] => RotateRight0.IN45
B[18] => RotateRight0.IN44
B[19] => RotateRight0.IN43
B[20] => RotateRight0.IN42
B[21] => RotateRight0.IN41
B[22] => RotateRight0.IN40
B[23] => RotateRight0.IN39
B[24] => RotateRight0.IN38
B[25] => RotateRight0.IN37
B[26] => RotateRight0.IN36
B[27] => RotateRight0.IN35
B[28] => RotateRight0.IN34
B[29] => RotateRight0.IN33
B[30] => RotateRight0.IN32
B[31] => ~NO_FANOUT~
output[0] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= RotateRight0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|ROL32:rotateleft
A[0] => RotateLeft0.IN31
A[1] => RotateLeft0.IN30
A[2] => RotateLeft0.IN29
A[3] => RotateLeft0.IN28
A[4] => RotateLeft0.IN27
A[5] => RotateLeft0.IN26
A[6] => RotateLeft0.IN25
A[7] => RotateLeft0.IN24
A[8] => RotateLeft0.IN23
A[9] => RotateLeft0.IN22
A[10] => RotateLeft0.IN21
A[11] => RotateLeft0.IN20
A[12] => RotateLeft0.IN19
A[13] => RotateLeft0.IN18
A[14] => RotateLeft0.IN17
A[15] => RotateLeft0.IN16
A[16] => RotateLeft0.IN15
A[17] => RotateLeft0.IN14
A[18] => RotateLeft0.IN13
A[19] => RotateLeft0.IN12
A[20] => RotateLeft0.IN11
A[21] => RotateLeft0.IN10
A[22] => RotateLeft0.IN9
A[23] => RotateLeft0.IN8
A[24] => RotateLeft0.IN7
A[25] => RotateLeft0.IN6
A[26] => RotateLeft0.IN5
A[27] => RotateLeft0.IN4
A[28] => RotateLeft0.IN3
A[29] => RotateLeft0.IN2
A[30] => RotateLeft0.IN1
A[31] => RotateLeft0.IN0
B[0] => RotateLeft0.IN62
B[1] => RotateLeft0.IN61
B[2] => RotateLeft0.IN60
B[3] => RotateLeft0.IN59
B[4] => RotateLeft0.IN58
B[5] => RotateLeft0.IN57
B[6] => RotateLeft0.IN56
B[7] => RotateLeft0.IN55
B[8] => RotateLeft0.IN54
B[9] => RotateLeft0.IN53
B[10] => RotateLeft0.IN52
B[11] => RotateLeft0.IN51
B[12] => RotateLeft0.IN50
B[13] => RotateLeft0.IN49
B[14] => RotateLeft0.IN48
B[15] => RotateLeft0.IN47
B[16] => RotateLeft0.IN46
B[17] => RotateLeft0.IN45
B[18] => RotateLeft0.IN44
B[19] => RotateLeft0.IN43
B[20] => RotateLeft0.IN42
B[21] => RotateLeft0.IN41
B[22] => RotateLeft0.IN40
B[23] => RotateLeft0.IN39
B[24] => RotateLeft0.IN38
B[25] => RotateLeft0.IN37
B[26] => RotateLeft0.IN36
B[27] => RotateLeft0.IN35
B[28] => RotateLeft0.IN34
B[29] => RotateLeft0.IN33
B[30] => RotateLeft0.IN32
B[31] => ~NO_FANOUT~
output[0] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= RotateLeft0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|MUL32:multiplication
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one.DATAB
multiplicand[0] => one[0].DATAB
multiplicand[0] => one[1].DATAB
multiplicand[0] => one[1].DATAB
multiplicand[0] => Add0.IN64
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one.DATAB
multiplicand[1] => one[1].DATAB
multiplicand[1] => one[1].DATAB
multiplicand[1] => one[2].DATAB
multiplicand[1] => one[2].DATAB
multiplicand[1] => Add0.IN63
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one.DATAB
multiplicand[2] => one[2].DATAB
multiplicand[2] => one[2].DATAB
multiplicand[2] => one[3].DATAB
multiplicand[2] => one[3].DATAB
multiplicand[2] => Add0.IN62
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one.DATAB
multiplicand[3] => one[3].DATAB
multiplicand[3] => one[3].DATAB
multiplicand[3] => one[4].DATAB
multiplicand[3] => one[4].DATAB
multiplicand[3] => Add0.IN61
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one.DATAB
multiplicand[4] => one[4].DATAB
multiplicand[4] => one[4].DATAB
multiplicand[4] => one[5].DATAB
multiplicand[4] => one[5].DATAB
multiplicand[4] => Add0.IN60
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one.DATAB
multiplicand[5] => one[5].DATAB
multiplicand[5] => one[5].DATAB
multiplicand[5] => one[6].DATAB
multiplicand[5] => one[6].DATAB
multiplicand[5] => Add0.IN59
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one.DATAB
multiplicand[6] => one[6].DATAB
multiplicand[6] => one[6].DATAB
multiplicand[6] => one[7].DATAB
multiplicand[6] => one[7].DATAB
multiplicand[6] => Add0.IN58
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one.DATAB
multiplicand[7] => one[7].DATAB
multiplicand[7] => one[7].DATAB
multiplicand[7] => one[8].DATAB
multiplicand[7] => one[8].DATAB
multiplicand[7] => Add0.IN57
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one.DATAB
multiplicand[8] => one[8].DATAB
multiplicand[8] => one[8].DATAB
multiplicand[8] => one[9].DATAB
multiplicand[8] => one[9].DATAB
multiplicand[8] => Add0.IN56
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one.DATAB
multiplicand[9] => one[9].DATAB
multiplicand[9] => one[9].DATAB
multiplicand[9] => one[10].DATAB
multiplicand[9] => one[10].DATAB
multiplicand[9] => Add0.IN55
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one.DATAB
multiplicand[10] => one[10].DATAB
multiplicand[10] => one[10].DATAB
multiplicand[10] => one[11].DATAB
multiplicand[10] => one[11].DATAB
multiplicand[10] => Add0.IN54
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one.DATAB
multiplicand[11] => one[11].DATAB
multiplicand[11] => one[11].DATAB
multiplicand[11] => one[12].DATAB
multiplicand[11] => one[12].DATAB
multiplicand[11] => Add0.IN53
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one.DATAB
multiplicand[12] => one[12].DATAB
multiplicand[12] => one[12].DATAB
multiplicand[12] => one[13].DATAB
multiplicand[12] => one[13].DATAB
multiplicand[12] => Add0.IN52
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one.DATAB
multiplicand[13] => one[13].DATAB
multiplicand[13] => one[13].DATAB
multiplicand[13] => one[14].DATAB
multiplicand[13] => one[14].DATAB
multiplicand[13] => Add0.IN51
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one.DATAB
multiplicand[14] => one[14].DATAB
multiplicand[14] => one[14].DATAB
multiplicand[14] => one[15].DATAB
multiplicand[14] => one[15].DATAB
multiplicand[14] => Add0.IN50
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one.DATAB
multiplicand[15] => one[15].DATAB
multiplicand[15] => one[15].DATAB
multiplicand[15] => one[16].DATAB
multiplicand[15] => one[16].DATAB
multiplicand[15] => Add0.IN49
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one.DATAB
multiplicand[16] => one[16].DATAB
multiplicand[16] => one[16].DATAB
multiplicand[16] => one[17].DATAB
multiplicand[16] => one[17].DATAB
multiplicand[16] => Add0.IN48
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one.DATAB
multiplicand[17] => one[17].DATAB
multiplicand[17] => one[17].DATAB
multiplicand[17] => one[18].DATAB
multiplicand[17] => one[18].DATAB
multiplicand[17] => Add0.IN47
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one.DATAB
multiplicand[18] => one[18].DATAB
multiplicand[18] => one[18].DATAB
multiplicand[18] => one[19].DATAB
multiplicand[18] => one[19].DATAB
multiplicand[18] => Add0.IN46
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one.DATAB
multiplicand[19] => one[19].DATAB
multiplicand[19] => one[19].DATAB
multiplicand[19] => one[20].DATAB
multiplicand[19] => one[20].DATAB
multiplicand[19] => Add0.IN45
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one.DATAB
multiplicand[20] => one[20].DATAB
multiplicand[20] => one[20].DATAB
multiplicand[20] => one[21].DATAB
multiplicand[20] => one[21].DATAB
multiplicand[20] => Add0.IN44
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one.DATAB
multiplicand[21] => one[21].DATAB
multiplicand[21] => one[21].DATAB
multiplicand[21] => one[22].DATAB
multiplicand[21] => one[22].DATAB
multiplicand[21] => Add0.IN43
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one.DATAB
multiplicand[22] => one[22].DATAB
multiplicand[22] => one[22].DATAB
multiplicand[22] => one[23].DATAB
multiplicand[22] => one[23].DATAB
multiplicand[22] => Add0.IN42
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one.DATAB
multiplicand[23] => one[23].DATAB
multiplicand[23] => one[23].DATAB
multiplicand[23] => one[24].DATAB
multiplicand[23] => one[24].DATAB
multiplicand[23] => Add0.IN41
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one.DATAB
multiplicand[24] => one[24].DATAB
multiplicand[24] => one[24].DATAB
multiplicand[24] => one[25].DATAB
multiplicand[24] => one[25].DATAB
multiplicand[24] => Add0.IN40
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one.DATAB
multiplicand[25] => one[25].DATAB
multiplicand[25] => one[25].DATAB
multiplicand[25] => one[26].DATAB
multiplicand[25] => one[26].DATAB
multiplicand[25] => Add0.IN39
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one.DATAB
multiplicand[26] => one[26].DATAB
multiplicand[26] => one[26].DATAB
multiplicand[26] => one[27].DATAB
multiplicand[26] => one[27].DATAB
multiplicand[26] => Add0.IN38
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one.DATAB
multiplicand[27] => one[27].DATAB
multiplicand[27] => one[27].DATAB
multiplicand[27] => one[28].DATAB
multiplicand[27] => one[28].DATAB
multiplicand[27] => Add0.IN37
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one.DATAB
multiplicand[28] => one[28].DATAB
multiplicand[28] => one[28].DATAB
multiplicand[28] => one[29].DATAB
multiplicand[28] => one[29].DATAB
multiplicand[28] => Add0.IN36
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one.DATAB
multiplicand[29] => one[29].DATAB
multiplicand[29] => one[29].DATAB
multiplicand[29] => one[30].DATAB
multiplicand[29] => one[30].DATAB
multiplicand[29] => Add0.IN35
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one.DATAB
multiplicand[30] => one[30].DATAB
multiplicand[30] => one[30].DATAB
multiplicand[30] => one[31].DATAB
multiplicand[30] => one[31].DATAB
multiplicand[30] => Add0.IN34
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one.DATAB
multiplicand[31] => one[31].DATAB
multiplicand[31] => one[31].DATAB
multiplicand[31] => one[61].DATAB
multiplicand[31] => one[61].DATAB
multiplicand[31] => one[63].DATAB
multiplicand[31] => one[63].DATAB
multiplicand[31] => Add0.IN33
multiplier[0] => Equal0.IN5
multiplier[0] => Equal1.IN5
multiplier[0] => Equal2.IN5
multiplier[0] => Equal3.IN5
multiplier[1] => Equal0.IN4
multiplier[1] => Equal1.IN4
multiplier[1] => Equal2.IN4
multiplier[1] => Equal3.IN4
multiplier[1] => Equal9.IN5
multiplier[1] => Equal10.IN5
multiplier[1] => Equal11.IN5
multiplier[1] => Equal12.IN5
multiplier[1] => Equal13.IN5
multiplier[1] => Equal14.IN5
multiplier[1] => Equal15.IN5
multiplier[1] => Equal16.IN5
multiplier[2] => Equal9.IN4
multiplier[2] => Equal10.IN4
multiplier[2] => Equal11.IN4
multiplier[2] => Equal12.IN4
multiplier[2] => Equal13.IN4
multiplier[2] => Equal14.IN4
multiplier[2] => Equal15.IN4
multiplier[2] => Equal16.IN4
multiplier[3] => Equal9.IN3
multiplier[3] => Equal10.IN3
multiplier[3] => Equal11.IN3
multiplier[3] => Equal12.IN3
multiplier[3] => Equal13.IN3
multiplier[3] => Equal14.IN3
multiplier[3] => Equal15.IN3
multiplier[3] => Equal16.IN3
multiplier[3] => Equal22.IN5
multiplier[3] => Equal23.IN5
multiplier[3] => Equal24.IN5
multiplier[3] => Equal25.IN5
multiplier[3] => Equal26.IN5
multiplier[3] => Equal27.IN5
multiplier[3] => Equal28.IN5
multiplier[3] => Equal29.IN5
multiplier[4] => Equal22.IN4
multiplier[4] => Equal23.IN4
multiplier[4] => Equal24.IN4
multiplier[4] => Equal25.IN4
multiplier[4] => Equal26.IN4
multiplier[4] => Equal27.IN4
multiplier[4] => Equal28.IN4
multiplier[4] => Equal29.IN4
multiplier[5] => Equal22.IN3
multiplier[5] => Equal23.IN3
multiplier[5] => Equal24.IN3
multiplier[5] => Equal25.IN3
multiplier[5] => Equal26.IN3
multiplier[5] => Equal27.IN3
multiplier[5] => Equal28.IN3
multiplier[5] => Equal29.IN3
multiplier[5] => Equal35.IN5
multiplier[5] => Equal36.IN5
multiplier[5] => Equal37.IN5
multiplier[5] => Equal38.IN5
multiplier[5] => Equal39.IN5
multiplier[5] => Equal40.IN5
multiplier[5] => Equal41.IN5
multiplier[5] => Equal42.IN5
multiplier[6] => Equal35.IN4
multiplier[6] => Equal36.IN4
multiplier[6] => Equal37.IN4
multiplier[6] => Equal38.IN4
multiplier[6] => Equal39.IN4
multiplier[6] => Equal40.IN4
multiplier[6] => Equal41.IN4
multiplier[6] => Equal42.IN4
multiplier[7] => Equal35.IN3
multiplier[7] => Equal36.IN3
multiplier[7] => Equal37.IN3
multiplier[7] => Equal38.IN3
multiplier[7] => Equal39.IN3
multiplier[7] => Equal40.IN3
multiplier[7] => Equal41.IN3
multiplier[7] => Equal42.IN3
multiplier[7] => Equal48.IN5
multiplier[7] => Equal49.IN5
multiplier[7] => Equal50.IN5
multiplier[7] => Equal51.IN5
multiplier[7] => Equal52.IN5
multiplier[7] => Equal53.IN5
multiplier[7] => Equal54.IN5
multiplier[7] => Equal55.IN5
multiplier[8] => Equal48.IN4
multiplier[8] => Equal49.IN4
multiplier[8] => Equal50.IN4
multiplier[8] => Equal51.IN4
multiplier[8] => Equal52.IN4
multiplier[8] => Equal53.IN4
multiplier[8] => Equal54.IN4
multiplier[8] => Equal55.IN4
multiplier[9] => Equal48.IN3
multiplier[9] => Equal49.IN3
multiplier[9] => Equal50.IN3
multiplier[9] => Equal51.IN3
multiplier[9] => Equal52.IN3
multiplier[9] => Equal53.IN3
multiplier[9] => Equal54.IN3
multiplier[9] => Equal55.IN3
multiplier[9] => Equal61.IN5
multiplier[9] => Equal62.IN5
multiplier[9] => Equal63.IN5
multiplier[9] => Equal64.IN5
multiplier[9] => Equal65.IN5
multiplier[9] => Equal66.IN5
multiplier[9] => Equal67.IN5
multiplier[9] => Equal68.IN5
multiplier[10] => Equal61.IN4
multiplier[10] => Equal62.IN4
multiplier[10] => Equal63.IN4
multiplier[10] => Equal64.IN4
multiplier[10] => Equal65.IN4
multiplier[10] => Equal66.IN4
multiplier[10] => Equal67.IN4
multiplier[10] => Equal68.IN4
multiplier[11] => Equal61.IN3
multiplier[11] => Equal62.IN3
multiplier[11] => Equal63.IN3
multiplier[11] => Equal64.IN3
multiplier[11] => Equal65.IN3
multiplier[11] => Equal66.IN3
multiplier[11] => Equal67.IN3
multiplier[11] => Equal68.IN3
multiplier[11] => Equal74.IN5
multiplier[11] => Equal75.IN5
multiplier[11] => Equal76.IN5
multiplier[11] => Equal77.IN5
multiplier[11] => Equal78.IN5
multiplier[11] => Equal79.IN5
multiplier[11] => Equal80.IN5
multiplier[11] => Equal81.IN5
multiplier[12] => Equal74.IN4
multiplier[12] => Equal75.IN4
multiplier[12] => Equal76.IN4
multiplier[12] => Equal77.IN4
multiplier[12] => Equal78.IN4
multiplier[12] => Equal79.IN4
multiplier[12] => Equal80.IN4
multiplier[12] => Equal81.IN4
multiplier[13] => Equal74.IN3
multiplier[13] => Equal75.IN3
multiplier[13] => Equal76.IN3
multiplier[13] => Equal77.IN3
multiplier[13] => Equal78.IN3
multiplier[13] => Equal79.IN3
multiplier[13] => Equal80.IN3
multiplier[13] => Equal81.IN3
multiplier[13] => Equal87.IN5
multiplier[13] => Equal88.IN5
multiplier[13] => Equal89.IN5
multiplier[13] => Equal90.IN5
multiplier[13] => Equal91.IN5
multiplier[13] => Equal92.IN5
multiplier[13] => Equal93.IN5
multiplier[13] => Equal94.IN5
multiplier[14] => Equal87.IN4
multiplier[14] => Equal88.IN4
multiplier[14] => Equal89.IN4
multiplier[14] => Equal90.IN4
multiplier[14] => Equal91.IN4
multiplier[14] => Equal92.IN4
multiplier[14] => Equal93.IN4
multiplier[14] => Equal94.IN4
multiplier[15] => Equal87.IN3
multiplier[15] => Equal88.IN3
multiplier[15] => Equal89.IN3
multiplier[15] => Equal90.IN3
multiplier[15] => Equal91.IN3
multiplier[15] => Equal92.IN3
multiplier[15] => Equal93.IN3
multiplier[15] => Equal94.IN3
multiplier[15] => Equal100.IN5
multiplier[15] => Equal101.IN5
multiplier[15] => Equal102.IN5
multiplier[15] => Equal103.IN5
multiplier[15] => Equal104.IN5
multiplier[15] => Equal105.IN5
multiplier[15] => Equal106.IN5
multiplier[15] => Equal107.IN5
multiplier[16] => Equal100.IN4
multiplier[16] => Equal101.IN4
multiplier[16] => Equal102.IN4
multiplier[16] => Equal103.IN4
multiplier[16] => Equal104.IN4
multiplier[16] => Equal105.IN4
multiplier[16] => Equal106.IN4
multiplier[16] => Equal107.IN4
multiplier[17] => Equal100.IN3
multiplier[17] => Equal101.IN3
multiplier[17] => Equal102.IN3
multiplier[17] => Equal103.IN3
multiplier[17] => Equal104.IN3
multiplier[17] => Equal105.IN3
multiplier[17] => Equal106.IN3
multiplier[17] => Equal107.IN3
multiplier[17] => Equal113.IN5
multiplier[17] => Equal114.IN5
multiplier[17] => Equal115.IN5
multiplier[17] => Equal116.IN5
multiplier[17] => Equal117.IN5
multiplier[17] => Equal118.IN5
multiplier[17] => Equal119.IN5
multiplier[17] => Equal120.IN5
multiplier[18] => Equal113.IN4
multiplier[18] => Equal114.IN4
multiplier[18] => Equal115.IN4
multiplier[18] => Equal116.IN4
multiplier[18] => Equal117.IN4
multiplier[18] => Equal118.IN4
multiplier[18] => Equal119.IN4
multiplier[18] => Equal120.IN4
multiplier[19] => Equal113.IN3
multiplier[19] => Equal114.IN3
multiplier[19] => Equal115.IN3
multiplier[19] => Equal116.IN3
multiplier[19] => Equal117.IN3
multiplier[19] => Equal118.IN3
multiplier[19] => Equal119.IN3
multiplier[19] => Equal120.IN3
multiplier[19] => Equal126.IN5
multiplier[19] => Equal127.IN5
multiplier[19] => Equal128.IN5
multiplier[19] => Equal129.IN5
multiplier[19] => Equal130.IN5
multiplier[19] => Equal131.IN5
multiplier[19] => Equal132.IN5
multiplier[19] => Equal133.IN5
multiplier[20] => Equal126.IN4
multiplier[20] => Equal127.IN4
multiplier[20] => Equal128.IN4
multiplier[20] => Equal129.IN4
multiplier[20] => Equal130.IN4
multiplier[20] => Equal131.IN4
multiplier[20] => Equal132.IN4
multiplier[20] => Equal133.IN4
multiplier[21] => Equal126.IN3
multiplier[21] => Equal127.IN3
multiplier[21] => Equal128.IN3
multiplier[21] => Equal129.IN3
multiplier[21] => Equal130.IN3
multiplier[21] => Equal131.IN3
multiplier[21] => Equal132.IN3
multiplier[21] => Equal133.IN3
multiplier[21] => Equal139.IN5
multiplier[21] => Equal140.IN5
multiplier[21] => Equal141.IN5
multiplier[21] => Equal142.IN5
multiplier[21] => Equal143.IN5
multiplier[21] => Equal144.IN5
multiplier[21] => Equal145.IN5
multiplier[21] => Equal146.IN5
multiplier[22] => Equal139.IN4
multiplier[22] => Equal140.IN4
multiplier[22] => Equal141.IN4
multiplier[22] => Equal142.IN4
multiplier[22] => Equal143.IN4
multiplier[22] => Equal144.IN4
multiplier[22] => Equal145.IN4
multiplier[22] => Equal146.IN4
multiplier[23] => Equal139.IN3
multiplier[23] => Equal140.IN3
multiplier[23] => Equal141.IN3
multiplier[23] => Equal142.IN3
multiplier[23] => Equal143.IN3
multiplier[23] => Equal144.IN3
multiplier[23] => Equal145.IN3
multiplier[23] => Equal146.IN3
multiplier[23] => Equal152.IN5
multiplier[23] => Equal153.IN5
multiplier[23] => Equal154.IN5
multiplier[23] => Equal155.IN5
multiplier[23] => Equal156.IN5
multiplier[23] => Equal157.IN5
multiplier[23] => Equal158.IN5
multiplier[23] => Equal159.IN5
multiplier[24] => Equal152.IN4
multiplier[24] => Equal153.IN4
multiplier[24] => Equal154.IN4
multiplier[24] => Equal155.IN4
multiplier[24] => Equal156.IN4
multiplier[24] => Equal157.IN4
multiplier[24] => Equal158.IN4
multiplier[24] => Equal159.IN4
multiplier[25] => Equal152.IN3
multiplier[25] => Equal153.IN3
multiplier[25] => Equal154.IN3
multiplier[25] => Equal155.IN3
multiplier[25] => Equal156.IN3
multiplier[25] => Equal157.IN3
multiplier[25] => Equal158.IN3
multiplier[25] => Equal159.IN3
multiplier[25] => Equal165.IN5
multiplier[25] => Equal166.IN5
multiplier[25] => Equal167.IN5
multiplier[25] => Equal168.IN5
multiplier[25] => Equal169.IN5
multiplier[25] => Equal170.IN5
multiplier[25] => Equal171.IN5
multiplier[25] => Equal172.IN5
multiplier[26] => Equal165.IN4
multiplier[26] => Equal166.IN4
multiplier[26] => Equal167.IN4
multiplier[26] => Equal168.IN4
multiplier[26] => Equal169.IN4
multiplier[26] => Equal170.IN4
multiplier[26] => Equal171.IN4
multiplier[26] => Equal172.IN4
multiplier[27] => Equal165.IN3
multiplier[27] => Equal166.IN3
multiplier[27] => Equal167.IN3
multiplier[27] => Equal168.IN3
multiplier[27] => Equal169.IN3
multiplier[27] => Equal170.IN3
multiplier[27] => Equal171.IN3
multiplier[27] => Equal172.IN3
multiplier[27] => Equal178.IN5
multiplier[27] => Equal179.IN5
multiplier[27] => Equal180.IN5
multiplier[27] => Equal181.IN5
multiplier[27] => Equal182.IN5
multiplier[27] => Equal183.IN5
multiplier[27] => Equal184.IN5
multiplier[27] => Equal185.IN5
multiplier[28] => Equal178.IN4
multiplier[28] => Equal179.IN4
multiplier[28] => Equal180.IN4
multiplier[28] => Equal181.IN4
multiplier[28] => Equal182.IN4
multiplier[28] => Equal183.IN4
multiplier[28] => Equal184.IN4
multiplier[28] => Equal185.IN4
multiplier[29] => Equal178.IN3
multiplier[29] => Equal179.IN3
multiplier[29] => Equal180.IN3
multiplier[29] => Equal181.IN3
multiplier[29] => Equal182.IN3
multiplier[29] => Equal183.IN3
multiplier[29] => Equal184.IN3
multiplier[29] => Equal185.IN3
multiplier[29] => Equal191.IN5
multiplier[29] => Equal192.IN5
multiplier[29] => Equal193.IN5
multiplier[29] => Equal194.IN5
multiplier[29] => Equal195.IN5
multiplier[29] => Equal196.IN5
multiplier[29] => Equal197.IN5
multiplier[29] => Equal198.IN5
multiplier[30] => Equal191.IN4
multiplier[30] => Equal192.IN4
multiplier[30] => Equal193.IN4
multiplier[30] => Equal194.IN4
multiplier[30] => Equal195.IN4
multiplier[30] => Equal196.IN4
multiplier[30] => Equal197.IN4
multiplier[30] => Equal198.IN4
multiplier[31] => Equal191.IN3
multiplier[31] => Equal192.IN3
multiplier[31] => Equal193.IN3
multiplier[31] => Equal194.IN3
multiplier[31] => Equal195.IN3
multiplier[31] => Equal196.IN3
multiplier[31] => Equal197.IN3
multiplier[31] => Equal198.IN3
out_product[0] <= one.DB_MAX_OUTPUT_PORT_TYPE
out_product[1] <= one.DB_MAX_OUTPUT_PORT_TYPE
out_product[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_product[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_product[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_product[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
out_product[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
out_product[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
out_product[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
out_product[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
out_product[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
out_product[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
out_product[12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
out_product[13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
out_product[14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
out_product[15] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
out_product[16] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
out_product[17] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
out_product[18] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
out_product[19] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
out_product[20] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
out_product[21] <= Add10.DB_MAX_OUTPUT_PORT_TYPE
out_product[22] <= Add11.DB_MAX_OUTPUT_PORT_TYPE
out_product[23] <= Add11.DB_MAX_OUTPUT_PORT_TYPE
out_product[24] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
out_product[25] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
out_product[26] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
out_product[27] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
out_product[28] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
out_product[29] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
out_product[30] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[31] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[32] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[33] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[34] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[35] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[36] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[37] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[38] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[39] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[40] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[41] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[42] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[43] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[44] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[45] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[46] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[47] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[48] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[49] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[50] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[51] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[52] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[53] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[54] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[55] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[56] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[57] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[58] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[59] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[60] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[61] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[62] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
out_product[63] <= Add15.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|DIV32:division
dividend[0] => Tempdividend.DATAA
dividend[0] => Add0.IN31
dividend[1] => Tempdividend.DATAA
dividend[1] => Add0.IN30
dividend[2] => Tempdividend.DATAA
dividend[2] => Add0.IN29
dividend[3] => Tempdividend.DATAA
dividend[3] => Add0.IN28
dividend[4] => Tempdividend.DATAA
dividend[4] => Add0.IN27
dividend[5] => Tempdividend.DATAA
dividend[5] => Add0.IN26
dividend[6] => Tempdividend.DATAA
dividend[6] => Add0.IN25
dividend[7] => Tempdividend.DATAA
dividend[7] => Add0.IN24
dividend[8] => Tempdividend.DATAA
dividend[8] => Add0.IN23
dividend[9] => Tempdividend.DATAA
dividend[9] => Add0.IN22
dividend[10] => Tempdividend.DATAA
dividend[10] => Add0.IN21
dividend[11] => Tempdividend.DATAA
dividend[11] => Add0.IN20
dividend[12] => Tempdividend.DATAA
dividend[12] => Add0.IN19
dividend[13] => Tempdividend.DATAA
dividend[13] => Add0.IN18
dividend[14] => Tempdividend.DATAA
dividend[14] => Add0.IN17
dividend[15] => Tempdividend.DATAA
dividend[15] => Add0.IN16
dividend[16] => Tempdividend.DATAA
dividend[16] => Add0.IN15
dividend[17] => Tempdividend.DATAA
dividend[17] => Add0.IN14
dividend[18] => Tempdividend.DATAA
dividend[18] => Add0.IN13
dividend[19] => Tempdividend.DATAA
dividend[19] => Add0.IN12
dividend[20] => Tempdividend.DATAA
dividend[20] => Add0.IN11
dividend[21] => Tempdividend.DATAA
dividend[21] => Add0.IN10
dividend[22] => Tempdividend.DATAA
dividend[22] => Add0.IN9
dividend[23] => Tempdividend.DATAA
dividend[23] => Add0.IN8
dividend[24] => Tempdividend.DATAA
dividend[24] => Add0.IN7
dividend[25] => Tempdividend.DATAA
dividend[25] => Add0.IN6
dividend[26] => Tempdividend.DATAA
dividend[26] => Add0.IN5
dividend[27] => Tempdividend.DATAA
dividend[27] => Add0.IN4
dividend[28] => Tempdividend.DATAA
dividend[28] => Add0.IN3
dividend[29] => Tempdividend.DATAA
dividend[29] => Add0.IN2
dividend[30] => Tempdividend.DATAA
dividend[30] => Add0.IN1
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => Tempdividend.OUTPUTSELECT
dividend[31] => flag.OUTPUTSELECT
dividend[31] => Add0.IN0
divisor[0] => Tempdivisor.DATAA
divisor[0] => Add1.IN31
divisor[1] => Tempdivisor.DATAA
divisor[1] => Add1.IN30
divisor[2] => Tempdivisor.DATAA
divisor[2] => Add1.IN29
divisor[3] => Tempdivisor.DATAA
divisor[3] => Add1.IN28
divisor[4] => Tempdivisor.DATAA
divisor[4] => Add1.IN27
divisor[5] => Tempdivisor.DATAA
divisor[5] => Add1.IN26
divisor[6] => Tempdivisor.DATAA
divisor[6] => Add1.IN25
divisor[7] => Tempdivisor.DATAA
divisor[7] => Add1.IN24
divisor[8] => Tempdivisor.DATAA
divisor[8] => Add1.IN23
divisor[9] => Tempdivisor.DATAA
divisor[9] => Add1.IN22
divisor[10] => Tempdivisor.DATAA
divisor[10] => Add1.IN21
divisor[11] => Tempdivisor.DATAA
divisor[11] => Add1.IN20
divisor[12] => Tempdivisor.DATAA
divisor[12] => Add1.IN19
divisor[13] => Tempdivisor.DATAA
divisor[13] => Add1.IN18
divisor[14] => Tempdivisor.DATAA
divisor[14] => Add1.IN17
divisor[15] => Tempdivisor.DATAA
divisor[15] => Add1.IN16
divisor[16] => Tempdivisor.DATAA
divisor[16] => Add1.IN15
divisor[17] => Tempdivisor.DATAA
divisor[17] => Add1.IN14
divisor[18] => Tempdivisor.DATAA
divisor[18] => Add1.IN13
divisor[19] => Tempdivisor.DATAA
divisor[19] => Add1.IN12
divisor[20] => Tempdivisor.DATAA
divisor[20] => Add1.IN11
divisor[21] => Tempdivisor.DATAA
divisor[21] => Add1.IN10
divisor[22] => Tempdivisor.DATAA
divisor[22] => Add1.IN9
divisor[23] => Tempdivisor.DATAA
divisor[23] => Add1.IN8
divisor[24] => Tempdivisor.DATAA
divisor[24] => Add1.IN7
divisor[25] => Tempdivisor.DATAA
divisor[25] => Add1.IN6
divisor[26] => Tempdivisor.DATAA
divisor[26] => Add1.IN5
divisor[27] => Tempdivisor.DATAA
divisor[27] => Add1.IN4
divisor[28] => Tempdivisor.DATAA
divisor[28] => Add1.IN3
divisor[29] => Tempdivisor.DATAA
divisor[29] => Add1.IN2
divisor[30] => Tempdivisor.DATAA
divisor[30] => Add1.IN1
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => Tempdivisor.OUTPUTSELECT
divisor[31] => flag.DATAA
divisor[31] => flag.DATAB
divisor[31] => Add1.IN0
quotient[0] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= TempQuo.DB_MAX_OUTPUT_PORT_TYPE
quotient[32] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[33] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[34] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[35] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[36] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[37] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[38] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[39] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[40] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[41] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[42] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[43] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[44] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[45] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[46] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[47] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[48] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[49] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[50] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[51] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[52] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[53] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[54] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[55] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[56] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[57] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[58] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[59] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[60] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[61] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[62] <= A.DB_MAX_OUTPUT_PORT_TYPE
quotient[63] <= A.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ALU:ALUunit|ADD32:incrementPC
A[0] => result.IN0
A[0] => carry[1].IN0
A[1] => result.IN0
A[1] => carry.IN0
A[1] => carry.IN0
A[2] => result.IN0
A[2] => carry.IN0
A[2] => carry.IN0
A[3] => result.IN0
A[3] => carry.IN0
A[3] => carry.IN0
A[4] => result.IN0
A[4] => carry.IN0
A[4] => carry.IN0
A[5] => result.IN0
A[5] => carry.IN0
A[5] => carry.IN0
A[6] => result.IN0
A[6] => carry.IN0
A[6] => carry.IN0
A[7] => result.IN0
A[7] => carry.IN0
A[7] => carry.IN0
A[8] => result.IN0
A[8] => carry.IN0
A[8] => carry.IN0
A[9] => result.IN0
A[9] => carry.IN0
A[9] => carry.IN0
A[10] => result.IN0
A[10] => carry.IN0
A[10] => carry.IN0
A[11] => result.IN0
A[11] => carry.IN0
A[11] => carry.IN0
A[12] => result.IN0
A[12] => carry.IN0
A[12] => carry.IN0
A[13] => result.IN0
A[13] => carry.IN0
A[13] => carry.IN0
A[14] => result.IN0
A[14] => carry.IN0
A[14] => carry.IN0
A[15] => result.IN0
A[15] => carry.IN0
A[15] => carry.IN0
A[16] => result.IN0
A[16] => carry.IN0
A[16] => carry.IN0
A[17] => result.IN0
A[17] => carry.IN0
A[17] => carry.IN0
A[18] => result.IN0
A[18] => carry.IN0
A[18] => carry.IN0
A[19] => result.IN0
A[19] => carry.IN0
A[19] => carry.IN0
A[20] => result.IN0
A[20] => carry.IN0
A[20] => carry.IN0
A[21] => result.IN0
A[21] => carry.IN0
A[21] => carry.IN0
A[22] => result.IN0
A[22] => carry.IN0
A[22] => carry.IN0
A[23] => result.IN0
A[23] => carry.IN0
A[23] => carry.IN0
A[24] => result.IN0
A[24] => carry.IN0
A[24] => carry.IN0
A[25] => result.IN0
A[25] => carry.IN0
A[25] => carry.IN0
A[26] => result.IN0
A[26] => carry.IN0
A[26] => carry.IN0
A[27] => result.IN0
A[27] => carry.IN0
A[27] => carry.IN0
A[28] => result.IN0
A[28] => carry.IN0
A[28] => carry.IN0
A[29] => result.IN0
A[29] => carry.IN0
A[29] => carry.IN0
A[30] => result.IN0
A[30] => carry.IN0
A[30] => carry.IN0
A[31] => result.IN0
B[0] => result.IN1
B[0] => carry[1].IN1
B[1] => result.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => result.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => result.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => result.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => result.IN1
B[5] => carry.IN1
B[5] => carry.IN1
B[6] => result.IN1
B[6] => carry.IN1
B[6] => carry.IN1
B[7] => result.IN1
B[7] => carry.IN1
B[7] => carry.IN1
B[8] => result.IN1
B[8] => carry.IN1
B[8] => carry.IN1
B[9] => result.IN1
B[9] => carry.IN1
B[9] => carry.IN1
B[10] => result.IN1
B[10] => carry.IN1
B[10] => carry.IN1
B[11] => result.IN1
B[11] => carry.IN1
B[11] => carry.IN1
B[12] => result.IN1
B[12] => carry.IN1
B[12] => carry.IN1
B[13] => result.IN1
B[13] => carry.IN1
B[13] => carry.IN1
B[14] => result.IN1
B[14] => carry.IN1
B[14] => carry.IN1
B[15] => result.IN1
B[15] => carry.IN1
B[15] => carry.IN1
B[16] => result.IN1
B[16] => carry.IN1
B[16] => carry.IN1
B[17] => result.IN1
B[17] => carry.IN1
B[17] => carry.IN1
B[18] => result.IN1
B[18] => carry.IN1
B[18] => carry.IN1
B[19] => result.IN1
B[19] => carry.IN1
B[19] => carry.IN1
B[20] => result.IN1
B[20] => carry.IN1
B[20] => carry.IN1
B[21] => result.IN1
B[21] => carry.IN1
B[21] => carry.IN1
B[22] => result.IN1
B[22] => carry.IN1
B[22] => carry.IN1
B[23] => result.IN1
B[23] => carry.IN1
B[23] => carry.IN1
B[24] => result.IN1
B[24] => carry.IN1
B[24] => carry.IN1
B[25] => result.IN1
B[25] => carry.IN1
B[25] => carry.IN1
B[26] => result.IN1
B[26] => carry.IN1
B[26] => carry.IN1
B[27] => result.IN1
B[27] => carry.IN1
B[27] => carry.IN1
B[28] => result.IN1
B[28] => carry.IN1
B[28] => carry.IN1
B[29] => result.IN1
B[29] => carry.IN1
B[29] => carry.IN1
B[30] => result.IN1
B[30] => carry.IN1
B[30] => carry.IN1
B[31] => result.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|datapath|encoder32to5:encoder
in0 => output[0].OUTPUTSELECT
in0 => output[1].OUTPUTSELECT
in0 => output[2].OUTPUTSELECT
in0 => output[3].OUTPUTSELECT
in0 => output[4].IN1
in0 => output[4].OUTPUTSELECT
in1 => output[0].OUTPUTSELECT
in1 => output[1].OUTPUTSELECT
in1 => output[2].OUTPUTSELECT
in1 => output[3].OUTPUTSELECT
in1 => output[4].IN1
in1 => output[4].OUTPUTSELECT
in2 => output[0].OUTPUTSELECT
in2 => output[1].OUTPUTSELECT
in2 => output[2].OUTPUTSELECT
in2 => output[3].OUTPUTSELECT
in2 => output[4].IN1
in2 => output[4].OUTPUTSELECT
in3 => output[0].OUTPUTSELECT
in3 => output[1].OUTPUTSELECT
in3 => output[2].OUTPUTSELECT
in3 => output[3].OUTPUTSELECT
in3 => output[4].IN1
in3 => output[4].OUTPUTSELECT
in4 => output[0].OUTPUTSELECT
in4 => output[1].OUTPUTSELECT
in4 => output[2].OUTPUTSELECT
in4 => output[3].OUTPUTSELECT
in4 => output[4].IN1
in4 => output[4].OUTPUTSELECT
in5 => output[0].OUTPUTSELECT
in5 => output[1].OUTPUTSELECT
in5 => output[2].OUTPUTSELECT
in5 => output[3].OUTPUTSELECT
in5 => output[4].IN1
in5 => output[4].OUTPUTSELECT
in6 => output[0].OUTPUTSELECT
in6 => output[1].OUTPUTSELECT
in6 => output[2].OUTPUTSELECT
in6 => output[3].OUTPUTSELECT
in6 => output[4].IN1
in6 => output[4].OUTPUTSELECT
in7 => output[0].OUTPUTSELECT
in7 => output[1].OUTPUTSELECT
in7 => output[2].OUTPUTSELECT
in7 => output[3].OUTPUTSELECT
in7 => output[4].IN1
in7 => output[4].OUTPUTSELECT
in8 => output[0].OUTPUTSELECT
in8 => output[1].OUTPUTSELECT
in8 => output[2].OUTPUTSELECT
in8 => output[3].OUTPUTSELECT
in8 => output[4].IN1
in8 => output[4].OUTPUTSELECT
in9 => output[0].OUTPUTSELECT
in9 => output[1].OUTPUTSELECT
in9 => output[2].OUTPUTSELECT
in9 => output[3].OUTPUTSELECT
in9 => output[4].IN1
in9 => output[4].OUTPUTSELECT
in10 => output[0].OUTPUTSELECT
in10 => output[1].OUTPUTSELECT
in10 => output[2].OUTPUTSELECT
in10 => output[3].OUTPUTSELECT
in10 => output[4].IN1
in10 => output[4].OUTPUTSELECT
in11 => output[0].OUTPUTSELECT
in11 => output[1].OUTPUTSELECT
in11 => output[2].OUTPUTSELECT
in11 => output[3].OUTPUTSELECT
in11 => output[4].IN1
in11 => output[4].OUTPUTSELECT
in12 => output[0].OUTPUTSELECT
in12 => output[1].OUTPUTSELECT
in12 => output[2].OUTPUTSELECT
in12 => output[3].OUTPUTSELECT
in12 => output[4].IN1
in12 => output[4].OUTPUTSELECT
in13 => output[0].OUTPUTSELECT
in13 => output[1].OUTPUTSELECT
in13 => output[2].OUTPUTSELECT
in13 => output[3].OUTPUTSELECT
in13 => output[4].IN1
in13 => output[4].OUTPUTSELECT
in14 => output[0].OUTPUTSELECT
in14 => output[1].OUTPUTSELECT
in14 => output[2].OUTPUTSELECT
in14 => output[3].OUTPUTSELECT
in14 => output[4].IN1
in14 => output[4].OUTPUTSELECT
in15 => output[0].OUTPUTSELECT
in15 => output[1].OUTPUTSELECT
in15 => output[2].OUTPUTSELECT
in15 => output[3].OUTPUTSELECT
in15 => output[4].IN1
in15 => output[4].DATAA
inHi => output[0].OUTPUTSELECT
inHi => output[1].OUTPUTSELECT
inHi => output[2].OUTPUTSELECT
inHi => output[3].OUTPUTSELECT
inHi => output[4].IN1
inLo => output[0].OUTPUTSELECT
inLo => output[1].OUTPUTSELECT
inLo => output[2].OUTPUTSELECT
inLo => output[3].OUTPUTSELECT
inLo => output[4].IN1
inZhigh => output[0].OUTPUTSELECT
inZhigh => output[1].OUTPUTSELECT
inZhigh => output[2].OUTPUTSELECT
inZhigh => output[3].OUTPUTSELECT
inZhigh => output[4].IN1
inZlow => output[0].OUTPUTSELECT
inZlow => output[1].OUTPUTSELECT
inZlow => output[2].OUTPUTSELECT
inZlow => output[3].OUTPUTSELECT
inZlow => output[4].IN1
inPc => output[0].OUTPUTSELECT
inPc => output[1].OUTPUTSELECT
inPc => output[2].OUTPUTSELECT
inPc => output[3].OUTPUTSELECT
inPc => output[4].IN1
inMdr => output[0].OUTPUTSELECT
inMdr => output[1].OUTPUTSELECT
inMdr => output[2].OUTPUTSELECT
inMdr => output[3].OUTPUTSELECT
inMdr => output[4].IN1
inport => output[0].OUTPUTSELECT
inport => output[1].OUTPUTSELECT
inport => output[2].OUTPUTSELECT
inport => output[3].OUTPUTSELECT
inport => output[4].IN1
inC => output[0].OUTPUTSELECT
inC => output[1].OUTPUTSELECT
inC => output[2].OUTPUTSELECT
inC => output[4].IN1
inC => output[3].DATAA
in24 => output[0].OUTPUTSELECT
in24 => output[1].OUTPUTSELECT
in24 => output[2].OUTPUTSELECT
in24 => output[4].IN1
in25 => output[0].OUTPUTSELECT
in25 => output[1].OUTPUTSELECT
in25 => output[2].OUTPUTSELECT
in25 => output[4].IN1
in26 => output[0].OUTPUTSELECT
in26 => output[1].OUTPUTSELECT
in26 => output[2].OUTPUTSELECT
in26 => output[4].IN1
in27 => output[0].OUTPUTSELECT
in27 => output[1].OUTPUTSELECT
in27 => output[4].IN1
in27 => output[2].DATAA
in28 => output[0].OUTPUTSELECT
in28 => output[1].OUTPUTSELECT
in28 => output[4].IN1
in29 => output[0].OUTPUTSELECT
in29 => output[4].IN1
in29 => output[1].DATAA
in30 => output[4].IN0
in30 => output[0].DATAA
in31 => output[4].IN1
output[0] <= output[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]$latch.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bus32to1:busUnit
mux_in_0[0] => bus_mux_out[0].DATAB
mux_in_0[1] => bus_mux_out[1].DATAB
mux_in_0[2] => bus_mux_out[2].DATAB
mux_in_0[3] => bus_mux_out[3].DATAB
mux_in_0[4] => bus_mux_out[4].DATAB
mux_in_0[5] => bus_mux_out[5].DATAB
mux_in_0[6] => bus_mux_out[6].DATAB
mux_in_0[7] => bus_mux_out[7].DATAB
mux_in_0[8] => bus_mux_out[8].DATAB
mux_in_0[9] => bus_mux_out[9].DATAB
mux_in_0[10] => bus_mux_out[10].DATAB
mux_in_0[11] => bus_mux_out[11].DATAB
mux_in_0[12] => bus_mux_out[12].DATAB
mux_in_0[13] => bus_mux_out[13].DATAB
mux_in_0[14] => bus_mux_out[14].DATAB
mux_in_0[15] => bus_mux_out[15].DATAB
mux_in_0[16] => bus_mux_out[16].DATAB
mux_in_0[17] => bus_mux_out[17].DATAB
mux_in_0[18] => bus_mux_out[18].DATAB
mux_in_0[19] => bus_mux_out[19].DATAB
mux_in_0[20] => bus_mux_out[20].DATAB
mux_in_0[21] => bus_mux_out[21].DATAB
mux_in_0[22] => bus_mux_out[22].DATAB
mux_in_0[23] => bus_mux_out[23].DATAB
mux_in_0[24] => bus_mux_out[24].DATAB
mux_in_0[25] => bus_mux_out[25].DATAB
mux_in_0[26] => bus_mux_out[26].DATAB
mux_in_0[27] => bus_mux_out[27].DATAB
mux_in_0[28] => bus_mux_out[28].DATAB
mux_in_0[29] => bus_mux_out[29].DATAB
mux_in_0[30] => bus_mux_out[30].DATAB
mux_in_0[31] => bus_mux_out[31].DATAB
mux_in_1[0] => bus_mux_out[0].DATAB
mux_in_1[1] => bus_mux_out[1].DATAB
mux_in_1[2] => bus_mux_out[2].DATAB
mux_in_1[3] => bus_mux_out[3].DATAB
mux_in_1[4] => bus_mux_out[4].DATAB
mux_in_1[5] => bus_mux_out[5].DATAB
mux_in_1[6] => bus_mux_out[6].DATAB
mux_in_1[7] => bus_mux_out[7].DATAB
mux_in_1[8] => bus_mux_out[8].DATAB
mux_in_1[9] => bus_mux_out[9].DATAB
mux_in_1[10] => bus_mux_out[10].DATAB
mux_in_1[11] => bus_mux_out[11].DATAB
mux_in_1[12] => bus_mux_out[12].DATAB
mux_in_1[13] => bus_mux_out[13].DATAB
mux_in_1[14] => bus_mux_out[14].DATAB
mux_in_1[15] => bus_mux_out[15].DATAB
mux_in_1[16] => bus_mux_out[16].DATAB
mux_in_1[17] => bus_mux_out[17].DATAB
mux_in_1[18] => bus_mux_out[18].DATAB
mux_in_1[19] => bus_mux_out[19].DATAB
mux_in_1[20] => bus_mux_out[20].DATAB
mux_in_1[21] => bus_mux_out[21].DATAB
mux_in_1[22] => bus_mux_out[22].DATAB
mux_in_1[23] => bus_mux_out[23].DATAB
mux_in_1[24] => bus_mux_out[24].DATAB
mux_in_1[25] => bus_mux_out[25].DATAB
mux_in_1[26] => bus_mux_out[26].DATAB
mux_in_1[27] => bus_mux_out[27].DATAB
mux_in_1[28] => bus_mux_out[28].DATAB
mux_in_1[29] => bus_mux_out[29].DATAB
mux_in_1[30] => bus_mux_out[30].DATAB
mux_in_1[31] => bus_mux_out[31].DATAB
mux_in_2[0] => bus_mux_out[0].DATAB
mux_in_2[1] => bus_mux_out[1].DATAB
mux_in_2[2] => bus_mux_out[2].DATAB
mux_in_2[3] => bus_mux_out[3].DATAB
mux_in_2[4] => bus_mux_out[4].DATAB
mux_in_2[5] => bus_mux_out[5].DATAB
mux_in_2[6] => bus_mux_out[6].DATAB
mux_in_2[7] => bus_mux_out[7].DATAB
mux_in_2[8] => bus_mux_out[8].DATAB
mux_in_2[9] => bus_mux_out[9].DATAB
mux_in_2[10] => bus_mux_out[10].DATAB
mux_in_2[11] => bus_mux_out[11].DATAB
mux_in_2[12] => bus_mux_out[12].DATAB
mux_in_2[13] => bus_mux_out[13].DATAB
mux_in_2[14] => bus_mux_out[14].DATAB
mux_in_2[15] => bus_mux_out[15].DATAB
mux_in_2[16] => bus_mux_out[16].DATAB
mux_in_2[17] => bus_mux_out[17].DATAB
mux_in_2[18] => bus_mux_out[18].DATAB
mux_in_2[19] => bus_mux_out[19].DATAB
mux_in_2[20] => bus_mux_out[20].DATAB
mux_in_2[21] => bus_mux_out[21].DATAB
mux_in_2[22] => bus_mux_out[22].DATAB
mux_in_2[23] => bus_mux_out[23].DATAB
mux_in_2[24] => bus_mux_out[24].DATAB
mux_in_2[25] => bus_mux_out[25].DATAB
mux_in_2[26] => bus_mux_out[26].DATAB
mux_in_2[27] => bus_mux_out[27].DATAB
mux_in_2[28] => bus_mux_out[28].DATAB
mux_in_2[29] => bus_mux_out[29].DATAB
mux_in_2[30] => bus_mux_out[30].DATAB
mux_in_2[31] => bus_mux_out[31].DATAB
mux_in_3[0] => bus_mux_out[0].DATAB
mux_in_3[1] => bus_mux_out[1].DATAB
mux_in_3[2] => bus_mux_out[2].DATAB
mux_in_3[3] => bus_mux_out[3].DATAB
mux_in_3[4] => bus_mux_out[4].DATAB
mux_in_3[5] => bus_mux_out[5].DATAB
mux_in_3[6] => bus_mux_out[6].DATAB
mux_in_3[7] => bus_mux_out[7].DATAB
mux_in_3[8] => bus_mux_out[8].DATAB
mux_in_3[9] => bus_mux_out[9].DATAB
mux_in_3[10] => bus_mux_out[10].DATAB
mux_in_3[11] => bus_mux_out[11].DATAB
mux_in_3[12] => bus_mux_out[12].DATAB
mux_in_3[13] => bus_mux_out[13].DATAB
mux_in_3[14] => bus_mux_out[14].DATAB
mux_in_3[15] => bus_mux_out[15].DATAB
mux_in_3[16] => bus_mux_out[16].DATAB
mux_in_3[17] => bus_mux_out[17].DATAB
mux_in_3[18] => bus_mux_out[18].DATAB
mux_in_3[19] => bus_mux_out[19].DATAB
mux_in_3[20] => bus_mux_out[20].DATAB
mux_in_3[21] => bus_mux_out[21].DATAB
mux_in_3[22] => bus_mux_out[22].DATAB
mux_in_3[23] => bus_mux_out[23].DATAB
mux_in_3[24] => bus_mux_out[24].DATAB
mux_in_3[25] => bus_mux_out[25].DATAB
mux_in_3[26] => bus_mux_out[26].DATAB
mux_in_3[27] => bus_mux_out[27].DATAB
mux_in_3[28] => bus_mux_out[28].DATAB
mux_in_3[29] => bus_mux_out[29].DATAB
mux_in_3[30] => bus_mux_out[30].DATAB
mux_in_3[31] => bus_mux_out[31].DATAB
mux_in_4[0] => bus_mux_out[0].DATAB
mux_in_4[1] => bus_mux_out[1].DATAB
mux_in_4[2] => bus_mux_out[2].DATAB
mux_in_4[3] => bus_mux_out[3].DATAB
mux_in_4[4] => bus_mux_out[4].DATAB
mux_in_4[5] => bus_mux_out[5].DATAB
mux_in_4[6] => bus_mux_out[6].DATAB
mux_in_4[7] => bus_mux_out[7].DATAB
mux_in_4[8] => bus_mux_out[8].DATAB
mux_in_4[9] => bus_mux_out[9].DATAB
mux_in_4[10] => bus_mux_out[10].DATAB
mux_in_4[11] => bus_mux_out[11].DATAB
mux_in_4[12] => bus_mux_out[12].DATAB
mux_in_4[13] => bus_mux_out[13].DATAB
mux_in_4[14] => bus_mux_out[14].DATAB
mux_in_4[15] => bus_mux_out[15].DATAB
mux_in_4[16] => bus_mux_out[16].DATAB
mux_in_4[17] => bus_mux_out[17].DATAB
mux_in_4[18] => bus_mux_out[18].DATAB
mux_in_4[19] => bus_mux_out[19].DATAB
mux_in_4[20] => bus_mux_out[20].DATAB
mux_in_4[21] => bus_mux_out[21].DATAB
mux_in_4[22] => bus_mux_out[22].DATAB
mux_in_4[23] => bus_mux_out[23].DATAB
mux_in_4[24] => bus_mux_out[24].DATAB
mux_in_4[25] => bus_mux_out[25].DATAB
mux_in_4[26] => bus_mux_out[26].DATAB
mux_in_4[27] => bus_mux_out[27].DATAB
mux_in_4[28] => bus_mux_out[28].DATAB
mux_in_4[29] => bus_mux_out[29].DATAB
mux_in_4[30] => bus_mux_out[30].DATAB
mux_in_4[31] => bus_mux_out[31].DATAB
mux_in_5[0] => bus_mux_out[0].DATAB
mux_in_5[1] => bus_mux_out[1].DATAB
mux_in_5[2] => bus_mux_out[2].DATAB
mux_in_5[3] => bus_mux_out[3].DATAB
mux_in_5[4] => bus_mux_out[4].DATAB
mux_in_5[5] => bus_mux_out[5].DATAB
mux_in_5[6] => bus_mux_out[6].DATAB
mux_in_5[7] => bus_mux_out[7].DATAB
mux_in_5[8] => bus_mux_out[8].DATAB
mux_in_5[9] => bus_mux_out[9].DATAB
mux_in_5[10] => bus_mux_out[10].DATAB
mux_in_5[11] => bus_mux_out[11].DATAB
mux_in_5[12] => bus_mux_out[12].DATAB
mux_in_5[13] => bus_mux_out[13].DATAB
mux_in_5[14] => bus_mux_out[14].DATAB
mux_in_5[15] => bus_mux_out[15].DATAB
mux_in_5[16] => bus_mux_out[16].DATAB
mux_in_5[17] => bus_mux_out[17].DATAB
mux_in_5[18] => bus_mux_out[18].DATAB
mux_in_5[19] => bus_mux_out[19].DATAB
mux_in_5[20] => bus_mux_out[20].DATAB
mux_in_5[21] => bus_mux_out[21].DATAB
mux_in_5[22] => bus_mux_out[22].DATAB
mux_in_5[23] => bus_mux_out[23].DATAB
mux_in_5[24] => bus_mux_out[24].DATAB
mux_in_5[25] => bus_mux_out[25].DATAB
mux_in_5[26] => bus_mux_out[26].DATAB
mux_in_5[27] => bus_mux_out[27].DATAB
mux_in_5[28] => bus_mux_out[28].DATAB
mux_in_5[29] => bus_mux_out[29].DATAB
mux_in_5[30] => bus_mux_out[30].DATAB
mux_in_5[31] => bus_mux_out[31].DATAB
mux_in_6[0] => bus_mux_out[0].DATAB
mux_in_6[1] => bus_mux_out[1].DATAB
mux_in_6[2] => bus_mux_out[2].DATAB
mux_in_6[3] => bus_mux_out[3].DATAB
mux_in_6[4] => bus_mux_out[4].DATAB
mux_in_6[5] => bus_mux_out[5].DATAB
mux_in_6[6] => bus_mux_out[6].DATAB
mux_in_6[7] => bus_mux_out[7].DATAB
mux_in_6[8] => bus_mux_out[8].DATAB
mux_in_6[9] => bus_mux_out[9].DATAB
mux_in_6[10] => bus_mux_out[10].DATAB
mux_in_6[11] => bus_mux_out[11].DATAB
mux_in_6[12] => bus_mux_out[12].DATAB
mux_in_6[13] => bus_mux_out[13].DATAB
mux_in_6[14] => bus_mux_out[14].DATAB
mux_in_6[15] => bus_mux_out[15].DATAB
mux_in_6[16] => bus_mux_out[16].DATAB
mux_in_6[17] => bus_mux_out[17].DATAB
mux_in_6[18] => bus_mux_out[18].DATAB
mux_in_6[19] => bus_mux_out[19].DATAB
mux_in_6[20] => bus_mux_out[20].DATAB
mux_in_6[21] => bus_mux_out[21].DATAB
mux_in_6[22] => bus_mux_out[22].DATAB
mux_in_6[23] => bus_mux_out[23].DATAB
mux_in_6[24] => bus_mux_out[24].DATAB
mux_in_6[25] => bus_mux_out[25].DATAB
mux_in_6[26] => bus_mux_out[26].DATAB
mux_in_6[27] => bus_mux_out[27].DATAB
mux_in_6[28] => bus_mux_out[28].DATAB
mux_in_6[29] => bus_mux_out[29].DATAB
mux_in_6[30] => bus_mux_out[30].DATAB
mux_in_6[31] => bus_mux_out[31].DATAB
mux_in_7[0] => bus_mux_out[0].DATAB
mux_in_7[1] => bus_mux_out[1].DATAB
mux_in_7[2] => bus_mux_out[2].DATAB
mux_in_7[3] => bus_mux_out[3].DATAB
mux_in_7[4] => bus_mux_out[4].DATAB
mux_in_7[5] => bus_mux_out[5].DATAB
mux_in_7[6] => bus_mux_out[6].DATAB
mux_in_7[7] => bus_mux_out[7].DATAB
mux_in_7[8] => bus_mux_out[8].DATAB
mux_in_7[9] => bus_mux_out[9].DATAB
mux_in_7[10] => bus_mux_out[10].DATAB
mux_in_7[11] => bus_mux_out[11].DATAB
mux_in_7[12] => bus_mux_out[12].DATAB
mux_in_7[13] => bus_mux_out[13].DATAB
mux_in_7[14] => bus_mux_out[14].DATAB
mux_in_7[15] => bus_mux_out[15].DATAB
mux_in_7[16] => bus_mux_out[16].DATAB
mux_in_7[17] => bus_mux_out[17].DATAB
mux_in_7[18] => bus_mux_out[18].DATAB
mux_in_7[19] => bus_mux_out[19].DATAB
mux_in_7[20] => bus_mux_out[20].DATAB
mux_in_7[21] => bus_mux_out[21].DATAB
mux_in_7[22] => bus_mux_out[22].DATAB
mux_in_7[23] => bus_mux_out[23].DATAB
mux_in_7[24] => bus_mux_out[24].DATAB
mux_in_7[25] => bus_mux_out[25].DATAB
mux_in_7[26] => bus_mux_out[26].DATAB
mux_in_7[27] => bus_mux_out[27].DATAB
mux_in_7[28] => bus_mux_out[28].DATAB
mux_in_7[29] => bus_mux_out[29].DATAB
mux_in_7[30] => bus_mux_out[30].DATAB
mux_in_7[31] => bus_mux_out[31].DATAB
mux_in_8[0] => bus_mux_out[0].DATAB
mux_in_8[1] => bus_mux_out[1].DATAB
mux_in_8[2] => bus_mux_out[2].DATAB
mux_in_8[3] => bus_mux_out[3].DATAB
mux_in_8[4] => bus_mux_out[4].DATAB
mux_in_8[5] => bus_mux_out[5].DATAB
mux_in_8[6] => bus_mux_out[6].DATAB
mux_in_8[7] => bus_mux_out[7].DATAB
mux_in_8[8] => bus_mux_out[8].DATAB
mux_in_8[9] => bus_mux_out[9].DATAB
mux_in_8[10] => bus_mux_out[10].DATAB
mux_in_8[11] => bus_mux_out[11].DATAB
mux_in_8[12] => bus_mux_out[12].DATAB
mux_in_8[13] => bus_mux_out[13].DATAB
mux_in_8[14] => bus_mux_out[14].DATAB
mux_in_8[15] => bus_mux_out[15].DATAB
mux_in_8[16] => bus_mux_out[16].DATAB
mux_in_8[17] => bus_mux_out[17].DATAB
mux_in_8[18] => bus_mux_out[18].DATAB
mux_in_8[19] => bus_mux_out[19].DATAB
mux_in_8[20] => bus_mux_out[20].DATAB
mux_in_8[21] => bus_mux_out[21].DATAB
mux_in_8[22] => bus_mux_out[22].DATAB
mux_in_8[23] => bus_mux_out[23].DATAB
mux_in_8[24] => bus_mux_out[24].DATAB
mux_in_8[25] => bus_mux_out[25].DATAB
mux_in_8[26] => bus_mux_out[26].DATAB
mux_in_8[27] => bus_mux_out[27].DATAB
mux_in_8[28] => bus_mux_out[28].DATAB
mux_in_8[29] => bus_mux_out[29].DATAB
mux_in_8[30] => bus_mux_out[30].DATAB
mux_in_8[31] => bus_mux_out[31].DATAB
mux_in_9[0] => bus_mux_out[0].DATAB
mux_in_9[1] => bus_mux_out[1].DATAB
mux_in_9[2] => bus_mux_out[2].DATAB
mux_in_9[3] => bus_mux_out[3].DATAB
mux_in_9[4] => bus_mux_out[4].DATAB
mux_in_9[5] => bus_mux_out[5].DATAB
mux_in_9[6] => bus_mux_out[6].DATAB
mux_in_9[7] => bus_mux_out[7].DATAB
mux_in_9[8] => bus_mux_out[8].DATAB
mux_in_9[9] => bus_mux_out[9].DATAB
mux_in_9[10] => bus_mux_out[10].DATAB
mux_in_9[11] => bus_mux_out[11].DATAB
mux_in_9[12] => bus_mux_out[12].DATAB
mux_in_9[13] => bus_mux_out[13].DATAB
mux_in_9[14] => bus_mux_out[14].DATAB
mux_in_9[15] => bus_mux_out[15].DATAB
mux_in_9[16] => bus_mux_out[16].DATAB
mux_in_9[17] => bus_mux_out[17].DATAB
mux_in_9[18] => bus_mux_out[18].DATAB
mux_in_9[19] => bus_mux_out[19].DATAB
mux_in_9[20] => bus_mux_out[20].DATAB
mux_in_9[21] => bus_mux_out[21].DATAB
mux_in_9[22] => bus_mux_out[22].DATAB
mux_in_9[23] => bus_mux_out[23].DATAB
mux_in_9[24] => bus_mux_out[24].DATAB
mux_in_9[25] => bus_mux_out[25].DATAB
mux_in_9[26] => bus_mux_out[26].DATAB
mux_in_9[27] => bus_mux_out[27].DATAB
mux_in_9[28] => bus_mux_out[28].DATAB
mux_in_9[29] => bus_mux_out[29].DATAB
mux_in_9[30] => bus_mux_out[30].DATAB
mux_in_9[31] => bus_mux_out[31].DATAB
mux_in_10[0] => bus_mux_out[0].DATAB
mux_in_10[1] => bus_mux_out[1].DATAB
mux_in_10[2] => bus_mux_out[2].DATAB
mux_in_10[3] => bus_mux_out[3].DATAB
mux_in_10[4] => bus_mux_out[4].DATAB
mux_in_10[5] => bus_mux_out[5].DATAB
mux_in_10[6] => bus_mux_out[6].DATAB
mux_in_10[7] => bus_mux_out[7].DATAB
mux_in_10[8] => bus_mux_out[8].DATAB
mux_in_10[9] => bus_mux_out[9].DATAB
mux_in_10[10] => bus_mux_out[10].DATAB
mux_in_10[11] => bus_mux_out[11].DATAB
mux_in_10[12] => bus_mux_out[12].DATAB
mux_in_10[13] => bus_mux_out[13].DATAB
mux_in_10[14] => bus_mux_out[14].DATAB
mux_in_10[15] => bus_mux_out[15].DATAB
mux_in_10[16] => bus_mux_out[16].DATAB
mux_in_10[17] => bus_mux_out[17].DATAB
mux_in_10[18] => bus_mux_out[18].DATAB
mux_in_10[19] => bus_mux_out[19].DATAB
mux_in_10[20] => bus_mux_out[20].DATAB
mux_in_10[21] => bus_mux_out[21].DATAB
mux_in_10[22] => bus_mux_out[22].DATAB
mux_in_10[23] => bus_mux_out[23].DATAB
mux_in_10[24] => bus_mux_out[24].DATAB
mux_in_10[25] => bus_mux_out[25].DATAB
mux_in_10[26] => bus_mux_out[26].DATAB
mux_in_10[27] => bus_mux_out[27].DATAB
mux_in_10[28] => bus_mux_out[28].DATAB
mux_in_10[29] => bus_mux_out[29].DATAB
mux_in_10[30] => bus_mux_out[30].DATAB
mux_in_10[31] => bus_mux_out[31].DATAB
mux_in_11[0] => bus_mux_out[0].DATAB
mux_in_11[1] => bus_mux_out[1].DATAB
mux_in_11[2] => bus_mux_out[2].DATAB
mux_in_11[3] => bus_mux_out[3].DATAB
mux_in_11[4] => bus_mux_out[4].DATAB
mux_in_11[5] => bus_mux_out[5].DATAB
mux_in_11[6] => bus_mux_out[6].DATAB
mux_in_11[7] => bus_mux_out[7].DATAB
mux_in_11[8] => bus_mux_out[8].DATAB
mux_in_11[9] => bus_mux_out[9].DATAB
mux_in_11[10] => bus_mux_out[10].DATAB
mux_in_11[11] => bus_mux_out[11].DATAB
mux_in_11[12] => bus_mux_out[12].DATAB
mux_in_11[13] => bus_mux_out[13].DATAB
mux_in_11[14] => bus_mux_out[14].DATAB
mux_in_11[15] => bus_mux_out[15].DATAB
mux_in_11[16] => bus_mux_out[16].DATAB
mux_in_11[17] => bus_mux_out[17].DATAB
mux_in_11[18] => bus_mux_out[18].DATAB
mux_in_11[19] => bus_mux_out[19].DATAB
mux_in_11[20] => bus_mux_out[20].DATAB
mux_in_11[21] => bus_mux_out[21].DATAB
mux_in_11[22] => bus_mux_out[22].DATAB
mux_in_11[23] => bus_mux_out[23].DATAB
mux_in_11[24] => bus_mux_out[24].DATAB
mux_in_11[25] => bus_mux_out[25].DATAB
mux_in_11[26] => bus_mux_out[26].DATAB
mux_in_11[27] => bus_mux_out[27].DATAB
mux_in_11[28] => bus_mux_out[28].DATAB
mux_in_11[29] => bus_mux_out[29].DATAB
mux_in_11[30] => bus_mux_out[30].DATAB
mux_in_11[31] => bus_mux_out[31].DATAB
mux_in_12[0] => bus_mux_out[0].DATAB
mux_in_12[1] => bus_mux_out[1].DATAB
mux_in_12[2] => bus_mux_out[2].DATAB
mux_in_12[3] => bus_mux_out[3].DATAB
mux_in_12[4] => bus_mux_out[4].DATAB
mux_in_12[5] => bus_mux_out[5].DATAB
mux_in_12[6] => bus_mux_out[6].DATAB
mux_in_12[7] => bus_mux_out[7].DATAB
mux_in_12[8] => bus_mux_out[8].DATAB
mux_in_12[9] => bus_mux_out[9].DATAB
mux_in_12[10] => bus_mux_out[10].DATAB
mux_in_12[11] => bus_mux_out[11].DATAB
mux_in_12[12] => bus_mux_out[12].DATAB
mux_in_12[13] => bus_mux_out[13].DATAB
mux_in_12[14] => bus_mux_out[14].DATAB
mux_in_12[15] => bus_mux_out[15].DATAB
mux_in_12[16] => bus_mux_out[16].DATAB
mux_in_12[17] => bus_mux_out[17].DATAB
mux_in_12[18] => bus_mux_out[18].DATAB
mux_in_12[19] => bus_mux_out[19].DATAB
mux_in_12[20] => bus_mux_out[20].DATAB
mux_in_12[21] => bus_mux_out[21].DATAB
mux_in_12[22] => bus_mux_out[22].DATAB
mux_in_12[23] => bus_mux_out[23].DATAB
mux_in_12[24] => bus_mux_out[24].DATAB
mux_in_12[25] => bus_mux_out[25].DATAB
mux_in_12[26] => bus_mux_out[26].DATAB
mux_in_12[27] => bus_mux_out[27].DATAB
mux_in_12[28] => bus_mux_out[28].DATAB
mux_in_12[29] => bus_mux_out[29].DATAB
mux_in_12[30] => bus_mux_out[30].DATAB
mux_in_12[31] => bus_mux_out[31].DATAB
mux_in_13[0] => bus_mux_out[0].DATAB
mux_in_13[1] => bus_mux_out[1].DATAB
mux_in_13[2] => bus_mux_out[2].DATAB
mux_in_13[3] => bus_mux_out[3].DATAB
mux_in_13[4] => bus_mux_out[4].DATAB
mux_in_13[5] => bus_mux_out[5].DATAB
mux_in_13[6] => bus_mux_out[6].DATAB
mux_in_13[7] => bus_mux_out[7].DATAB
mux_in_13[8] => bus_mux_out[8].DATAB
mux_in_13[9] => bus_mux_out[9].DATAB
mux_in_13[10] => bus_mux_out[10].DATAB
mux_in_13[11] => bus_mux_out[11].DATAB
mux_in_13[12] => bus_mux_out[12].DATAB
mux_in_13[13] => bus_mux_out[13].DATAB
mux_in_13[14] => bus_mux_out[14].DATAB
mux_in_13[15] => bus_mux_out[15].DATAB
mux_in_13[16] => bus_mux_out[16].DATAB
mux_in_13[17] => bus_mux_out[17].DATAB
mux_in_13[18] => bus_mux_out[18].DATAB
mux_in_13[19] => bus_mux_out[19].DATAB
mux_in_13[20] => bus_mux_out[20].DATAB
mux_in_13[21] => bus_mux_out[21].DATAB
mux_in_13[22] => bus_mux_out[22].DATAB
mux_in_13[23] => bus_mux_out[23].DATAB
mux_in_13[24] => bus_mux_out[24].DATAB
mux_in_13[25] => bus_mux_out[25].DATAB
mux_in_13[26] => bus_mux_out[26].DATAB
mux_in_13[27] => bus_mux_out[27].DATAB
mux_in_13[28] => bus_mux_out[28].DATAB
mux_in_13[29] => bus_mux_out[29].DATAB
mux_in_13[30] => bus_mux_out[30].DATAB
mux_in_13[31] => bus_mux_out[31].DATAB
mux_in_14[0] => bus_mux_out[0].DATAB
mux_in_14[1] => bus_mux_out[1].DATAB
mux_in_14[2] => bus_mux_out[2].DATAB
mux_in_14[3] => bus_mux_out[3].DATAB
mux_in_14[4] => bus_mux_out[4].DATAB
mux_in_14[5] => bus_mux_out[5].DATAB
mux_in_14[6] => bus_mux_out[6].DATAB
mux_in_14[7] => bus_mux_out[7].DATAB
mux_in_14[8] => bus_mux_out[8].DATAB
mux_in_14[9] => bus_mux_out[9].DATAB
mux_in_14[10] => bus_mux_out[10].DATAB
mux_in_14[11] => bus_mux_out[11].DATAB
mux_in_14[12] => bus_mux_out[12].DATAB
mux_in_14[13] => bus_mux_out[13].DATAB
mux_in_14[14] => bus_mux_out[14].DATAB
mux_in_14[15] => bus_mux_out[15].DATAB
mux_in_14[16] => bus_mux_out[16].DATAB
mux_in_14[17] => bus_mux_out[17].DATAB
mux_in_14[18] => bus_mux_out[18].DATAB
mux_in_14[19] => bus_mux_out[19].DATAB
mux_in_14[20] => bus_mux_out[20].DATAB
mux_in_14[21] => bus_mux_out[21].DATAB
mux_in_14[22] => bus_mux_out[22].DATAB
mux_in_14[23] => bus_mux_out[23].DATAB
mux_in_14[24] => bus_mux_out[24].DATAB
mux_in_14[25] => bus_mux_out[25].DATAB
mux_in_14[26] => bus_mux_out[26].DATAB
mux_in_14[27] => bus_mux_out[27].DATAB
mux_in_14[28] => bus_mux_out[28].DATAB
mux_in_14[29] => bus_mux_out[29].DATAB
mux_in_14[30] => bus_mux_out[30].DATAB
mux_in_14[31] => bus_mux_out[31].DATAB
mux_in_15[0] => bus_mux_out[0].DATAB
mux_in_15[1] => bus_mux_out[1].DATAB
mux_in_15[2] => bus_mux_out[2].DATAB
mux_in_15[3] => bus_mux_out[3].DATAB
mux_in_15[4] => bus_mux_out[4].DATAB
mux_in_15[5] => bus_mux_out[5].DATAB
mux_in_15[6] => bus_mux_out[6].DATAB
mux_in_15[7] => bus_mux_out[7].DATAB
mux_in_15[8] => bus_mux_out[8].DATAB
mux_in_15[9] => bus_mux_out[9].DATAB
mux_in_15[10] => bus_mux_out[10].DATAB
mux_in_15[11] => bus_mux_out[11].DATAB
mux_in_15[12] => bus_mux_out[12].DATAB
mux_in_15[13] => bus_mux_out[13].DATAB
mux_in_15[14] => bus_mux_out[14].DATAB
mux_in_15[15] => bus_mux_out[15].DATAB
mux_in_15[16] => bus_mux_out[16].DATAB
mux_in_15[17] => bus_mux_out[17].DATAB
mux_in_15[18] => bus_mux_out[18].DATAB
mux_in_15[19] => bus_mux_out[19].DATAB
mux_in_15[20] => bus_mux_out[20].DATAB
mux_in_15[21] => bus_mux_out[21].DATAB
mux_in_15[22] => bus_mux_out[22].DATAB
mux_in_15[23] => bus_mux_out[23].DATAB
mux_in_15[24] => bus_mux_out[24].DATAB
mux_in_15[25] => bus_mux_out[25].DATAB
mux_in_15[26] => bus_mux_out[26].DATAB
mux_in_15[27] => bus_mux_out[27].DATAB
mux_in_15[28] => bus_mux_out[28].DATAB
mux_in_15[29] => bus_mux_out[29].DATAB
mux_in_15[30] => bus_mux_out[30].DATAB
mux_in_15[31] => bus_mux_out[31].DATAB
mux_in_HI[0] => bus_mux_out[0].DATAB
mux_in_HI[1] => bus_mux_out[1].DATAB
mux_in_HI[2] => bus_mux_out[2].DATAB
mux_in_HI[3] => bus_mux_out[3].DATAB
mux_in_HI[4] => bus_mux_out[4].DATAB
mux_in_HI[5] => bus_mux_out[5].DATAB
mux_in_HI[6] => bus_mux_out[6].DATAB
mux_in_HI[7] => bus_mux_out[7].DATAB
mux_in_HI[8] => bus_mux_out[8].DATAB
mux_in_HI[9] => bus_mux_out[9].DATAB
mux_in_HI[10] => bus_mux_out[10].DATAB
mux_in_HI[11] => bus_mux_out[11].DATAB
mux_in_HI[12] => bus_mux_out[12].DATAB
mux_in_HI[13] => bus_mux_out[13].DATAB
mux_in_HI[14] => bus_mux_out[14].DATAB
mux_in_HI[15] => bus_mux_out[15].DATAB
mux_in_HI[16] => bus_mux_out[16].DATAB
mux_in_HI[17] => bus_mux_out[17].DATAB
mux_in_HI[18] => bus_mux_out[18].DATAB
mux_in_HI[19] => bus_mux_out[19].DATAB
mux_in_HI[20] => bus_mux_out[20].DATAB
mux_in_HI[21] => bus_mux_out[21].DATAB
mux_in_HI[22] => bus_mux_out[22].DATAB
mux_in_HI[23] => bus_mux_out[23].DATAB
mux_in_HI[24] => bus_mux_out[24].DATAB
mux_in_HI[25] => bus_mux_out[25].DATAB
mux_in_HI[26] => bus_mux_out[26].DATAB
mux_in_HI[27] => bus_mux_out[27].DATAB
mux_in_HI[28] => bus_mux_out[28].DATAB
mux_in_HI[29] => bus_mux_out[29].DATAB
mux_in_HI[30] => bus_mux_out[30].DATAB
mux_in_HI[31] => bus_mux_out[31].DATAB
mux_in_LO[0] => bus_mux_out[0].DATAB
mux_in_LO[1] => bus_mux_out[1].DATAB
mux_in_LO[2] => bus_mux_out[2].DATAB
mux_in_LO[3] => bus_mux_out[3].DATAB
mux_in_LO[4] => bus_mux_out[4].DATAB
mux_in_LO[5] => bus_mux_out[5].DATAB
mux_in_LO[6] => bus_mux_out[6].DATAB
mux_in_LO[7] => bus_mux_out[7].DATAB
mux_in_LO[8] => bus_mux_out[8].DATAB
mux_in_LO[9] => bus_mux_out[9].DATAB
mux_in_LO[10] => bus_mux_out[10].DATAB
mux_in_LO[11] => bus_mux_out[11].DATAB
mux_in_LO[12] => bus_mux_out[12].DATAB
mux_in_LO[13] => bus_mux_out[13].DATAB
mux_in_LO[14] => bus_mux_out[14].DATAB
mux_in_LO[15] => bus_mux_out[15].DATAB
mux_in_LO[16] => bus_mux_out[16].DATAB
mux_in_LO[17] => bus_mux_out[17].DATAB
mux_in_LO[18] => bus_mux_out[18].DATAB
mux_in_LO[19] => bus_mux_out[19].DATAB
mux_in_LO[20] => bus_mux_out[20].DATAB
mux_in_LO[21] => bus_mux_out[21].DATAB
mux_in_LO[22] => bus_mux_out[22].DATAB
mux_in_LO[23] => bus_mux_out[23].DATAB
mux_in_LO[24] => bus_mux_out[24].DATAB
mux_in_LO[25] => bus_mux_out[25].DATAB
mux_in_LO[26] => bus_mux_out[26].DATAB
mux_in_LO[27] => bus_mux_out[27].DATAB
mux_in_LO[28] => bus_mux_out[28].DATAB
mux_in_LO[29] => bus_mux_out[29].DATAB
mux_in_LO[30] => bus_mux_out[30].DATAB
mux_in_LO[31] => bus_mux_out[31].DATAB
mux_in_Z_high[0] => bus_mux_out[0].DATAB
mux_in_Z_high[1] => bus_mux_out[1].DATAB
mux_in_Z_high[2] => bus_mux_out[2].DATAB
mux_in_Z_high[3] => bus_mux_out[3].DATAB
mux_in_Z_high[4] => bus_mux_out[4].DATAB
mux_in_Z_high[5] => bus_mux_out[5].DATAB
mux_in_Z_high[6] => bus_mux_out[6].DATAB
mux_in_Z_high[7] => bus_mux_out[7].DATAB
mux_in_Z_high[8] => bus_mux_out[8].DATAB
mux_in_Z_high[9] => bus_mux_out[9].DATAB
mux_in_Z_high[10] => bus_mux_out[10].DATAB
mux_in_Z_high[11] => bus_mux_out[11].DATAB
mux_in_Z_high[12] => bus_mux_out[12].DATAB
mux_in_Z_high[13] => bus_mux_out[13].DATAB
mux_in_Z_high[14] => bus_mux_out[14].DATAB
mux_in_Z_high[15] => bus_mux_out[15].DATAB
mux_in_Z_high[16] => bus_mux_out[16].DATAB
mux_in_Z_high[17] => bus_mux_out[17].DATAB
mux_in_Z_high[18] => bus_mux_out[18].DATAB
mux_in_Z_high[19] => bus_mux_out[19].DATAB
mux_in_Z_high[20] => bus_mux_out[20].DATAB
mux_in_Z_high[21] => bus_mux_out[21].DATAB
mux_in_Z_high[22] => bus_mux_out[22].DATAB
mux_in_Z_high[23] => bus_mux_out[23].DATAB
mux_in_Z_high[24] => bus_mux_out[24].DATAB
mux_in_Z_high[25] => bus_mux_out[25].DATAB
mux_in_Z_high[26] => bus_mux_out[26].DATAB
mux_in_Z_high[27] => bus_mux_out[27].DATAB
mux_in_Z_high[28] => bus_mux_out[28].DATAB
mux_in_Z_high[29] => bus_mux_out[29].DATAB
mux_in_Z_high[30] => bus_mux_out[30].DATAB
mux_in_Z_high[31] => bus_mux_out[31].DATAB
mux_in_Z_low[0] => bus_mux_out[0].DATAB
mux_in_Z_low[1] => bus_mux_out[1].DATAB
mux_in_Z_low[2] => bus_mux_out[2].DATAB
mux_in_Z_low[3] => bus_mux_out[3].DATAB
mux_in_Z_low[4] => bus_mux_out[4].DATAB
mux_in_Z_low[5] => bus_mux_out[5].DATAB
mux_in_Z_low[6] => bus_mux_out[6].DATAB
mux_in_Z_low[7] => bus_mux_out[7].DATAB
mux_in_Z_low[8] => bus_mux_out[8].DATAB
mux_in_Z_low[9] => bus_mux_out[9].DATAB
mux_in_Z_low[10] => bus_mux_out[10].DATAB
mux_in_Z_low[11] => bus_mux_out[11].DATAB
mux_in_Z_low[12] => bus_mux_out[12].DATAB
mux_in_Z_low[13] => bus_mux_out[13].DATAB
mux_in_Z_low[14] => bus_mux_out[14].DATAB
mux_in_Z_low[15] => bus_mux_out[15].DATAB
mux_in_Z_low[16] => bus_mux_out[16].DATAB
mux_in_Z_low[17] => bus_mux_out[17].DATAB
mux_in_Z_low[18] => bus_mux_out[18].DATAB
mux_in_Z_low[19] => bus_mux_out[19].DATAB
mux_in_Z_low[20] => bus_mux_out[20].DATAB
mux_in_Z_low[21] => bus_mux_out[21].DATAB
mux_in_Z_low[22] => bus_mux_out[22].DATAB
mux_in_Z_low[23] => bus_mux_out[23].DATAB
mux_in_Z_low[24] => bus_mux_out[24].DATAB
mux_in_Z_low[25] => bus_mux_out[25].DATAB
mux_in_Z_low[26] => bus_mux_out[26].DATAB
mux_in_Z_low[27] => bus_mux_out[27].DATAB
mux_in_Z_low[28] => bus_mux_out[28].DATAB
mux_in_Z_low[29] => bus_mux_out[29].DATAB
mux_in_Z_low[30] => bus_mux_out[30].DATAB
mux_in_Z_low[31] => bus_mux_out[31].DATAB
mux_in_PC[0] => bus_mux_out[0].DATAB
mux_in_PC[1] => bus_mux_out[1].DATAB
mux_in_PC[2] => bus_mux_out[2].DATAB
mux_in_PC[3] => bus_mux_out[3].DATAB
mux_in_PC[4] => bus_mux_out[4].DATAB
mux_in_PC[5] => bus_mux_out[5].DATAB
mux_in_PC[6] => bus_mux_out[6].DATAB
mux_in_PC[7] => bus_mux_out[7].DATAB
mux_in_PC[8] => bus_mux_out[8].DATAB
mux_in_PC[9] => bus_mux_out[9].DATAB
mux_in_PC[10] => bus_mux_out[10].DATAB
mux_in_PC[11] => bus_mux_out[11].DATAB
mux_in_PC[12] => bus_mux_out[12].DATAB
mux_in_PC[13] => bus_mux_out[13].DATAB
mux_in_PC[14] => bus_mux_out[14].DATAB
mux_in_PC[15] => bus_mux_out[15].DATAB
mux_in_PC[16] => bus_mux_out[16].DATAB
mux_in_PC[17] => bus_mux_out[17].DATAB
mux_in_PC[18] => bus_mux_out[18].DATAB
mux_in_PC[19] => bus_mux_out[19].DATAB
mux_in_PC[20] => bus_mux_out[20].DATAB
mux_in_PC[21] => bus_mux_out[21].DATAB
mux_in_PC[22] => bus_mux_out[22].DATAB
mux_in_PC[23] => bus_mux_out[23].DATAB
mux_in_PC[24] => bus_mux_out[24].DATAB
mux_in_PC[25] => bus_mux_out[25].DATAB
mux_in_PC[26] => bus_mux_out[26].DATAB
mux_in_PC[27] => bus_mux_out[27].DATAB
mux_in_PC[28] => bus_mux_out[28].DATAB
mux_in_PC[29] => bus_mux_out[29].DATAB
mux_in_PC[30] => bus_mux_out[30].DATAB
mux_in_PC[31] => bus_mux_out[31].DATAB
mux_in_MDR[0] => bus_mux_out[0].DATAB
mux_in_MDR[1] => bus_mux_out[1].DATAB
mux_in_MDR[2] => bus_mux_out[2].DATAB
mux_in_MDR[3] => bus_mux_out[3].DATAB
mux_in_MDR[4] => bus_mux_out[4].DATAB
mux_in_MDR[5] => bus_mux_out[5].DATAB
mux_in_MDR[6] => bus_mux_out[6].DATAB
mux_in_MDR[7] => bus_mux_out[7].DATAB
mux_in_MDR[8] => bus_mux_out[8].DATAB
mux_in_MDR[9] => bus_mux_out[9].DATAB
mux_in_MDR[10] => bus_mux_out[10].DATAB
mux_in_MDR[11] => bus_mux_out[11].DATAB
mux_in_MDR[12] => bus_mux_out[12].DATAB
mux_in_MDR[13] => bus_mux_out[13].DATAB
mux_in_MDR[14] => bus_mux_out[14].DATAB
mux_in_MDR[15] => bus_mux_out[15].DATAB
mux_in_MDR[16] => bus_mux_out[16].DATAB
mux_in_MDR[17] => bus_mux_out[17].DATAB
mux_in_MDR[18] => bus_mux_out[18].DATAB
mux_in_MDR[19] => bus_mux_out[19].DATAB
mux_in_MDR[20] => bus_mux_out[20].DATAB
mux_in_MDR[21] => bus_mux_out[21].DATAB
mux_in_MDR[22] => bus_mux_out[22].DATAB
mux_in_MDR[23] => bus_mux_out[23].DATAB
mux_in_MDR[24] => bus_mux_out[24].DATAB
mux_in_MDR[25] => bus_mux_out[25].DATAB
mux_in_MDR[26] => bus_mux_out[26].DATAB
mux_in_MDR[27] => bus_mux_out[27].DATAB
mux_in_MDR[28] => bus_mux_out[28].DATAB
mux_in_MDR[29] => bus_mux_out[29].DATAB
mux_in_MDR[30] => bus_mux_out[30].DATAB
mux_in_MDR[31] => bus_mux_out[31].DATAB
mux_in_InPort[0] => bus_mux_out[0].DATAB
mux_in_InPort[1] => bus_mux_out[1].DATAB
mux_in_InPort[2] => bus_mux_out[2].DATAB
mux_in_InPort[3] => bus_mux_out[3].DATAB
mux_in_InPort[4] => bus_mux_out[4].DATAB
mux_in_InPort[5] => bus_mux_out[5].DATAB
mux_in_InPort[6] => bus_mux_out[6].DATAB
mux_in_InPort[7] => bus_mux_out[7].DATAB
mux_in_InPort[8] => bus_mux_out[8].DATAB
mux_in_InPort[9] => bus_mux_out[9].DATAB
mux_in_InPort[10] => bus_mux_out[10].DATAB
mux_in_InPort[11] => bus_mux_out[11].DATAB
mux_in_InPort[12] => bus_mux_out[12].DATAB
mux_in_InPort[13] => bus_mux_out[13].DATAB
mux_in_InPort[14] => bus_mux_out[14].DATAB
mux_in_InPort[15] => bus_mux_out[15].DATAB
mux_in_InPort[16] => bus_mux_out[16].DATAB
mux_in_InPort[17] => bus_mux_out[17].DATAB
mux_in_InPort[18] => bus_mux_out[18].DATAB
mux_in_InPort[19] => bus_mux_out[19].DATAB
mux_in_InPort[20] => bus_mux_out[20].DATAB
mux_in_InPort[21] => bus_mux_out[21].DATAB
mux_in_InPort[22] => bus_mux_out[22].DATAB
mux_in_InPort[23] => bus_mux_out[23].DATAB
mux_in_InPort[24] => bus_mux_out[24].DATAB
mux_in_InPort[25] => bus_mux_out[25].DATAB
mux_in_InPort[26] => bus_mux_out[26].DATAB
mux_in_InPort[27] => bus_mux_out[27].DATAB
mux_in_InPort[28] => bus_mux_out[28].DATAB
mux_in_InPort[29] => bus_mux_out[29].DATAB
mux_in_InPort[30] => bus_mux_out[30].DATAB
mux_in_InPort[31] => bus_mux_out[31].DATAB
mux_in_C_sign_extended[0] => bus_mux_out[0].DATAB
mux_in_C_sign_extended[1] => bus_mux_out[1].DATAB
mux_in_C_sign_extended[2] => bus_mux_out[2].DATAB
mux_in_C_sign_extended[3] => bus_mux_out[3].DATAB
mux_in_C_sign_extended[4] => bus_mux_out[4].DATAB
mux_in_C_sign_extended[5] => bus_mux_out[5].DATAB
mux_in_C_sign_extended[6] => bus_mux_out[6].DATAB
mux_in_C_sign_extended[7] => bus_mux_out[7].DATAB
mux_in_C_sign_extended[8] => bus_mux_out[8].DATAB
mux_in_C_sign_extended[9] => bus_mux_out[9].DATAB
mux_in_C_sign_extended[10] => bus_mux_out[10].DATAB
mux_in_C_sign_extended[11] => bus_mux_out[11].DATAB
mux_in_C_sign_extended[12] => bus_mux_out[12].DATAB
mux_in_C_sign_extended[13] => bus_mux_out[13].DATAB
mux_in_C_sign_extended[14] => bus_mux_out[14].DATAB
mux_in_C_sign_extended[15] => bus_mux_out[15].DATAB
mux_in_C_sign_extended[16] => bus_mux_out[16].DATAB
mux_in_C_sign_extended[17] => bus_mux_out[17].DATAB
mux_in_C_sign_extended[18] => bus_mux_out[18].DATAB
mux_in_C_sign_extended[19] => bus_mux_out[19].DATAB
mux_in_C_sign_extended[20] => bus_mux_out[20].DATAB
mux_in_C_sign_extended[21] => bus_mux_out[21].DATAB
mux_in_C_sign_extended[22] => bus_mux_out[22].DATAB
mux_in_C_sign_extended[23] => bus_mux_out[23].DATAB
mux_in_C_sign_extended[24] => bus_mux_out[24].DATAB
mux_in_C_sign_extended[25] => bus_mux_out[25].DATAB
mux_in_C_sign_extended[26] => bus_mux_out[26].DATAB
mux_in_C_sign_extended[27] => bus_mux_out[27].DATAB
mux_in_C_sign_extended[28] => bus_mux_out[28].DATAB
mux_in_C_sign_extended[29] => bus_mux_out[29].DATAB
mux_in_C_sign_extended[30] => bus_mux_out[30].DATAB
mux_in_C_sign_extended[31] => bus_mux_out[31].DATAB
mux24[0] => bus_mux_out[0].DATAB
mux24[1] => bus_mux_out[1].DATAB
mux24[2] => bus_mux_out[2].DATAB
mux24[3] => bus_mux_out[3].DATAB
mux24[4] => bus_mux_out[4].DATAB
mux24[5] => bus_mux_out[5].DATAB
mux24[6] => bus_mux_out[6].DATAB
mux24[7] => bus_mux_out[7].DATAB
mux24[8] => bus_mux_out[8].DATAB
mux24[9] => bus_mux_out[9].DATAB
mux24[10] => bus_mux_out[10].DATAB
mux24[11] => bus_mux_out[11].DATAB
mux24[12] => bus_mux_out[12].DATAB
mux24[13] => bus_mux_out[13].DATAB
mux24[14] => bus_mux_out[14].DATAB
mux24[15] => bus_mux_out[15].DATAB
mux24[16] => bus_mux_out[16].DATAB
mux24[17] => bus_mux_out[17].DATAB
mux24[18] => bus_mux_out[18].DATAB
mux24[19] => bus_mux_out[19].DATAB
mux24[20] => bus_mux_out[20].DATAB
mux24[21] => bus_mux_out[21].DATAB
mux24[22] => bus_mux_out[22].DATAB
mux24[23] => bus_mux_out[23].DATAB
mux24[24] => bus_mux_out[24].DATAB
mux24[25] => bus_mux_out[25].DATAB
mux24[26] => bus_mux_out[26].DATAB
mux24[27] => bus_mux_out[27].DATAB
mux24[28] => bus_mux_out[28].DATAB
mux24[29] => bus_mux_out[29].DATAB
mux24[30] => bus_mux_out[30].DATAB
mux24[31] => bus_mux_out[31].DATAB
mux25[0] => bus_mux_out[0].DATAB
mux25[1] => bus_mux_out[1].DATAB
mux25[2] => bus_mux_out[2].DATAB
mux25[3] => bus_mux_out[3].DATAB
mux25[4] => bus_mux_out[4].DATAB
mux25[5] => bus_mux_out[5].DATAB
mux25[6] => bus_mux_out[6].DATAB
mux25[7] => bus_mux_out[7].DATAB
mux25[8] => bus_mux_out[8].DATAB
mux25[9] => bus_mux_out[9].DATAB
mux25[10] => bus_mux_out[10].DATAB
mux25[11] => bus_mux_out[11].DATAB
mux25[12] => bus_mux_out[12].DATAB
mux25[13] => bus_mux_out[13].DATAB
mux25[14] => bus_mux_out[14].DATAB
mux25[15] => bus_mux_out[15].DATAB
mux25[16] => bus_mux_out[16].DATAB
mux25[17] => bus_mux_out[17].DATAB
mux25[18] => bus_mux_out[18].DATAB
mux25[19] => bus_mux_out[19].DATAB
mux25[20] => bus_mux_out[20].DATAB
mux25[21] => bus_mux_out[21].DATAB
mux25[22] => bus_mux_out[22].DATAB
mux25[23] => bus_mux_out[23].DATAB
mux25[24] => bus_mux_out[24].DATAB
mux25[25] => bus_mux_out[25].DATAB
mux25[26] => bus_mux_out[26].DATAB
mux25[27] => bus_mux_out[27].DATAB
mux25[28] => bus_mux_out[28].DATAB
mux25[29] => bus_mux_out[29].DATAB
mux25[30] => bus_mux_out[30].DATAB
mux25[31] => bus_mux_out[31].DATAB
mux26[0] => bus_mux_out[0].DATAB
mux26[1] => bus_mux_out[1].DATAB
mux26[2] => bus_mux_out[2].DATAB
mux26[3] => bus_mux_out[3].DATAB
mux26[4] => bus_mux_out[4].DATAB
mux26[5] => bus_mux_out[5].DATAB
mux26[6] => bus_mux_out[6].DATAB
mux26[7] => bus_mux_out[7].DATAB
mux26[8] => bus_mux_out[8].DATAB
mux26[9] => bus_mux_out[9].DATAB
mux26[10] => bus_mux_out[10].DATAB
mux26[11] => bus_mux_out[11].DATAB
mux26[12] => bus_mux_out[12].DATAB
mux26[13] => bus_mux_out[13].DATAB
mux26[14] => bus_mux_out[14].DATAB
mux26[15] => bus_mux_out[15].DATAB
mux26[16] => bus_mux_out[16].DATAB
mux26[17] => bus_mux_out[17].DATAB
mux26[18] => bus_mux_out[18].DATAB
mux26[19] => bus_mux_out[19].DATAB
mux26[20] => bus_mux_out[20].DATAB
mux26[21] => bus_mux_out[21].DATAB
mux26[22] => bus_mux_out[22].DATAB
mux26[23] => bus_mux_out[23].DATAB
mux26[24] => bus_mux_out[24].DATAB
mux26[25] => bus_mux_out[25].DATAB
mux26[26] => bus_mux_out[26].DATAB
mux26[27] => bus_mux_out[27].DATAB
mux26[28] => bus_mux_out[28].DATAB
mux26[29] => bus_mux_out[29].DATAB
mux26[30] => bus_mux_out[30].DATAB
mux26[31] => bus_mux_out[31].DATAB
mux27[0] => bus_mux_out[0].DATAB
mux27[1] => bus_mux_out[1].DATAB
mux27[2] => bus_mux_out[2].DATAB
mux27[3] => bus_mux_out[3].DATAB
mux27[4] => bus_mux_out[4].DATAB
mux27[5] => bus_mux_out[5].DATAB
mux27[6] => bus_mux_out[6].DATAB
mux27[7] => bus_mux_out[7].DATAB
mux27[8] => bus_mux_out[8].DATAB
mux27[9] => bus_mux_out[9].DATAB
mux27[10] => bus_mux_out[10].DATAB
mux27[11] => bus_mux_out[11].DATAB
mux27[12] => bus_mux_out[12].DATAB
mux27[13] => bus_mux_out[13].DATAB
mux27[14] => bus_mux_out[14].DATAB
mux27[15] => bus_mux_out[15].DATAB
mux27[16] => bus_mux_out[16].DATAB
mux27[17] => bus_mux_out[17].DATAB
mux27[18] => bus_mux_out[18].DATAB
mux27[19] => bus_mux_out[19].DATAB
mux27[20] => bus_mux_out[20].DATAB
mux27[21] => bus_mux_out[21].DATAB
mux27[22] => bus_mux_out[22].DATAB
mux27[23] => bus_mux_out[23].DATAB
mux27[24] => bus_mux_out[24].DATAB
mux27[25] => bus_mux_out[25].DATAB
mux27[26] => bus_mux_out[26].DATAB
mux27[27] => bus_mux_out[27].DATAB
mux27[28] => bus_mux_out[28].DATAB
mux27[29] => bus_mux_out[29].DATAB
mux27[30] => bus_mux_out[30].DATAB
mux27[31] => bus_mux_out[31].DATAB
mux28[0] => bus_mux_out[0].DATAB
mux28[1] => bus_mux_out[1].DATAB
mux28[2] => bus_mux_out[2].DATAB
mux28[3] => bus_mux_out[3].DATAB
mux28[4] => bus_mux_out[4].DATAB
mux28[5] => bus_mux_out[5].DATAB
mux28[6] => bus_mux_out[6].DATAB
mux28[7] => bus_mux_out[7].DATAB
mux28[8] => bus_mux_out[8].DATAB
mux28[9] => bus_mux_out[9].DATAB
mux28[10] => bus_mux_out[10].DATAB
mux28[11] => bus_mux_out[11].DATAB
mux28[12] => bus_mux_out[12].DATAB
mux28[13] => bus_mux_out[13].DATAB
mux28[14] => bus_mux_out[14].DATAB
mux28[15] => bus_mux_out[15].DATAB
mux28[16] => bus_mux_out[16].DATAB
mux28[17] => bus_mux_out[17].DATAB
mux28[18] => bus_mux_out[18].DATAB
mux28[19] => bus_mux_out[19].DATAB
mux28[20] => bus_mux_out[20].DATAB
mux28[21] => bus_mux_out[21].DATAB
mux28[22] => bus_mux_out[22].DATAB
mux28[23] => bus_mux_out[23].DATAB
mux28[24] => bus_mux_out[24].DATAB
mux28[25] => bus_mux_out[25].DATAB
mux28[26] => bus_mux_out[26].DATAB
mux28[27] => bus_mux_out[27].DATAB
mux28[28] => bus_mux_out[28].DATAB
mux28[29] => bus_mux_out[29].DATAB
mux28[30] => bus_mux_out[30].DATAB
mux28[31] => bus_mux_out[31].DATAB
mux29[0] => bus_mux_out[0].DATAB
mux29[1] => bus_mux_out[1].DATAB
mux29[2] => bus_mux_out[2].DATAB
mux29[3] => bus_mux_out[3].DATAB
mux29[4] => bus_mux_out[4].DATAB
mux29[5] => bus_mux_out[5].DATAB
mux29[6] => bus_mux_out[6].DATAB
mux29[7] => bus_mux_out[7].DATAB
mux29[8] => bus_mux_out[8].DATAB
mux29[9] => bus_mux_out[9].DATAB
mux29[10] => bus_mux_out[10].DATAB
mux29[11] => bus_mux_out[11].DATAB
mux29[12] => bus_mux_out[12].DATAB
mux29[13] => bus_mux_out[13].DATAB
mux29[14] => bus_mux_out[14].DATAB
mux29[15] => bus_mux_out[15].DATAB
mux29[16] => bus_mux_out[16].DATAB
mux29[17] => bus_mux_out[17].DATAB
mux29[18] => bus_mux_out[18].DATAB
mux29[19] => bus_mux_out[19].DATAB
mux29[20] => bus_mux_out[20].DATAB
mux29[21] => bus_mux_out[21].DATAB
mux29[22] => bus_mux_out[22].DATAB
mux29[23] => bus_mux_out[23].DATAB
mux29[24] => bus_mux_out[24].DATAB
mux29[25] => bus_mux_out[25].DATAB
mux29[26] => bus_mux_out[26].DATAB
mux29[27] => bus_mux_out[27].DATAB
mux29[28] => bus_mux_out[28].DATAB
mux29[29] => bus_mux_out[29].DATAB
mux29[30] => bus_mux_out[30].DATAB
mux29[31] => bus_mux_out[31].DATAB
mux30[0] => bus_mux_out[0].DATAB
mux30[1] => bus_mux_out[1].DATAB
mux30[2] => bus_mux_out[2].DATAB
mux30[3] => bus_mux_out[3].DATAB
mux30[4] => bus_mux_out[4].DATAB
mux30[5] => bus_mux_out[5].DATAB
mux30[6] => bus_mux_out[6].DATAB
mux30[7] => bus_mux_out[7].DATAB
mux30[8] => bus_mux_out[8].DATAB
mux30[9] => bus_mux_out[9].DATAB
mux30[10] => bus_mux_out[10].DATAB
mux30[11] => bus_mux_out[11].DATAB
mux30[12] => bus_mux_out[12].DATAB
mux30[13] => bus_mux_out[13].DATAB
mux30[14] => bus_mux_out[14].DATAB
mux30[15] => bus_mux_out[15].DATAB
mux30[16] => bus_mux_out[16].DATAB
mux30[17] => bus_mux_out[17].DATAB
mux30[18] => bus_mux_out[18].DATAB
mux30[19] => bus_mux_out[19].DATAB
mux30[20] => bus_mux_out[20].DATAB
mux30[21] => bus_mux_out[21].DATAB
mux30[22] => bus_mux_out[22].DATAB
mux30[23] => bus_mux_out[23].DATAB
mux30[24] => bus_mux_out[24].DATAB
mux30[25] => bus_mux_out[25].DATAB
mux30[26] => bus_mux_out[26].DATAB
mux30[27] => bus_mux_out[27].DATAB
mux30[28] => bus_mux_out[28].DATAB
mux30[29] => bus_mux_out[29].DATAB
mux30[30] => bus_mux_out[30].DATAB
mux30[31] => bus_mux_out[31].DATAB
mux31[0] => bus_mux_out[0].DATAA
mux31[1] => bus_mux_out[1].DATAA
mux31[2] => bus_mux_out[2].DATAA
mux31[3] => bus_mux_out[3].DATAA
mux31[4] => bus_mux_out[4].DATAA
mux31[5] => bus_mux_out[5].DATAA
mux31[6] => bus_mux_out[6].DATAA
mux31[7] => bus_mux_out[7].DATAA
mux31[8] => bus_mux_out[8].DATAA
mux31[9] => bus_mux_out[9].DATAA
mux31[10] => bus_mux_out[10].DATAA
mux31[11] => bus_mux_out[11].DATAA
mux31[12] => bus_mux_out[12].DATAA
mux31[13] => bus_mux_out[13].DATAA
mux31[14] => bus_mux_out[14].DATAA
mux31[15] => bus_mux_out[15].DATAA
mux31[16] => bus_mux_out[16].DATAA
mux31[17] => bus_mux_out[17].DATAA
mux31[18] => bus_mux_out[18].DATAA
mux31[19] => bus_mux_out[19].DATAA
mux31[20] => bus_mux_out[20].DATAA
mux31[21] => bus_mux_out[21].DATAA
mux31[22] => bus_mux_out[22].DATAA
mux31[23] => bus_mux_out[23].DATAA
mux31[24] => bus_mux_out[24].DATAA
mux31[25] => bus_mux_out[25].DATAA
mux31[26] => bus_mux_out[26].DATAA
mux31[27] => bus_mux_out[27].DATAA
mux31[28] => bus_mux_out[28].DATAA
mux31[29] => bus_mux_out[29].DATAA
mux31[30] => bus_mux_out[30].DATAA
mux31[31] => bus_mux_out[31].DATAA
sel[0] => Equal0.IN4
sel[0] => Equal1.IN0
sel[0] => Equal2.IN4
sel[0] => Equal3.IN1
sel[0] => Equal4.IN4
sel[0] => Equal5.IN1
sel[0] => Equal6.IN4
sel[0] => Equal7.IN2
sel[0] => Equal8.IN4
sel[0] => Equal9.IN1
sel[0] => Equal10.IN4
sel[0] => Equal11.IN2
sel[0] => Equal12.IN4
sel[0] => Equal13.IN2
sel[0] => Equal14.IN4
sel[0] => Equal15.IN3
sel[0] => Equal16.IN4
sel[0] => Equal17.IN1
sel[0] => Equal18.IN4
sel[0] => Equal19.IN2
sel[0] => Equal20.IN4
sel[0] => Equal21.IN2
sel[0] => Equal22.IN4
sel[0] => Equal23.IN3
sel[0] => Equal24.IN4
sel[0] => Equal25.IN2
sel[0] => Equal26.IN4
sel[0] => Equal27.IN3
sel[0] => Equal28.IN4
sel[0] => Equal29.IN3
sel[0] => Equal30.IN4
sel[0] => Equal31.IN4
sel[1] => Equal0.IN3
sel[1] => Equal1.IN4
sel[1] => Equal2.IN0
sel[1] => Equal3.IN0
sel[1] => Equal4.IN3
sel[1] => Equal5.IN4
sel[1] => Equal6.IN1
sel[1] => Equal7.IN1
sel[1] => Equal8.IN3
sel[1] => Equal9.IN4
sel[1] => Equal10.IN1
sel[1] => Equal11.IN1
sel[1] => Equal12.IN3
sel[1] => Equal13.IN4
sel[1] => Equal14.IN2
sel[1] => Equal15.IN2
sel[1] => Equal16.IN3
sel[1] => Equal17.IN4
sel[1] => Equal18.IN1
sel[1] => Equal19.IN1
sel[1] => Equal20.IN3
sel[1] => Equal21.IN4
sel[1] => Equal22.IN2
sel[1] => Equal23.IN2
sel[1] => Equal24.IN3
sel[1] => Equal25.IN4
sel[1] => Equal26.IN2
sel[1] => Equal27.IN2
sel[1] => Equal28.IN3
sel[1] => Equal29.IN4
sel[1] => Equal30.IN3
sel[1] => Equal31.IN3
sel[2] => Equal0.IN2
sel[2] => Equal1.IN3
sel[2] => Equal2.IN3
sel[2] => Equal3.IN4
sel[2] => Equal4.IN0
sel[2] => Equal5.IN0
sel[2] => Equal6.IN0
sel[2] => Equal7.IN0
sel[2] => Equal8.IN2
sel[2] => Equal9.IN3
sel[2] => Equal10.IN3
sel[2] => Equal11.IN4
sel[2] => Equal12.IN1
sel[2] => Equal13.IN1
sel[2] => Equal14.IN1
sel[2] => Equal15.IN1
sel[2] => Equal16.IN2
sel[2] => Equal17.IN3
sel[2] => Equal18.IN3
sel[2] => Equal19.IN4
sel[2] => Equal20.IN1
sel[2] => Equal21.IN1
sel[2] => Equal22.IN1
sel[2] => Equal23.IN1
sel[2] => Equal24.IN2
sel[2] => Equal25.IN3
sel[2] => Equal26.IN3
sel[2] => Equal27.IN4
sel[2] => Equal28.IN2
sel[2] => Equal29.IN2
sel[2] => Equal30.IN2
sel[2] => Equal31.IN2
sel[3] => Equal0.IN1
sel[3] => Equal1.IN2
sel[3] => Equal2.IN2
sel[3] => Equal3.IN3
sel[3] => Equal4.IN2
sel[3] => Equal5.IN3
sel[3] => Equal6.IN3
sel[3] => Equal7.IN4
sel[3] => Equal8.IN0
sel[3] => Equal9.IN0
sel[3] => Equal10.IN0
sel[3] => Equal11.IN0
sel[3] => Equal12.IN0
sel[3] => Equal13.IN0
sel[3] => Equal14.IN0
sel[3] => Equal15.IN0
sel[3] => Equal16.IN1
sel[3] => Equal17.IN2
sel[3] => Equal18.IN2
sel[3] => Equal19.IN3
sel[3] => Equal20.IN2
sel[3] => Equal21.IN3
sel[3] => Equal22.IN3
sel[3] => Equal23.IN4
sel[3] => Equal24.IN1
sel[3] => Equal25.IN1
sel[3] => Equal26.IN1
sel[3] => Equal27.IN1
sel[3] => Equal28.IN1
sel[3] => Equal29.IN1
sel[3] => Equal30.IN1
sel[3] => Equal31.IN1
sel[4] => Equal0.IN0
sel[4] => Equal1.IN1
sel[4] => Equal2.IN1
sel[4] => Equal3.IN2
sel[4] => Equal4.IN1
sel[4] => Equal5.IN2
sel[4] => Equal6.IN2
sel[4] => Equal7.IN3
sel[4] => Equal8.IN1
sel[4] => Equal9.IN2
sel[4] => Equal10.IN2
sel[4] => Equal11.IN3
sel[4] => Equal12.IN2
sel[4] => Equal13.IN3
sel[4] => Equal14.IN3
sel[4] => Equal15.IN4
sel[4] => Equal16.IN0
sel[4] => Equal17.IN0
sel[4] => Equal18.IN0
sel[4] => Equal19.IN0
sel[4] => Equal20.IN0
sel[4] => Equal21.IN0
sel[4] => Equal22.IN0
sel[4] => Equal23.IN0
sel[4] => Equal24.IN0
sel[4] => Equal25.IN0
sel[4] => Equal26.IN0
sel[4] => Equal27.IN0
sel[4] => Equal28.IN0
sel[4] => Equal29.IN0
sel[4] => Equal30.IN0
sel[4] => Equal31.IN0
bus_mux_out[0] <= bus_mux_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[1] <= bus_mux_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[2] <= bus_mux_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[3] <= bus_mux_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[4] <= bus_mux_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[5] <= bus_mux_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[6] <= bus_mux_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[7] <= bus_mux_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[8] <= bus_mux_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[9] <= bus_mux_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[10] <= bus_mux_out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[11] <= bus_mux_out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[12] <= bus_mux_out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[13] <= bus_mux_out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[14] <= bus_mux_out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[15] <= bus_mux_out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[16] <= bus_mux_out[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[17] <= bus_mux_out[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[18] <= bus_mux_out[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[19] <= bus_mux_out[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[20] <= bus_mux_out[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[21] <= bus_mux_out[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[22] <= bus_mux_out[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[23] <= bus_mux_out[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[24] <= bus_mux_out[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[25] <= bus_mux_out[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[26] <= bus_mux_out[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[27] <= bus_mux_out[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[28] <= bus_mux_out[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[29] <= bus_mux_out[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[30] <= bus_mux_out[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
bus_mux_out[31] <= bus_mux_out[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|datapath|MDR:MDRunit
bus_output[0] => connect_wire[0].DATAB
bus_output[1] => connect_wire[1].DATAB
bus_output[2] => connect_wire[2].DATAB
bus_output[3] => connect_wire[3].DATAB
bus_output[4] => connect_wire[4].DATAB
bus_output[5] => connect_wire[5].DATAB
bus_output[6] => connect_wire[6].DATAB
bus_output[7] => connect_wire[7].DATAB
bus_output[8] => connect_wire[8].DATAB
bus_output[9] => connect_wire[9].DATAB
bus_output[10] => connect_wire[10].DATAB
bus_output[11] => connect_wire[11].DATAB
bus_output[12] => connect_wire[12].DATAB
bus_output[13] => connect_wire[13].DATAB
bus_output[14] => connect_wire[14].DATAB
bus_output[15] => connect_wire[15].DATAB
bus_output[16] => connect_wire[16].DATAB
bus_output[17] => connect_wire[17].DATAB
bus_output[18] => connect_wire[18].DATAB
bus_output[19] => connect_wire[19].DATAB
bus_output[20] => connect_wire[20].DATAB
bus_output[21] => connect_wire[21].DATAB
bus_output[22] => connect_wire[22].DATAB
bus_output[23] => connect_wire[23].DATAB
bus_output[24] => connect_wire[24].DATAB
bus_output[25] => connect_wire[25].DATAB
bus_output[26] => connect_wire[26].DATAB
bus_output[27] => connect_wire[27].DATAB
bus_output[28] => connect_wire[28].DATAB
bus_output[29] => connect_wire[29].DATAB
bus_output[30] => connect_wire[30].DATAB
bus_output[31] => connect_wire[31].DATAB
memory_data_in[0] => connect_wire[0].DATAA
memory_data_in[1] => connect_wire[1].DATAA
memory_data_in[2] => connect_wire[2].DATAA
memory_data_in[3] => connect_wire[3].DATAA
memory_data_in[4] => connect_wire[4].DATAA
memory_data_in[5] => connect_wire[5].DATAA
memory_data_in[6] => connect_wire[6].DATAA
memory_data_in[7] => connect_wire[7].DATAA
memory_data_in[8] => connect_wire[8].DATAA
memory_data_in[9] => connect_wire[9].DATAA
memory_data_in[10] => connect_wire[10].DATAA
memory_data_in[11] => connect_wire[11].DATAA
memory_data_in[12] => connect_wire[12].DATAA
memory_data_in[13] => connect_wire[13].DATAA
memory_data_in[14] => connect_wire[14].DATAA
memory_data_in[15] => connect_wire[15].DATAA
memory_data_in[16] => connect_wire[16].DATAA
memory_data_in[17] => connect_wire[17].DATAA
memory_data_in[18] => connect_wire[18].DATAA
memory_data_in[19] => connect_wire[19].DATAA
memory_data_in[20] => connect_wire[20].DATAA
memory_data_in[21] => connect_wire[21].DATAA
memory_data_in[22] => connect_wire[22].DATAA
memory_data_in[23] => connect_wire[23].DATAA
memory_data_in[24] => connect_wire[24].DATAA
memory_data_in[25] => connect_wire[25].DATAA
memory_data_in[26] => connect_wire[26].DATAA
memory_data_in[27] => connect_wire[27].DATAA
memory_data_in[28] => connect_wire[28].DATAA
memory_data_in[29] => connect_wire[29].DATAA
memory_data_in[30] => connect_wire[30].DATAA
memory_data_in[31] => connect_wire[31].DATAA
MDR_out[0] <= reg32:MDRregister.outputq[0]
MDR_out[1] <= reg32:MDRregister.outputq[1]
MDR_out[2] <= reg32:MDRregister.outputq[2]
MDR_out[3] <= reg32:MDRregister.outputq[3]
MDR_out[4] <= reg32:MDRregister.outputq[4]
MDR_out[5] <= reg32:MDRregister.outputq[5]
MDR_out[6] <= reg32:MDRregister.outputq[6]
MDR_out[7] <= reg32:MDRregister.outputq[7]
MDR_out[8] <= reg32:MDRregister.outputq[8]
MDR_out[9] <= reg32:MDRregister.outputq[9]
MDR_out[10] <= reg32:MDRregister.outputq[10]
MDR_out[11] <= reg32:MDRregister.outputq[11]
MDR_out[12] <= reg32:MDRregister.outputq[12]
MDR_out[13] <= reg32:MDRregister.outputq[13]
MDR_out[14] <= reg32:MDRregister.outputq[14]
MDR_out[15] <= reg32:MDRregister.outputq[15]
MDR_out[16] <= reg32:MDRregister.outputq[16]
MDR_out[17] <= reg32:MDRregister.outputq[17]
MDR_out[18] <= reg32:MDRregister.outputq[18]
MDR_out[19] <= reg32:MDRregister.outputq[19]
MDR_out[20] <= reg32:MDRregister.outputq[20]
MDR_out[21] <= reg32:MDRregister.outputq[21]
MDR_out[22] <= reg32:MDRregister.outputq[22]
MDR_out[23] <= reg32:MDRregister.outputq[23]
MDR_out[24] <= reg32:MDRregister.outputq[24]
MDR_out[25] <= reg32:MDRregister.outputq[25]
MDR_out[26] <= reg32:MDRregister.outputq[26]
MDR_out[27] <= reg32:MDRregister.outputq[27]
MDR_out[28] <= reg32:MDRregister.outputq[28]
MDR_out[29] <= reg32:MDRregister.outputq[29]
MDR_out[30] <= reg32:MDRregister.outputq[30]
MDR_out[31] <= reg32:MDRregister.outputq[31]
clear => reg32:MDRregister.clear
clk => reg32:MDRregister.clk
enable => reg32:MDRregister.enable
read_mux => connect_wire[31].OUTPUTSELECT
read_mux => connect_wire[30].OUTPUTSELECT
read_mux => connect_wire[29].OUTPUTSELECT
read_mux => connect_wire[28].OUTPUTSELECT
read_mux => connect_wire[27].OUTPUTSELECT
read_mux => connect_wire[26].OUTPUTSELECT
read_mux => connect_wire[25].OUTPUTSELECT
read_mux => connect_wire[24].OUTPUTSELECT
read_mux => connect_wire[23].OUTPUTSELECT
read_mux => connect_wire[22].OUTPUTSELECT
read_mux => connect_wire[21].OUTPUTSELECT
read_mux => connect_wire[20].OUTPUTSELECT
read_mux => connect_wire[19].OUTPUTSELECT
read_mux => connect_wire[18].OUTPUTSELECT
read_mux => connect_wire[17].OUTPUTSELECT
read_mux => connect_wire[16].OUTPUTSELECT
read_mux => connect_wire[15].OUTPUTSELECT
read_mux => connect_wire[14].OUTPUTSELECT
read_mux => connect_wire[13].OUTPUTSELECT
read_mux => connect_wire[12].OUTPUTSELECT
read_mux => connect_wire[11].OUTPUTSELECT
read_mux => connect_wire[10].OUTPUTSELECT
read_mux => connect_wire[9].OUTPUTSELECT
read_mux => connect_wire[8].OUTPUTSELECT
read_mux => connect_wire[7].OUTPUTSELECT
read_mux => connect_wire[6].OUTPUTSELECT
read_mux => connect_wire[5].OUTPUTSELECT
read_mux => connect_wire[4].OUTPUTSELECT
read_mux => connect_wire[3].OUTPUTSELECT
read_mux => connect_wire[2].OUTPUTSELECT
read_mux => connect_wire[1].OUTPUTSELECT
read_mux => connect_wire[0].OUTPUTSELECT


|datapath|MDR:MDRunit|reg32:MDRregister
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|selEncode:selectAndEnocde
Gra => Ra[3].OUTPUTSELECT
Gra => Ra[2].OUTPUTSELECT
Gra => Ra[1].OUTPUTSELECT
Gra => Ra[0].OUTPUTSELECT
Grb => Rb[3].OUTPUTSELECT
Grb => Rb[2].OUTPUTSELECT
Grb => Rb[1].OUTPUTSELECT
Grb => Rb[0].OUTPUTSELECT
Grc => Rc[3].OUTPUTSELECT
Grc => Rc[2].OUTPUTSELECT
Grc => Rc[1].OUTPUTSELECT
Grc => Rc[0].OUTPUTSELECT
Rin => R0in.IN1
Rin => R1in.IN1
Rin => R2in.IN1
Rin => R3in.IN1
Rin => R4in.IN1
Rin => R5in.IN1
Rin => R6in.IN1
Rin => R7in.IN1
Rin => R8in.IN1
Rin => R9in.IN1
Rin => R10in.IN1
Rin => R11in.IN1
Rin => R12in.IN1
Rin => R13in.IN1
Rin => R14in.IN1
Rin => R15in.IN1
Rout => R0out.IN0
BAout => R0out.IN1
inputData[0] => Coutput[0].DATAIN
inputData[1] => Coutput[1].DATAIN
inputData[2] => Coutput[2].DATAIN
inputData[3] => Coutput[3].DATAIN
inputData[4] => Coutput[4].DATAIN
inputData[5] => Coutput[5].DATAIN
inputData[6] => Coutput[6].DATAIN
inputData[7] => Coutput[7].DATAIN
inputData[8] => Coutput[8].DATAIN
inputData[9] => Coutput[9].DATAIN
inputData[10] => Coutput[10].DATAIN
inputData[11] => Coutput[11].DATAIN
inputData[12] => Coutput[12].DATAIN
inputData[13] => Coutput[13].DATAIN
inputData[14] => Coutput[14].DATAIN
inputData[15] => Rc[0].DATAB
inputData[15] => Coutput[15].DATAIN
inputData[16] => Rc[1].DATAB
inputData[16] => Coutput[16].DATAIN
inputData[17] => Rc[2].DATAB
inputData[17] => Coutput[17].DATAIN
inputData[18] => Rc[3].DATAB
inputData[18] => Coutput[31].DATAIN
inputData[18] => Coutput[30].DATAIN
inputData[18] => Coutput[29].DATAIN
inputData[18] => Coutput[28].DATAIN
inputData[18] => Coutput[27].DATAIN
inputData[18] => Coutput[26].DATAIN
inputData[18] => Coutput[25].DATAIN
inputData[18] => Coutput[24].DATAIN
inputData[18] => Coutput[23].DATAIN
inputData[18] => Coutput[22].DATAIN
inputData[18] => Coutput[21].DATAIN
inputData[18] => Coutput[20].DATAIN
inputData[18] => Coutput[19].DATAIN
inputData[18] => Coutput[18].DATAIN
inputData[19] => Rb[0].DATAB
inputData[20] => Rb[1].DATAB
inputData[21] => Rb[2].DATAB
inputData[22] => Rb[3].DATAB
inputData[23] => Ra[0].DATAB
inputData[24] => Ra[1].DATAB
inputData[25] => Ra[2].DATAB
inputData[26] => Ra[3].DATAB
inputData[27] => ~NO_FANOUT~
inputData[28] => ~NO_FANOUT~
inputData[29] => ~NO_FANOUT~
inputData[30] => ~NO_FANOUT~
inputData[31] => ~NO_FANOUT~
R0out <= R0out.DB_MAX_OUTPUT_PORT_TYPE
R1out <= R1out.DB_MAX_OUTPUT_PORT_TYPE
R2out <= R2out.DB_MAX_OUTPUT_PORT_TYPE
R3out <= R3out.DB_MAX_OUTPUT_PORT_TYPE
R4out <= R4out.DB_MAX_OUTPUT_PORT_TYPE
R5out <= R5out.DB_MAX_OUTPUT_PORT_TYPE
R6out <= R6out.DB_MAX_OUTPUT_PORT_TYPE
R7out <= R7out.DB_MAX_OUTPUT_PORT_TYPE
R8out <= R8out.DB_MAX_OUTPUT_PORT_TYPE
R9out <= R9out.DB_MAX_OUTPUT_PORT_TYPE
R10out <= R10out.DB_MAX_OUTPUT_PORT_TYPE
R11out <= R11out.DB_MAX_OUTPUT_PORT_TYPE
R12out <= R12out.DB_MAX_OUTPUT_PORT_TYPE
R13out <= R13out.DB_MAX_OUTPUT_PORT_TYPE
R14out <= R14out.DB_MAX_OUTPUT_PORT_TYPE
R15out <= R15out.DB_MAX_OUTPUT_PORT_TYPE
R0in <= R0in.DB_MAX_OUTPUT_PORT_TYPE
R1in <= R1in.DB_MAX_OUTPUT_PORT_TYPE
R2in <= R2in.DB_MAX_OUTPUT_PORT_TYPE
R3in <= R3in.DB_MAX_OUTPUT_PORT_TYPE
R4in <= R4in.DB_MAX_OUTPUT_PORT_TYPE
R5in <= R5in.DB_MAX_OUTPUT_PORT_TYPE
R6in <= R6in.DB_MAX_OUTPUT_PORT_TYPE
R7in <= R7in.DB_MAX_OUTPUT_PORT_TYPE
R8in <= R8in.DB_MAX_OUTPUT_PORT_TYPE
R9in <= R9in.DB_MAX_OUTPUT_PORT_TYPE
R10in <= R10in.DB_MAX_OUTPUT_PORT_TYPE
R11in <= R11in.DB_MAX_OUTPUT_PORT_TYPE
R12in <= R12in.DB_MAX_OUTPUT_PORT_TYPE
R13in <= R13in.DB_MAX_OUTPUT_PORT_TYPE
R14in <= R14in.DB_MAX_OUTPUT_PORT_TYPE
R15in <= R15in.DB_MAX_OUTPUT_PORT_TYPE
Coutput[0] <= inputData[0].DB_MAX_OUTPUT_PORT_TYPE
Coutput[1] <= inputData[1].DB_MAX_OUTPUT_PORT_TYPE
Coutput[2] <= inputData[2].DB_MAX_OUTPUT_PORT_TYPE
Coutput[3] <= inputData[3].DB_MAX_OUTPUT_PORT_TYPE
Coutput[4] <= inputData[4].DB_MAX_OUTPUT_PORT_TYPE
Coutput[5] <= inputData[5].DB_MAX_OUTPUT_PORT_TYPE
Coutput[6] <= inputData[6].DB_MAX_OUTPUT_PORT_TYPE
Coutput[7] <= inputData[7].DB_MAX_OUTPUT_PORT_TYPE
Coutput[8] <= inputData[8].DB_MAX_OUTPUT_PORT_TYPE
Coutput[9] <= inputData[9].DB_MAX_OUTPUT_PORT_TYPE
Coutput[10] <= inputData[10].DB_MAX_OUTPUT_PORT_TYPE
Coutput[11] <= inputData[11].DB_MAX_OUTPUT_PORT_TYPE
Coutput[12] <= inputData[12].DB_MAX_OUTPUT_PORT_TYPE
Coutput[13] <= inputData[13].DB_MAX_OUTPUT_PORT_TYPE
Coutput[14] <= inputData[14].DB_MAX_OUTPUT_PORT_TYPE
Coutput[15] <= inputData[15].DB_MAX_OUTPUT_PORT_TYPE
Coutput[16] <= inputData[16].DB_MAX_OUTPUT_PORT_TYPE
Coutput[17] <= inputData[17].DB_MAX_OUTPUT_PORT_TYPE
Coutput[18] <= inputData[18].DB_MAX_OUTPUT_PORT_TYPE
Coutput[19] <= inputData[18].DB_MAX_OUTPUT_PORT_TYPE
Coutput[20] <= inputData[18].DB_MAX_OUTPUT_PORT_TYPE
Coutput[21] <= inputData[18].DB_MAX_OUTPUT_PORT_TYPE
Coutput[22] <= inputData[18].DB_MAX_OUTPUT_PORT_TYPE
Coutput[23] <= inputData[18].DB_MAX_OUTPUT_PORT_TYPE
Coutput[24] <= inputData[18].DB_MAX_OUTPUT_PORT_TYPE
Coutput[25] <= inputData[18].DB_MAX_OUTPUT_PORT_TYPE
Coutput[26] <= inputData[18].DB_MAX_OUTPUT_PORT_TYPE
Coutput[27] <= inputData[18].DB_MAX_OUTPUT_PORT_TYPE
Coutput[28] <= inputData[18].DB_MAX_OUTPUT_PORT_TYPE
Coutput[29] <= inputData[18].DB_MAX_OUTPUT_PORT_TYPE
Coutput[30] <= inputData[18].DB_MAX_OUTPUT_PORT_TYPE
Coutput[31] <= inputData[18].DB_MAX_OUTPUT_PORT_TYPE


|datapath|RAM:RAMunit
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|datapath|RAM:RAMunit|altsyncram:altsyncram_component
wren_a => altsyncram_d8i1:auto_generated.wren_a
rden_a => altsyncram_d8i1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d8i1:auto_generated.data_a[0]
data_a[1] => altsyncram_d8i1:auto_generated.data_a[1]
data_a[2] => altsyncram_d8i1:auto_generated.data_a[2]
data_a[3] => altsyncram_d8i1:auto_generated.data_a[3]
data_a[4] => altsyncram_d8i1:auto_generated.data_a[4]
data_a[5] => altsyncram_d8i1:auto_generated.data_a[5]
data_a[6] => altsyncram_d8i1:auto_generated.data_a[6]
data_a[7] => altsyncram_d8i1:auto_generated.data_a[7]
data_a[8] => altsyncram_d8i1:auto_generated.data_a[8]
data_a[9] => altsyncram_d8i1:auto_generated.data_a[9]
data_a[10] => altsyncram_d8i1:auto_generated.data_a[10]
data_a[11] => altsyncram_d8i1:auto_generated.data_a[11]
data_a[12] => altsyncram_d8i1:auto_generated.data_a[12]
data_a[13] => altsyncram_d8i1:auto_generated.data_a[13]
data_a[14] => altsyncram_d8i1:auto_generated.data_a[14]
data_a[15] => altsyncram_d8i1:auto_generated.data_a[15]
data_a[16] => altsyncram_d8i1:auto_generated.data_a[16]
data_a[17] => altsyncram_d8i1:auto_generated.data_a[17]
data_a[18] => altsyncram_d8i1:auto_generated.data_a[18]
data_a[19] => altsyncram_d8i1:auto_generated.data_a[19]
data_a[20] => altsyncram_d8i1:auto_generated.data_a[20]
data_a[21] => altsyncram_d8i1:auto_generated.data_a[21]
data_a[22] => altsyncram_d8i1:auto_generated.data_a[22]
data_a[23] => altsyncram_d8i1:auto_generated.data_a[23]
data_a[24] => altsyncram_d8i1:auto_generated.data_a[24]
data_a[25] => altsyncram_d8i1:auto_generated.data_a[25]
data_a[26] => altsyncram_d8i1:auto_generated.data_a[26]
data_a[27] => altsyncram_d8i1:auto_generated.data_a[27]
data_a[28] => altsyncram_d8i1:auto_generated.data_a[28]
data_a[29] => altsyncram_d8i1:auto_generated.data_a[29]
data_a[30] => altsyncram_d8i1:auto_generated.data_a[30]
data_a[31] => altsyncram_d8i1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d8i1:auto_generated.address_a[0]
address_a[1] => altsyncram_d8i1:auto_generated.address_a[1]
address_a[2] => altsyncram_d8i1:auto_generated.address_a[2]
address_a[3] => altsyncram_d8i1:auto_generated.address_a[3]
address_a[4] => altsyncram_d8i1:auto_generated.address_a[4]
address_a[5] => altsyncram_d8i1:auto_generated.address_a[5]
address_a[6] => altsyncram_d8i1:auto_generated.address_a[6]
address_a[7] => altsyncram_d8i1:auto_generated.address_a[7]
address_a[8] => altsyncram_d8i1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d8i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d8i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d8i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d8i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d8i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d8i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d8i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d8i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d8i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_d8i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_d8i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_d8i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_d8i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_d8i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_d8i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_d8i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_d8i1:auto_generated.q_a[15]
q_a[16] <= altsyncram_d8i1:auto_generated.q_a[16]
q_a[17] <= altsyncram_d8i1:auto_generated.q_a[17]
q_a[18] <= altsyncram_d8i1:auto_generated.q_a[18]
q_a[19] <= altsyncram_d8i1:auto_generated.q_a[19]
q_a[20] <= altsyncram_d8i1:auto_generated.q_a[20]
q_a[21] <= altsyncram_d8i1:auto_generated.q_a[21]
q_a[22] <= altsyncram_d8i1:auto_generated.q_a[22]
q_a[23] <= altsyncram_d8i1:auto_generated.q_a[23]
q_a[24] <= altsyncram_d8i1:auto_generated.q_a[24]
q_a[25] <= altsyncram_d8i1:auto_generated.q_a[25]
q_a[26] <= altsyncram_d8i1:auto_generated.q_a[26]
q_a[27] <= altsyncram_d8i1:auto_generated.q_a[27]
q_a[28] <= altsyncram_d8i1:auto_generated.q_a[28]
q_a[29] <= altsyncram_d8i1:auto_generated.q_a[29]
q_a[30] <= altsyncram_d8i1:auto_generated.q_a[30]
q_a[31] <= altsyncram_d8i1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|datapath|RAM:RAMunit|altsyncram:altsyncram_component|altsyncram_d8i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|datapath|CONFF:CONFFunit
IRinput[0] => ~NO_FANOUT~
IRinput[1] => ~NO_FANOUT~
IRinput[2] => ~NO_FANOUT~
IRinput[3] => ~NO_FANOUT~
IRinput[4] => ~NO_FANOUT~
IRinput[5] => ~NO_FANOUT~
IRinput[6] => ~NO_FANOUT~
IRinput[7] => ~NO_FANOUT~
IRinput[8] => ~NO_FANOUT~
IRinput[9] => ~NO_FANOUT~
IRinput[10] => ~NO_FANOUT~
IRinput[11] => ~NO_FANOUT~
IRinput[12] => ~NO_FANOUT~
IRinput[13] => ~NO_FANOUT~
IRinput[14] => ~NO_FANOUT~
IRinput[15] => ~NO_FANOUT~
IRinput[16] => ~NO_FANOUT~
IRinput[17] => ~NO_FANOUT~
IRinput[18] => ~NO_FANOUT~
IRinput[19] => Mux0.IN5
IRinput[19] => Mux1.IN5
IRinput[19] => Mux2.IN5
IRinput[19] => Mux3.IN5
IRinput[20] => Mux0.IN4
IRinput[20] => Mux1.IN4
IRinput[20] => Mux2.IN4
IRinput[20] => Mux3.IN4
IRinput[21] => ~NO_FANOUT~
IRinput[22] => ~NO_FANOUT~
IRinput[23] => ~NO_FANOUT~
IRinput[24] => ~NO_FANOUT~
IRinput[25] => ~NO_FANOUT~
IRinput[26] => ~NO_FANOUT~
IRinput[27] => ~NO_FANOUT~
IRinput[28] => ~NO_FANOUT~
IRinput[29] => ~NO_FANOUT~
IRinput[30] => ~NO_FANOUT~
IRinput[31] => ~NO_FANOUT~
BusMuxOut[0] => busOR.IN1
BusMuxOut[1] => busOR.IN1
BusMuxOut[2] => busOR.IN1
BusMuxOut[3] => busOR.IN1
BusMuxOut[4] => busOR.IN1
BusMuxOut[5] => busOR.IN1
BusMuxOut[6] => busOR.IN1
BusMuxOut[7] => busOR.IN1
BusMuxOut[8] => busOR.IN1
BusMuxOut[9] => busOR.IN1
BusMuxOut[10] => busOR.IN1
BusMuxOut[11] => busOR.IN1
BusMuxOut[12] => busOR.IN1
BusMuxOut[13] => busOR.IN1
BusMuxOut[14] => busOR.IN1
BusMuxOut[15] => busOR.IN1
BusMuxOut[16] => busOR.IN1
BusMuxOut[17] => busOR.IN1
BusMuxOut[18] => busOR.IN1
BusMuxOut[19] => busOR.IN1
BusMuxOut[20] => busOR.IN1
BusMuxOut[21] => busOR.IN1
BusMuxOut[22] => busOR.IN1
BusMuxOut[23] => busOR.IN1
BusMuxOut[24] => busOR.IN1
BusMuxOut[25] => busOR.IN1
BusMuxOut[26] => busOR.IN1
BusMuxOut[27] => busOR.IN1
BusMuxOut[28] => busOR.IN1
BusMuxOut[29] => busOR.IN1
BusMuxOut[30] => busOR.IN0
BusMuxOut[31] => busOR.IN1
BusMuxOut[31] => conDIN.IN1
BusMuxOut[31] => conDIN.IN1
CONFFinput => CONFFoutput$latch.LATCH_ENABLE
CONFFoutput <= CONFFoutput$latch.DB_MAX_OUTPUT_PORT_TYPE


|datapath|control_unit:CONTROLU
clock => present_state~1.DATAIN
reset => present_state~3.DATAIN
stop => ~NO_FANOUT~
conFF => Selector11.IN4
run <= run$latch.DB_MAX_OUTPUT_PORT_TYPE
clear <= clear$latch.DB_MAX_OUTPUT_PORT_TYPE
IR[0] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => ~NO_FANOUT~
IR[7] => ~NO_FANOUT~
IR[8] => ~NO_FANOUT~
IR[9] => ~NO_FANOUT~
IR[10] => ~NO_FANOUT~
IR[11] => ~NO_FANOUT~
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
IR[16] => ~NO_FANOUT~
IR[17] => ~NO_FANOUT~
IR[18] => ~NO_FANOUT~
IR[19] => ~NO_FANOUT~
IR[20] => ~NO_FANOUT~
IR[21] => ~NO_FANOUT~
IR[22] => ~NO_FANOUT~
IR[23] => ~NO_FANOUT~
IR[24] => ~NO_FANOUT~
IR[25] => ~NO_FANOUT~
IR[26] => ~NO_FANOUT~
IR[27] => Mux5.IN32
IR[27] => Mux11.IN32
IR[27] => Mux14.IN32
IR[27] => Mux20.IN32
IR[27] => Mux23.IN32
IR[27] => Mux26.IN32
IR[27] => Mux29.IN32
IR[27] => Mux32.IN32
IR[27] => Mux35.IN32
IR[27] => Mux38.IN32
IR[27] => Mux41.IN32
IR[27] => Mux44.IN32
IR[27] => Mux47.IN32
IR[27] => Mux50.IN32
IR[27] => Mux53.IN32
IR[27] => Mux56.IN32
IR[27] => Mux59.IN32
IR[27] => Mux63.IN32
IR[27] => Mux67.IN32
IR[27] => Mux68.IN32
IR[27] => Mux70.IN32
IR[27] => Mux71.IN32
IR[27] => Mux72.IN32
IR[27] => Mux79.IN32
IR[27] => Mux80.IN32
IR[27] => Mux95.IN32
IR[27] => Mux99.IN32
IR[27] => Mux100.IN32
IR[28] => Mux5.IN31
IR[28] => Mux11.IN31
IR[28] => Mux14.IN31
IR[28] => Mux20.IN31
IR[28] => Mux23.IN31
IR[28] => Mux26.IN31
IR[28] => Mux29.IN31
IR[28] => Mux32.IN31
IR[28] => Mux35.IN31
IR[28] => Mux38.IN31
IR[28] => Mux41.IN31
IR[28] => Mux44.IN31
IR[28] => Mux47.IN31
IR[28] => Mux50.IN31
IR[28] => Mux53.IN31
IR[28] => Mux56.IN31
IR[28] => Mux59.IN31
IR[28] => Mux63.IN31
IR[28] => Mux67.IN31
IR[28] => Mux68.IN31
IR[28] => Mux70.IN31
IR[28] => Mux71.IN31
IR[28] => Mux72.IN31
IR[28] => Mux79.IN31
IR[28] => Mux80.IN31
IR[28] => Mux95.IN31
IR[28] => Mux99.IN31
IR[28] => Mux100.IN31
IR[29] => Mux0.IN9
IR[29] => Mux1.IN9
IR[29] => Mux2.IN9
IR[29] => Mux3.IN9
IR[29] => Mux4.IN9
IR[29] => Mux5.IN30
IR[29] => Mux6.IN9
IR[29] => Mux7.IN9
IR[29] => Mux8.IN9
IR[29] => Mux9.IN9
IR[29] => Mux10.IN9
IR[29] => Mux11.IN30
IR[29] => Mux12.IN9
IR[29] => Mux13.IN9
IR[29] => Mux14.IN30
IR[29] => Mux15.IN9
IR[29] => Mux16.IN9
IR[29] => Mux17.IN9
IR[29] => Mux18.IN9
IR[29] => Mux19.IN9
IR[29] => Mux20.IN30
IR[29] => Mux21.IN9
IR[29] => Mux22.IN9
IR[29] => Mux23.IN30
IR[29] => Mux24.IN9
IR[29] => Mux25.IN9
IR[29] => Mux26.IN30
IR[29] => Mux27.IN9
IR[29] => Mux28.IN9
IR[29] => Mux29.IN30
IR[29] => Mux30.IN9
IR[29] => Mux31.IN9
IR[29] => Mux32.IN30
IR[29] => Mux33.IN9
IR[29] => Mux34.IN9
IR[29] => Mux35.IN30
IR[29] => Mux36.IN9
IR[29] => Mux37.IN9
IR[29] => Mux38.IN30
IR[29] => Mux39.IN9
IR[29] => Mux40.IN9
IR[29] => Mux41.IN30
IR[29] => Mux42.IN9
IR[29] => Mux43.IN9
IR[29] => Mux44.IN30
IR[29] => Mux45.IN9
IR[29] => Mux46.IN9
IR[29] => Mux47.IN30
IR[29] => Mux48.IN9
IR[29] => Mux49.IN9
IR[29] => Mux50.IN30
IR[29] => Mux51.IN9
IR[29] => Mux52.IN9
IR[29] => Mux53.IN30
IR[29] => Mux54.IN9
IR[29] => Mux55.IN9
IR[29] => Mux56.IN30
IR[29] => Mux57.IN9
IR[29] => Mux58.IN9
IR[29] => Mux59.IN30
IR[29] => Mux60.IN9
IR[29] => Mux61.IN9
IR[29] => Mux62.IN9
IR[29] => Mux63.IN30
IR[29] => Mux64.IN9
IR[29] => Mux65.IN9
IR[29] => Mux66.IN9
IR[29] => Mux67.IN30
IR[29] => Mux68.IN30
IR[29] => Mux69.IN9
IR[29] => Mux70.IN30
IR[29] => Mux71.IN30
IR[29] => Mux72.IN30
IR[29] => Mux73.IN9
IR[29] => Mux74.IN9
IR[29] => Mux75.IN9
IR[29] => Mux76.IN9
IR[29] => Mux77.IN9
IR[29] => Mux78.IN9
IR[29] => Mux79.IN30
IR[29] => Mux80.IN30
IR[29] => Mux81.IN9
IR[29] => Mux82.IN9
IR[29] => Mux83.IN9
IR[29] => Mux84.IN9
IR[29] => Mux85.IN9
IR[29] => Mux86.IN9
IR[29] => Mux87.IN9
IR[29] => Mux88.IN9
IR[29] => Mux89.IN9
IR[29] => Mux90.IN9
IR[29] => Mux91.IN9
IR[29] => Mux92.IN9
IR[29] => Mux93.IN9
IR[29] => Mux94.IN9
IR[29] => Mux95.IN30
IR[29] => Mux96.IN9
IR[29] => Mux97.IN9
IR[29] => Mux98.IN9
IR[29] => Mux99.IN30
IR[29] => Mux100.IN30
IR[30] => Mux0.IN8
IR[30] => Mux1.IN8
IR[30] => Mux2.IN8
IR[30] => Mux3.IN8
IR[30] => Mux4.IN8
IR[30] => Mux5.IN29
IR[30] => Mux6.IN8
IR[30] => Mux7.IN8
IR[30] => Mux8.IN8
IR[30] => Mux9.IN8
IR[30] => Mux10.IN8
IR[30] => Mux11.IN29
IR[30] => Mux12.IN8
IR[30] => Mux13.IN8
IR[30] => Mux14.IN29
IR[30] => Mux15.IN8
IR[30] => Mux16.IN8
IR[30] => Mux17.IN8
IR[30] => Mux18.IN8
IR[30] => Mux19.IN8
IR[30] => Mux20.IN29
IR[30] => Mux21.IN8
IR[30] => Mux22.IN8
IR[30] => Mux23.IN29
IR[30] => Mux24.IN8
IR[30] => Mux25.IN8
IR[30] => Mux26.IN29
IR[30] => Mux27.IN8
IR[30] => Mux28.IN8
IR[30] => Mux29.IN29
IR[30] => Mux30.IN8
IR[30] => Mux31.IN8
IR[30] => Mux32.IN29
IR[30] => Mux33.IN8
IR[30] => Mux34.IN8
IR[30] => Mux35.IN29
IR[30] => Mux36.IN8
IR[30] => Mux37.IN8
IR[30] => Mux38.IN29
IR[30] => Mux39.IN8
IR[30] => Mux40.IN8
IR[30] => Mux41.IN29
IR[30] => Mux42.IN8
IR[30] => Mux43.IN8
IR[30] => Mux44.IN29
IR[30] => Mux45.IN8
IR[30] => Mux46.IN8
IR[30] => Mux47.IN29
IR[30] => Mux48.IN8
IR[30] => Mux49.IN8
IR[30] => Mux50.IN29
IR[30] => Mux51.IN8
IR[30] => Mux52.IN8
IR[30] => Mux53.IN29
IR[30] => Mux54.IN8
IR[30] => Mux55.IN8
IR[30] => Mux56.IN29
IR[30] => Mux57.IN8
IR[30] => Mux58.IN8
IR[30] => Mux59.IN29
IR[30] => Mux60.IN8
IR[30] => Mux61.IN8
IR[30] => Mux62.IN8
IR[30] => Mux63.IN29
IR[30] => Mux64.IN8
IR[30] => Mux65.IN8
IR[30] => Mux66.IN8
IR[30] => Mux67.IN29
IR[30] => Mux68.IN29
IR[30] => Mux69.IN8
IR[30] => Mux70.IN29
IR[30] => Mux71.IN29
IR[30] => Mux72.IN29
IR[30] => Mux73.IN8
IR[30] => Mux74.IN8
IR[30] => Mux75.IN8
IR[30] => Mux76.IN8
IR[30] => Mux77.IN8
IR[30] => Mux78.IN8
IR[30] => Mux79.IN29
IR[30] => Mux80.IN29
IR[30] => Mux81.IN8
IR[30] => Mux82.IN8
IR[30] => Mux83.IN8
IR[30] => Mux84.IN8
IR[30] => Mux85.IN8
IR[30] => Mux86.IN8
IR[30] => Mux87.IN8
IR[30] => Mux88.IN8
IR[30] => Mux89.IN8
IR[30] => Mux90.IN8
IR[30] => Mux91.IN8
IR[30] => Mux92.IN8
IR[30] => Mux93.IN8
IR[30] => Mux94.IN8
IR[30] => Mux95.IN29
IR[30] => Mux96.IN8
IR[30] => Mux97.IN8
IR[30] => Mux98.IN8
IR[30] => Mux99.IN29
IR[30] => Mux100.IN29
IR[31] => Mux0.IN7
IR[31] => Mux1.IN7
IR[31] => Mux2.IN7
IR[31] => Mux3.IN7
IR[31] => Mux4.IN7
IR[31] => Mux5.IN28
IR[31] => Mux6.IN7
IR[31] => Mux7.IN7
IR[31] => Mux8.IN7
IR[31] => Mux9.IN7
IR[31] => Mux10.IN7
IR[31] => Mux11.IN28
IR[31] => Mux12.IN7
IR[31] => Mux13.IN7
IR[31] => Mux14.IN28
IR[31] => Mux15.IN7
IR[31] => Mux16.IN7
IR[31] => Mux17.IN7
IR[31] => Mux18.IN7
IR[31] => Mux19.IN7
IR[31] => Mux20.IN28
IR[31] => Mux21.IN7
IR[31] => Mux22.IN7
IR[31] => Mux23.IN28
IR[31] => Mux24.IN7
IR[31] => Mux25.IN7
IR[31] => Mux26.IN28
IR[31] => Mux27.IN7
IR[31] => Mux28.IN7
IR[31] => Mux29.IN28
IR[31] => Mux30.IN7
IR[31] => Mux31.IN7
IR[31] => Mux32.IN28
IR[31] => Mux33.IN7
IR[31] => Mux34.IN7
IR[31] => Mux35.IN28
IR[31] => Mux36.IN7
IR[31] => Mux37.IN7
IR[31] => Mux38.IN28
IR[31] => Mux39.IN7
IR[31] => Mux40.IN7
IR[31] => Mux41.IN28
IR[31] => Mux42.IN7
IR[31] => Mux43.IN7
IR[31] => Mux44.IN28
IR[31] => Mux45.IN7
IR[31] => Mux46.IN7
IR[31] => Mux47.IN28
IR[31] => Mux48.IN7
IR[31] => Mux49.IN7
IR[31] => Mux50.IN28
IR[31] => Mux51.IN7
IR[31] => Mux52.IN7
IR[31] => Mux53.IN28
IR[31] => Mux54.IN7
IR[31] => Mux55.IN7
IR[31] => Mux56.IN28
IR[31] => Mux57.IN7
IR[31] => Mux58.IN7
IR[31] => Mux59.IN28
IR[31] => Mux60.IN7
IR[31] => Mux61.IN7
IR[31] => Mux62.IN7
IR[31] => Mux63.IN28
IR[31] => Mux64.IN7
IR[31] => Mux65.IN7
IR[31] => Mux66.IN7
IR[31] => Mux67.IN28
IR[31] => Mux68.IN28
IR[31] => Mux69.IN7
IR[31] => Mux70.IN28
IR[31] => Mux71.IN28
IR[31] => Mux72.IN28
IR[31] => Mux73.IN7
IR[31] => Mux74.IN7
IR[31] => Mux75.IN7
IR[31] => Mux76.IN7
IR[31] => Mux77.IN7
IR[31] => Mux78.IN7
IR[31] => Mux79.IN28
IR[31] => Mux80.IN28
IR[31] => Mux81.IN7
IR[31] => Mux82.IN7
IR[31] => Mux83.IN7
IR[31] => Mux84.IN7
IR[31] => Mux85.IN7
IR[31] => Mux86.IN7
IR[31] => Mux87.IN7
IR[31] => Mux88.IN7
IR[31] => Mux89.IN7
IR[31] => Mux90.IN7
IR[31] => Mux91.IN7
IR[31] => Mux92.IN7
IR[31] => Mux93.IN7
IR[31] => Mux94.IN7
IR[31] => Mux95.IN28
IR[31] => Mux96.IN7
IR[31] => Mux97.IN7
IR[31] => Mux98.IN7
IR[31] => Mux99.IN28
IR[31] => Mux100.IN28
PCout <= PCout$latch.DB_MAX_OUTPUT_PORT_TYPE
MDRout <= MDRout$latch.DB_MAX_OUTPUT_PORT_TYPE
ZHIout <= ZHIout$latch.DB_MAX_OUTPUT_PORT_TYPE
ZLOout <= ZLOout$latch.DB_MAX_OUTPUT_PORT_TYPE
HIout <= HIout$latch.DB_MAX_OUTPUT_PORT_TYPE
LOout <= LOout$latch.DB_MAX_OUTPUT_PORT_TYPE
inportOUT <= inportOUT$latch.DB_MAX_OUTPUT_PORT_TYPE
Rin <= Rin$latch.DB_MAX_OUTPUT_PORT_TYPE
Rout <= Rout$latch.DB_MAX_OUTPUT_PORT_TYPE
Gra <= Gra$latch.DB_MAX_OUTPUT_PORT_TYPE
Grb <= Grb$latch.DB_MAX_OUTPUT_PORT_TYPE
Grc <= Grc$latch.DB_MAX_OUTPUT_PORT_TYPE
HIin <= HIin$latch.DB_MAX_OUTPUT_PORT_TYPE
LOin <= LOin$latch.DB_MAX_OUTPUT_PORT_TYPE
CONin <= CONin$latch.DB_MAX_OUTPUT_PORT_TYPE
PCin <= PCin$latch.DB_MAX_OUTPUT_PORT_TYPE
IRin <= IRin$latch.DB_MAX_OUTPUT_PORT_TYPE
Yin <= Yin$latch.DB_MAX_OUTPUT_PORT_TYPE
Zin <= Zin$latch.DB_MAX_OUTPUT_PORT_TYPE
MARin <= MARin$latch.DB_MAX_OUTPUT_PORT_TYPE
MDRin <= MDRin$latch.DB_MAX_OUTPUT_PORT_TYPE
OutPortin <= OutPortin$latch.DB_MAX_OUTPUT_PORT_TYPE
inportin <= run.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout$latch.DB_MAX_OUTPUT_PORT_TYPE
BAout <= BAout$latch.DB_MAX_OUTPUT_PORT_TYPE
IncPC <= IncPC$latch.DB_MAX_OUTPUT_PORT_TYPE
and_op <= and_op$latch.DB_MAX_OUTPUT_PORT_TYPE
or_op <= or_op$latch.DB_MAX_OUTPUT_PORT_TYPE
add_op <= add_op$latch.DB_MAX_OUTPUT_PORT_TYPE
sub_op <= sub_op$latch.DB_MAX_OUTPUT_PORT_TYPE
mul_op <= mul_op$latch.DB_MAX_OUTPUT_PORT_TYPE
div_op <= div_op$latch.DB_MAX_OUTPUT_PORT_TYPE
shr_op <= shr_op$latch.DB_MAX_OUTPUT_PORT_TYPE
shl_op <= shl_op$latch.DB_MAX_OUTPUT_PORT_TYPE
shra_op <= shra_op$latch.DB_MAX_OUTPUT_PORT_TYPE
ror_op <= ror_op$latch.DB_MAX_OUTPUT_PORT_TYPE
rol_op <= rol_op$latch.DB_MAX_OUTPUT_PORT_TYPE
neg_op <= neg_op$latch.DB_MAX_OUTPUT_PORT_TYPE
not_op <= not_op$latch.DB_MAX_OUTPUT_PORT_TYPE
read_op <= <VCC>
readRAM <= readRAM$latch.DB_MAX_OUTPUT_PORT_TYPE
writeRAM <= writeRAM$latch.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg0:register0
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear => outputq[31].IN0
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA
BAout => outputq[31].IN1


|datapath|reg32:reg1
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:reg2
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:reg3
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:reg4
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:reg5
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:reg6
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:reg7
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:reg8
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:reg9
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:reg10
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:reg11
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:reg12
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:reg13
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:reg14
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:reg15
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:regHI
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:regLO
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:regIR
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:regY
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:regPC
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:regZhigh
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:regZlow
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|MARreg:MARregister
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => ~NO_FANOUT~
inputd[10] => ~NO_FANOUT~
inputd[11] => ~NO_FANOUT~
inputd[12] => ~NO_FANOUT~
inputd[13] => ~NO_FANOUT~
inputd[14] => ~NO_FANOUT~
inputd[15] => ~NO_FANOUT~
inputd[16] => ~NO_FANOUT~
inputd[17] => ~NO_FANOUT~
inputd[18] => ~NO_FANOUT~
inputd[19] => ~NO_FANOUT~
inputd[20] => ~NO_FANOUT~
inputd[21] => ~NO_FANOUT~
inputd[22] => ~NO_FANOUT~
inputd[23] => ~NO_FANOUT~
inputd[24] => ~NO_FANOUT~
inputd[25] => ~NO_FANOUT~
inputd[26] => ~NO_FANOUT~
inputd[27] => ~NO_FANOUT~
inputd[28] => ~NO_FANOUT~
inputd[29] => ~NO_FANOUT~
inputd[30] => ~NO_FANOUT~
inputd[31] => ~NO_FANOUT~
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
enable => outputq[0]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA


|datapath|reg32:regINPORT
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


|datapath|reg32:regOUTPORT
inputd[0] => outputq[0]~reg0.DATAIN
inputd[1] => outputq[1]~reg0.DATAIN
inputd[2] => outputq[2]~reg0.DATAIN
inputd[3] => outputq[3]~reg0.DATAIN
inputd[4] => outputq[4]~reg0.DATAIN
inputd[5] => outputq[5]~reg0.DATAIN
inputd[6] => outputq[6]~reg0.DATAIN
inputd[7] => outputq[7]~reg0.DATAIN
inputd[8] => outputq[8]~reg0.DATAIN
inputd[9] => outputq[9]~reg0.DATAIN
inputd[10] => outputq[10]~reg0.DATAIN
inputd[11] => outputq[11]~reg0.DATAIN
inputd[12] => outputq[12]~reg0.DATAIN
inputd[13] => outputq[13]~reg0.DATAIN
inputd[14] => outputq[14]~reg0.DATAIN
inputd[15] => outputq[15]~reg0.DATAIN
inputd[16] => outputq[16]~reg0.DATAIN
inputd[17] => outputq[17]~reg0.DATAIN
inputd[18] => outputq[18]~reg0.DATAIN
inputd[19] => outputq[19]~reg0.DATAIN
inputd[20] => outputq[20]~reg0.DATAIN
inputd[21] => outputq[21]~reg0.DATAIN
inputd[22] => outputq[22]~reg0.DATAIN
inputd[23] => outputq[23]~reg0.DATAIN
inputd[24] => outputq[24]~reg0.DATAIN
inputd[25] => outputq[25]~reg0.DATAIN
inputd[26] => outputq[26]~reg0.DATAIN
inputd[27] => outputq[27]~reg0.DATAIN
inputd[28] => outputq[28]~reg0.DATAIN
inputd[29] => outputq[29]~reg0.DATAIN
inputd[30] => outputq[30]~reg0.DATAIN
inputd[31] => outputq[31]~reg0.DATAIN
outputq[0] <= outputq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[1] <= outputq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[2] <= outputq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[3] <= outputq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[4] <= outputq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[5] <= outputq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[6] <= outputq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[7] <= outputq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[8] <= outputq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[9] <= outputq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[10] <= outputq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[11] <= outputq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[12] <= outputq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[13] <= outputq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[14] <= outputq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[15] <= outputq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[16] <= outputq[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[17] <= outputq[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[18] <= outputq[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[19] <= outputq[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[20] <= outputq[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[21] <= outputq[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[22] <= outputq[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[23] <= outputq[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[24] <= outputq[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[25] <= outputq[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[26] <= outputq[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[27] <= outputq[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[28] <= outputq[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[29] <= outputq[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[30] <= outputq[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputq[31] <= outputq[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => outputq[0]~reg0.CLK
clk => outputq[1]~reg0.CLK
clk => outputq[2]~reg0.CLK
clk => outputq[3]~reg0.CLK
clk => outputq[4]~reg0.CLK
clk => outputq[5]~reg0.CLK
clk => outputq[6]~reg0.CLK
clk => outputq[7]~reg0.CLK
clk => outputq[8]~reg0.CLK
clk => outputq[9]~reg0.CLK
clk => outputq[10]~reg0.CLK
clk => outputq[11]~reg0.CLK
clk => outputq[12]~reg0.CLK
clk => outputq[13]~reg0.CLK
clk => outputq[14]~reg0.CLK
clk => outputq[15]~reg0.CLK
clk => outputq[16]~reg0.CLK
clk => outputq[17]~reg0.CLK
clk => outputq[18]~reg0.CLK
clk => outputq[19]~reg0.CLK
clk => outputq[20]~reg0.CLK
clk => outputq[21]~reg0.CLK
clk => outputq[22]~reg0.CLK
clk => outputq[23]~reg0.CLK
clk => outputq[24]~reg0.CLK
clk => outputq[25]~reg0.CLK
clk => outputq[26]~reg0.CLK
clk => outputq[27]~reg0.CLK
clk => outputq[28]~reg0.CLK
clk => outputq[29]~reg0.CLK
clk => outputq[30]~reg0.CLK
clk => outputq[31]~reg0.CLK
clear => outputq[0]~reg0.ACLR
clear => outputq[1]~reg0.ACLR
clear => outputq[2]~reg0.ACLR
clear => outputq[3]~reg0.ACLR
clear => outputq[4]~reg0.ACLR
clear => outputq[5]~reg0.ACLR
clear => outputq[6]~reg0.ACLR
clear => outputq[7]~reg0.ACLR
clear => outputq[8]~reg0.ACLR
clear => outputq[9]~reg0.ACLR
clear => outputq[10]~reg0.ACLR
clear => outputq[11]~reg0.ACLR
clear => outputq[12]~reg0.ACLR
clear => outputq[13]~reg0.ACLR
clear => outputq[14]~reg0.ACLR
clear => outputq[15]~reg0.ACLR
clear => outputq[16]~reg0.ACLR
clear => outputq[17]~reg0.ACLR
clear => outputq[18]~reg0.ACLR
clear => outputq[19]~reg0.ACLR
clear => outputq[20]~reg0.ACLR
clear => outputq[21]~reg0.ACLR
clear => outputq[22]~reg0.ACLR
clear => outputq[23]~reg0.ACLR
clear => outputq[24]~reg0.ACLR
clear => outputq[25]~reg0.ACLR
clear => outputq[26]~reg0.ACLR
clear => outputq[27]~reg0.ACLR
clear => outputq[28]~reg0.ACLR
clear => outputq[29]~reg0.ACLR
clear => outputq[30]~reg0.ACLR
clear => outputq[31]~reg0.ACLR
enable => outputq[31]~reg0.ENA
enable => outputq[30]~reg0.ENA
enable => outputq[29]~reg0.ENA
enable => outputq[28]~reg0.ENA
enable => outputq[27]~reg0.ENA
enable => outputq[26]~reg0.ENA
enable => outputq[25]~reg0.ENA
enable => outputq[24]~reg0.ENA
enable => outputq[23]~reg0.ENA
enable => outputq[22]~reg0.ENA
enable => outputq[21]~reg0.ENA
enable => outputq[20]~reg0.ENA
enable => outputq[19]~reg0.ENA
enable => outputq[18]~reg0.ENA
enable => outputq[17]~reg0.ENA
enable => outputq[16]~reg0.ENA
enable => outputq[15]~reg0.ENA
enable => outputq[14]~reg0.ENA
enable => outputq[13]~reg0.ENA
enable => outputq[12]~reg0.ENA
enable => outputq[11]~reg0.ENA
enable => outputq[10]~reg0.ENA
enable => outputq[9]~reg0.ENA
enable => outputq[8]~reg0.ENA
enable => outputq[7]~reg0.ENA
enable => outputq[6]~reg0.ENA
enable => outputq[5]~reg0.ENA
enable => outputq[4]~reg0.ENA
enable => outputq[3]~reg0.ENA
enable => outputq[2]~reg0.ENA
enable => outputq[1]~reg0.ENA
enable => outputq[0]~reg0.ENA


