Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  2 11:03:37 2021
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a15t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              21 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            9 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |              20 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                           Enable Signal                          |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clock |                                                                  |                                                      |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clock | design_1_i/reset_generator_0/inst/sel                            | design_1_i/reset_generator_0/inst/counter[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clock | design_1_i/pulse_generator_0/inst/counter[0]_i_2_n_0             | design_1_i/pulse_generator_0/inst/counter0           |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clock | design_1_i/rnd_gen_top_0/inst/ready_counter_0/counter[0]_i_1_n_0 | design_1_i/reset_generator_0/inst/reset              |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clock | design_1_i/rnd_gen_top_0/inst/ready_counter_0/E[0]               |                                                      |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clock |                                                                  | design_1_i/reset_generator_0/inst/reset              |                7 |             21 |         3.00 |
+----------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


