// Seed: 792179912
module module_0 (
    input  tri  id_0,
    output tri  id_1,
    input  wor  id_2,
    input  tri1 id_3,
    input  wor  id_4,
    output tri  id_5
);
  wire id_7, id_8;
  uwire id_9;
  tri0  id_10;
  assign id_10 = id_9 != 1;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4,
    output wand id_5
);
  assign id_1 = id_2;
  wire id_7;
  module_0(
      id_3, id_5, id_3, id_2, id_3, id_0
  );
endmodule
