
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _682_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.350266    5.831232    3.266470    7.266470 ^ rst_n (in)
                                                         rst_n (net)
                      5.831232    0.000000    7.266470 ^ _682_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.266470   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.891459   17.858541   library recovery time
                                             17.858541   data required time
---------------------------------------------------------------------------------------------
                                             17.858541   data required time
                                             -7.266470   data arrival time
---------------------------------------------------------------------------------------------
                                             10.592072   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _686_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.350266    5.831232    3.266470    7.266470 ^ rst_n (in)
                                                         rst_n (net)
                      5.831232    0.000000    7.266470 ^ _686_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.266470   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.891459   17.858541   library recovery time
                                             17.858541   data required time
---------------------------------------------------------------------------------------------
                                             17.858541   data required time
                                             -7.266470   data arrival time
---------------------------------------------------------------------------------------------
                                             10.592072   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _687_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.350266    5.831232    3.266470    7.266470 ^ rst_n (in)
                                                         rst_n (net)
                      5.831232    0.000000    7.266470 ^ _687_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.266470   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.891459   17.858541   library recovery time
                                             17.858541   data required time
---------------------------------------------------------------------------------------------
                                             17.858541   data required time
                                             -7.266470   data arrival time
---------------------------------------------------------------------------------------------
                                             10.592072   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _688_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.350266    5.831232    3.266470    7.266470 ^ rst_n (in)
                                                         rst_n (net)
                      5.831232    0.000000    7.266470 ^ _688_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.266470   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.891459   17.858541   library recovery time
                                             17.858541   data required time
---------------------------------------------------------------------------------------------
                                             17.858541   data required time
                                             -7.266470   data arrival time
---------------------------------------------------------------------------------------------
                                             10.592072   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _689_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.350266    5.831232    3.266470    7.266470 ^ rst_n (in)
                                                         rst_n (net)
                      5.831232    0.000000    7.266470 ^ _689_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.266470   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.891459   17.858541   library recovery time
                                             17.858541   data required time
---------------------------------------------------------------------------------------------
                                             17.858541   data required time
                                             -7.266470   data arrival time
---------------------------------------------------------------------------------------------
                                             10.592072   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _690_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.350266    5.831232    3.266470    7.266470 ^ rst_n (in)
                                                         rst_n (net)
                      5.831232    0.000000    7.266470 ^ _690_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.266470   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.891459   17.858541   library recovery time
                                             17.858541   data required time
---------------------------------------------------------------------------------------------
                                             17.858541   data required time
                                             -7.266470   data arrival time
---------------------------------------------------------------------------------------------
                                             10.592072   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _691_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.350266    5.831232    3.266470    7.266470 ^ rst_n (in)
                                                         rst_n (net)
                      5.831232    0.000000    7.266470 ^ _691_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.266470   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _691_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.891459   17.858541   library recovery time
                                             17.858541   data required time
---------------------------------------------------------------------------------------------
                                             17.858541   data required time
                                             -7.266470   data arrival time
---------------------------------------------------------------------------------------------
                                             10.592072   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _692_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.350266    5.831232    3.266470    7.266470 ^ rst_n (in)
                                                         rst_n (net)
                      5.831232    0.000000    7.266470 ^ _692_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.266470   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _692_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.891459   17.858541   library recovery time
                                             17.858541   data required time
---------------------------------------------------------------------------------------------
                                             17.858541   data required time
                                             -7.266470   data arrival time
---------------------------------------------------------------------------------------------
                                             10.592072   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _693_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.350266    5.831232    3.266470    7.266470 ^ rst_n (in)
                                                         rst_n (net)
                      5.831232    0.000000    7.266470 ^ _693_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.266470   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _693_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.891459   17.858541   library recovery time
                                             17.858541   data required time
---------------------------------------------------------------------------------------------
                                             17.858541   data required time
                                             -7.266470   data arrival time
---------------------------------------------------------------------------------------------
                                             10.592072   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _688_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.320292    0.000000    4.339933 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.352033    0.257567    4.597500 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.352033    0.000000    4.597500 ^ _688_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.597500   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.338046   19.411955   library setup time
                                             19.411955   data required time
---------------------------------------------------------------------------------------------
                                             19.411955   data required time
                                             -4.597500   data arrival time
---------------------------------------------------------------------------------------------
                                             14.814455   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _687_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.320292    0.000000    4.339933 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.229750    0.204221    4.544154 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.229750    0.000000    4.544154 ^ _687_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.544154   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313332   19.436670   library setup time
                                             19.436670   data required time
---------------------------------------------------------------------------------------------
                                             19.436670   data required time
                                             -4.544154   data arrival time
---------------------------------------------------------------------------------------------
                                             14.892516   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _690_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.320292    0.000000    4.339933 v _390_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.229750    0.204221    4.544154 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.229750    0.000000    4.544154 ^ _690_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.544154   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313332   19.436670   library setup time
                                             19.436670   data required time
---------------------------------------------------------------------------------------------
                                             19.436670   data required time
                                             -4.544154   data arrival time
---------------------------------------------------------------------------------------------
                                             14.892516   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _686_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017436    0.320292    0.237614    4.339933 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.320292    0.000000    4.339933 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.232740    0.199323    4.539256 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.232740    0.000000    4.539256 ^ _686_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.539256   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313980   19.436022   library setup time
                                             19.436022   data required time
---------------------------------------------------------------------------------------------
                                             19.436022   data required time
                                             -4.539256   data arrival time
---------------------------------------------------------------------------------------------
                                             14.896765   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _689_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003009    0.173215    0.439294    4.541613 ^ _388_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.173215    0.000000    4.541613 ^ _689_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.541613   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.301089   19.448912   library setup time
                                             19.448912   data required time
---------------------------------------------------------------------------------------------
                                             19.448912   data required time
                                             -4.541613   data arrival time
---------------------------------------------------------------------------------------------
                                             14.907301   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _682_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010576    0.224896    0.102319    4.102319 ^ ena (in)
                                                         ena (net)
                      0.224896    0.000000    4.102319 ^ _434_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003009    0.134073    0.280585    4.382905 ^ _434_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.134073    0.000000    4.382905 ^ _682_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.382905   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.293202   19.456799   library setup time
                                             19.456799   data required time
---------------------------------------------------------------------------------------------
                                             19.456799   data required time
                                             -4.382905   data arrival time
---------------------------------------------------------------------------------------------
                                             15.073895   slack (MET)



