

================================================================
== Vivado HLS Report for 'apply_rotary_pos_emb'
================================================================
* Date:           Fri Dec  6 10:14:08 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13122|    13122| 0.131 ms | 0.131 ms |  13122|  13122|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- APPLY_ROTARY_POS_EMB_LOOP_1   |     2336|     2336|       146|          -|          -|    16|    no    |
        | + APPLY_ROTARY_POS_EMB_LOOP_3  |      144|      144|         3|          -|          -|    48|    no    |
        |- APPLY_ROTARY_POS_EMB_LOOP_4   |    10784|    10784|       674|          -|          -|    16|    no    |
        | + APPLY_ROTARY_POS_EMB_LOOP_6  |      672|      672|         7|          -|          -|    96|    no    |
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rotated_q_0_V = alloca [1536 x i40], align 8" [./layer.h:166]   --->   Operation 14 'alloca' 'rotated_q_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rotated_k_0_V = alloca [1536 x i40], align 8" [./layer.h:167]   --->   Operation 15 'alloca' 'rotated_k_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader401" [./layer.h:168]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %APPLY_ROTARY_POS_EMB_LOOP_2_end ], [ 0, %arrayctor.loop7.preheader ]"   --->   Operation 17 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.36ns)   --->   "%icmp_ln168 = icmp eq i5 %i_0, -16" [./layer.h:168]   --->   Operation 18 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./layer.h:168]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln168, label %.preheader.preheader, label %APPLY_ROTARY_POS_EMB_LOOP_2_begin" [./layer.h:168]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1827) nounwind" [./layer.h:168]   --->   Operation 22 'specloopname' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_68 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %i_0, i7 0)" [./layer.h:171]   --->   Operation 23 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_69 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [./layer.h:171]   --->   Operation 24 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i10 %tmp_69 to i12" [./layer.h:171]   --->   Operation 25 'zext' 'zext_ln1265' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.54ns)   --->   "%sub_ln1265 = sub i12 %tmp_68, %zext_ln1265" [./layer.h:171]   --->   Operation 26 'sub' 'sub_ln1265' <Predicate = (!icmp_ln168)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str1828)" [./layer.h:169]   --->   Operation 27 'specregionbegin' 'tmp' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:170]   --->   Operation 28 'br' <Predicate = (!icmp_ln168)> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:180]   --->   Operation 29 'br' <Predicate = (icmp_ln168)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%k_0_0 = phi i6 [ 0, %APPLY_ROTARY_POS_EMB_LOOP_2_begin ], [ %add_ln170, %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit79.0 ]" [./layer.h:170]   --->   Operation 30 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i6 %k_0_0 to i7" [./layer.h:170]   --->   Operation 31 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.42ns)   --->   "%icmp_ln170 = icmp eq i6 %k_0_0, -16" [./layer.h:170]   --->   Operation 32 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 33 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln170 = add i6 %k_0_0, 1" [./layer.h:170]   --->   Operation 34 'add' 'add_ln170' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln170, label %APPLY_ROTARY_POS_EMB_LOOP_2_end, label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit79.0" [./layer.h:170]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i6 %k_0_0 to i12" [./layer.h:173]   --->   Operation 36 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.54ns)   --->   "%add_ln203 = add i12 %sub_ln1265, %zext_ln203_9" [./layer.h:173]   --->   Operation 37 'add' 'add_ln203' <Predicate = (!icmp_ln170)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i12 %add_ln203 to i64" [./layer.h:173]   --->   Operation 38 'sext' 'sext_ln203' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%input_q_0_V_addr_1 = getelementptr [1536 x i40]* %input_q_0_V, i64 0, i64 %sext_ln203" [./layer.h:173]   --->   Operation 39 'getelementptr' 'input_q_0_V_addr_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%input_k_0_V_addr_1 = getelementptr [1536 x i40]* %input_k_0_V, i64 0, i64 %sext_ln203" [./layer.h:174]   --->   Operation 40 'getelementptr' 'input_k_0_V_addr_1' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.87ns)   --->   "%add_ln171 = add i7 %zext_ln170, 48" [./layer.h:171]   --->   Operation 41 'add' 'add_ln171' <Predicate = (!icmp_ln170)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1265_3 = zext i7 %add_ln171 to i12" [./layer.h:171]   --->   Operation 42 'zext' 'zext_ln1265_3' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.54ns)   --->   "%add_ln1265 = add i12 %sub_ln1265, %zext_ln1265_3" [./layer.h:171]   --->   Operation 43 'add' 'add_ln1265' <Predicate = (!icmp_ln170)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i12 %add_ln1265 to i64" [./layer.h:171]   --->   Operation 44 'sext' 'sext_ln1265' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%input_q_0_V_addr = getelementptr [1536 x i40]* %input_q_0_V, i64 0, i64 %sext_ln1265" [./layer.h:171]   --->   Operation 45 'getelementptr' 'input_q_0_V_addr' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%input_k_0_V_addr = getelementptr [1536 x i40]* %input_k_0_V, i64 0, i64 %sext_ln1265" [./layer.h:172]   --->   Operation 46 'getelementptr' 'input_k_0_V_addr' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%input_q_0_V_load = load i40* %input_q_0_V_addr, align 8" [./layer.h:171]   --->   Operation 47 'load' 'input_q_0_V_load' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%input_k_0_V_load = load i40* %input_k_0_V_addr, align 8" [./layer.h:172]   --->   Operation 48 'load' 'input_k_0_V_load' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%input_q_0_V_load_1 = load i40* %input_q_0_V_addr_1, align 8" [./layer.h:173]   --->   Operation 49 'load' 'input_q_0_V_load_1' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 50 [2/2] (3.25ns)   --->   "%input_k_0_V_load_1 = load i40* %input_k_0_V_addr_1, align 8" [./layer.h:174]   --->   Operation 50 'load' 'input_k_0_V_load_1' <Predicate = (!icmp_ln170)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str1828, i32 %tmp)" [./layer.h:176]   --->   Operation 51 'specregionend' 'empty_113' <Predicate = (icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader401" [./layer.h:168]   --->   Operation 52 'br' <Predicate = (icmp_ln170)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr_1 = getelementptr [1536 x i40]* %rotated_q_0_V, i64 0, i64 %sext_ln1265" [./layer.h:173]   --->   Operation 53 'getelementptr' 'rotated_q_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr_1 = getelementptr [1536 x i40]* %rotated_k_0_V, i64 0, i64 %sext_ln1265" [./layer.h:174]   --->   Operation 54 'getelementptr' 'rotated_k_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (3.25ns)   --->   "%input_q_0_V_load = load i40* %input_q_0_V_addr, align 8" [./layer.h:171]   --->   Operation 55 'load' 'input_q_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 56 [1/2] (3.25ns)   --->   "%input_k_0_V_load = load i40* %input_k_0_V_addr, align 8" [./layer.h:172]   --->   Operation 56 'load' 'input_k_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 57 [1/2] (3.25ns)   --->   "%input_q_0_V_load_1 = load i40* %input_q_0_V_addr_1, align 8" [./layer.h:173]   --->   Operation 57 'load' 'input_q_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 58 [1/1] (3.25ns)   --->   "store i40 %input_q_0_V_load_1, i40* %rotated_q_0_V_addr_1, align 8" [./layer.h:173]   --->   Operation 58 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%input_k_0_V_load_1 = load i40* %input_k_0_V_addr_1, align 8" [./layer.h:174]   --->   Operation 59 'load' 'input_k_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 60 [1/1] (3.25ns)   --->   "store i40 %input_k_0_V_load_1, i40* %rotated_k_0_V_addr_1, align 8" [./layer.h:174]   --->   Operation 60 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>

State 5 <SV = 4> <Delay = 6.13>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1829) nounwind" [./layer.h:170]   --->   Operation 61 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr = getelementptr [1536 x i40]* %rotated_q_0_V, i64 0, i64 %sext_ln203" [./layer.h:171]   --->   Operation 62 'getelementptr' 'rotated_q_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr = getelementptr [1536 x i40]* %rotated_k_0_V, i64 0, i64 %sext_ln203" [./layer.h:172]   --->   Operation 63 'getelementptr' 'rotated_k_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.87ns)   --->   "%sub_ln703 = sub i40 0, %input_q_0_V_load" [./layer.h:171]   --->   Operation 64 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (3.25ns)   --->   "store i40 %sub_ln703, i40* %rotated_q_0_V_addr, align 8" [./layer.h:171]   --->   Operation 65 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_5 : Operation 66 [1/1] (2.87ns)   --->   "%sub_ln703_35 = sub i40 0, %input_k_0_V_load" [./layer.h:172]   --->   Operation 66 'sub' 'sub_ln703_35' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (3.25ns)   --->   "store i40 %sub_ln703_35, i40* %rotated_k_0_V_addr, align 8" [./layer.h:172]   --->   Operation 67 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:170]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.78>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%i14_0 = phi i5 [ %i_2, %APPLY_ROTARY_POS_EMB_LOOP_5_end ], [ 0, %.preheader.preheader ]"   --->   Operation 69 'phi' 'i14_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.36ns)   --->   "%icmp_ln180 = icmp eq i5 %i14_0, -16" [./layer.h:180]   --->   Operation 70 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 71 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i14_0, 1" [./layer.h:180]   --->   Operation 72 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %2, label %APPLY_ROTARY_POS_EMB_LOOP_5_begin" [./layer.h:180]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1830) nounwind" [./layer.h:180]   --->   Operation 74 'specloopname' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i5 %i14_0 to i64" [./layer.h:183]   --->   Operation 75 'zext' 'zext_ln183' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_70 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %i14_0, i7 0)" [./layer.h:184]   --->   Operation 76 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_71 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i14_0, i5 0)" [./layer.h:184]   --->   Operation 77 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %tmp_71 to i12" [./layer.h:184]   --->   Operation 78 'zext' 'zext_ln1116' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.54ns)   --->   "%sub_ln1116 = sub i12 %tmp_70, %zext_ln1116" [./layer.h:184]   --->   Operation 79 'sub' 'sub_ln1116' <Predicate = (!icmp_ln180)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str1831)" [./layer.h:181]   --->   Operation 80 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%output_q_32_0_0_V_1 = getelementptr [16 x i40]* %output_q_32_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 81 'getelementptr' 'output_q_32_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%output_q_33_0_0_V_1 = getelementptr [16 x i40]* %output_q_33_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 82 'getelementptr' 'output_q_33_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%output_q_34_0_0_V_1 = getelementptr [16 x i40]* %output_q_34_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 83 'getelementptr' 'output_q_34_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%output_q_35_0_0_V_1 = getelementptr [16 x i40]* %output_q_35_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 84 'getelementptr' 'output_q_35_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%output_q_36_0_0_V_1 = getelementptr [16 x i40]* %output_q_36_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 85 'getelementptr' 'output_q_36_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%output_q_37_0_0_V_1 = getelementptr [16 x i40]* %output_q_37_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 86 'getelementptr' 'output_q_37_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%output_q_38_0_0_V_1 = getelementptr [16 x i40]* %output_q_38_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 87 'getelementptr' 'output_q_38_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%output_q_39_0_0_V_1 = getelementptr [16 x i40]* %output_q_39_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 88 'getelementptr' 'output_q_39_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%output_q_40_0_0_V_1 = getelementptr [16 x i40]* %output_q_40_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 89 'getelementptr' 'output_q_40_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%output_q_41_0_0_V_1 = getelementptr [16 x i40]* %output_q_41_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 90 'getelementptr' 'output_q_41_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%output_q_42_0_0_V_1 = getelementptr [16 x i40]* %output_q_42_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 91 'getelementptr' 'output_q_42_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%output_q_43_0_0_V_1 = getelementptr [16 x i40]* %output_q_43_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 92 'getelementptr' 'output_q_43_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%output_q_44_0_0_V_1 = getelementptr [16 x i40]* %output_q_44_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 93 'getelementptr' 'output_q_44_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%output_q_45_0_0_V_1 = getelementptr [16 x i40]* %output_q_45_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 94 'getelementptr' 'output_q_45_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%output_q_46_0_0_V_1 = getelementptr [16 x i40]* %output_q_46_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 95 'getelementptr' 'output_q_46_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%output_q_47_0_0_V_1 = getelementptr [16 x i40]* %output_q_47_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 96 'getelementptr' 'output_q_47_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%output_q_48_0_0_V_1 = getelementptr [16 x i40]* %output_q_48_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 97 'getelementptr' 'output_q_48_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%output_q_49_0_0_V_1 = getelementptr [16 x i40]* %output_q_49_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 98 'getelementptr' 'output_q_49_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%output_q_50_0_0_V_1 = getelementptr [16 x i40]* %output_q_50_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 99 'getelementptr' 'output_q_50_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%output_q_51_0_0_V_1 = getelementptr [16 x i40]* %output_q_51_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 100 'getelementptr' 'output_q_51_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%output_q_52_0_0_V_1 = getelementptr [16 x i40]* %output_q_52_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 101 'getelementptr' 'output_q_52_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%output_q_53_0_0_V_1 = getelementptr [16 x i40]* %output_q_53_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 102 'getelementptr' 'output_q_53_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%output_q_54_0_0_V_1 = getelementptr [16 x i40]* %output_q_54_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 103 'getelementptr' 'output_q_54_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%output_q_55_0_0_V_1 = getelementptr [16 x i40]* %output_q_55_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 104 'getelementptr' 'output_q_55_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%output_q_56_0_0_V_1 = getelementptr [16 x i40]* %output_q_56_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 105 'getelementptr' 'output_q_56_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%output_q_57_0_0_V_1 = getelementptr [16 x i40]* %output_q_57_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 106 'getelementptr' 'output_q_57_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%output_q_58_0_0_V_1 = getelementptr [16 x i40]* %output_q_58_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 107 'getelementptr' 'output_q_58_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%output_q_59_0_0_V_1 = getelementptr [16 x i40]* %output_q_59_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 108 'getelementptr' 'output_q_59_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%output_q_60_0_0_V_1 = getelementptr [16 x i40]* %output_q_60_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 109 'getelementptr' 'output_q_60_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%output_q_61_0_0_V_1 = getelementptr [16 x i40]* %output_q_61_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 110 'getelementptr' 'output_q_61_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%output_q_62_0_0_V_1 = getelementptr [16 x i40]* %output_q_62_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 111 'getelementptr' 'output_q_62_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%output_q_63_0_0_V_1 = getelementptr [16 x i40]* %output_q_63_0_0_V, i64 0, i64 %zext_ln183" [./layer.h:184]   --->   Operation 112 'getelementptr' 'output_q_63_0_0_V_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:182]   --->   Operation 113 'br' <Predicate = (!icmp_ln180)> <Delay = 1.76>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "ret void" [./layer.h:190]   --->   Operation 114 'ret' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.80>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%k16_0_0 = phi i7 [ 0, %APPLY_ROTARY_POS_EMB_LOOP_5_begin ], [ %add_ln182, %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128 ]" [./layer.h:182]   --->   Operation 115 'phi' 'k16_0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.48ns)   --->   "%icmp_ln182 = icmp eq i7 %k16_0_0, -32" [./layer.h:182]   --->   Operation 116 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 117 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.87ns)   --->   "%add_ln182 = add i7 %k16_0_0, 1" [./layer.h:182]   --->   Operation 118 'add' 'add_ln182' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %APPLY_ROTARY_POS_EMB_LOOP_5_end, label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0" [./layer.h:182]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln183_1 = zext i7 %k16_0_0 to i64" [./layer.h:183]   --->   Operation 120 'zext' 'zext_ln183_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i7 %k16_0_0 to i12" [./layer.h:184]   --->   Operation 121 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (1.54ns)   --->   "%add_ln1116 = add i12 %zext_ln1116_2, %sub_ln1116" [./layer.h:184]   --->   Operation 122 'add' 'add_ln1116' <Predicate = (!icmp_ln182)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %add_ln1116 to i64" [./layer.h:184]   --->   Operation 123 'sext' 'sext_ln1116' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%input_q_0_V_addr_2 = getelementptr [1536 x i40]* %input_q_0_V, i64 0, i64 %sext_ln1116" [./layer.h:184]   --->   Operation 124 'getelementptr' 'input_q_0_V_addr_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%input_k_0_V_addr_2 = getelementptr [1536 x i40]* %input_k_0_V, i64 0, i64 %sext_ln1116" [./layer.h:186]   --->   Operation 125 'getelementptr' 'input_k_0_V_addr_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%output_k_0_V_addr = getelementptr [1536 x i40]* %output_k_0_V, i64 0, i64 %sext_ln1116" [./layer.h:186]   --->   Operation 126 'getelementptr' 'output_k_0_V_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr_2 = getelementptr [1536 x i40]* %rotated_q_0_V, i64 0, i64 %sext_ln1116" [./layer.h:184]   --->   Operation 127 'getelementptr' 'rotated_q_0_V_addr_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr_2 = getelementptr [1536 x i40]* %rotated_k_0_V, i64 0, i64 %sext_ln1116" [./layer.h:186]   --->   Operation 128 'getelementptr' 'rotated_k_0_V_addr_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%cos_tab_V_5_addr = getelementptr [96 x i17]* @cos_tab_V_5, i64 0, i64 %zext_ln183_1" [./layer.h:184]   --->   Operation 129 'getelementptr' 'cos_tab_V_5_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 130 [2/2] (3.25ns)   --->   "%cos_tab_V_5_load = load i17* %cos_tab_V_5_addr, align 4" [./layer.h:184]   --->   Operation 130 'load' 'cos_tab_V_5_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 96> <ROM>
ST_7 : Operation 131 [2/2] (3.25ns)   --->   "%input_q_0_V_load_2 = load i40* %input_q_0_V_addr_2, align 8" [./layer.h:184]   --->   Operation 131 'load' 'input_q_0_V_load_2' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%sin_tab_V_5_addr = getelementptr [96 x i17]* @sin_tab_V_5, i64 0, i64 %zext_ln183_1" [./layer.h:184]   --->   Operation 132 'getelementptr' 'sin_tab_V_5_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 133 [2/2] (3.25ns)   --->   "%sin_tab_V_5_load = load i17* %sin_tab_V_5_addr, align 4" [./layer.h:184]   --->   Operation 133 'load' 'sin_tab_V_5_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 96> <ROM>
ST_7 : Operation 134 [2/2] (3.25ns)   --->   "%rotated_q_0_V_load = load i40* %rotated_q_0_V_addr_2, align 8" [./layer.h:184]   --->   Operation 134 'load' 'rotated_q_0_V_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str1831, i32 %tmp_s)" [./layer.h:188]   --->   Operation 135 'specregionend' 'empty_116' <Predicate = (icmp_ln182)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:180]   --->   Operation 136 'br' <Predicate = (icmp_ln182)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 137 [1/2] (3.25ns)   --->   "%cos_tab_V_5_load = load i17* %cos_tab_V_5_addr, align 4" [./layer.h:184]   --->   Operation 137 'load' 'cos_tab_V_5_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 96> <ROM>
ST_8 : Operation 138 [1/2] (3.25ns)   --->   "%input_q_0_V_load_2 = load i40* %input_q_0_V_addr_2, align 8" [./layer.h:184]   --->   Operation 138 'load' 'input_q_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_8 : Operation 139 [1/2] (3.25ns)   --->   "%sin_tab_V_5_load = load i17* %sin_tab_V_5_addr, align 4" [./layer.h:184]   --->   Operation 139 'load' 'sin_tab_V_5_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 96> <ROM>
ST_8 : Operation 140 [1/2] (3.25ns)   --->   "%rotated_q_0_V_load = load i40* %rotated_q_0_V_addr_2, align 8" [./layer.h:184]   --->   Operation 140 'load' 'rotated_q_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>

State 9 <SV = 5> <Delay = 8.51>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %input_q_0_V_load_2 to i56" [./layer.h:184]   --->   Operation 141 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i17 %cos_tab_V_5_load to i56" [./layer.h:184]   --->   Operation 142 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i56 %sext_ln1118, %sext_ln1118_5" [./layer.h:184]   --->   Operation 143 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i40 %rotated_q_0_V_load to i56" [./layer.h:184]   --->   Operation 144 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i17 %sin_tab_V_5_load to i56" [./layer.h:184]   --->   Operation 145 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (8.51ns)   --->   "%mul_ln1118_4 = mul i56 %sext_ln1118_6, %sext_ln1118_7" [./layer.h:184]   --->   Operation 146 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 6.56>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1832) nounwind" [./layer.h:182]   --->   Operation 147 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (3.31ns)   --->   "%add_ln1192 = add i56 %mul_ln1118_4, %mul_ln1118" [./layer.h:184]   --->   Operation 148 'add' 'add_ln1192' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192, i32 16, i32 55)" [./layer.h:184]   --->   Operation 149 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i7 %k16_0_0 to i6" [./layer.h:184]   --->   Operation 150 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %k16_0_0, i32 6)" [./layer.h:184]   --->   Operation 151 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_72 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1(i1 false, i5 %i14_0, i1 %tmp_88)" [./layer.h:184]   --->   Operation 152 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %tmp_72 to i64" [./layer.h:184]   --->   Operation 153 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%output_q_0_0_V_add = getelementptr [32 x i40]* %output_q_0_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 154 'getelementptr' 'output_q_0_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%output_q_1_0_V_add = getelementptr [32 x i40]* %output_q_1_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 155 'getelementptr' 'output_q_1_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%output_q_2_0_V_add = getelementptr [32 x i40]* %output_q_2_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 156 'getelementptr' 'output_q_2_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%output_q_3_0_V_add = getelementptr [32 x i40]* %output_q_3_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 157 'getelementptr' 'output_q_3_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%output_q_4_0_V_add = getelementptr [32 x i40]* %output_q_4_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 158 'getelementptr' 'output_q_4_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%output_q_5_0_V_add = getelementptr [32 x i40]* %output_q_5_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 159 'getelementptr' 'output_q_5_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%output_q_6_0_V_add = getelementptr [32 x i40]* %output_q_6_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 160 'getelementptr' 'output_q_6_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%output_q_7_0_V_add = getelementptr [32 x i40]* %output_q_7_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 161 'getelementptr' 'output_q_7_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%output_q_8_0_V_add = getelementptr [32 x i40]* %output_q_8_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 162 'getelementptr' 'output_q_8_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%output_q_9_0_V_add = getelementptr [32 x i40]* %output_q_9_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 163 'getelementptr' 'output_q_9_0_V_add' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%output_q_10_0_V_ad = getelementptr [32 x i40]* %output_q_10_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 164 'getelementptr' 'output_q_10_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%output_q_11_0_V_ad = getelementptr [32 x i40]* %output_q_11_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 165 'getelementptr' 'output_q_11_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%output_q_12_0_V_ad = getelementptr [32 x i40]* %output_q_12_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 166 'getelementptr' 'output_q_12_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%output_q_13_0_V_ad = getelementptr [32 x i40]* %output_q_13_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 167 'getelementptr' 'output_q_13_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%output_q_14_0_V_ad = getelementptr [32 x i40]* %output_q_14_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 168 'getelementptr' 'output_q_14_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%output_q_15_0_V_ad = getelementptr [32 x i40]* %output_q_15_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 169 'getelementptr' 'output_q_15_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%output_q_16_0_V_ad = getelementptr [32 x i40]* %output_q_16_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 170 'getelementptr' 'output_q_16_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%output_q_17_0_V_ad = getelementptr [32 x i40]* %output_q_17_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 171 'getelementptr' 'output_q_17_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%output_q_18_0_V_ad = getelementptr [32 x i40]* %output_q_18_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 172 'getelementptr' 'output_q_18_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%output_q_19_0_V_ad = getelementptr [32 x i40]* %output_q_19_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 173 'getelementptr' 'output_q_19_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%output_q_20_0_V_ad = getelementptr [32 x i40]* %output_q_20_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 174 'getelementptr' 'output_q_20_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%output_q_21_0_V_ad = getelementptr [32 x i40]* %output_q_21_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 175 'getelementptr' 'output_q_21_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%output_q_22_0_V_ad = getelementptr [32 x i40]* %output_q_22_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 176 'getelementptr' 'output_q_22_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%output_q_23_0_V_ad = getelementptr [32 x i40]* %output_q_23_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 177 'getelementptr' 'output_q_23_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%output_q_24_0_V_ad = getelementptr [32 x i40]* %output_q_24_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 178 'getelementptr' 'output_q_24_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%output_q_25_0_V_ad = getelementptr [32 x i40]* %output_q_25_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 179 'getelementptr' 'output_q_25_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%output_q_26_0_V_ad = getelementptr [32 x i40]* %output_q_26_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 180 'getelementptr' 'output_q_26_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%output_q_27_0_V_ad = getelementptr [32 x i40]* %output_q_27_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 181 'getelementptr' 'output_q_27_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%output_q_28_0_V_ad = getelementptr [32 x i40]* %output_q_28_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 182 'getelementptr' 'output_q_28_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%output_q_29_0_V_ad = getelementptr [32 x i40]* %output_q_29_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 183 'getelementptr' 'output_q_29_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%output_q_30_0_V_ad = getelementptr [32 x i40]* %output_q_30_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 184 'getelementptr' 'output_q_30_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%output_q_31_0_V_ad = getelementptr [32 x i40]* %output_q_31_0_V, i64 0, i64 %zext_ln203" [./layer.h:184]   --->   Operation 185 'getelementptr' 'output_q_31_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (1.55ns)   --->   "switch i6 %trunc_ln203, label %branch63 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
    i6 -15, label %branch49
    i6 -14, label %branch50
    i6 -13, label %branch51
    i6 -12, label %branch52
    i6 -11, label %branch53
    i6 -10, label %branch54
    i6 -9, label %branch55
    i6 -8, label %branch56
    i6 -7, label %branch57
    i6 -6, label %branch58
    i6 -5, label %branch59
    i6 -4, label %branch60
    i6 -3, label %branch61
    i6 -2, label %branch62
  ]" [./layer.h:184]   --->   Operation 186 'switch' <Predicate = true> <Delay = 1.55>
ST_10 : Operation 187 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_62_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 187 'store' <Predicate = (trunc_ln203 == 62)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 188 'br' <Predicate = (trunc_ln203 == 62)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_61_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 189 'store' <Predicate = (trunc_ln203 == 61)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 190 'br' <Predicate = (trunc_ln203 == 61)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_60_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 191 'store' <Predicate = (trunc_ln203 == 60)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 192 'br' <Predicate = (trunc_ln203 == 60)> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_59_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 193 'store' <Predicate = (trunc_ln203 == 59)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 194 'br' <Predicate = (trunc_ln203 == 59)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_58_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 195 'store' <Predicate = (trunc_ln203 == 58)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 196 'br' <Predicate = (trunc_ln203 == 58)> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_57_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 197 'store' <Predicate = (trunc_ln203 == 57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 198 'br' <Predicate = (trunc_ln203 == 57)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_56_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 199 'store' <Predicate = (trunc_ln203 == 56)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 200 'br' <Predicate = (trunc_ln203 == 56)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_55_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 201 'store' <Predicate = (trunc_ln203 == 55)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 202 'br' <Predicate = (trunc_ln203 == 55)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_54_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 203 'store' <Predicate = (trunc_ln203 == 54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 204 'br' <Predicate = (trunc_ln203 == 54)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_53_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 205 'store' <Predicate = (trunc_ln203 == 53)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 206 'br' <Predicate = (trunc_ln203 == 53)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_52_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 207 'store' <Predicate = (trunc_ln203 == 52)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 208 'br' <Predicate = (trunc_ln203 == 52)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_51_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 209 'store' <Predicate = (trunc_ln203 == 51)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 210 'br' <Predicate = (trunc_ln203 == 51)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_50_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 211 'store' <Predicate = (trunc_ln203 == 50)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 212 'br' <Predicate = (trunc_ln203 == 50)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_49_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 213 'store' <Predicate = (trunc_ln203 == 49)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 214 'br' <Predicate = (trunc_ln203 == 49)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_48_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 215 'store' <Predicate = (trunc_ln203 == 48)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 216 'br' <Predicate = (trunc_ln203 == 48)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_47_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 217 'store' <Predicate = (trunc_ln203 == 47)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 218 'br' <Predicate = (trunc_ln203 == 47)> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_46_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 219 'store' <Predicate = (trunc_ln203 == 46)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 220 'br' <Predicate = (trunc_ln203 == 46)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_45_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 221 'store' <Predicate = (trunc_ln203 == 45)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 222 'br' <Predicate = (trunc_ln203 == 45)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_44_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 223 'store' <Predicate = (trunc_ln203 == 44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 224 'br' <Predicate = (trunc_ln203 == 44)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_43_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 225 'store' <Predicate = (trunc_ln203 == 43)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 226 'br' <Predicate = (trunc_ln203 == 43)> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_42_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 227 'store' <Predicate = (trunc_ln203 == 42)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 228 'br' <Predicate = (trunc_ln203 == 42)> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_41_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 229 'store' <Predicate = (trunc_ln203 == 41)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 230 'br' <Predicate = (trunc_ln203 == 41)> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_40_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 231 'store' <Predicate = (trunc_ln203 == 40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 232 'br' <Predicate = (trunc_ln203 == 40)> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_39_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 233 'store' <Predicate = (trunc_ln203 == 39)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 234 'br' <Predicate = (trunc_ln203 == 39)> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_38_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 235 'store' <Predicate = (trunc_ln203 == 38)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 236 'br' <Predicate = (trunc_ln203 == 38)> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_37_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 237 'store' <Predicate = (trunc_ln203 == 37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 238 'br' <Predicate = (trunc_ln203 == 37)> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_36_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 239 'store' <Predicate = (trunc_ln203 == 36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 240 'br' <Predicate = (trunc_ln203 == 36)> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_35_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 241 'store' <Predicate = (trunc_ln203 == 35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 242 'br' <Predicate = (trunc_ln203 == 35)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_34_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 243 'store' <Predicate = (trunc_ln203 == 34)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 244 'br' <Predicate = (trunc_ln203 == 34)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_33_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 245 'store' <Predicate = (trunc_ln203 == 33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 246 'br' <Predicate = (trunc_ln203 == 33)> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_32_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 247 'store' <Predicate = (trunc_ln203 == 32)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 248 'br' <Predicate = (trunc_ln203 == 32)> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_31_0_V_ad, align 8" [./layer.h:184]   --->   Operation 249 'store' <Predicate = (trunc_ln203 == 31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 250 'br' <Predicate = (trunc_ln203 == 31)> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_30_0_V_ad, align 8" [./layer.h:184]   --->   Operation 251 'store' <Predicate = (trunc_ln203 == 30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 252 'br' <Predicate = (trunc_ln203 == 30)> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_29_0_V_ad, align 8" [./layer.h:184]   --->   Operation 253 'store' <Predicate = (trunc_ln203 == 29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 254 'br' <Predicate = (trunc_ln203 == 29)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_28_0_V_ad, align 8" [./layer.h:184]   --->   Operation 255 'store' <Predicate = (trunc_ln203 == 28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 256 'br' <Predicate = (trunc_ln203 == 28)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_27_0_V_ad, align 8" [./layer.h:184]   --->   Operation 257 'store' <Predicate = (trunc_ln203 == 27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 258 'br' <Predicate = (trunc_ln203 == 27)> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_26_0_V_ad, align 8" [./layer.h:184]   --->   Operation 259 'store' <Predicate = (trunc_ln203 == 26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 260 'br' <Predicate = (trunc_ln203 == 26)> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_25_0_V_ad, align 8" [./layer.h:184]   --->   Operation 261 'store' <Predicate = (trunc_ln203 == 25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 262 'br' <Predicate = (trunc_ln203 == 25)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_24_0_V_ad, align 8" [./layer.h:184]   --->   Operation 263 'store' <Predicate = (trunc_ln203 == 24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 264 'br' <Predicate = (trunc_ln203 == 24)> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_23_0_V_ad, align 8" [./layer.h:184]   --->   Operation 265 'store' <Predicate = (trunc_ln203 == 23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 266 'br' <Predicate = (trunc_ln203 == 23)> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_22_0_V_ad, align 8" [./layer.h:184]   --->   Operation 267 'store' <Predicate = (trunc_ln203 == 22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 268 'br' <Predicate = (trunc_ln203 == 22)> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_21_0_V_ad, align 8" [./layer.h:184]   --->   Operation 269 'store' <Predicate = (trunc_ln203 == 21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 270 'br' <Predicate = (trunc_ln203 == 21)> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_20_0_V_ad, align 8" [./layer.h:184]   --->   Operation 271 'store' <Predicate = (trunc_ln203 == 20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 272 'br' <Predicate = (trunc_ln203 == 20)> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_19_0_V_ad, align 8" [./layer.h:184]   --->   Operation 273 'store' <Predicate = (trunc_ln203 == 19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 274 'br' <Predicate = (trunc_ln203 == 19)> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_18_0_V_ad, align 8" [./layer.h:184]   --->   Operation 275 'store' <Predicate = (trunc_ln203 == 18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 276 'br' <Predicate = (trunc_ln203 == 18)> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_17_0_V_ad, align 8" [./layer.h:184]   --->   Operation 277 'store' <Predicate = (trunc_ln203 == 17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 278 'br' <Predicate = (trunc_ln203 == 17)> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_16_0_V_ad, align 8" [./layer.h:184]   --->   Operation 279 'store' <Predicate = (trunc_ln203 == 16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 280 'br' <Predicate = (trunc_ln203 == 16)> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_15_0_V_ad, align 8" [./layer.h:184]   --->   Operation 281 'store' <Predicate = (trunc_ln203 == 15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 282 'br' <Predicate = (trunc_ln203 == 15)> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_14_0_V_ad, align 8" [./layer.h:184]   --->   Operation 283 'store' <Predicate = (trunc_ln203 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 284 'br' <Predicate = (trunc_ln203 == 14)> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_13_0_V_ad, align 8" [./layer.h:184]   --->   Operation 285 'store' <Predicate = (trunc_ln203 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 286 'br' <Predicate = (trunc_ln203 == 13)> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_12_0_V_ad, align 8" [./layer.h:184]   --->   Operation 287 'store' <Predicate = (trunc_ln203 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 288 'br' <Predicate = (trunc_ln203 == 12)> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_11_0_V_ad, align 8" [./layer.h:184]   --->   Operation 289 'store' <Predicate = (trunc_ln203 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 290 'br' <Predicate = (trunc_ln203 == 11)> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_10_0_V_ad, align 8" [./layer.h:184]   --->   Operation 291 'store' <Predicate = (trunc_ln203 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 292 'br' <Predicate = (trunc_ln203 == 10)> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_9_0_V_add, align 8" [./layer.h:184]   --->   Operation 293 'store' <Predicate = (trunc_ln203 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 294 'br' <Predicate = (trunc_ln203 == 9)> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_8_0_V_add, align 8" [./layer.h:184]   --->   Operation 295 'store' <Predicate = (trunc_ln203 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 296 'br' <Predicate = (trunc_ln203 == 8)> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_7_0_V_add, align 8" [./layer.h:184]   --->   Operation 297 'store' <Predicate = (trunc_ln203 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 298 'br' <Predicate = (trunc_ln203 == 7)> <Delay = 0.00>
ST_10 : Operation 299 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_6_0_V_add, align 8" [./layer.h:184]   --->   Operation 299 'store' <Predicate = (trunc_ln203 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 300 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 300 'br' <Predicate = (trunc_ln203 == 6)> <Delay = 0.00>
ST_10 : Operation 301 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_5_0_V_add, align 8" [./layer.h:184]   --->   Operation 301 'store' <Predicate = (trunc_ln203 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 302 'br' <Predicate = (trunc_ln203 == 5)> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_4_0_V_add, align 8" [./layer.h:184]   --->   Operation 303 'store' <Predicate = (trunc_ln203 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 304 'br' <Predicate = (trunc_ln203 == 4)> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_3_0_V_add, align 8" [./layer.h:184]   --->   Operation 305 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 306 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_2_0_V_add, align 8" [./layer.h:184]   --->   Operation 307 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 308 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_1_0_V_add, align 8" [./layer.h:184]   --->   Operation 309 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 310 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_0_0_V_add, align 8" [./layer.h:184]   --->   Operation 311 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 312 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (2.32ns)   --->   "store i40 %trunc_ln, i40* %output_q_63_0_0_V_1, align 8" [./layer.h:184]   --->   Operation 313 'store' <Predicate = (trunc_ln203 == 63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i40.0128" [./layer.h:184]   --->   Operation 314 'br' <Predicate = (trunc_ln203 == 63)> <Delay = 0.00>
ST_10 : Operation 315 [2/2] (3.25ns)   --->   "%input_k_0_V_load_2 = load i40* %input_k_0_V_addr_2, align 8" [./layer.h:186]   --->   Operation 315 'load' 'input_k_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 316 [2/2] (3.25ns)   --->   "%rotated_k_0_V_load = load i40* %rotated_k_0_V_addr_2, align 8" [./layer.h:186]   --->   Operation 316 'load' 'rotated_k_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>

State 11 <SV = 7> <Delay = 3.25>
ST_11 : Operation 317 [1/2] (3.25ns)   --->   "%input_k_0_V_load_2 = load i40* %input_k_0_V_addr_2, align 8" [./layer.h:186]   --->   Operation 317 'load' 'input_k_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_11 : Operation 318 [1/2] (3.25ns)   --->   "%rotated_k_0_V_load = load i40* %rotated_k_0_V_addr_2, align 8" [./layer.h:186]   --->   Operation 318 'load' 'rotated_k_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>

State 12 <SV = 8> <Delay = 8.51>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i40 %input_k_0_V_load_2 to i56" [./layer.h:186]   --->   Operation 319 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (8.51ns)   --->   "%mul_ln1118_5 = mul i56 %sext_ln1118_5, %sext_ln1118_8" [./layer.h:186]   --->   Operation 320 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i40 %rotated_k_0_V_load to i56" [./layer.h:186]   --->   Operation 321 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (8.51ns)   --->   "%mul_ln1118_6 = mul i56 %sext_ln1118_7, %sext_ln1118_9" [./layer.h:186]   --->   Operation 322 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 6.56>
ST_13 : Operation 323 [1/1] (3.31ns)   --->   "%add_ln1192_1 = add i56 %mul_ln1118_5, %mul_ln1118_6" [./layer.h:186]   --->   Operation 323 'add' 'add_ln1192_1' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_1, i32 16, i32 55)" [./layer.h:186]   --->   Operation 324 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (3.25ns)   --->   "store i40 %trunc_ln708_s, i40* %output_k_0_V_addr, align 8" [./layer.h:186]   --->   Operation 325 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:182]   --->   Operation 326 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:168) [76]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:168) [76]  (0 ns)
	'add' operation ('i', ./layer.h:168) [79]  (1.78 ns)

 <State 3>: 6.67ns
The critical path consists of the following:
	'phi' operation ('k_0_0', ./layer.h:170) with incoming values : ('add_ln170', ./layer.h:170) [90]  (0 ns)
	'add' operation ('add_ln171', ./layer.h:171) [105]  (1.87 ns)
	'add' operation ('add_ln1265', ./layer.h:171) [107]  (1.55 ns)
	'getelementptr' operation ('input_q_0_V_addr', ./layer.h:171) [109]  (0 ns)
	'load' operation ('input_q_0_V_load', ./layer.h:171) on array 'input_q_0_V' [113]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_q_0_V_load_1', ./layer.h:173) on array 'input_q_0_V' [119]  (3.25 ns)
	'store' operation ('store_ln173', ./layer.h:173) of variable 'input_q_0_V_load_1', ./layer.h:173 on array 'rotated_q[0].V', ./layer.h:166 [120]  (3.25 ns)

 <State 5>: 6.13ns
The critical path consists of the following:
	'sub' operation ('sub_ln703', ./layer.h:171) [114]  (2.88 ns)
	'store' operation ('store_ln171', ./layer.h:171) of variable 'sub_ln703', ./layer.h:171 on array 'rotated_q[0].V', ./layer.h:166 [115]  (3.25 ns)

 <State 6>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:180) [130]  (0 ns)
	'add' operation ('i', ./layer.h:180) [133]  (1.78 ns)

 <State 7>: 4.8ns
The critical path consists of the following:
	'phi' operation ('k16_0_0', ./layer.h:182) with incoming values : ('add_ln182', ./layer.h:182) [177]  (0 ns)
	'add' operation ('add_ln1116', ./layer.h:184) [186]  (1.55 ns)
	'getelementptr' operation ('input_q_0_V_addr_2', ./layer.h:184) [188]  (0 ns)
	'load' operation ('input_q_0_V_load_2', ./layer.h:184) on array 'input_q_0_V' [195]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('cos_tab_V_5_load', ./layer.h:184) on array 'cos_tab_V_5' [194]  (3.25 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', ./layer.h:184) [198]  (8.51 ns)

 <State 10>: 6.57ns
The critical path consists of the following:
	'add' operation ('add_ln1192', ./layer.h:184) [205]  (3.31 ns)
	'store' operation ('store_ln184', ./layer.h:184) of variable 'trunc_ln', ./layer.h:184 on array 'output_q_31_0_V' [338]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_k_0_V_load_2', ./layer.h:186) on array 'input_k_0_V' [437]  (3.25 ns)

 <State 12>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_5', ./layer.h:186) [439]  (8.51 ns)

 <State 13>: 6.57ns
The critical path consists of the following:
	'add' operation ('add_ln1192_1', ./layer.h:186) [443]  (3.31 ns)
	'store' operation ('store_ln186', ./layer.h:186) of variable 'trunc_ln708_s', ./layer.h:186 on array 'output_k_0_V' [445]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
