Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8dc7a4fb2e3e46b595ac94fdea04a36e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trafficlight_tb_behav xil_defaultlib.trafficlight_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "d:/code/Verilog/DL-CD/toolChainTest/user/src/trafficlight.v" Line 1. Module trafficlight doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/code/Verilog/DL-CD/toolChainTest/user/src/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/code/Verilog/DL-CD/toolChainTest/user/src/count.v" Line 1. Module count doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/code/Verilog/DL-CD/toolChainTest/user/src/count.v" Line 1. Module count doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.trafficlight
Compiling module xil_defaultlib.trafficlight_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot trafficlight_tb_behav
