0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sim_1/new/ip_tb.v,1662293226,verilog,,,,ip_tb,,,,,,,,
C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/Clock_Enable.v,1662374761,verilog,,C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/Get_MEM.v,,Clock_Enable,,,,,,,,
C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/Get_MEM.v,1662342529,verilog,,C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/Seven_Seg_Nexys.v,,Get_MEM,,,,,,,,
C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/Seven_Seg_Nexys.v,1598949650,verilog,,C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/Top_Nexys.v,,Seven_Seg,,,,,,,,
C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/Top_Nexys.v,1662106071,verilog,,C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/basic_sync.v,,Top,,,,,,,,
C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sources_1/imports/template/basic_sync.v,1662173769,verilog,,C:/Users/dylan/Documents/Vivado/CG3207/lab_1/lab_1.srcs/sim_1/new/ip_tb.v,,basic_sync,,,,,,,,
