

================================================================
== Vivado HLS Report for 'fft'
================================================================
* Date:           Fri Nov 17 00:44:52 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ofdm
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70tfbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  19613|  19613|  19613|  19613|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+------+------+------+------+---------+
        |                        |             |   Latency   |   Interval  | Pipeline|
        |        Instance        |    Module   |  min |  max |  min |  max |   Type  |
        +------------------------+-------------+------+------+------+------+---------+
        |grp_fft_stages_fu_379   |fft_stages   |  1550|  1550|  1550|  1550|   none  |
        |grp_bit_reverse_fu_400  |bit_reverse  |  3074|  3074|  3074|  3074|   none  |
        +------------------------+-------------+------+------+------+------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  522|  522|        12|          1|          1|   512|    yes   |
        |- butterfly  |  522|  522|        12|          1|          1|   512|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     73|     66|
|FIFO             |        -|      -|      -|      -|
|Instance         |        6|     34|   4100|   3435|
|Memory           |       46|      -|      0|      0|
|Multiplexer      |        -|      -|      -|   1853|
|Register         |        -|      -|   1082|    288|
+-----------------+---------+-------+-------+-------+
|Total            |       52|     34|   5255|   5642|
+-----------------+---------+-------+-------+-------+
|Available        |      270|    240|  84400|  42200|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       19|     14|      6|     13|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+------+------+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------+----------------------+---------+-------+------+------+
    |grp_bit_reverse_fu_400      |bit_reverse           |        0|      0|   267|   216|
    |grp_fft_stages_fu_379       |fft_stages            |        6|     10|  1959|  1395|
    |ofdm_receiver_fadeOg_U18    |ofdm_receiver_fadeOg  |        0|      2|   227|   214|
    |ofdm_receiver_fadeOg_U21    |ofdm_receiver_fadeOg  |        0|      2|   227|   214|
    |ofdm_receiver_fadeOg_U22    |ofdm_receiver_fadeOg  |        0|      2|   227|   214|
    |ofdm_receiver_fmucud_x_U23  |ofdm_receiver_fmucud  |        0|      3|   128|   135|
    |ofdm_receiver_fmucud_x_U24  |ofdm_receiver_fmucud  |        0|      3|   128|   135|
    |ofdm_receiver_fmucud_x_U25  |ofdm_receiver_fmucud  |        0|      3|   128|   135|
    |ofdm_receiver_fmucud_x_U26  |ofdm_receiver_fmucud  |        0|      3|   128|   135|
    |ofdm_receiver_fsudEe_U17    |ofdm_receiver_fsudEe  |        0|      2|   227|   214|
    |ofdm_receiver_fsudEe_U19    |ofdm_receiver_fsudEe  |        0|      2|   227|   214|
    |ofdm_receiver_fsudEe_U20    |ofdm_receiver_fsudEe  |        0|      2|   227|   214|
    +----------------------------+----------------------+---------+-------+------+------+
    |Total                       |                      |        6|     34|  4100|  3435|
    +----------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |X_Copy_R_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |X_Copy_I_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage2_R_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage2_I_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage3_R_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage3_I_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage4_R_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage4_I_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage5_R_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage5_I_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage6_R_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage6_I_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage7_R_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage7_I_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage8_R_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage8_I_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage9_R_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage9_I_U    |fft_X_Copy_R       |        2|  0|   0|  1024|   32|     1|        32768|
    |W_imag_U      |fft_stages_W_imag  |        1|  0|   0|   512|   32|     1|        16384|
    |W_real_U      |fft_stages_W_real  |        1|  0|   0|   512|   32|     1|        16384|
    |temp_OUT_R_U  |fft_temp_OUT_R     |        2|  0|   0|  1024|   32|     1|        32768|
    |temp_OUT_I_U  |fft_temp_OUT_R     |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage1_R_U    |fft_temp_OUT_R     |        2|  0|   0|  1024|   32|     1|        32768|
    |Stage1_I_U    |fft_temp_OUT_R     |        2|  0|   0|  1024|   32|     1|        32768|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                   |       46|  0|   0| 23552|  768|    24|       753664|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |i_fu_520_p2              |     +    |      0|  38|  16|           2|          11|
    |j_fu_538_p2              |     +    |      0|  35|  15|          10|           1|
    |exitcond_i_fu_532_p2     |   icmp   |      0|   0|   6|          10|          11|
    |i_lower_fu_508_p2        |    or    |      0|   0|  10|          10|           1|
    |ap_enable_pp0            |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|   0|   2|           1|           2|
    |i_lower_1_fu_550_p2      |    xor   |      0|   0|  11|          10|          11|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0|  73|  66|          46|          43|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |OUT_I_ce0                      |    9|          2|    1|          2|
    |OUT_I_we0                      |    9|          2|    1|          2|
    |OUT_R_ce0                      |    9|          2|    1|          2|
    |OUT_R_we0                      |    9|          2|    1|          2|
    |Stage1_I_address0              |   13|          3|   10|         30|
    |Stage1_I_address1              |   13|          3|   10|         30|
    |Stage1_I_ce0                   |   13|          3|    1|          3|
    |Stage1_I_ce1                   |   13|          3|    1|          3|
    |Stage1_R_address0              |   13|          3|   10|         30|
    |Stage1_R_address1              |   13|          3|   10|         30|
    |Stage1_R_ce0                   |   13|          3|    1|          3|
    |Stage1_R_ce1                   |   13|          3|    1|          3|
    |Stage2_I_address0              |   13|          3|   10|         30|
    |Stage2_I_ce0                   |   13|          3|    1|          3|
    |Stage2_I_ce1                   |    9|          2|    1|          2|
    |Stage2_I_we0                   |    9|          2|    1|          2|
    |Stage2_R_address0              |   13|          3|   10|         30|
    |Stage2_R_ce0                   |   13|          3|    1|          3|
    |Stage2_R_ce1                   |    9|          2|    1|          2|
    |Stage2_R_we0                   |    9|          2|    1|          2|
    |Stage3_I_address0              |   13|          3|   10|         30|
    |Stage3_I_ce0                   |   13|          3|    1|          3|
    |Stage3_I_ce1                   |    9|          2|    1|          2|
    |Stage3_I_we0                   |    9|          2|    1|          2|
    |Stage3_R_address0              |   13|          3|   10|         30|
    |Stage3_R_ce0                   |   13|          3|    1|          3|
    |Stage3_R_ce1                   |    9|          2|    1|          2|
    |Stage3_R_we0                   |    9|          2|    1|          2|
    |Stage4_I_address0              |   13|          3|   10|         30|
    |Stage4_I_ce0                   |   13|          3|    1|          3|
    |Stage4_I_ce1                   |    9|          2|    1|          2|
    |Stage4_I_we0                   |    9|          2|    1|          2|
    |Stage4_R_address0              |   13|          3|   10|         30|
    |Stage4_R_ce0                   |   13|          3|    1|          3|
    |Stage4_R_ce1                   |    9|          2|    1|          2|
    |Stage4_R_we0                   |    9|          2|    1|          2|
    |Stage5_I_address0              |   13|          3|   10|         30|
    |Stage5_I_ce0                   |   13|          3|    1|          3|
    |Stage5_I_ce1                   |    9|          2|    1|          2|
    |Stage5_I_we0                   |    9|          2|    1|          2|
    |Stage5_R_address0              |   13|          3|   10|         30|
    |Stage5_R_ce0                   |   13|          3|    1|          3|
    |Stage5_R_ce1                   |    9|          2|    1|          2|
    |Stage5_R_we0                   |    9|          2|    1|          2|
    |Stage6_I_address0              |   13|          3|   10|         30|
    |Stage6_I_ce0                   |   13|          3|    1|          3|
    |Stage6_I_ce1                   |    9|          2|    1|          2|
    |Stage6_I_we0                   |    9|          2|    1|          2|
    |Stage6_R_address0              |   13|          3|   10|         30|
    |Stage6_R_ce0                   |   13|          3|    1|          3|
    |Stage6_R_ce1                   |    9|          2|    1|          2|
    |Stage6_R_we0                   |    9|          2|    1|          2|
    |Stage7_I_address0              |   13|          3|   10|         30|
    |Stage7_I_ce0                   |   13|          3|    1|          3|
    |Stage7_I_ce1                   |    9|          2|    1|          2|
    |Stage7_I_we0                   |    9|          2|    1|          2|
    |Stage7_R_address0              |   13|          3|   10|         30|
    |Stage7_R_ce0                   |   13|          3|    1|          3|
    |Stage7_R_ce1                   |    9|          2|    1|          2|
    |Stage7_R_we0                   |    9|          2|    1|          2|
    |Stage8_I_address0              |   13|          3|   10|         30|
    |Stage8_I_ce0                   |   13|          3|    1|          3|
    |Stage8_I_ce1                   |    9|          2|    1|          2|
    |Stage8_I_we0                   |    9|          2|    1|          2|
    |Stage8_R_address0              |   13|          3|   10|         30|
    |Stage8_R_ce0                   |   13|          3|    1|          3|
    |Stage8_R_ce1                   |    9|          2|    1|          2|
    |Stage8_R_we0                   |    9|          2|    1|          2|
    |Stage9_I_address0              |   13|          3|   10|         30|
    |Stage9_I_ce0                   |   13|          3|    1|          3|
    |Stage9_I_we0                   |    9|          2|    1|          2|
    |Stage9_R_address0              |   13|          3|   10|         30|
    |Stage9_R_ce0                   |   13|          3|    1|          3|
    |Stage9_R_we0                   |    9|          2|    1|          2|
    |W_imag_address0                |   13|          3|    9|         27|
    |W_real_address0                |   13|          3|    9|         27|
    |X_Copy_I_address0              |   13|          3|   10|         30|
    |X_Copy_I_ce0                   |   13|          3|    1|          3|
    |X_Copy_I_we0                   |    9|          2|    1|          2|
    |X_Copy_R_address0              |   13|          3|   10|         30|
    |X_Copy_R_ce0                   |   13|          3|    1|          3|
    |X_Copy_R_we0                   |    9|          2|    1|          2|
    |X_I_ce0                        |    9|          2|    1|          2|
    |X_I_ce1                        |    9|          2|    1|          2|
    |X_I_we0                        |    9|          2|    1|          2|
    |X_I_we1                        |    9|          2|    1|          2|
    |X_R_ce0                        |    9|          2|    1|          2|
    |X_R_ce1                        |    9|          2|    1|          2|
    |X_R_we0                        |    9|          2|    1|          2|
    |X_R_we1                        |    9|          2|    1|          2|
    |ap_NS_fsm                      |  115|         23|    1|         23|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter11       |    9|          2|    1|          2|
    |grp_bit_reverse_fu_400_X_I_q0  |   13|          3|   32|         96|
    |grp_bit_reverse_fu_400_X_I_q1  |   13|          3|   32|         96|
    |grp_bit_reverse_fu_400_X_R_q0  |   13|          3|   32|         96|
    |grp_bit_reverse_fu_400_X_R_q1  |   13|          3|   32|         96|
    |grp_fft_stages_fu_379_X_I_q0   |   53|          9|   32|        288|
    |grp_fft_stages_fu_379_X_I_q1   |   53|          9|   32|        288|
    |grp_fft_stages_fu_379_X_R_q0   |   53|          9|   32|        288|
    |grp_fft_stages_fu_379_X_R_q1   |   53|          9|   32|        288|
    |grp_fft_stages_fu_379_stage    |   53|          9|    5|         45|
    |grp_fu_414_p0                  |   13|          3|   32|         96|
    |grp_fu_414_p1                  |   13|          3|   32|         96|
    |grp_fu_418_p0                  |   13|          3|   32|         96|
    |grp_fu_418_p1                  |   13|          3|   32|         96|
    |grp_fu_422_p0                  |   13|          3|   32|         96|
    |grp_fu_428_p0                  |   13|          3|   32|         96|
    |grp_fu_434_p0                  |   13|          3|   32|         96|
    |grp_fu_440_p0                  |   13|          3|   32|         96|
    |grp_fu_454_p0                  |   13|          3|   32|         96|
    |grp_fu_454_p1                  |   13|          3|   32|         96|
    |grp_fu_459_p0                  |   13|          3|   32|         96|
    |grp_fu_459_p1                  |   13|          3|   32|         96|
    |i_i_phi_fu_360_p4              |    9|          2|   11|         22|
    |i_i_reg_356                    |    9|          2|   11|         22|
    |j1_reg_368                     |    9|          2|   10|         20|
    |temp_OUT_I_address0            |   13|          3|   10|         30|
    |temp_OUT_I_address1            |   13|          3|   10|         30|
    |temp_OUT_I_ce0                 |   13|          3|    1|          3|
    |temp_OUT_I_ce1                 |   13|          3|    1|          3|
    |temp_OUT_I_d0                  |   13|          3|   32|         96|
    |temp_OUT_I_d1                  |   13|          3|   32|         96|
    |temp_OUT_I_we0                 |   13|          3|    1|          3|
    |temp_OUT_I_we1                 |   13|          3|    1|          3|
    |temp_OUT_R_address0            |   13|          3|   10|         30|
    |temp_OUT_R_address1            |   13|          3|   10|         30|
    |temp_OUT_R_ce0                 |   13|          3|    1|          3|
    |temp_OUT_R_ce1                 |   13|          3|    1|          3|
    |temp_OUT_R_d0                  |   13|          3|   32|         96|
    |temp_OUT_R_d1                  |   13|          3|   32|         96|
    |temp_OUT_R_we0                 |   13|          3|    1|          3|
    |temp_OUT_R_we1                 |   13|          3|    1|          3|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 1853|        404| 1162|       4224|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |Stage9_I_load_1_reg_688                 |  32|   0|   32|          0|
    |Stage9_R_load_1_reg_682                 |  32|   0|   32|          0|
    |X_Copy_I_load_1_reg_593                 |  32|   0|   32|          0|
    |X_Copy_R_load_1_reg_587                 |  32|   0|   32|          0|
    |ap_CS_fsm                               |  22|   0|   22|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                 |   1|   0|    1|          0|
    |ap_reg_grp_bit_reverse_fu_400_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_fft_stages_fu_379_ap_start   |   1|   0|    1|          0|
    |c_reg_670                               |  32|   0|   32|          0|
    |exitcond_i_reg_627                      |   1|   0|    1|          0|
    |i_i_reg_356                             |  11|   0|   11|          0|
    |i_reg_582                               |  11|   0|   11|          0|
    |j1_reg_368                              |  10|   0|   10|          0|
    |reg_472                                 |  32|   0|   32|          0|
    |reg_478                                 |  32|   0|   32|          0|
    |reg_484                                 |  32|   0|   32|          0|
    |reg_490                                 |  32|   0|   32|          0|
    |s_reg_676                               |  32|   0|   32|          0|
    |tmp_16_i_reg_694                        |  32|   0|   32|          0|
    |tmp_17_i_reg_699                        |  32|   0|   32|          0|
    |tmp_22_i_reg_566                        |   9|   0|   64|         55|
    |tmp_i1_reg_654                          |  10|   0|   64|         54|
    |tmp_i5_reg_636                          |  10|   0|   64|         54|
    |tmp_i_reg_599                           |  11|   0|   64|         53|
    |tmp_reg_562                             |   1|   0|    1|          0|
    |X_Copy_I_load_1_reg_593                 |  64|  32|   32|          0|
    |X_Copy_R_load_1_reg_587                 |  64|  32|   32|          0|
    |exitcond_i_reg_627                      |  64|  32|    1|          0|
    |i_i_reg_356                             |  64|  32|   11|          0|
    |tmp_22_i_reg_566                        |  64|  32|   64|         55|
    |tmp_i1_reg_654                          |  64|  32|   64|         54|
    |tmp_i5_reg_636                          |  64|  32|   64|         54|
    |tmp_i_reg_599                           |  64|  32|   64|         53|
    |tmp_reg_562                             |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1082| 288| 1055|        432|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      fft     | return value |
|X_R_address0    | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce0         | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we0         | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d0          | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q0          |  in |   32|  ap_memory |      X_R     |     array    |
|X_R_address1    | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce1         | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we1         | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d1          | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q1          |  in |   32|  ap_memory |      X_R     |     array    |
|X_I_address0    | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce0         | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we0         | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d0          | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q0          |  in |   32|  ap_memory |      X_I     |     array    |
|X_I_address1    | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce1         | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we1         | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d1          | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q1          |  in |   32|  ap_memory |      X_I     |     array    |
|OUT_R_address0  | out |   10|  ap_memory |     OUT_R    |     array    |
|OUT_R_ce0       | out |    1|  ap_memory |     OUT_R    |     array    |
|OUT_R_we0       | out |    1|  ap_memory |     OUT_R    |     array    |
|OUT_R_d0        | out |   32|  ap_memory |     OUT_R    |     array    |
|OUT_I_address0  | out |   10|  ap_memory |     OUT_I    |     array    |
|OUT_I_ce0       | out |    1|  ap_memory |     OUT_I    |     array    |
|OUT_I_we0       | out |    1|  ap_memory |     OUT_I    |     array    |
|OUT_I_d0        | out |   32|  ap_memory |     OUT_I    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

