// Seed: 1516210126
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output wand id_2,
    output supply1 id_3,
    input supply1 id_4
);
  tri id_6;
  assign id_6 = 1'd0;
  id_7 :
  assert property (@(posedge id_7) 1'b0)
  else;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    inout logic id_2,
    output tri1 id_3,
    input tri1 id_4,
    output supply1 id_5,
    input uwire id_6,
    output tri1 id_7,
    output tri0 id_8,
    input supply1 id_9,
    output tri1 id_10
);
  always begin
    id_2 <= 1'b0 * id_1;
  end
  module_0(
      id_0, id_7, id_7, id_7, id_9
  );
endmodule
