library ieee;
use ieee.std_logic_1164.all;
entity DFF is 
	port(D, clk: in std_logic;
		 Q : inout std_logic
	);
end DFF;

architecture dataflow of DFF is 
begin
	q<='0' when CLR = '1' else
		d  when rising_edge(clk) else 
		q;
end dataflow;