module wideexpr_00356(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {2{({3{+((u4)+(5'b11100))}})<<($signed(((u1)>>(s3))>>(s4)))}};
  assign y1 = (({($signed((5'b01001)>>(3'sb010)))|(s6),(3'b111)|(($unsigned(u0))==(|(3'sb010)))})>>>(u7))>=(s7);
  assign y2 = $signed(+($signed(3'sb110)));
  assign y3 = (1'sb1)>>>((ctrl[7]?(ctrl[7]?((ctrl[1]?$signed($unsigned(+({4'b1001,5'sb00111,s6,s7}))):-(s1)))&(5'sb00010):s3):+((1'sb1)>>>((ctrl[6]?1'sb1:1'b0)))));
  assign y4 = -((ctrl[0]?(ctrl[6]?$signed(4'b0101):(ctrl[2]?1'sb0:1'sb0)):$signed((~&(+(s3)))<<<(((ctrl[1]?|(3'sb001):($unsigned((s2)<(5'sb00111)))==((ctrl[0]?(4'sb0011)^~(2'sb00):1'b1))))&(u0)))));
  assign y5 = ((ctrl[3]?(ctrl[1]?(4'sb1100)<<(4'sb1001):(ctrl[2]?s7:($signed($signed((6'sb011011)>=(s6))))>>>(s4))):4'sb0010))+(-($unsigned($signed(-(|($signed(s6)))))));
  assign y6 = |((((ctrl[4]?3'sb111:((((ctrl[6]?+(s0):(4'sb1000)|(s6)))^(-($signed(6'b010110))))-($signed(1'sb0)))>>>(s4)))<<<((ctrl[7]?5'sb10001:($signed($signed($signed((ctrl[5]?6'sb000110:3'sb100)))))>>($signed({2{+(s6)}})))))!=(((ctrl[7]?(3'sb000)^(+(((ctrl[0]?$signed(s4):s0))+(u5))):((+({s0,{3{s7}},{2{s3}},!(2'sb00)}))<<(({2{(s6)<=(s6)}})-({{4{u6}},6'sb111000,(1'sb0)&(u7)})))<<($signed(-($unsigned((5'b11001)<<(u4)))))))<<((~|(5'sb10111))>>>(4'b0000))));
  assign y7 = 4'sb1111;
endmodule
