// Seed: 1402601320
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wand id_8,
    input wand id_9,
    input wire id_10,
    input uwire id_11
);
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wire id_3,
    output tri0 id_4,
    input wor id_5,
    output supply0 id_6,
    output tri1 id_7,
    input wand id_8,
    input supply1 id_9,
    output tri1 id_10,
    output wor id_11,
    input supply1 id_12,
    output supply0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input wire id_17,
    output wor id_18,
    input supply0 id_19,
    output supply1 id_20,
    output tri id_21,
    output supply1 id_22,
    output wor id_23,
    input tri id_24,
    input uwire id_25,
    input tri0 id_26,
    output wand id_27,
    output tri0 id_28,
    input wand id_29
);
  wire id_31;
  module_0(
      id_8, id_1, id_5, id_15, id_19, id_2, id_25, id_28, id_19, id_16, id_8, id_12
  );
  assign id_27 = 'b0;
  wire id_32 = 1'd0;
  assign id_0 = id_19;
  wire id_33;
endmodule
