This is the README file for:

SystemVerilog Design and Verification - version 20.4 REVISION 3

This database has been tested with Xcelium 17.04-s014 on Linux RHEL6_64

