vendor_name = ModelSim
source_file = 1, Z:/Conestoga/Digital design/Labs/Lab 4/VDHL/nsubburaj_concurrentconstructs_VHDL.vhd
source_file = 1, Z:/Conestoga/Digital design/Labs/Lab 4/VDHL/Waveform.vwf
source_file = 1, Z:/Conestoga/Digital design/Labs/Lab 4/Verilog/nsubburaj_concurrentconstructs_verilog.v
source_file = 1, c:/intelfpga/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, Z:/Conestoga/Digital design/Labs/Lab 4/VDHL/db/nsubburaj_concurrentconstructs_VHDL.cbx.xml
design_name = nsubburaj_concurrentconstructs_VHDL
instance = comp, \Y[0]~output\, Y[0]~output, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Y[1]~output\, Y[1]~output, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Y[2]~output\, Y[2]~output, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Y[3]~output\, Y[3]~output, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Y[4]~output\, Y[4]~output, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Y[5]~output\, Y[5]~output, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Y[6]~output\, Y[6]~output, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Y[7]~output\, Y[7]~output, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \X[0]~input\, X[0]~input, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \X[2]~input\, X[2]~input, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \X[1]~input\, X[1]~input, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Mux7~0\, Mux7~0, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Mux7~1\, Mux7~1, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Mux7~2\, Mux7~2, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Mux7~3\, Mux7~3, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Mux7~4\, Mux7~4, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Mux7~5\, Mux7~5, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Mux7~6\, Mux7~6, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \Mux7~7\, Mux7~7, nsubburaj_concurrentconstructs_VHDL, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, nsubburaj_concurrentconstructs_VHDL, 1
