v 20010722
T 500 4000 2 10 1 1 0 6
uref=U?
T 200 50 9 10 1 0 0 0
4316
T 2000 950 5 10 0 0 0 0
device=4316
T 2000 1150 5 10 0 0 0 0
footprint=None
T 2000 1350 5 10 0 0 0 0
net=VSS:8
T 2000 1550 5 10 0 0 0 0
net=VEE:9
T 2000 1750 5 10 0 0 0 0
net=VDD:16
P 800 0 800 300 1
{
T 850 100 5 8 1 1 0 0
pin1=7
T 800 350 3 8 1 1 0 3
label=EN
T 800 500 5 8 0 1 0 3
type=in
}
P 0 2300 300 2300 1
{
T 100 2350 5 8 1 1 0 0
pin2=13
T 350 2300 3 8 1 1 0 0
label=XD
T 350 2300 5 8 0 1 0 2
type=io
}
P 0 2700 300 2700 1
{
T 100 2750 5 8 1 1 0 0
pin3=10
T 350 2700 3 8 1 1 0 0
label=XC
T 350 2700 5 8 0 1 0 2
type=io
}
P 0 3100 300 3100 1
{
T 100 3150 5 8 1 1 0 0
pin4=4
T 350 3100 3 8 1 1 0 0
label=XB
T 350 3100 5 8 0 1 0 2
type=io
}
P 0 3500 300 3500 1
{
T 100 3550 5 8 1 1 0 0
pin5=1
T 350 3500 3 8 1 1 0 0
label=XA
T 350 3500 5 8 0 1 0 2
type=io
}
P 0 700 300 700 1
{
T 100 750 5 8 1 1 0 0
pin6=14
T 350 700 3 8 1 1 0 0
label=END
T 350 700 5 8 0 1 0 2
type=in
}
P 0 1100 300 1100 1
{
T 100 1150 5 8 1 1 0 0
pin7=6
T 350 1100 3 8 1 1 0 0
label=ENC
T 350 1100 5 8 0 1 0 2
type=in
}
P 0 1500 300 1500 1
{
T 100 1550 5 8 1 1 0 0
pin8=5
T 350 1500 3 8 1 1 0 0
label=ENB
T 350 1500 5 8 0 1 0 2
type=in
}
P 0 1900 300 1900 1
{
T 100 1950 5 8 1 1 0 0
pin9=15
T 350 1900 3 8 1 1 0 0
label=ENA
T 350 1900 5 8 0 1 0 2
type=in
}
P 1600 2300 1300 2300 1
{
T 1400 2350 5 8 1 1 0 0
pin10=12
T 1250 2300 3 8 1 1 0 6
label=YD
T 1250 2300 5 8 0 1 0 8
type=io
}
P 1600 2700 1300 2700 1
{
T 1400 2750 5 8 1 1 0 0
pin11=11
T 1250 2700 3 8 1 1 0 6
label=YC
T 1250 2700 5 8 0 1 0 8
type=io
}
P 1600 3100 1300 3100 1
{
T 1400 3150 5 8 1 1 0 0
pin12=3
T 1250 3100 3 8 1 1 0 6
label=YB
T 1250 3100 5 8 0 1 0 8
type=io
}
P 1600 3500 1300 3500 1
{
T 1400 3550 5 8 1 1 0 0
pin13=2
T 1250 3500 3 8 1 1 0 6
label=YA
T 1250 3500 5 8 0 1 0 8
type=io
}
B 300 300 1000 3600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
