// Seed: 321160050
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wand id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_15;
  assign id_2 = id_13;
  parameter [1 : ""] id_16 = ~1;
  assign id_8 = id_9++;
  parameter id_17 = id_16 | -1 & id_16;
endmodule
module module_1 #(
    parameter id_3 = 32'd46,
    parameter id_5 = 32'd68,
    parameter id_6 = 32'd40
) (
    input uwire id_0,
    output logic id_1,
    input supply0 id_2,
    input tri _id_3
);
  always @(posedge -1) begin : LABEL_0
    id_1 <= 1;
  end
  wire _id_5;
  wire _id_6;
  and primCall (id_1, id_7, id_12, id_0, id_8, id_2, id_10, id_11, id_9);
  logic [id_3 : 1 'b0 -  -1] id_7;
  struct packed {
    logic [id_6  ==  -1 : 1] id_8;
    struct packed {
      logic [-1 : ""] id_9;
      logic [-1 'd0 : -1  -  (  (  1  )  )] id_10;
    } [id_5 : 1] id_11;
  } id_12;
  module_0 modCall_1 (
      id_11,
      id_9,
      id_12,
      id_9,
      id_11,
      id_11,
      id_7,
      id_7,
      id_11,
      id_10,
      id_9,
      id_9,
      id_8,
      id_7
  );
  assign id_7 = 1;
  assign id_12.id_9 = -1;
endmodule
