`include "defines2.vh"

module exception(
   input rst,
   input [5:0] ext_int,
   input ri, break, syscall, overflow, addrErrorSw, addrErrorLw, pcError, eretM,
   input [31:0] cp0_status, cp0_cause, cp0_epc,
   input [31:0] pcM,
   input [31:0] alu_outM,

   output [31:0] except_type,
   output flush_exception,  //æ˜¯å¦æœ‰å¼‚å¸?
   output [31:0] pc_exception,  //pcå¼‚å¸¸å¤„ç†åœ°å€
   output pc_trap,  //æ˜¯å¦trap
   output [31:0] badvaddrM  //pcä¿®æ­£
);

   //INTERUPT
   wire int;
   //             //IE             //EXL            
   assign int =   cp0_status[0] && ~cp0_status[1] && (
                     //IM                 //IP
                  ( |(cp0_status[9:8] & cp0_cause[9:8]) ) ||        //è½¯ä»¶ä¸­æ–­
                  ( |(cp0_status[15:10] & ext_int) )      ||     //ç¡¬ä»¶ä¸­æ–­
                  (|(cp0_status[30] & cp0_cause[30]))            //è®¡æ—¶å™¨ä¸­æ–?
   );
   // å…¨å±€ä¸­æ–­å¼?å?,ä¸”æ²¡æœ‰ä¾‹å¤–åœ¨å¤„ç†,è¯†åˆ«è½¯ä»¶ä¸­æ–­æˆ–è?…ç¡¬ä»¶ä¸­æ–?

   assign except_type =    (int)                   ? 32'h00000001 :    //ä¸­æ–­
                           (addrErrorLw | pcError) ? 32'h00000004 :   //åœ°å€é”™è¯¯ä¾‹å¤–ï¼ˆlwåœ°å€ pcé”™è¯¯
                           (ri)                    ? 32'h0000000a :     //ä¿ç•™æŒ‡ä»¤ä¾‹å¤–ï¼ˆæŒ‡ä»¤ä¸å­˜åœ¨
                           (syscall)               ? 32'h00000008 :    //ç³»ç»Ÿè°ƒç”¨ä¾‹å¤–ï¼ˆsyscallæŒ‡ä»¤
                           (break)                 ? 32'h00000009 :     //æ–­ç‚¹ä¾‹å¤–ï¼ˆbreakæŒ‡ä»¤
                           (addrErrorSw)           ? 32'h00000005 :   //åœ°å€é”™è¯¯ä¾‹å¤–ï¼ˆswåœ°å€å¼‚å¸¸
                           (overflow)              ? 32'h0000000c :     //ç®—æ•°æº¢å‡ºä¾‹å¤–
                           (eretM)                 ? 32'h0000000e :   //eretæŒ‡ä»¤
                                                     32'h00000000 ;   //æ— å¼‚å¸?
   //interupt pc address
   assign pc_exception =      (except_type == 32'h00000000) ? `ZeroWord:
                              (eretM)? cp0_epc :
                              32'hbfc0_0380; //å¼‚å¸¸å¤„ç†åœ°å€
   assign pc_trap =        |(except_type ^ 32'h00000000); //è¡¨ç¤ºå‘ç”Ÿå¼‚å¸¸ï¼Œéœ€è¦å¤„ç†pc
   assign flush_exception =   |(except_type ^ 32'h00000000); //å¼‚å¸¸æ—¶çš„æ¸…ç©ºä¿¡å·
   assign badvaddrM =      ({{32{pcError}} & pcM} |{{32{~pcError}} & alu_outM}) ; //å‡ºé”™æ—¶çš„pc 

endmodule
