# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../registros.srcs/sources_1/new/barrel.vhd" \
"../../../../registros.srcs/sim_1/new/barrelTB.vhd" \

# Do not sort compile order
nosort
