<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>UXTL, UXTL2 -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">UXTL, UXTL2</h2><p>Unsigned extend long</p>
      <p class="aml">This instruction copies each vector element
from the lower or upper half of the
source SIMD&amp;FP register into a vector,
and writes the vector to the destination SIMD&amp;FP
register.
The destination vector elements are twice
as long as the source vector elements.</p>
      <p class="aml">The <span class="asm-code">UXTL</span> instruction extracts
vector elements from the lower half
of the source register. The <span class="asm-code">UXTL2</span> instruction extracts
vector elements from the upper half
of the source register.</p>
      <p class="aml">Depending on the settings in the CPACR_EL1,
  CPTR_EL2, and CPTR_EL3 registers,
  and the current Security state and Exception level,
  an attempt to execute the instruction might be trapped.</p>
    <p>
        This is an alias of
        <a href="ushll_advsimd.html">USHLL, USHLL2</a>.
        This means:
      </p><ul><li>
          The encodings in this description are named to match the encodings of
          <a href="ushll_advsimd.html">USHLL, USHLL2</a>.
        </li><li>The description of <a href="ushll_advsimd.html">USHLL, USHLL2</a> gives the operational pseudocode, any <span class="arm-defined-word">constrained unpredictable</span> behavior, and any operational information for this instruction.</li></ul>
    <h3 class="classheading"><a id="iclass_vector"/>Vector<span style="font-size:smaller;"><br/>(FEAT_AdvSIMD)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td colspan="4" class="lr">!= 0000</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td/><td/><td class="droppedname">U</td><td/><td colspan="3"/><td colspan="2"/><td colspan="4" class="droppedname">immh</td><td colspan="3" class="droppedname">immb</td><td colspan="5" class="droppedname">opcode</td><td/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="UXTL_USHLL_asimdshf_L"/><p class="asm-code">UXTL{<a href="#s_2_option" title="Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is ">2</a>}  <a href="#Vd" title="Is the name of the SIMD&amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Vd&gt;</a>.<a href="#Ta_option_new" title="Is an arrangement specifier, ">&lt;Ta&gt;</a>, <a href="#Vn" title="Is the name of the SIMD&amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Vn&gt;</a>.<a href="#Tb_option_new" title="Is an arrangement specifier, ">&lt;Tb&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="ushll_advsimd.html#USHLL_asimdshf_L">USHLL</a>{<a href="ushll_advsimd.html#s_2_option">2</a>}  <a href="ushll_advsimd.html#Vd">&lt;Vd&gt;</a>.<a href="ushll_advsimd.html#Ta_option">&lt;Ta&gt;</a>, <a href="ushll_advsimd.html#Vn">&lt;Vn&gt;</a>.<a href="ushll_advsimd.html#Tb_option">&lt;Tb&gt;</a>, #0</p>
          <p class="equivto">
          and is the preferred disassembly when
          <span class="pseudocode">BitCount(immh) == 1</span>.
        </p>
        </div>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>2</td><td><a id="s_2_option"/>
        <p>Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is 
          encoded in
          <q>Q</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">Q</th>
                <th class="symbol">2</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">[absent]</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">[present]</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vd&gt;</td><td><a id="Vd"/>
        
          <p class="aml">Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ta&gt;</td><td><a id="Ta_option_new"/>
        <p>Is an arrangement specifier, 
          encoded in
          <q>immh</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">immh</th>
                <th class="symbol">&lt;Ta&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0001</td>
                <td class="symbol">8H</td>
              </tr>
              <tr>
                <td class="bitfield">001x</td>
                <td class="symbol">4S</td>
              </tr>
              <tr>
                <td class="bitfield">01xx</td>
                <td class="symbol">2D</td>
              </tr>
              <tr>
                <td class="bitfield">1xxx</td>
                <td class="symbol">RESERVED</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vn&gt;</td><td><a id="Vn"/>
        
          <p class="aml">Is the name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Tb&gt;</td><td><a id="Tb_option_new"/>
        <p>Is an arrangement specifier, 
          encoded in
          <q>immh:Q</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">immh</th>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;Tb&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0001</td>
                <td class="bitfield">0</td>
                <td class="symbol">8B</td>
              </tr>
              <tr>
                <td class="bitfield">0001</td>
                <td class="bitfield">1</td>
                <td class="symbol">16B</td>
              </tr>
              <tr>
                <td class="bitfield">001x</td>
                <td class="bitfield">0</td>
                <td class="symbol">4H</td>
              </tr>
              <tr>
                <td class="bitfield">001x</td>
                <td class="bitfield">1</td>
                <td class="symbol">8H</td>
              </tr>
              <tr>
                <td class="bitfield">01xx</td>
                <td class="bitfield">0</td>
                <td class="symbol">2S</td>
              </tr>
              <tr>
                <td class="bitfield">01xx</td>
                <td class="bitfield">1</td>
                <td class="symbol">4S</td>
              </tr>
              <tr>
                <td class="bitfield">1xxx</td>
                <td class="bitfield">x</td>
                <td class="symbol">RESERVED</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table></div><div class="syntax-notes"/><div class="alias_ps_section"><h3 class="pseudocode">Operation</h3><p>The description of <a href="ushll_advsimd.html">USHLL, USHLL2</a> gives the operational pseudocode for this instruction.</p></div><div class="alias_ps_section"><h3 class="pseudocode">Operational Information</h3><p>The description of <a href="ushll_advsimd.html">USHLL, USHLL2</a> gives the operational information for this instruction.</p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-06_rel

      2025-06-23 18:22:40
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
