<profile>

<section name = "Vitis HLS Report for 'algo_unpacked'" level="0">
<item name = "Date">Wed Apr  2 21:10:40 2025
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">WOMBAT_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1927-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.25 ns, 5.794 ns, 1.69 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">22, 22, 0.138 us, 0.138 us, 4, 4, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="WOMBAT_U0">WOMBAT, 22, 22, 0.138 us, 0.138 us, 4, 4, yes</column>
<column name="output_assignment_U0">output_assignment, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="write_link_out_U0">write_link_out, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="region_extraction_U0">region_extraction, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 12, -</column>
<column name="FIFO">-, -, 297, 204, -</column>
<column name="Instance">-, 416, 38562, 89409, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 11, 4, 20, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="WOMBAT_U0">WOMBAT, 0, 416, 37460, 89193, 0</column>
<column name="output_assignment_U0">output_assignment, 0, 0, 66, 176, 0</column>
<column name="region_extraction_U0">region_extraction, 0, 0, 842, 20, 0</column>
<column name="write_link_out_U0">write_link_out, 0, 0, 194, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="WOMBAT_out_V_U">0, 99, 0, -, 2, 64, 128</column>
<column name="et_calo_ad_V_U">0, 99, 0, -, 2, 840, 1680</column>
<column name="tmp_link_out_V_0_U">0, 99, 0, -, 2, 128, 256</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="region_extraction_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="write_link_out_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_region_extraction_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_write_link_out_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_region_extraction_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_write_link_out_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_region_extraction_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_write_link_out_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="link_in_0">in, 128, ap_none, link_in_0, pointer</column>
<column name="link_in_1">in, 128, ap_none, link_in_1, pointer</column>
<column name="link_in_2">in, 128, ap_none, link_in_2, pointer</column>
<column name="link_in_3">in, 128, ap_none, link_in_3, pointer</column>
<column name="link_in_4">in, 128, ap_none, link_in_4, pointer</column>
<column name="link_in_5">in, 128, ap_none, link_in_5, pointer</column>
<column name="link_in_6">in, 128, ap_none, link_in_6, pointer</column>
<column name="link_in_7">in, 128, ap_none, link_in_7, pointer</column>
<column name="link_in_8">in, 128, ap_none, link_in_8, pointer</column>
<column name="link_in_9">in, 128, ap_none, link_in_9, pointer</column>
<column name="link_in_10">in, 128, ap_none, link_in_10, pointer</column>
<column name="link_in_11">in, 128, ap_none, link_in_11, pointer</column>
<column name="link_in_12">in, 128, ap_none, link_in_12, pointer</column>
<column name="link_in_13">in, 128, ap_none, link_in_13, pointer</column>
<column name="link_in_14">in, 128, ap_none, link_in_14, pointer</column>
<column name="link_in_15">in, 128, ap_none, link_in_15, pointer</column>
<column name="link_in_16">in, 128, ap_none, link_in_16, pointer</column>
<column name="link_in_17">in, 128, ap_none, link_in_17, pointer</column>
<column name="link_in_18">in, 128, ap_none, link_in_18, pointer</column>
<column name="link_in_19">in, 128, ap_none, link_in_19, pointer</column>
<column name="link_in_20">in, 128, ap_none, link_in_20, pointer</column>
<column name="link_in_21">in, 128, ap_none, link_in_21, pointer</column>
<column name="link_in_22">in, 128, ap_none, link_in_22, pointer</column>
<column name="link_in_23">in, 128, ap_none, link_in_23, pointer</column>
<column name="link_in_24">in, 128, ap_none, link_in_24, pointer</column>
<column name="link_in_25">in, 128, ap_none, link_in_25, pointer</column>
<column name="link_in_26">in, 128, ap_none, link_in_26, pointer</column>
<column name="link_in_27">in, 128, ap_none, link_in_27, pointer</column>
<column name="link_in_28">in, 128, ap_none, link_in_28, pointer</column>
<column name="link_in_29">in, 128, ap_none, link_in_29, pointer</column>
<column name="link_in_30">in, 128, ap_none, link_in_30, pointer</column>
<column name="link_in_31">in, 128, ap_none, link_in_31, pointer</column>
<column name="link_in_32">in, 128, ap_none, link_in_32, pointer</column>
<column name="link_in_33">in, 128, ap_none, link_in_33, pointer</column>
<column name="link_in_34">in, 128, ap_none, link_in_34, pointer</column>
<column name="link_in_35">in, 128, ap_none, link_in_35, pointer</column>
<column name="link_out_i">in, 256, ap_ovld, link_out, pointer</column>
<column name="link_out_o">out, 256, ap_ovld, link_out, pointer</column>
<column name="link_out_o_ap_vld">out, 1, ap_ovld, link_out, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, algo_unpacked, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, algo_unpacked, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, algo_unpacked, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, algo_unpacked, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, algo_unpacked, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, algo_unpacked, return value</column>
</table>
</item>
</section>
</profile>
