Warning: No module or endmodule in your file -- make sure this is a header file
End of file /home/sivarajah/CS552/single_cycle/WISC-F24/project/demo1/verilog/alu_op.v. Hash = 0
