Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Nov 13 16:14:42 2023
| Host         : User-2021FZLJGL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lpdc_test_exdes_timing_summary_routed.rpt -rpx lpdc_test_exdes_timing_summary_routed.rpx -warn_on_violation
| Design       : lpdc_test_exdes
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.584        0.000                      0                 8214        0.077        0.000                      0                 8190        4.232        0.000                       0                  4308  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                         ------------       ----------      --------------
Q2_CLK0_GTREFCLK_PAD_P_IN                                                                     {0.000 6.250}      12.500          80.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK    {0.000 16.500}     33.000          30.303          
drpclk_in_i                                                                                   {0.000 5.000}      10.000          100.000         
lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 6.250}      12.500          80.000          
lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK        {0.000 10.000}     20.000          50.000          
lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 6.250}      12.500          80.000          
uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1                                                 {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                                          {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0                                                                          {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0                                                                          {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q2_CLK0_GTREFCLK_PAD_P_IN                                                                        11.529        0.000                      0                    7        0.172        0.000                      0                    7        5.608        0.000                       0                    12  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.100        0.000                      0                  928        0.083        0.000                      0                  928       15.732        0.000                       0                   484  
drpclk_in_i                                                                                       7.017        0.000                      0                  449        0.096        0.000                      0                  449        4.286        0.000                       0                   229  
lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK           16.921        0.000                      0                  573        0.102        0.000                      0                  573        9.358        0.000                       0                   375  
uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1                                                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             17.331        0.000                      0                  219        0.108        0.000                      0                  219        9.358        0.000                       0                   135  
  clk_out2_clk_wiz_0                                                                              1.584        0.000                      0                 5475        0.077        0.000                      0                 5475        4.232        0.000                       0                  3069  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         18.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                              To Clock                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                              --------                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  clk_out1_clk_wiz_0                                                                           14.494        0.000                      0                   20        1.327        0.000                      0                   20  
clk_out2_clk_wiz_0                                                                      clk_out1_clk_wiz_0                                                                            9.337        0.000                      0                   12                                                                        
lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  clk_out2_clk_wiz_0                                                                            6.540        0.000                      0                    1        1.059        0.000                      0                    1  
clk_out1_clk_wiz_0                                                                      clk_out2_clk_wiz_0                                                                            6.757        0.000                      0                   24        0.112        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK      clk_out1_clk_wiz_0                                                                               15.594        0.000                      0                   20        1.164        0.000                      0                   20  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                                7.441        0.000                      0                   97        0.234        0.000                      0                   97  
**async_default**                                                                           lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK      clk_out2_clk_wiz_0                                                                                2.642        0.000                      0                  297        1.162        0.000                      0                  297  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.985        0.000                      0                  100        0.283        0.000                      0                  100  
**async_default**                                                                           lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK      lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK           17.131        0.000                      0                    3        1.495        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q2_CLK0_GTREFCLK_PAD_P_IN
  To Clock:  Q2_CLK0_GTREFCLK_PAD_P_IN

Setup :            0  Failing Endpoints,  Worst Slack       11.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.529ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.634 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y255        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        FDRE (Setup_fdre_C_D)        0.064    16.162    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                 11.529    

Slack (MET) :             11.529ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 15.057 - 12.500 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.587     3.633    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.633 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.633    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X78Y256        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.541    15.057    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.076    16.133    
                         clock uncertainty           -0.035    16.097    
    SLICE_X78Y256        FDRE (Setup_fdre_C_D)        0.064    16.161    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                 11.529    

Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 15.057 - 12.500 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.587     3.633    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     4.370 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.370    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.541    15.057    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.076    16.133    
                         clock uncertainty           -0.035    16.097    
    SLICE_X78Y256        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    16.061    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.061    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                 11.692    

Slack (MET) :             11.700ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.377 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.377    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    16.076    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                 11.700    

Slack (MET) :             11.700ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 15.057 - 12.500 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.587     3.633    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.376 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.376    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.541    15.057    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.076    16.133    
                         clock uncertainty           -0.035    16.097    
    SLICE_X78Y256        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    16.075    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 11.700    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.369 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.369    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    16.072    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.072    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                 11.704    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 15.057 - 12.500 ) 
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.587     3.633    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.368 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.368    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.541    15.057    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.076    16.133    
                         clock uncertainty           -0.035    16.097    
    SLICE_X78Y256        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    16.071    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         16.071    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                 11.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.166 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.994    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.166 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y256        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.994    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.997    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y256        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.997    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y256        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     0.989    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.293 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.293    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y255        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        FDRE (Hold_fdre_C_D)         0.087     0.982    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y256        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.293 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.293    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X78Y256        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y256        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y256        FDRE (Hold_fdre_C_D)         0.087     0.982    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q2_CLK0_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { Q2_CLK0_GTREFCLK_PAD_P_IN }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         12.500      10.962     GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/GTREFCLK0
Min Period        n/a     BUFH/I                   n/a            1.409         12.500      11.091     BUFHCE_X0Y60        lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         12.500      11.092     IBUFDS_GTE2_X0Y4    lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/I
Min Period        n/a     FDRE/C                   n/a            0.700         12.500      11.800     SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         12.500      11.800     SLICE_X78Y256       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y256       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y256       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y256       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y256       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y256       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y256       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y256       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y256       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.100ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.480ns (12.878%)  route 3.247ns (87.122%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.755ns = ( 36.755 - 33.000 ) 
    Source Clock Delay      (SCD):    4.363ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.443     4.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X122Y289       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y289       FDRE (Prop_fdre_C_Q)         0.259     4.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/Q
                         net (fo=5, routed)           1.150     5.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_reg[7]
    SLICE_X113Y290       LUT4 (Prop_lut4_I0_O)        0.043     5.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTDO_i_12/O
                         net (fo=1, routed)           0.332     6.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_reg[7]
    SLICE_X114Y288       LUT6 (Prop_lut6_I5_O)        0.043     6.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_9/O
                         net (fo=1, routed)           0.432     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in_reg[0]
    SLICE_X121Y287       LUT6 (Prop_lut6_I1_O)        0.043     6.665 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_4/O
                         net (fo=1, routed)           0.624     7.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/shift_reg_in_reg[17]
    SLICE_X123Y290       LUT6 (Prop_lut6_I2_O)        0.043     7.332 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_2/O
                         net (fo=1, routed)           0.240     7.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]_0
    SLICE_X123Y290       LUT4 (Prop_lut4_I3_O)        0.049     7.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.470     8.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X132Y290       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.278    36.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X132Y290       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.566    37.321    
                         clock uncertainty           -0.035    37.286    
    SLICE_X132Y290       FDRE (Setup_fdre_C_D)       -0.095    37.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         37.191    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                 29.100    

Slack (MET) :             29.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.431ns (14.776%)  route 2.486ns (85.224%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.751ns = ( 36.751 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.721     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT5 (Prop_lut5_I0_O)        0.043     6.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.442     6.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X124Y289       LUT4 (Prop_lut4_I1_O)        0.043     6.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.279     6.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X123Y290       LUT6 (Prop_lut6_I5_O)        0.043     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.418     7.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X122Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.274    36.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X122Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.566    37.317    
                         clock uncertainty           -0.035    37.282    
    SLICE_X122Y291       FDRE (Setup_fdre_C_R)       -0.281    37.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                 29.717    

Slack (MET) :             29.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.431ns (14.776%)  route 2.486ns (85.224%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.751ns = ( 36.751 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.721     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT5 (Prop_lut5_I0_O)        0.043     6.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.442     6.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X124Y289       LUT4 (Prop_lut4_I1_O)        0.043     6.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.279     6.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X123Y290       LUT6 (Prop_lut6_I5_O)        0.043     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.418     7.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X122Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.274    36.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X122Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.566    37.317    
                         clock uncertainty           -0.035    37.282    
    SLICE_X122Y291       FDRE (Setup_fdre_C_R)       -0.281    37.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                 29.717    

Slack (MET) :             29.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.431ns (14.776%)  route 2.486ns (85.224%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.751ns = ( 36.751 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.721     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT5 (Prop_lut5_I0_O)        0.043     6.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.442     6.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X124Y289       LUT4 (Prop_lut4_I1_O)        0.043     6.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.279     6.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X123Y290       LUT6 (Prop_lut6_I5_O)        0.043     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.418     7.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X122Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.274    36.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X122Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.566    37.317    
                         clock uncertainty           -0.035    37.282    
    SLICE_X122Y291       FDRE (Setup_fdre_C_R)       -0.281    37.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                 29.717    

Slack (MET) :             29.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.431ns (14.776%)  route 2.486ns (85.224%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.751ns = ( 36.751 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.721     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT5 (Prop_lut5_I0_O)        0.043     6.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.442     6.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X124Y289       LUT4 (Prop_lut4_I1_O)        0.043     6.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.279     6.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X123Y290       LUT6 (Prop_lut6_I5_O)        0.043     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.418     7.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X122Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.274    36.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X122Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.566    37.317    
                         clock uncertainty           -0.035    37.282    
    SLICE_X122Y291       FDRE (Setup_fdre_C_R)       -0.281    37.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                 29.717    

Slack (MET) :             29.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.431ns (14.776%)  route 2.486ns (85.224%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.751ns = ( 36.751 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.721     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT5 (Prop_lut5_I0_O)        0.043     6.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.442     6.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X124Y289       LUT4 (Prop_lut4_I1_O)        0.043     6.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.279     6.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X123Y290       LUT6 (Prop_lut6_I5_O)        0.043     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.418     7.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X122Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.274    36.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X122Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.566    37.317    
                         clock uncertainty           -0.035    37.282    
    SLICE_X122Y291       FDRE (Setup_fdre_C_R)       -0.281    37.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                 29.717    

Slack (MET) :             29.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.431ns (14.776%)  route 2.486ns (85.224%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.751ns = ( 36.751 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.721     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT5 (Prop_lut5_I0_O)        0.043     6.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.442     6.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X124Y289       LUT4 (Prop_lut4_I1_O)        0.043     6.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.279     6.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X123Y290       LUT6 (Prop_lut6_I5_O)        0.043     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.418     7.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X122Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.274    36.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X122Y291       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.566    37.317    
                         clock uncertainty           -0.035    37.282    
    SLICE_X122Y291       FDRE (Setup_fdre_C_R)       -0.281    37.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                 29.717    

Slack (MET) :             29.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.396ns (15.634%)  route 2.137ns (84.366%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.721     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT5 (Prop_lut5_I0_O)        0.043     6.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.442     6.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X124Y289       LUT5 (Prop_lut5_I2_O)        0.051     6.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.348     6.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X124Y289       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.273    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X124Y289       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.566    37.316    
                         clock uncertainty           -0.035    37.281    
    SLICE_X124Y289       FDRE (Setup_fdre_C_R)       -0.397    36.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         36.884    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                 29.984    

Slack (MET) :             29.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.396ns (15.634%)  route 2.137ns (84.366%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.721     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT5 (Prop_lut5_I0_O)        0.043     6.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.442     6.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X124Y289       LUT5 (Prop_lut5_I2_O)        0.051     6.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.348     6.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X124Y289       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.273    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X124Y289       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.566    37.316    
                         clock uncertainty           -0.035    37.281    
    SLICE_X124Y289       FDRE (Setup_fdre_C_R)       -0.397    36.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         36.884    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                 29.984    

Slack (MET) :             29.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.396ns (15.634%)  route 2.137ns (84.366%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.721     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT5 (Prop_lut5_I0_O)        0.043     6.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.442     6.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X124Y289       LUT5 (Prop_lut5_I2_O)        0.051     6.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.348     6.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X124Y289       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.273    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X124Y289       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.566    37.316    
                         clock uncertainty           -0.035    37.281    
    SLICE_X124Y289       FDRE (Setup_fdre_C_R)       -0.397    36.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         36.884    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                 29.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.882%)  route 0.100ns (50.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.618     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X119Y281       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y281       FDCE (Prop_fdce_C_Q)         0.100     2.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.100     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X120Y280       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.840     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X120Y280       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.476     2.155    
    SLICE_X120Y280       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.920%)  route 0.103ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.616     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X119Y279       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y279       FDCE (Prop_fdce_C_Q)         0.091     2.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.103     2.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X118Y280       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.840     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y280       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.476     2.155    
    SLICE_X118Y280       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.149%)  route 0.143ns (58.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.616     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X119Y279       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y279       FDCE (Prop_fdce_C_Q)         0.100     2.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.143     2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X118Y280       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.840     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y280       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.476     2.155    
    SLICE_X118Y280       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.729%)  route 0.146ns (59.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.618     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X121Y281       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y281       FDCE (Prop_fdce_C_Q)         0.100     2.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.146     2.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X120Y280       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.840     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X120Y280       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.476     2.155    
    SLICE_X120Y280       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.929%)  route 0.099ns (52.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.616     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X119Y279       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y279       FDCE (Prop_fdce_C_Q)         0.091     2.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.099     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X118Y280       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.840     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y280       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.476     2.155    
    SLICE_X118Y280       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.620     2.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X117Y283       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y283       FDCE (Prop_fdce_C_Q)         0.100     2.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X117Y283       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.842     2.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X117Y283       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.487     2.146    
    SLICE_X117Y283       FDCE (Hold_fdce_C_D)         0.047     2.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.615     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X113Y279       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y279       FDPE (Prop_fdpe_C_Q)         0.100     2.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X113Y279       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.838     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X113Y279       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.488     2.141    
    SLICE_X113Y279       FDPE (Hold_fdpe_C_D)         0.047     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.648     2.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X123Y285       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y285       FDRE (Prop_fdre_C_Q)         0.100     2.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X123Y285       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.872     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X123Y285       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.489     2.174    
    SLICE_X123Y285       FDRE (Hold_fdre_C_D)         0.047     2.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.107%)  route 0.102ns (52.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.616     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X119Y279       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y279       FDCE (Prop_fdce_C_Q)         0.091     2.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.102     2.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X120Y279       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.839     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y279       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.476     2.154    
    SLICE_X120Y279       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     2.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.629%)  route 0.083ns (39.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.620     2.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X115Y286       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y286       FDRE (Prop_fdre_C_Q)         0.100     2.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/Q
                         net (fo=4, routed)           0.083     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en
    SLICE_X114Y286       LUT3 (Prop_lut3_I1_O)        0.028     2.357 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1__0_n_0
    SLICE_X114Y286       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.844     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X114Y286       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
                         clock pessimism             -0.478     2.157    
    SLICE_X114Y286       FDRE (Hold_fdre_C_D)         0.087     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X123Y288  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X122Y287  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X122Y287  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X114Y286  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X110Y286  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X109Y286  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X112Y286  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X111Y286  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X114Y289  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y279  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y279  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y279  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y279  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        7.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.541ns (21.996%)  route 1.919ns (78.004%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X137Y251       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y251       FDRE (Prop_fdre_C_Q)         0.223     4.972 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3_reg/Q
                         net (fo=2, routed)           0.533     5.505    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3
    SLICE_X139Y249       LUT3 (Prop_lut3_I0_O)        0.043     5.548 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12/O
                         net (fo=1, routed)           0.529     6.077    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12_n_0
    SLICE_X140Y250       LUT6 (Prop_lut6_I0_O)        0.043     6.120 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.120    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X140Y250       MUXF7 (Prop_muxf7_I1_O)      0.108     6.228 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.541     6.769    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X140Y249       LUT5 (Prop_lut5_I2_O)        0.124     6.893 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.315     7.208    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X139Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.151    14.210    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.251    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X139Y249       FDRE (Setup_fdre_C_CE)      -0.201    14.225    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  7.017    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.541ns (21.996%)  route 1.919ns (78.004%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X137Y251       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y251       FDRE (Prop_fdre_C_Q)         0.223     4.972 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3_reg/Q
                         net (fo=2, routed)           0.533     5.505    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3
    SLICE_X139Y249       LUT3 (Prop_lut3_I0_O)        0.043     5.548 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12/O
                         net (fo=1, routed)           0.529     6.077    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12_n_0
    SLICE_X140Y250       LUT6 (Prop_lut6_I0_O)        0.043     6.120 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.120    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X140Y250       MUXF7 (Prop_muxf7_I1_O)      0.108     6.228 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.541     6.769    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X140Y249       LUT5 (Prop_lut5_I2_O)        0.124     6.893 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.315     7.208    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X138Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.151    14.210    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X138Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.251    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X138Y249       FDRE (Setup_fdre_C_CE)      -0.178    14.248    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.541ns (21.996%)  route 1.919ns (78.004%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X137Y251       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y251       FDRE (Prop_fdre_C_Q)         0.223     4.972 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3_reg/Q
                         net (fo=2, routed)           0.533     5.505    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3
    SLICE_X139Y249       LUT3 (Prop_lut3_I0_O)        0.043     5.548 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12/O
                         net (fo=1, routed)           0.529     6.077    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12_n_0
    SLICE_X140Y250       LUT6 (Prop_lut6_I0_O)        0.043     6.120 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.120    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X140Y250       MUXF7 (Prop_muxf7_I1_O)      0.108     6.228 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.541     6.769    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X140Y249       LUT5 (Prop_lut5_I2_O)        0.124     6.893 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.315     7.208    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X138Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.151    14.210    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X138Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.251    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X138Y249       FDRE (Setup_fdre_C_CE)      -0.178    14.248    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.541ns (21.996%)  route 1.919ns (78.004%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X137Y251       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y251       FDRE (Prop_fdre_C_Q)         0.223     4.972 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3_reg/Q
                         net (fo=2, routed)           0.533     5.505    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3
    SLICE_X139Y249       LUT3 (Prop_lut3_I0_O)        0.043     5.548 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12/O
                         net (fo=1, routed)           0.529     6.077    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_12_n_0
    SLICE_X140Y250       LUT6 (Prop_lut6_I0_O)        0.043     6.120 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.120    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X140Y250       MUXF7 (Prop_muxf7_I1_O)      0.108     6.228 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.541     6.769    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X140Y249       LUT5 (Prop_lut5_I2_O)        0.124     6.893 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.315     7.208    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X138Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.151    14.210    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X138Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.251    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X138Y249       FDRE (Setup_fdre_C_CE)      -0.178    14.248    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.487ns (21.114%)  route 1.820ns (78.886%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.450     4.748    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X136Y256       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y256       FDRE (Prop_fdre_C_Q)         0.259     5.007 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=2, routed)           0.371     5.378    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]
    SLICE_X137Y256       LUT4 (Prop_lut4_I1_O)        0.043     5.421 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_7/O
                         net (fo=2, routed)           0.452     5.873    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_7_n_0
    SLICE_X137Y258       LUT5 (Prop_lut5_I4_O)        0.049     5.922 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4__0/O
                         net (fo=3, routed)           0.458     6.380    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4__0_n_0
    SLICE_X137Y259       LUT5 (Prop_lut5_I4_O)        0.136     6.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=18, routed)          0.538     7.054    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter
    SLICE_X136Y259       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.279    14.338    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X136Y259       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[12]/C
                         clock pessimism              0.383    14.722    
                         clock uncertainty           -0.035    14.686    
    SLICE_X136Y259       FDRE (Setup_fdre_C_CE)      -0.178    14.508    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.487ns (21.114%)  route 1.820ns (78.886%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.450     4.748    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X136Y256       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y256       FDRE (Prop_fdre_C_Q)         0.259     5.007 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=2, routed)           0.371     5.378    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]
    SLICE_X137Y256       LUT4 (Prop_lut4_I1_O)        0.043     5.421 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_7/O
                         net (fo=2, routed)           0.452     5.873    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_7_n_0
    SLICE_X137Y258       LUT5 (Prop_lut5_I4_O)        0.049     5.922 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4__0/O
                         net (fo=3, routed)           0.458     6.380    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4__0_n_0
    SLICE_X137Y259       LUT5 (Prop_lut5_I4_O)        0.136     6.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=18, routed)          0.538     7.054    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter
    SLICE_X136Y259       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.279    14.338    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X136Y259       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/C
                         clock pessimism              0.383    14.722    
                         clock uncertainty           -0.035    14.686    
    SLICE_X136Y259       FDRE (Setup_fdre_C_CE)      -0.178    14.508    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.487ns (21.114%)  route 1.820ns (78.886%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.450     4.748    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X136Y256       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y256       FDRE (Prop_fdre_C_Q)         0.259     5.007 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=2, routed)           0.371     5.378    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]
    SLICE_X137Y256       LUT4 (Prop_lut4_I1_O)        0.043     5.421 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_7/O
                         net (fo=2, routed)           0.452     5.873    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_7_n_0
    SLICE_X137Y258       LUT5 (Prop_lut5_I4_O)        0.049     5.922 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4__0/O
                         net (fo=3, routed)           0.458     6.380    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4__0_n_0
    SLICE_X137Y259       LUT5 (Prop_lut5_I4_O)        0.136     6.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=18, routed)          0.538     7.054    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter
    SLICE_X136Y259       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.279    14.338    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X136Y259       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                         clock pessimism              0.383    14.722    
                         clock uncertainty           -0.035    14.686    
    SLICE_X136Y259       FDRE (Setup_fdre_C_CE)      -0.178    14.508    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.487ns (21.114%)  route 1.820ns (78.886%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.748ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.450     4.748    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X136Y256       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y256       FDRE (Prop_fdre_C_Q)         0.259     5.007 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/Q
                         net (fo=2, routed)           0.371     5.378    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]
    SLICE_X137Y256       LUT4 (Prop_lut4_I1_O)        0.043     5.421 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_7/O
                         net (fo=2, routed)           0.452     5.873    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_7_n_0
    SLICE_X137Y258       LUT5 (Prop_lut5_I4_O)        0.049     5.922 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4__0/O
                         net (fo=3, routed)           0.458     6.380    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4__0_n_0
    SLICE_X137Y259       LUT5 (Prop_lut5_I4_O)        0.136     6.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=18, routed)          0.538     7.054    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter
    SLICE_X136Y259       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.279    14.338    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X136Y259       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[15]/C
                         clock pessimism              0.383    14.722    
                         clock uncertainty           -0.035    14.686    
    SLICE_X136Y259       FDRE (Setup_fdre_C_CE)      -0.178    14.508    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.541ns (24.973%)  route 1.625ns (75.027%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.449     4.747    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X140Y259       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y259       FDRE (Prop_fdre_C_Q)         0.223     4.970 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[14]/Q
                         net (fo=2, routed)           0.460     5.430    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[14]
    SLICE_X141Y257       LUT4 (Prop_lut4_I0_O)        0.043     5.473 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_6/O
                         net (fo=4, routed)           0.536     6.008    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_cnt_reg[14]
    SLICE_X139Y256       LUT6 (Prop_lut6_I4_O)        0.043     6.051 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.051    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_9_n_0
    SLICE_X139Y256       MUXF7 (Prop_muxf7_I1_O)      0.108     6.159 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.355     6.514    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[3]_i_4_n_0
    SLICE_X138Y256       LUT5 (Prop_lut5_I4_O)        0.124     6.638 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.275     6.913    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock_n_1
    SLICE_X137Y255       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.281    14.340    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X137Y255       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.361    14.702    
                         clock uncertainty           -0.035    14.666    
    SLICE_X137Y255       FDRE (Setup_fdre_C_CE)      -0.201    14.465    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.541ns (24.973%)  route 1.625ns (75.027%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.449     4.747    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X140Y259       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y259       FDRE (Prop_fdre_C_Q)         0.223     4.970 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[14]/Q
                         net (fo=2, routed)           0.460     5.430    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[14]
    SLICE_X141Y257       LUT4 (Prop_lut4_I0_O)        0.043     5.473 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_6/O
                         net (fo=4, routed)           0.536     6.008    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_cnt_reg[14]
    SLICE_X139Y256       LUT6 (Prop_lut6_I4_O)        0.043     6.051 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.051    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_9_n_0
    SLICE_X139Y256       MUXF7 (Prop_muxf7_I1_O)      0.108     6.159 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.355     6.514    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[3]_i_4_n_0
    SLICE_X138Y256       LUT5 (Prop_lut5_I4_O)        0.124     6.638 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.275     6.913    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock_n_1
    SLICE_X137Y255       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.281    14.340    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X137Y255       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.361    14.702    
                         clock uncertainty           -0.035    14.666    
    SLICE_X137Y255       FDRE (Setup_fdre_C_CE)      -0.201    14.465    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  7.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.320ns (65.901%)  route 0.166ns (34.099%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.578     2.075    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X142Y248       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y248       FDRE (Prop_fdre_C_Q)         0.118     2.193 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]/Q
                         net (fo=4, routed)           0.165     2.358    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]
    SLICE_X142Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.134     2.492 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.492    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X142Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.519 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.520    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_0
    SLICE_X142Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.561 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.561    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_7
    SLICE_X142Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.884     2.538    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X142Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]/C
                         clock pessimism             -0.164     2.373    
    SLICE_X142Y250       FDRE (Hold_fdre_C_D)         0.092     2.465    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gtrxreset_i_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.146ns (31.746%)  route 0.314ns (68.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.578     2.075    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X138Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y249       FDRE (Prop_fdre_C_Q)         0.118     2.193 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=22, routed)          0.314     2.507    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/rx_state[0]
    SLICE_X141Y250       LUT5 (Prop_lut5_I1_O)        0.028     2.535 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gtrxreset_i_i_1/O
                         net (fo=1, routed)           0.000     2.535    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gtrxreset_i_i_1_n_0
    SLICE_X141Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gtrxreset_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.884     2.538    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X141Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gtrxreset_i_reg/C
                         clock pessimism             -0.164     2.373    
    SLICE_X141Y250       FDRE (Hold_fdre_C_D)         0.061     2.434    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gtrxreset_i_reg
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.332ns (66.723%)  route 0.166ns (33.277%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.578     2.075    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X142Y248       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y248       FDRE (Prop_fdre_C_Q)         0.118     2.193 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]/Q
                         net (fo=4, routed)           0.165     2.358    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]
    SLICE_X142Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.134     2.492 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.492    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_0
    SLICE_X142Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.519 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.520    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_0
    SLICE_X142Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.573 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.573    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_5
    SLICE_X142Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.884     2.538    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X142Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]/C
                         clock pessimism             -0.164     2.373    
    SLICE_X142Y250       FDRE (Hold_fdre_C_D)         0.092     2.465    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.658     2.155    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X137Y251       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y251       FDRE (Prop_fdre_C_Q)         0.100     2.255 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.310    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X137Y251       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.884     2.538    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X137Y251       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.382     2.155    
    SLICE_X137Y251       FDRE (Hold_fdre_C_D)         0.047     2.202    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.577     2.074    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X141Y245       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y245       FDRE (Prop_fdre_C_Q)         0.100     2.174 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.229    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X141Y245       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.783     2.437    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X141Y245       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.362     2.074    
    SLICE_X141Y245       FDRE (Hold_fdre_C_D)         0.047     2.121    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.578     2.075    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X137Y248       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y248       FDRE (Prop_fdre_C_Q)         0.100     2.175 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.230    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X137Y248       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.784     2.438    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X137Y248       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.362     2.075    
    SLICE_X137Y248       FDRE (Hold_fdre_C_D)         0.047     2.122    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.657     2.154    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X139Y255       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y255       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.309    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync1
    SLICE_X139Y255       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.883     2.537    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X139Y255       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/C
                         clock pessimism             -0.382     2.154    
    SLICE_X139Y255       FDRE (Hold_fdre_C_D)         0.047     2.201    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.657     2.154    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X140Y254       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y254       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     2.315    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync1
    SLICE_X140Y254       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.883     2.537    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X140Y254       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/C
                         clock pessimism             -0.382     2.154    
    SLICE_X140Y254       FDRE (Hold_fdre_C_D)         0.047     2.201    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.578     2.075    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X140Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y247       FDRE (Prop_fdre_C_Q)         0.100     2.175 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     2.236    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X140Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.784     2.438    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X140Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.362     2.075    
    SLICE_X140Y247       FDRE (Hold_fdre_C_D)         0.047     2.122    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.657     2.154    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X140Y255       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y255       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     2.315    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X140Y255       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.883     2.537    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X140Y255       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.382     2.154    
    SLICE_X140Y255       FDRE (Hold_fdre_C_D)         0.047     2.201    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DRP_CLK_IN_P }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y2   lpdc_test_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0       DRP_CLK_BUFG/I
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X137Y252      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X137Y253      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X132Y251      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X132Y251      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[3]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X132Y252      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[8]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X140Y255      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.400         5.000       4.600      SLICE_X137Y252      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.400         5.000       4.600      SLICE_X137Y253      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X132Y251      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X132Y251      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X132Y252      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X140Y255      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X140Y255      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X140Y255      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X139Y255      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X139Y255      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X138Y252      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X138Y250      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X138Y250      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[2]/C
High Pulse Width  Fast    FDSE/C                        n/a            0.350         5.000       4.650      SLICE_X138Y250      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X138Y251      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]/C
High Pulse Width  Fast    FDSE/C                        n/a            0.350         5.000       4.650      SLICE_X138Y251      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[5]/C
High Pulse Width  Fast    FDSE/C                        n/a            0.350         5.000       4.650      SLICE_X138Y251      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[6]/C
High Pulse Width  Fast    FDSE/C                        n/a            0.350         5.000       4.650      SLICE_X138Y251      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[7]/C
High Pulse Width  Fast    FDSE/C                        n/a            0.350         5.000       4.650      SLICE_X138Y252      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[8]/C
High Pulse Width  Fast    FDSE/C                        n/a            0.350         5.000       4.650      SLICE_X138Y252      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  To Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       16.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.921ns  (required time - arrival time)
  Source:                 data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.673ns (23.180%)  route 2.230ns (76.820%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 22.401 - 20.000 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     2.656    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/bbstub_gt0_txoutclk_out
    SLICE_X140Y263       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y263       FDRE (Prop_fdre_C_Q)         0.223     2.879 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/Q
                         net (fo=8, routed)           0.938     3.817    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/I0
    SLICE_X142Y266       SRL16E (Prop_srl16e_A0_Q)    0.051     3.868 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.301     4.169    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X142Y265       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348     4.517 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.669     5.186    data_in/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X139Y263       LUT2 (Prop_lut2_I1_O)        0.051     5.237 r  data_in/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.323     5.559    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X140Y264       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.274    22.401    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/bbstub_gt0_txoutclk_out
    SLICE_X140Y264       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.230    22.631    
                         clock uncertainty           -0.035    22.596    
    SLICE_X140Y264       FDRE (Setup_fdre_C_D)       -0.115    22.481    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         22.481    
                         arrival time                          -5.559    
  -------------------------------------------------------------------
                         slack                                 16.921    

Slack (MET) :             17.010ns  (required time - arrival time)
  Source:                 data_in/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.416ns (15.813%)  route 2.215ns (84.187%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 22.402 - 20.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.440     2.652    data_in/inst/ila_core_inst/bbstub_gt0_txoutclk_out
    SLICE_X137Y266       FDRE                                         r  data_in/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y266       FDRE (Prop_fdre_C_Q)         0.204     2.856 f  data_in/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.577     3.433    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X137Y266       LUT2 (Prop_lut2_I1_O)        0.126     3.559 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.522     4.081    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X138Y264       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.124 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.454     4.578    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X136Y264       LUT3 (Prop_lut3_I0_O)        0.043     4.621 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[10]_i_1/O
                         net (fo=11, routed)          0.661     5.283    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X137Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.275    22.402    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/bbstub_gt0_txoutclk_out
    SLICE_X137Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                         clock pessimism              0.230    22.632    
                         clock uncertainty           -0.035    22.597    
    SLICE_X137Y261       FDRE (Setup_fdre_C_R)       -0.304    22.293    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.293    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 17.010    

Slack (MET) :             17.010ns  (required time - arrival time)
  Source:                 data_in/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.416ns (15.813%)  route 2.215ns (84.187%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 22.402 - 20.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.440     2.652    data_in/inst/ila_core_inst/bbstub_gt0_txoutclk_out
    SLICE_X137Y266       FDRE                                         r  data_in/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y266       FDRE (Prop_fdre_C_Q)         0.204     2.856 f  data_in/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.577     3.433    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X137Y266       LUT2 (Prop_lut2_I1_O)        0.126     3.559 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.522     4.081    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X138Y264       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.124 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.454     4.578    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X136Y264       LUT3 (Prop_lut3_I0_O)        0.043     4.621 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[10]_i_1/O
                         net (fo=11, routed)          0.661     5.283    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X137Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.275    22.402    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/bbstub_gt0_txoutclk_out
    SLICE_X137Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C
                         clock pessimism              0.230    22.632    
                         clock uncertainty           -0.035    22.597    
    SLICE_X137Y261       FDRE (Setup_fdre_C_R)       -0.304    22.293    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.293    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 17.010    

Slack (MET) :             17.010ns  (required time - arrival time)
  Source:                 data_in/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.416ns (15.813%)  route 2.215ns (84.187%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 22.402 - 20.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.440     2.652    data_in/inst/ila_core_inst/bbstub_gt0_txoutclk_out
    SLICE_X137Y266       FDRE                                         r  data_in/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y266       FDRE (Prop_fdre_C_Q)         0.204     2.856 f  data_in/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.577     3.433    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X137Y266       LUT2 (Prop_lut2_I1_O)        0.126     3.559 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.522     4.081    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X138Y264       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.124 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.454     4.578    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X136Y264       LUT3 (Prop_lut3_I0_O)        0.043     4.621 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[10]_i_1/O
                         net (fo=11, routed)          0.661     5.283    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X137Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.275    22.402    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/bbstub_gt0_txoutclk_out
    SLICE_X137Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                         clock pessimism              0.230    22.632    
                         clock uncertainty           -0.035    22.597    
    SLICE_X137Y261       FDRE (Setup_fdre_C_R)       -0.304    22.293    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.293    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 17.010    

Slack (MET) :             17.010ns  (required time - arrival time)
  Source:                 data_in/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.416ns (15.813%)  route 2.215ns (84.187%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 22.402 - 20.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.440     2.652    data_in/inst/ila_core_inst/bbstub_gt0_txoutclk_out
    SLICE_X137Y266       FDRE                                         r  data_in/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y266       FDRE (Prop_fdre_C_Q)         0.204     2.856 f  data_in/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.577     3.433    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X137Y266       LUT2 (Prop_lut2_I1_O)        0.126     3.559 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.522     4.081    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X138Y264       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.124 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.454     4.578    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X136Y264       LUT3 (Prop_lut3_I0_O)        0.043     4.621 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[10]_i_1/O
                         net (fo=11, routed)          0.661     5.283    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X137Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.275    22.402    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/bbstub_gt0_txoutclk_out
    SLICE_X137Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C
                         clock pessimism              0.230    22.632    
                         clock uncertainty           -0.035    22.597    
    SLICE_X137Y261       FDRE (Setup_fdre_C_R)       -0.304    22.293    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.293    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 17.010    

Slack (MET) :             17.138ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.388ns (14.631%)  route 2.264ns (85.369%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 22.406 - 20.000 ) 
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.289     2.501    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X136Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y249       FDRE (Prop_fdre_C_Q)         0.259     2.760 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.843     3.603    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X137Y250       LUT6 (Prop_lut6_I0_O)        0.043     3.646 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7__0/O
                         net (fo=1, routed)           0.438     4.083    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_7__0_n_0
    SLICE_X137Y249       LUT5 (Prop_lut5_I4_O)        0.043     4.126 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.246     4.373    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X137Y247       LUT2 (Prop_lut2_I0_O)        0.043     4.416 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.737     5.153    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X136Y252       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.279    22.406    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X136Y252       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.098    22.504    
                         clock uncertainty           -0.035    22.469    
    SLICE_X136Y252       FDRE (Setup_fdre_C_CE)      -0.178    22.291    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                 17.138    

Slack (MET) :             17.186ns  (required time - arrival time)
  Source:                 data_in/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.416ns (16.949%)  route 2.038ns (83.051%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 22.402 - 20.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.440     2.652    data_in/inst/ila_core_inst/bbstub_gt0_txoutclk_out
    SLICE_X137Y266       FDRE                                         r  data_in/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y266       FDRE (Prop_fdre_C_Q)         0.204     2.856 f  data_in/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.577     3.433    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X137Y266       LUT2 (Prop_lut2_I1_O)        0.126     3.559 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.522     4.081    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X138Y264       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.124 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.454     4.578    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X136Y264       LUT3 (Prop_lut3_I0_O)        0.043     4.621 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[10]_i_1/O
                         net (fo=11, routed)          0.485     5.106    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X139Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.275    22.402    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/bbstub_gt0_txoutclk_out
    SLICE_X139Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
                         clock pessimism              0.230    22.632    
                         clock uncertainty           -0.035    22.597    
    SLICE_X139Y261       FDRE (Setup_fdre_C_R)       -0.304    22.293    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.293    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 17.186    

Slack (MET) :             17.186ns  (required time - arrival time)
  Source:                 data_in/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.416ns (16.949%)  route 2.038ns (83.051%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 22.402 - 20.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.440     2.652    data_in/inst/ila_core_inst/bbstub_gt0_txoutclk_out
    SLICE_X137Y266       FDRE                                         r  data_in/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y266       FDRE (Prop_fdre_C_Q)         0.204     2.856 f  data_in/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.577     3.433    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X137Y266       LUT2 (Prop_lut2_I1_O)        0.126     3.559 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.522     4.081    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X138Y264       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.124 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.454     4.578    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X136Y264       LUT3 (Prop_lut3_I0_O)        0.043     4.621 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[10]_i_1/O
                         net (fo=11, routed)          0.485     5.106    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X139Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.275    22.402    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/bbstub_gt0_txoutclk_out
    SLICE_X139Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism              0.230    22.632    
                         clock uncertainty           -0.035    22.597    
    SLICE_X139Y261       FDRE (Setup_fdre_C_R)       -0.304    22.293    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         22.293    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 17.186    

Slack (MET) :             17.186ns  (required time - arrival time)
  Source:                 data_in/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.416ns (16.949%)  route 2.038ns (83.051%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 22.402 - 20.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.440     2.652    data_in/inst/ila_core_inst/bbstub_gt0_txoutclk_out
    SLICE_X137Y266       FDRE                                         r  data_in/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y266       FDRE (Prop_fdre_C_Q)         0.204     2.856 f  data_in/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.577     3.433    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X137Y266       LUT2 (Prop_lut2_I1_O)        0.126     3.559 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.522     4.081    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X138Y264       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.124 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.454     4.578    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X136Y264       LUT3 (Prop_lut3_I0_O)        0.043     4.621 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[10]_i_1/O
                         net (fo=11, routed)          0.485     5.106    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X139Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.275    22.402    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/bbstub_gt0_txoutclk_out
    SLICE_X139Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                         clock pessimism              0.230    22.632    
                         clock uncertainty           -0.035    22.597    
    SLICE_X139Y261       FDRE (Setup_fdre_C_R)       -0.304    22.293    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]
  -------------------------------------------------------------------
                         required time                         22.293    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 17.186    

Slack (MET) :             17.186ns  (required time - arrival time)
  Source:                 data_in/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.416ns (16.949%)  route 2.038ns (83.051%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 22.402 - 20.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.440     2.652    data_in/inst/ila_core_inst/bbstub_gt0_txoutclk_out
    SLICE_X137Y266       FDRE                                         r  data_in/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y266       FDRE (Prop_fdre_C_Q)         0.204     2.856 f  data_in/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.577     3.433    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X137Y266       LUT2 (Prop_lut2_I1_O)        0.126     3.559 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.522     4.081    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X138Y264       SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043     4.124 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.454     4.578    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X136Y264       LUT3 (Prop_lut3_I0_O)        0.043     4.621 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[10]_i_1/O
                         net (fo=11, routed)          0.485     5.106    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X139Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.275    22.402    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/bbstub_gt0_txoutclk_out
    SLICE_X139Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C
                         clock pessimism              0.230    22.632    
                         clock uncertainty           -0.035    22.597    
    SLICE_X139Y261       FDRE (Setup_fdre_C_R)       -0.304    22.293    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]
  -------------------------------------------------------------------
                         required time                         22.293    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 17.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.293ns (59.539%)  route 0.199ns (40.461%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.576     1.143    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X136Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y249       FDRE (Prop_fdre_C_Q)         0.118     1.261 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.198     1.459    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X136Y249       LUT1 (Prop_lut1_I0_O)        0.028     1.487 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.487    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0_n_0
    SLICE_X136Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     1.593 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.594    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0_n_0
    SLICE_X136Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.635 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.635    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_7
    SLICE_X136Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.882     1.493    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X136Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism             -0.052     1.441    
    SLICE_X136Y250       FDRE (Hold_fdre_C_D)         0.092     1.533    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.653     1.220    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/bbstub_gt0_txoutclk_out
    SLICE_X141Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y261       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/Q
                         net (fo=1, routed)           0.055     1.375    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[5]
    SLICE_X141Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.879     1.490    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/bbstub_gt0_txoutclk_out
    SLICE_X141Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]/C
                         clock pessimism             -0.270     1.220    
    SLICE_X141Y261       FDRE (Hold_fdre_C_D)         0.049     1.269    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.100ns (28.692%)  route 0.249ns (71.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.653     1.220    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/bbstub_gt0_txoutclk_out
    SLICE_X135Y260       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y260       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/Q
                         net (fo=2, routed)           0.249     1.569    data_in/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[10][5]
    RAMB18_X5Y104        RAMB18E1                                     r  data_in/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.905     1.516    data_in/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/bbstub_gt0_txoutclk_out
    RAMB18_X5Y104        RAMB18E1                                     r  data_in/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.237     1.279    
    RAMB18_X5Y104        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.462    data_in/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gt0_frame_gen/tx_data_ram_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_frame_gen/TX_DATA_OUT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.100ns (65.886%)  route 0.052ns (34.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.654     1.221    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X144Y257       FDRE                                         r  gt0_frame_gen/tx_data_ram_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y257       FDRE (Prop_fdre_C_Q)         0.100     1.321 r  gt0_frame_gen/tx_data_ram_r_reg[17]/Q
                         net (fo=1, routed)           0.052     1.373    gt0_frame_gen/tx_data_ram_r_reg_n_0_[17]
    SLICE_X145Y257       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.880     1.491    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X145Y257       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[17]/C
                         clock pessimism             -0.259     1.232    
    SLICE_X145Y257       FDRE (Hold_fdre_C_D)         0.033     1.265    gt0_frame_gen/TX_DATA_OUT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.653     1.220    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/bbstub_gt0_txoutclk_out
    SLICE_X141Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y261       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]/Q
                         net (fo=1, routed)           0.055     1.375    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[11]
    SLICE_X141Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.879     1.490    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/bbstub_gt0_txoutclk_out
    SLICE_X141Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[11]/C
                         clock pessimism             -0.270     1.220    
    SLICE_X141Y261       FDRE (Hold_fdre_C_D)         0.047     1.267    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.653     1.220    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/bbstub_gt0_txoutclk_out
    SLICE_X141Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y261       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/Q
                         net (fo=1, routed)           0.055     1.375    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[3]
    SLICE_X141Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.879     1.490    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/bbstub_gt0_txoutclk_out
    SLICE_X141Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[3]/C
                         clock pessimism             -0.270     1.220    
    SLICE_X141Y261       FDRE (Hold_fdre_C_D)         0.047     1.267    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.653     1.220    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/bbstub_gt0_txoutclk_out
    SLICE_X139Y260       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y260       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/Q
                         net (fo=1, routed)           0.055     1.375    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[4]
    SLICE_X139Y260       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.879     1.490    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/bbstub_gt0_txoutclk_out
    SLICE_X139Y260       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/C
                         clock pessimism             -0.270     1.220    
    SLICE_X139Y260       FDRE (Hold_fdre_C_D)         0.047     1.267    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.653     1.220    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/bbstub_gt0_txoutclk_out
    SLICE_X143Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y261       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/Q
                         net (fo=1, routed)           0.055     1.375    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[7]
    SLICE_X143Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.879     1.490    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/bbstub_gt0_txoutclk_out
    SLICE_X143Y261       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/C
                         clock pessimism             -0.270     1.220    
    SLICE_X143Y261       FDRE (Hold_fdre_C_D)         0.047     1.267    data_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.654     1.221    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X135Y257       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y257       FDRE (Prop_fdre_C_Q)         0.100     1.321 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.376    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X135Y257       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.879     1.490    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X135Y257       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.269     1.221    
    SLICE_X135Y257       FDRE (Hold_fdre_C_D)         0.047     1.268    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 data_in/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_in/inst/ila_core_inst/capture_qual_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.649     1.216    data_in/inst/ila_core_inst/bbstub_gt0_txoutclk_out
    SLICE_X137Y267       FDRE                                         r  data_in/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y267       FDRE (Prop_fdre_C_Q)         0.100     1.316 r  data_in/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/Q
                         net (fo=1, routed)           0.055     1.371    data_in/inst/ila_core_inst/capture_qual_ctrl_2[0]
    SLICE_X137Y267       FDRE                                         r  data_in/inst/ila_core_inst/capture_qual_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.873     1.484    data_in/inst/ila_core_inst/bbstub_gt0_txoutclk_out
    SLICE_X137Y267       FDRE                                         r  data_in/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                         clock pessimism             -0.268     1.216    
    SLICE_X137Y267       FDRE (Hold_fdre_C_D)         0.047     1.263    data_in/inst/ila_core_inst/capture_qual_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         20.000      16.970     GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         20.000      16.970     GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         20.000      16.970     GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         20.000      16.970     GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         20.000      17.576     GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            1.839         20.000      18.161     RAMB18_X5Y104       data_in/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         20.000      18.161     RAMB36_X5Y53        data_in/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I                   n/a            1.409         20.000      18.592     BUFGCTRL_X0Y16      lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         20.000      19.250     SLICE_X137Y266      data_in/inst/ila_core_inst/basic_trigger_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         20.000      19.250     SLICE_X137Y267      data_in/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y261      data_in/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y265      data_in/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y266      data_in/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y266      data_in/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         10.000      9.358      SLICE_X134Y261      data_in/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
  To Clock:  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.331ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.392ns (15.357%)  route 2.161ns (84.643%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 21.230 - 20.000 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.443     1.445    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y260       FDCE (Prop_fdce_C_Q)         0.259     1.704 f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/Q
                         net (fo=2, routed)           1.030     2.734    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp[15]
    SLICE_X122Y260       LUT6 (Prop_lut6_I4_O)        0.043     2.777 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_3/O
                         net (fo=1, routed)           0.446     3.223    uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_3_n_0
    SLICE_X122Y258       LUT6 (Prop_lut6_I0_O)        0.043     3.266 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_2/O
                         net (fo=1, routed)           0.684     3.951    uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_2_n_0
    SLICE_X116Y257       LUT3 (Prop_lut3_I0_O)        0.047     3.998 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_1/O
                         net (fo=1, routed)           0.000     3.998    uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_1_n_0
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.228    21.230    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                         clock pessimism              0.123    21.353    
                         clock uncertainty           -0.111    21.242    
    SLICE_X116Y257       FDCE (Setup_fdce_C_D)        0.086    21.328    uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg
  -------------------------------------------------------------------
                         required time                         21.328    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 17.331    

Slack (MET) :             17.451ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.732ns (30.729%)  route 1.650ns (69.271%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 21.231 - 20.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.398     1.400    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y252       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y252       FDRE (Prop_fdre_C_Q)         0.223     1.623 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/Q
                         net (fo=2, routed)           0.740     2.363    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/RD_PNTR_WR[3]
    SLICE_X112Y252       LUT4 (Prop_lut4_I3_O)        0.043     2.406 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     2.406    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X112Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.673 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.673    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X112Y253       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     2.750 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.609     3.359    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X116Y254       LUT5 (Prop_lut5_I4_O)        0.122     3.481 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.301     3.782    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X116Y254       FDSE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.229    21.231    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X116Y254       FDSE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.123    21.354    
                         clock uncertainty           -0.111    21.243    
    SLICE_X116Y254       FDSE (Setup_fdse_C_D)       -0.010    21.233    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         21.233    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 17.451    

Slack (MET) :             17.826ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.732ns (35.175%)  route 1.349ns (64.825%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 21.231 - 20.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.398     1.400    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y252       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y252       FDRE (Prop_fdre_C_Q)         0.223     1.623 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/Q
                         net (fo=2, routed)           0.740     2.363    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/RD_PNTR_WR[3]
    SLICE_X112Y252       LUT4 (Prop_lut4_I3_O)        0.043     2.406 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     2.406    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X112Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.673 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.673    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X112Y253       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     2.750 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.609     3.359    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X116Y254       LUT5 (Prop_lut5_I4_O)        0.122     3.481 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.000     3.481    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X116Y254       FDSE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.229    21.231    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X116Y254       FDSE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.123    21.354    
                         clock uncertainty           -0.111    21.243    
    SLICE_X116Y254       FDSE (Setup_fdse_C_D)        0.064    21.307    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         21.307    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                 17.826    

Slack (MET) :             18.055ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.359ns (23.418%)  route 1.174ns (76.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 21.304 - 20.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.398     1.400    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y257       FDCE (Prop_fdce_C_Q)         0.236     1.636 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/Q
                         net (fo=3, routed)           0.548     2.184    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X116Y254       LUT2 (Prop_lut2_I0_O)        0.123     2.307 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          0.626     2.933    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.302    21.304    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.123    21.427    
                         clock uncertainty           -0.111    21.316    
    RAMB36_X4Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    20.988    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.988    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                 18.055    

Slack (MET) :             18.086ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.223ns (15.777%)  route 1.190ns (84.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 21.304 - 20.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.398     1.400    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y253       FDRE (Prop_fdre_C_Q)         0.223     1.623 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=4, routed)           1.190     2.813    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[4]
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.302    21.304    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.123    21.427    
                         clock uncertainty           -0.111    21.316    
    RAMB36_X4Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416    20.900    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.900    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                 18.086    

Slack (MET) :             18.152ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.236ns (18.636%)  route 1.030ns (81.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 21.304 - 20.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.398     1.400    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y253       FDRE (Prop_fdre_C_Q)         0.236     1.636 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=4, routed)           1.030     2.666    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[2]
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.302    21.304    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.123    21.427    
                         clock uncertainty           -0.111    21.316    
    RAMB36_X4Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.497    20.819    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.819    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                 18.152    

Slack (MET) :             18.167ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.359ns (25.239%)  route 1.063ns (74.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 21.306 - 20.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.398     1.400    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y257       FDCE (Prop_fdce_C_Q)         0.236     1.636 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/Q
                         net (fo=3, routed)           0.548     2.184    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X116Y254       LUT2 (Prop_lut2_I0_O)        0.123     2.307 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          0.515     2.822    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X4Y51         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.304    21.306    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y51         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.123    21.429    
                         clock uncertainty           -0.111    21.318    
    RAMB36_X4Y51         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    20.990    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.990    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                 18.167    

Slack (MET) :             18.199ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.236ns (19.378%)  route 0.982ns (80.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 21.304 - 20.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.398     1.400    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y253       FDRE (Prop_fdre_C_Q)         0.236     1.636 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=4, routed)           0.982     2.618    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[1]
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.302    21.304    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.123    21.427    
                         clock uncertainty           -0.111    21.316    
    RAMB36_X4Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.499    20.817    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.817    
                         arrival time                          -2.618    
  -------------------------------------------------------------------
                         slack                                 18.199    

Slack (MET) :             18.202ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.259ns (19.957%)  route 1.039ns (80.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 21.304 - 20.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.398     1.400    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y254       FDRE (Prop_fdre_C_Q)         0.259     1.659 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/Q
                         net (fo=4, routed)           1.039     2.698    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[10]
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.302    21.304    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.123    21.427    
                         clock uncertainty           -0.111    21.316    
    RAMB36_X4Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416    20.900    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.900    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                 18.202    

Slack (MET) :             18.222ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.236ns (19.723%)  route 0.961ns (80.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 21.304 - 20.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.398     1.400    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y252       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y252       FDRE (Prop_fdre_C_Q)         0.236     1.636 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=3, routed)           0.961     2.597    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.302    21.304    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.123    21.427    
                         clock uncertainty           -0.111    21.316    
    RAMB36_X4Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.497    20.819    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.819    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 18.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.625     0.627    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y251       FDRE (Prop_fdre_C_Q)         0.100     0.727 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.782    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X115Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.850     0.852    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.225     0.627    
    SLICE_X115Y251       FDRE (Hold_fdre_C_D)         0.047     0.674    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.625     0.627    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y251       FDRE (Prop_fdre_C_Q)         0.100     0.727 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.782    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X115Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.850     0.852    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.225     0.627    
    SLICE_X115Y251       FDRE (Hold_fdre_C_D)         0.047     0.674    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.625     0.627    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X115Y252       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y252       FDRE (Prop_fdre_C_Q)         0.100     0.727 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.782    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X115Y252       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.850     0.852    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X115Y252       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.225     0.627    
    SLICE_X115Y252       FDRE (Hold_fdre_C_D)         0.047     0.674    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.625     0.627    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y251       FDRE (Prop_fdre_C_Q)         0.100     0.727 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.782    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X115Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.850     0.852    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.225     0.627    
    SLICE_X115Y251       FDRE (Hold_fdre_C_D)         0.044     0.671    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.625     0.627    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y251       FDRE (Prop_fdre_C_Q)         0.100     0.727 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.060     0.787    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X112Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.850     0.852    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.225     0.627    
    SLICE_X112Y251       FDRE (Hold_fdre_C_D)         0.047     0.674    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.624     0.626    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y253       FDRE (Prop_fdre_C_Q)         0.100     0.726 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.062     0.788    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X113Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.849     0.851    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.225     0.626    
    SLICE_X113Y253       FDRE (Hold_fdre_C_D)         0.047     0.673    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     0.625    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y253       FDRE (Prop_fdre_C_Q)         0.118     0.743 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.798    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X110Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.225     0.625    
    SLICE_X110Y253       FDRE (Hold_fdre_C_D)         0.045     0.670    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     0.625    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y254       FDRE (Prop_fdre_C_Q)         0.118     0.743 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.798    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X110Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.225     0.625    
    SLICE_X110Y254       FDRE (Hold_fdre_C_D)         0.045     0.670    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.624     0.626    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y251       FDRE (Prop_fdre_C_Q)         0.118     0.744 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.799    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X110Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.849     0.851    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.225     0.626    
    SLICE_X110Y251       FDRE (Hold_fdre_C_D)         0.042     0.668    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.545     0.547    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X114Y249       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y249       FDRE (Prop_fdre_C_Q)         0.118     0.665 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.720    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X114Y249       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.750     0.752    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X114Y249       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.205     0.547    
    SLICE_X114Y249       FDRE (Hold_fdre_C_D)         0.042     0.589    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X4Y51    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X4Y52    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y3   uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X115Y257  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X110Y251  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X110Y254  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X110Y253  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X110Y251  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X112Y251  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X118Y259  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X118Y259  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X112Y251  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X115Y251  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X115Y251  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X115Y251  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X116Y253  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X115Y253  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X113Y254  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X115Y253  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X118Y259  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X118Y259  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X115Y257  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X115Y257  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X116Y257  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X116Y257  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X115Y257  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X115Y257  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X123Y258  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X123Y258  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 1.886ns (23.570%)  route 6.116ns (76.430%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.090ns = ( 11.090 - 10.000 ) 
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.472     1.474    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y52         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.274 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=257, routed)         5.740     9.013    uut/ldpc_i/ldpc_1_0/inst/u2/u4/data_in[9]
    SLICE_X51Y188        LUT5 (Prop_lut5_I2_O)        0.043     9.056 r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[16]_i_2__2/O
                         net (fo=1, routed)           0.376     9.432    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[16]_i_2__2_n_0
    SLICE_X52Y187        LUT6 (Prop_lut6_I0_O)        0.043     9.475 r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[16]_i_1__2/O
                         net (fo=1, routed)           0.000     9.475    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[16]_i_1__2_n_0
    SLICE_X52Y187        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.088    11.090    uut/ldpc_i/ldpc_1_0/inst/u2/u4/clk
    SLICE_X52Y187        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[16]/C
                         clock pessimism              0.000    11.090    
                         clock uncertainty           -0.094    10.996    
    SLICE_X52Y187        FDCE (Setup_fdce_C_D)        0.064    11.060    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[16]
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.060ns  (logic 1.886ns (23.400%)  route 6.174ns (76.600%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 11.150 - 10.000 ) 
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.472     1.474    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y52         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.800     3.274 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=257, routed)         5.622     8.896    uut/ldpc_i/ldpc_1_0/inst/u2/u2/data_in[14]
    SLICE_X122Y171       LUT5 (Prop_lut5_I0_O)        0.043     8.939 r  uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out[0]_i_3__0/O
                         net (fo=1, routed)           0.552     9.490    uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out[0]_i_3__0_n_0
    SLICE_X122Y173       LUT6 (Prop_lut6_I1_O)        0.043     9.533 r  uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.533    uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out[0]_i_1__0_n_0
    SLICE_X122Y173       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.148    11.150    uut/ldpc_i/ldpc_1_0/inst/u2/u2/clk
    SLICE_X122Y173       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[0]/C
                         clock pessimism              0.000    11.150    
                         clock uncertainty           -0.094    11.056    
    SLICE_X122Y173       FDCE (Setup_fdce_C_D)        0.064    11.120    uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[0]
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.950ns  (logic 1.886ns (23.724%)  route 6.064ns (76.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 11.113 - 10.000 ) 
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.475     1.477    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y51         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y51         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.277 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=257, routed)         4.961     8.237    uut/ldpc_i/ldpc_1_0/inst/u2/u1/data_in[0]
    SLICE_X122Y179       LUT5 (Prop_lut5_I2_O)        0.043     8.280 r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[2]_i_4/O
                         net (fo=1, routed)           1.103     9.383    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[2]_i_4_n_0
    SLICE_X104Y195       LUT6 (Prop_lut6_I2_O)        0.043     9.426 r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.426    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[2]_i_1_n_0
    SLICE_X104Y195       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.111    11.113    uut/ldpc_i/ldpc_1_0/inst/u2/u1/clk
    SLICE_X104Y195       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[2]/C
                         clock pessimism              0.000    11.113    
                         clock uncertainty           -0.094    11.019    
    SLICE_X104Y195       FDCE (Setup_fdce_C_D)        0.064    11.083    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[2]
  -------------------------------------------------------------------
                         required time                         11.083    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 1.886ns (24.010%)  route 5.969ns (75.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.078ns = ( 11.078 - 10.000 ) 
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.472     1.474    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y52         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.274 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=257, routed)         5.522     8.796    uut/ldpc_i/ldpc_1_0/inst/u2/u4/data_in[9]
    SLICE_X52Y201        LUT5 (Prop_lut5_I2_O)        0.043     8.839 r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[3]_i_2__2/O
                         net (fo=1, routed)           0.447     9.286    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[3]_i_2__2_n_0
    SLICE_X52Y201        LUT6 (Prop_lut6_I0_O)        0.043     9.329 r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[3]_i_1__2/O
                         net (fo=1, routed)           0.000     9.329    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[3]_i_1__2_n_0
    SLICE_X52Y201        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.076    11.078    uut/ldpc_i/ldpc_1_0/inst/u2/u4/clk
    SLICE_X52Y201        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[3]/C
                         clock pessimism              0.013    11.091    
                         clock uncertainty           -0.094    10.997    
    SLICE_X52Y201        FDCE (Setup_fdce_C_D)        0.064    11.061    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 1.886ns (23.980%)  route 5.979ns (76.020%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 11.151 - 10.000 ) 
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.472     1.474    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y52         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.800     3.274 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=257, routed)         5.467     8.741    uut/ldpc_i/ldpc_1_0/inst/u2/u1/data_in[14]
    SLICE_X123Y176       LUT5 (Prop_lut5_I0_O)        0.043     8.784 r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[0]_i_3/O
                         net (fo=1, routed)           0.512     9.295    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[0]_i_3_n_0
    SLICE_X123Y177       LUT6 (Prop_lut6_I1_O)        0.043     9.338 r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[0]_i_1/O
                         net (fo=1, routed)           0.000     9.338    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[0]_i_1_n_0
    SLICE_X123Y177       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.149    11.151    uut/ldpc_i/ldpc_1_0/inst/u2/u1/clk
    SLICE_X123Y177       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[0]/C
                         clock pessimism              0.000    11.151    
                         clock uncertainty           -0.094    11.057    
    SLICE_X123Y177       FDCE (Setup_fdce_C_D)        0.034    11.091    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[0]
  -------------------------------------------------------------------
                         required time                         11.091    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.816ns  (logic 1.929ns (24.681%)  route 5.887ns (75.319%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.089ns = ( 11.089 - 10.000 ) 
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.475     1.477    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y51         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y51         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      1.800     3.277 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=257, routed)         5.158     8.434    uut/ldpc_i/ldpc_1_0/inst/u2/u4/data_in[8]
    SLICE_X50Y186        LUT4 (Prop_lut4_I3_O)        0.043     8.477 r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[17]_i_9__2/O
                         net (fo=1, routed)           0.363     8.840    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[17]_i_9__2_n_0
    SLICE_X50Y186        LUT5 (Prop_lut5_I4_O)        0.043     8.883 r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[17]_i_5__2/O
                         net (fo=1, routed)           0.366     9.249    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[17]_i_5__2_n_0
    SLICE_X50Y188        LUT6 (Prop_lut6_I3_O)        0.043     9.292 r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[17]_i_1__2/O
                         net (fo=1, routed)           0.000     9.292    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[17]_i_1__2_n_0
    SLICE_X50Y188        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.087    11.089    uut/ldpc_i/ldpc_1_0/inst/u2/u4/clk
    SLICE_X50Y188        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[17]/C
                         clock pessimism              0.000    11.089    
                         clock uncertainty           -0.094    10.995    
    SLICE_X50Y188        FDCE (Setup_fdce_C_D)        0.064    11.059    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[17]
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 1.886ns (24.248%)  route 5.892ns (75.752%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 11.084 - 10.000 ) 
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.472     1.474    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y52         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     3.274 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=257, routed)         5.545     8.819    uut/ldpc_i/ldpc_1_0/inst/u2/u4/data_in[13]
    SLICE_X50Y180        LUT5 (Prop_lut5_I2_O)        0.043     8.862 r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[1]_i_3__2/O
                         net (fo=1, routed)           0.347     9.208    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[1]_i_3__2_n_0
    SLICE_X51Y181        LUT6 (Prop_lut6_I1_O)        0.043     9.251 r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     9.251    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[1]_i_1__2_n_0
    SLICE_X51Y181        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.082    11.084    uut/ldpc_i/ldpc_1_0/inst/u2/u4/clk
    SLICE_X51Y181        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[1]/C
                         clock pessimism              0.000    11.084    
                         clock uncertainty           -0.094    10.990    
    SLICE_X51Y181        FDCE (Setup_fdce_C_D)        0.033    11.023    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[1]
  -------------------------------------------------------------------
                         required time                         11.023    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 1.886ns (24.258%)  route 5.889ns (75.742%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 11.084 - 10.000 ) 
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.472     1.474    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y52         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.274 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=257, routed)         5.611     8.885    uut/ldpc_i/ldpc_1_0/inst/u2/u4/data_in[9]
    SLICE_X50Y180        LUT5 (Prop_lut5_I2_O)        0.043     8.928 r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[0]_i_2__2/O
                         net (fo=1, routed)           0.277     9.205    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[0]_i_2__2_n_0
    SLICE_X51Y181        LUT6 (Prop_lut6_I0_O)        0.043     9.248 r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[0]_i_1__2/O
                         net (fo=1, routed)           0.000     9.248    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[0]_i_1__2_n_0
    SLICE_X51Y181        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.082    11.084    uut/ldpc_i/ldpc_1_0/inst/u2/u4/clk
    SLICE_X51Y181        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[0]/C
                         clock pessimism              0.000    11.084    
                         clock uncertainty           -0.094    10.990    
    SLICE_X51Y181        FDCE (Setup_fdce_C_D)        0.034    11.024    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[0]
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 1.886ns (24.284%)  route 5.881ns (75.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.094ns = ( 11.094 - 10.000 ) 
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.472     1.474    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y52         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.274 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=257, routed)         5.336     8.609    uut/ldpc_i/ldpc_1_0/inst/u2/u1/data_in[9]
    SLICE_X50Y198        LUT5 (Prop_lut5_I2_O)        0.043     8.652 r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[19]_i_2/O
                         net (fo=1, routed)           0.545     9.197    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[19]_i_2_n_0
    SLICE_X53Y197        LUT6 (Prop_lut6_I0_O)        0.043     9.240 r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[19]_i_1/O
                         net (fo=1, routed)           0.000     9.240    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[19]_i_1_n_0
    SLICE_X53Y197        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.092    11.094    uut/ldpc_i/ldpc_1_0/inst/u2/u1/clk
    SLICE_X53Y197        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[19]/C
                         clock pessimism              0.000    11.094    
                         clock uncertainty           -0.094    11.000    
    SLICE_X53Y197        FDCE (Setup_fdce_C_D)        0.034    11.034    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[19]
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 1.886ns (24.336%)  route 5.864ns (75.664%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 11.077 - 10.000 ) 
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.472     1.474    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y52         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.274 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=257, routed)         5.603     8.876    uut/ldpc_i/ldpc_1_0/inst/u2/u4/data_in[9]
    SLICE_X50Y200        LUT5 (Prop_lut5_I2_O)        0.043     8.919 r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[2]_i_2__2/O
                         net (fo=1, routed)           0.261     9.180    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[2]_i_2__2_n_0
    SLICE_X51Y200        LUT6 (Prop_lut6_I0_O)        0.043     9.223 r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[2]_i_1__2/O
                         net (fo=1, routed)           0.000     9.223    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[2]_i_1__2_n_0
    SLICE_X51Y200        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.075    11.077    uut/ldpc_i/ldpc_1_0/inst/u2/u4/clk
    SLICE_X51Y200        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[2]/C
                         clock pessimism              0.013    11.090    
                         clock uncertainty           -0.094    10.996    
    SLICE_X51Y200        FDCE (Setup_fdce_C_D)        0.034    11.030    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[2]
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  1.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.492%)  route 0.145ns (57.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.617     0.619    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/gt0_rxresetdone_r3_reg
    SLICE_X106Y266       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y266       FDRE (Prop_fdre_C_Q)         0.107     0.726 r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][13]/Q
                         net (fo=1, routed)           0.145     0.871    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[4]
    RAMB36_X3Y53         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.868     0.870    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gt0_rxresetdone_r3_reg
    RAMB36_X3Y53         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.193     0.677    
    RAMB36_X3Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.117     0.794    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.320ns (68.548%)  route 0.147ns (31.452%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.543     0.545    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X106Y248       FDSE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y248       FDSE (Prop_fdse_C_Q)         0.118     0.663 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=3, routed)           0.146     0.809    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/D[0]
    SLICE_X106Y248       LUT1 (Prop_lut1_I0_O)        0.028     0.837 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_2/O
                         net (fo=1, routed)           0.000     0.837    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_2_n_0
    SLICE_X106Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     0.943 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.943    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_i_1_n_0
    SLICE_X106Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.970 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.971    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]_i_1_n_0
    SLICE_X106Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.012 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.012    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]_i_1_n_7
    SLICE_X106Y250       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X106Y250       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism             -0.008     0.842    
    SLICE_X106Y250       FDRE (Hold_fdre_C_D)         0.092     0.934    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.337%)  route 0.146ns (57.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.613     0.615    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/gt0_rxresetdone_r3_reg
    SLICE_X106Y270       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y270       FDRE (Prop_fdre_C_Q)         0.107     0.722 r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][4]/Q
                         net (fo=1, routed)           0.146     0.868    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[4]
    RAMB18_X3Y108        RAMB18E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.862     0.864    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gt0_rxresetdone_r3_reg
    RAMB18_X3Y108        RAMB18E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.193     0.671    
    RAMB18_X3Y108        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.119     0.790    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.178%)  route 0.147ns (57.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.613     0.615    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/gt0_rxresetdone_r3_reg
    SLICE_X106Y270       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y270       FDRE (Prop_fdre_C_Q)         0.107     0.722 r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][5]/Q
                         net (fo=1, routed)           0.147     0.869    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[5]
    RAMB18_X3Y108        RAMB18E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.862     0.864    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gt0_rxresetdone_r3_reg
    RAMB18_X3Y108        RAMB18E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.193     0.671    
    RAMB18_X3Y108        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.117     0.788    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 data_in/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.646     0.648    data_in/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X133Y271       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y271       FDRE (Prop_fdre_C_Q)         0.100     0.748 r  data_in/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     0.804    data_in/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/s_do_o[0]
    SLICE_X132Y271       LUT6 (Prop_lut6_I4_O)        0.028     0.832 r  data_in/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.832    data_in/inst/ila_core_inst/u_ila_regs/reg_887_n_0
    SLICE_X132Y271       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.870     0.872    data_in/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X132Y271       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/C
                         clock pessimism             -0.213     0.659    
    SLICE_X132Y271       FDRE (Hold_fdre_C_D)         0.087     0.746    data_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 data_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.649     0.651    data_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X131Y266       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y266       FDRE (Prop_fdre_C_Q)         0.100     0.751 r  data_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/Q
                         net (fo=1, routed)           0.056     0.807    data_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg_n_0_[14]
    SLICE_X130Y266       LUT6 (Prop_lut6_I0_O)        0.028     0.835 r  data_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[14]_i_1/O
                         net (fo=1, routed)           0.000     0.835    data_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffe_n_16
    SLICE_X130Y266       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.872     0.874    data_in/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X130Y266       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[14]/C
                         clock pessimism             -0.212     0.662    
    SLICE_X130Y266       FDRE (Hold_fdre_C_D)         0.087     0.749    data_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.332ns (69.336%)  route 0.147ns (30.664%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.543     0.545    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X106Y248       FDSE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y248       FDSE (Prop_fdse_C_Q)         0.118     0.663 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=3, routed)           0.146     0.809    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/D[0]
    SLICE_X106Y248       LUT1 (Prop_lut1_I0_O)        0.028     0.837 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_2/O
                         net (fo=1, routed)           0.000     0.837    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_2_n_0
    SLICE_X106Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     0.943 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.943    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_i_1_n_0
    SLICE_X106Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.970 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.971    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]_i_1_n_0
    SLICE_X106Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.024 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]_i_1_n_5
    SLICE_X106Y250       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X106Y250       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism             -0.008     0.842    
    SLICE_X106Y250       FDRE (Hold_fdre_C_D)         0.092     0.934    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.118ns (38.562%)  route 0.188ns (61.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.615     0.617    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/gt0_rxresetdone_r3_reg
    SLICE_X106Y268       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y268       FDRE (Prop_fdre_C_Q)         0.118     0.735 r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][16]/Q
                         net (fo=1, routed)           0.188     0.923    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[7]
    RAMB36_X3Y53         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.868     0.870    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gt0_rxresetdone_r3_reg
    RAMB36_X3Y53         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.193     0.677    
    RAMB36_X3Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     0.832    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 data_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.646     0.648    data_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X131Y269       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y269       FDRE (Prop_fdre_C_Q)         0.100     0.748 r  data_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/Q
                         net (fo=2, routed)           0.062     0.810    data_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/in0[11]
    SLICE_X130Y269       LUT6 (Prop_lut6_I1_O)        0.028     0.838 r  data_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[13]_i_1/O
                         net (fo=1, routed)           0.000     0.838    data_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffe_n_15
    SLICE_X130Y269       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.869     0.871    data_in/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X130Y269       FDRE                                         r  data_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]/C
                         clock pessimism             -0.212     0.659    
    SLICE_X130Y269       FDRE (Hold_fdre_C_D)         0.087     0.746    data_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.118ns (38.545%)  route 0.188ns (61.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.617     0.619    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/gt0_rxresetdone_r3_reg
    SLICE_X106Y266       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y266       FDRE (Prop_fdre_C_Q)         0.118     0.737 r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][11]/Q
                         net (fo=1, routed)           0.188     0.925    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[2]
    RAMB36_X3Y53         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.868     0.870    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gt0_rxresetdone_r3_reg
    RAMB36_X3Y53         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.193     0.677    
    RAMB36_X3Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.832    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X5Y104   data_in/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X5Y53    data_in/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y108   uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y108   uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y53    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y53    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y37    uut/ldpc_i/ldpc_1_0/inst/u2/h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y37    uut/ldpc_i/ldpc_1_0/inst/u2/h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X3Y49    uut/ldpc_i/ldpc_1_0/inst/u2/h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X3Y49    uut/ldpc_i/ldpc_1_0/inst/u2/h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y284  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y284  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y284  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X120Y284  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y4   uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.494ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.138ns (31.049%)  route 2.527ns (68.951%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 21.230 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[8]
                         net (fo=4, routed)           1.454     5.295    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[8]
    SLICE_X126Y258       LUT4 (Prop_lut4_I1_O)        0.043     5.338 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_6/O
                         net (fo=1, routed)           0.367     5.705    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_6_n_0
    SLICE_X126Y258       LUT4 (Prop_lut4_I3_O)        0.043     5.748 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2/O
                         net (fo=4, routed)           0.707     6.455    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2_n_0
    SLICE_X115Y257       LUT4 (Prop_lut4_I2_O)        0.043     6.498 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.498    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[0]_i_1_n_0
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.228    21.230    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                         clock pessimism              0.000    21.230    
                         clock uncertainty           -0.272    20.958    
    SLICE_X115Y257       FDCE (Setup_fdce_C_D)        0.034    20.992    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         20.992    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                 14.494    

Slack (MET) :             14.510ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 1.146ns (31.199%)  route 2.527ns (68.801%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 21.230 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[8]
                         net (fo=4, routed)           1.454     5.295    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[8]
    SLICE_X126Y258       LUT4 (Prop_lut4_I1_O)        0.043     5.338 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_6/O
                         net (fo=1, routed)           0.367     5.705    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_6_n_0
    SLICE_X126Y258       LUT4 (Prop_lut4_I3_O)        0.043     5.748 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2/O
                         net (fo=4, routed)           0.707     6.455    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2_n_0
    SLICE_X115Y257       LUT4 (Prop_lut4_I2_O)        0.051     6.506 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.506    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_1_n_0
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.228    21.230    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                         clock pessimism              0.000    21.230    
                         clock uncertainty           -0.272    20.958    
    SLICE_X115Y257       FDCE (Setup_fdce_C_D)        0.058    21.016    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.016    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                 14.510    

Slack (MET) :             14.522ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.138ns (31.036%)  route 2.529ns (68.964%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 21.230 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[8]
                         net (fo=4, routed)           1.454     5.295    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[8]
    SLICE_X126Y258       LUT4 (Prop_lut4_I1_O)        0.043     5.338 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_6/O
                         net (fo=1, routed)           0.367     5.705    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_6_n_0
    SLICE_X126Y258       LUT4 (Prop_lut4_I3_O)        0.043     5.748 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2/O
                         net (fo=4, routed)           0.708     6.456    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2_n_0
    SLICE_X116Y257       LUT3 (Prop_lut3_I1_O)        0.043     6.499 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.499    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[1]_i_1_n_0
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.228    21.230    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                         clock pessimism              0.000    21.230    
                         clock uncertainty           -0.272    20.958    
    SLICE_X116Y257       FDCE (Setup_fdce_C_D)        0.064    21.022    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.022    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                 14.522    

Slack (MET) :             14.540ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.142ns (31.111%)  route 2.529ns (68.889%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 21.230 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[8]
                         net (fo=4, routed)           1.454     5.295    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[8]
    SLICE_X126Y258       LUT4 (Prop_lut4_I1_O)        0.043     5.338 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_6/O
                         net (fo=1, routed)           0.367     5.705    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_6_n_0
    SLICE_X126Y258       LUT4 (Prop_lut4_I3_O)        0.043     5.748 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2/O
                         net (fo=4, routed)           0.708     6.456    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2_n_0
    SLICE_X116Y257       LUT3 (Prop_lut3_I1_O)        0.047     6.503 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_1/O
                         net (fo=1, routed)           0.000     6.503    uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_1_n_0
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.228    21.230    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                         clock pessimism              0.000    21.230    
                         clock uncertainty           -0.272    20.958    
    SLICE_X116Y257       FDCE (Setup_fdce_C_D)        0.086    21.044    uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg
  -------------------------------------------------------------------
                         required time                         21.044    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                 14.540    

Slack (MET) :             15.779ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 1.009ns (42.192%)  route 1.382ns (57.808%))
  Logic Levels:           0  
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 21.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[14])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[14]
                         net (fo=4, routed)           1.382     5.224    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[14]
    SLICE_X122Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.273    21.275    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]/C
                         clock pessimism              0.000    21.275    
                         clock uncertainty           -0.272    21.003    
    SLICE_X122Y260       FDCE (Setup_fdce_C_D)        0.000    21.003    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]
  -------------------------------------------------------------------
                         required time                         21.003    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                 15.779    

Slack (MET) :             15.785ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 1.009ns (42.288%)  route 1.377ns (57.712%))
  Logic Levels:           0  
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 21.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[8]
                         net (fo=4, routed)           1.377     5.218    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[8]
    SLICE_X122Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.274    21.276    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]/C
                         clock pessimism              0.000    21.276    
                         clock uncertainty           -0.272    21.004    
    SLICE_X122Y258       FDCE (Setup_fdce_C_D)        0.000    21.004    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         21.004    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                 15.785    

Slack (MET) :             15.809ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 1.009ns (43.296%)  route 1.321ns (56.704%))
  Logic Levels:           0  
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 21.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[11]
                         net (fo=4, routed)           1.321     5.163    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[11]
    SLICE_X123Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.273    21.275    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X123Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]/C
                         clock pessimism              0.000    21.275    
                         clock uncertainty           -0.272    21.003    
    SLICE_X123Y260       FDCE (Setup_fdce_C_D)       -0.031    20.972    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         20.972    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                 15.809    

Slack (MET) :             15.830ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.009ns (43.119%)  route 1.331ns (56.881%))
  Logic Levels:           0  
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 21.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[15])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[15]
                         net (fo=4, routed)           1.331     5.172    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[15]
    SLICE_X122Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.273    21.275    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/C
                         clock pessimism              0.000    21.275    
                         clock uncertainty           -0.272    21.003    
    SLICE_X122Y260       FDCE (Setup_fdce_C_D)        0.000    21.003    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]
  -------------------------------------------------------------------
                         required time                         21.003    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                 15.830    

Slack (MET) :             15.904ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 1.009ns (44.514%)  route 1.258ns (55.486%))
  Logic Levels:           0  
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 21.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[9])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[9]
                         net (fo=4, routed)           1.258     5.099    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[9]
    SLICE_X126Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.274    21.276    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X126Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]/C
                         clock pessimism              0.000    21.276    
                         clock uncertainty           -0.272    21.004    
    SLICE_X126Y258       FDCE (Setup_fdce_C_D)        0.000    21.004    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         21.004    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                 15.904    

Slack (MET) :             15.910ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 1.009ns (45.080%)  route 1.229ns (54.920%))
  Logic Levels:           0  
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 21.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[10])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[10]
                         net (fo=4, routed)           1.229     5.071    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[10]
    SLICE_X123Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.273    21.275    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X123Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]/C
                         clock pessimism              0.000    21.275    
                         clock uncertainty           -0.272    21.003    
    SLICE_X123Y260       FDCE (Setup_fdce_C_D)       -0.022    20.981    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         20.981    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                 15.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.603ns (53.570%)  route 0.523ns (46.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[4])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[4]
                         net (fo=4, routed)           0.523     2.518    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[4]
    SLICE_X126Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.877     0.879    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X126Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]/C
                         clock pessimism              0.000     0.879    
                         clock uncertainty            0.272     1.151    
    SLICE_X126Y258       FDCE (Hold_fdce_C_D)         0.040     1.191    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.603ns (52.091%)  route 0.555ns (47.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[3])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[3]
                         net (fo=4, routed)           0.555     2.550    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[3]
    SLICE_X123Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.876     0.878    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X123Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.272     1.150    
    SLICE_X123Y258       FDCE (Hold_fdce_C_D)         0.038     1.188    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.603ns (51.235%)  route 0.574ns (48.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[1])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[1]
                         net (fo=4, routed)           0.574     2.569    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[1]
    SLICE_X126Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.877     0.879    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X126Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]/C
                         clock pessimism              0.000     0.879    
                         clock uncertainty            0.272     1.151    
    SLICE_X126Y258       FDCE (Hold_fdce_C_D)         0.037     1.188    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.603ns (50.778%)  route 0.585ns (49.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[7])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[7]
                         net (fo=4, routed)           0.585     2.580    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[7]
    SLICE_X122Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.876     0.878    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.272     1.150    
    SLICE_X122Y258       FDCE (Hold_fdce_C_D)         0.040     1.190    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.391ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.603ns (50.823%)  route 0.583ns (49.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[5]
                         net (fo=4, routed)           0.583     2.579    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[5]
    SLICE_X122Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.876     0.878    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.272     1.150    
    SLICE_X122Y258       FDCE (Hold_fdce_C_D)         0.037     1.187    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.418ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.603ns (49.772%)  route 0.609ns (50.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[12])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[12]
                         net (fo=4, routed)           0.609     2.604    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[12]
    SLICE_X122Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.875     0.877    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.272     1.149    
    SLICE_X122Y260       FDCE (Hold_fdce_C_D)         0.037     1.186    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.603ns (49.882%)  route 0.606ns (50.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[2])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[2]
                         net (fo=4, routed)           0.606     2.601    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[2]
    SLICE_X126Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.877     0.879    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X126Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]/C
                         clock pessimism              0.000     0.879    
                         clock uncertainty            0.272     1.151    
    SLICE_X126Y258       FDCE (Hold_fdce_C_D)         0.032     1.183    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.433ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.603ns (49.331%)  route 0.619ns (50.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[13])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[13]
                         net (fo=4, routed)           0.619     2.615    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[13]
    SLICE_X122Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.875     0.877    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.272     1.149    
    SLICE_X122Y260       FDCE (Hold_fdce_C_D)         0.032     1.181    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.603ns (48.600%)  route 0.638ns (51.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[0])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[0]
                         net (fo=4, routed)           0.638     2.633    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[0]
    SLICE_X123Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.876     0.878    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X123Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.272     1.150    
    SLICE_X123Y258       FDCE (Hold_fdce_C_D)         0.040     1.190    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.446ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.603ns (48.804%)  route 0.633ns (51.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[6])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[6]
                         net (fo=4, routed)           0.633     2.628    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[6]
    SLICE_X122Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.876     0.878    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.272     1.150    
    SLICE_X122Y258       FDCE (Hold_fdce_C_D)         0.032     1.182    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.446    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.337ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.337ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.369%)  route 0.466ns (67.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y251                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X111Y251       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.466     0.689    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X110Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y251       FDRE (Setup_fdre_C_D)        0.026    10.026    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  9.337    

Slack (MET) :             9.343ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.592ns  (logic 0.204ns (34.457%)  route 0.388ns (65.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y251                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X111Y251       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.388     0.592    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X110Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y251       FDRE (Setup_fdre_C_D)       -0.065     9.935    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  9.343    

Slack (MET) :             9.375ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.536ns  (logic 0.236ns (44.028%)  route 0.300ns (55.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y251                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X116Y251       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.300     0.536    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X115Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X115Y251       FDRE (Setup_fdre_C_D)       -0.089     9.911    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  9.375    

Slack (MET) :             9.430ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.478ns  (logic 0.204ns (42.701%)  route 0.274ns (57.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y251                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X113Y251       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.274     0.478    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X115Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X115Y251       FDRE (Setup_fdre_C_D)       -0.092     9.908    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  9.430    

Slack (MET) :             9.437ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y253                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X109Y253       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.299     0.503    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X110Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y253       FDRE (Setup_fdre_C_D)       -0.060     9.940    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  9.437    

Slack (MET) :             9.459ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.531ns  (logic 0.259ns (48.775%)  route 0.272ns (51.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y251                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X116Y251       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.272     0.531    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X115Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X115Y251       FDRE (Setup_fdre_C_D)       -0.010     9.990    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  9.459    

Slack (MET) :             9.466ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.769%)  route 0.273ns (57.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y254                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X109Y254       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.273     0.477    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X110Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y254       FDRE (Setup_fdre_C_D)       -0.057     9.943    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  9.466    

Slack (MET) :             9.470ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.810%)  route 0.298ns (57.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y251                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X113Y251       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.298     0.521    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X112Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X112Y251       FDRE (Setup_fdre_C_D)       -0.009     9.991    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  9.470    

Slack (MET) :             9.508ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.513ns  (logic 0.223ns (43.428%)  route 0.290ns (56.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y253                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X109Y253       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.290     0.513    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X110Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y253       FDRE (Setup_fdre_C_D)        0.021    10.021    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  9.508    

Slack (MET) :             9.511ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.511ns  (logic 0.223ns (43.597%)  route 0.288ns (56.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y254                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X109Y254       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.288     0.511    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X110Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y254       FDRE (Setup_fdre_C_D)        0.022    10.022    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  9.511    





---------------------------------------------------------------------------------------------------
From Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.359ns (21.077%)  route 1.344ns (78.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.095ns = ( 11.095 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.344     4.240    uut/ldpc_i/ldpc_1_0/inst/u2/rst_n
    SLICE_X108Y235       LUT5 (Prop_lut5_I4_O)        0.123     4.363 r  uut/ldpc_i/ldpc_1_0/inst/u2/state_c[0]_i_1/O
                         net (fo=1, routed)           0.000     4.363    uut/ldpc_i/ldpc_1_0/inst/u2/state_c[0]_i_1_n_0
    SLICE_X108Y235       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.093    11.095    uut/ldpc_i/ldpc_1_0/inst/u2/clk
    SLICE_X108Y235       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]/C
                         clock pessimism              0.000    11.095    
                         clock uncertainty           -0.256    10.839    
    SLICE_X108Y235       FDCE (Setup_fdce_C_D)        0.064    10.903    uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  6.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.171ns (18.482%)  route 0.754ns (81.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.754     2.083    uut/ldpc_i/ldpc_1_0/inst/u2/rst_n
    SLICE_X108Y235       LUT5 (Prop_lut5_I4_O)        0.064     2.147 r  uut/ldpc_i/ldpc_1_0/inst/u2/state_c[0]_i_1/O
                         net (fo=1, routed)           0.000     2.147    uut/ldpc_i/ldpc_1_0/inst/u2/state_c[0]_i_1_n_0
    SLICE_X108Y235       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.743     0.745    uut/ldpc_i/ldpc_1_0/inst/u2/clk
    SLICE_X108Y235       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]/C
                         clock pessimism              0.000     0.745    
                         clock uncertainty            0.256     1.001    
    SLICE_X108Y235       FDCE (Hold_fdce_C_D)         0.087     1.088    uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  1.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.511ns (18.531%)  route 2.247ns (81.469%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 11.230 - 10.000 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.397     1.399    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.204     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/Q
                         net (fo=5, routed)           1.178     2.781    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[2]
    SLICE_X114Y257       LUT4 (Prop_lut4_I2_O)        0.130     2.911 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.411     3.322    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X113Y257       LUT6 (Prop_lut6_I5_O)        0.134     3.456 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.658     4.114    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X113Y257       LUT6 (Prop_lut6_I0_O)        0.043     4.157 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     4.157    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[4]
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.228    11.230    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/C
                         clock pessimism             -0.120    11.110    
                         clock uncertainty           -0.231    10.879    
    SLICE_X113Y257       FDCE (Setup_fdce_C_D)        0.034    10.913    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.913    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.511ns (18.688%)  route 2.223ns (81.312%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 11.230 - 10.000 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.397     1.399    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.204     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/Q
                         net (fo=5, routed)           1.178     2.781    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[2]
    SLICE_X114Y257       LUT4 (Prop_lut4_I2_O)        0.130     2.911 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.411     3.322    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X113Y257       LUT6 (Prop_lut6_I5_O)        0.134     3.456 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.634     4.090    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X113Y257       LUT6 (Prop_lut6_I0_O)        0.043     4.133 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_2/O
                         net (fo=1, routed)           0.000     4.133    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[5]
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.228    11.230    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/C
                         clock pessimism             -0.120    11.110    
                         clock uncertainty           -0.231    10.879    
    SLICE_X113Y257       FDCE (Setup_fdce_C_D)        0.033    10.912    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.511ns (18.688%)  route 2.223ns (81.312%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 11.230 - 10.000 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.397     1.399    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.204     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/Q
                         net (fo=5, routed)           1.178     2.781    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[2]
    SLICE_X114Y257       LUT4 (Prop_lut4_I2_O)        0.130     2.911 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.411     3.322    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X113Y257       LUT6 (Prop_lut6_I5_O)        0.134     3.456 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.634     4.090    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X113Y257       LUT4 (Prop_lut4_I0_O)        0.043     4.133 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.133    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[2]
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.228    11.230    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/C
                         clock pessimism             -0.120    11.110    
                         clock uncertainty           -0.231    10.879    
    SLICE_X113Y257       FDCE (Setup_fdce_C_D)        0.034    10.913    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.913    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.517ns (18.866%)  route 2.223ns (81.134%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 11.230 - 10.000 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.397     1.399    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.204     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/Q
                         net (fo=5, routed)           1.178     2.781    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[2]
    SLICE_X114Y257       LUT4 (Prop_lut4_I2_O)        0.130     2.911 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.411     3.322    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X113Y257       LUT6 (Prop_lut6_I5_O)        0.134     3.456 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.634     4.090    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X113Y257       LUT5 (Prop_lut5_I0_O)        0.049     4.139 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     4.139    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[3]
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.228    11.230    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/C
                         clock pessimism             -0.120    11.110    
                         clock uncertainty           -0.231    10.879    
    SLICE_X113Y257       FDCE (Setup_fdce_C_D)        0.058    10.937    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.520ns (19.153%)  route 2.195ns (80.847%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 11.230 - 10.000 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.397     1.399    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.204     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/Q
                         net (fo=5, routed)           1.178     2.781    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[2]
    SLICE_X114Y257       LUT4 (Prop_lut4_I2_O)        0.130     2.911 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.411     3.322    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X113Y257       LUT6 (Prop_lut6_I5_O)        0.134     3.456 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.606     4.062    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X112Y257       LUT3 (Prop_lut3_I0_O)        0.052     4.114 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.114    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[1]
    SLICE_X112Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.228    11.230    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X112Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/C
                         clock pessimism             -0.120    11.110    
                         clock uncertainty           -0.231    10.879    
    SLICE_X112Y257       FDCE (Setup_fdce_C_D)        0.044    10.923    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.302ns (14.405%)  route 1.794ns (85.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 11.230 - 10.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.398     1.400    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y257       FDCE (Prop_fdce_C_Q)         0.259     1.659 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           1.145     2.804    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X114Y257       LUT3 (Prop_lut3_I1_O)        0.043     2.847 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.650     3.496    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X112Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.228    11.230    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X112Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/C
                         clock pessimism             -0.120    11.110    
                         clock uncertainty           -0.231    10.879    
    SLICE_X112Y257       FDCE (Setup_fdce_C_CE)      -0.201    10.678    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.302ns (14.405%)  route 1.794ns (85.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 11.230 - 10.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.398     1.400    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y257       FDCE (Prop_fdce_C_Q)         0.259     1.659 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           1.145     2.804    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X114Y257       LUT3 (Prop_lut3_I1_O)        0.043     2.847 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.650     3.496    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X112Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.228    11.230    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X112Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/C
                         clock pessimism             -0.120    11.110    
                         clock uncertainty           -0.231    10.879    
    SLICE_X112Y257       FDCE (Setup_fdce_C_CE)      -0.201    10.678    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.302ns (14.405%)  route 1.794ns (85.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 11.230 - 10.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.398     1.400    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y257       FDCE (Prop_fdce_C_Q)         0.259     1.659 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           1.145     2.804    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X114Y257       LUT3 (Prop_lut3_I1_O)        0.043     2.847 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.650     3.496    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.228    11.230    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/C
                         clock pessimism             -0.120    11.110    
                         clock uncertainty           -0.231    10.879    
    SLICE_X113Y257       FDCE (Setup_fdce_C_CE)      -0.201    10.678    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.302ns (14.405%)  route 1.794ns (85.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 11.230 - 10.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.398     1.400    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y257       FDCE (Prop_fdce_C_Q)         0.259     1.659 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           1.145     2.804    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X114Y257       LUT3 (Prop_lut3_I1_O)        0.043     2.847 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.650     3.496    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.228    11.230    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/C
                         clock pessimism             -0.120    11.110    
                         clock uncertainty           -0.231    10.879    
    SLICE_X113Y257       FDCE (Setup_fdce_C_CE)      -0.201    10.678    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.302ns (14.405%)  route 1.794ns (85.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 11.230 - 10.000 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.398     1.400    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y257       FDCE (Prop_fdce_C_Q)         0.259     1.659 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           1.145     2.804    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X114Y257       LUT3 (Prop_lut3_I1_O)        0.043     2.847 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.650     3.496    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.228    11.230    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/C
                         clock pessimism             -0.120    11.110    
                         clock uncertainty           -0.231    10.879    
    SLICE_X113Y257       FDCE (Setup_fdce_C_CE)      -0.201    10.678    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  7.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.128ns (17.680%)  route 0.596ns (82.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     0.625    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.100     0.725 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.596     1.321    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[0]
    SLICE_X114Y257       LUT5 (Prop_lut5_I3_O)        0.028     1.349 r  uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_i_1/O
                         net (fo=1, routed)           0.000     1.349    uut/ldpc_i/ldpc_1_0/inst/u1/rd_start
    SLICE_X114Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X114Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg/C
                         clock pessimism              0.069     0.919    
                         clock uncertainty            0.231     1.150    
    SLICE_X114Y257       FDCE (Hold_fdce_C_D)         0.087     1.237    uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.128ns (15.269%)  route 0.710ns (84.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     0.625    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.100     0.725 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.379     1.104    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[0]
    SLICE_X114Y257       LUT3 (Prop_lut3_I0_O)        0.028     1.132 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.332     1.463    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X112Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X112Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/C
                         clock pessimism              0.069     0.919    
                         clock uncertainty            0.231     1.150    
    SLICE_X112Y257       FDCE (Hold_fdce_C_CE)        0.010     1.160    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.128ns (15.269%)  route 0.710ns (84.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     0.625    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.100     0.725 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.379     1.104    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[0]
    SLICE_X114Y257       LUT3 (Prop_lut3_I0_O)        0.028     1.132 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.332     1.463    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X112Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X112Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/C
                         clock pessimism              0.069     0.919    
                         clock uncertainty            0.231     1.150    
    SLICE_X112Y257       FDCE (Hold_fdce_C_CE)        0.010     1.160    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.128ns (15.269%)  route 0.710ns (84.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     0.625    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.100     0.725 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.379     1.104    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[0]
    SLICE_X114Y257       LUT3 (Prop_lut3_I0_O)        0.028     1.132 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.332     1.463    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/C
                         clock pessimism              0.069     0.919    
                         clock uncertainty            0.231     1.150    
    SLICE_X113Y257       FDCE (Hold_fdce_C_CE)        0.010     1.160    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.128ns (15.269%)  route 0.710ns (84.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     0.625    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.100     0.725 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.379     1.104    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[0]
    SLICE_X114Y257       LUT3 (Prop_lut3_I0_O)        0.028     1.132 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.332     1.463    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/C
                         clock pessimism              0.069     0.919    
                         clock uncertainty            0.231     1.150    
    SLICE_X113Y257       FDCE (Hold_fdce_C_CE)        0.010     1.160    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.128ns (15.269%)  route 0.710ns (84.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     0.625    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.100     0.725 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.379     1.104    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[0]
    SLICE_X114Y257       LUT3 (Prop_lut3_I0_O)        0.028     1.132 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.332     1.463    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/C
                         clock pessimism              0.069     0.919    
                         clock uncertainty            0.231     1.150    
    SLICE_X113Y257       FDCE (Hold_fdce_C_CE)        0.010     1.160    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.128ns (15.269%)  route 0.710ns (84.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     0.625    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.100     0.725 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.379     1.104    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[0]
    SLICE_X114Y257       LUT3 (Prop_lut3_I0_O)        0.028     1.132 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.332     1.463    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/C
                         clock pessimism              0.069     0.919    
                         clock uncertainty            0.231     1.150    
    SLICE_X113Y257       FDCE (Hold_fdce_C_CE)        0.010     1.160    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.227ns (17.004%)  route 1.108ns (82.996%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     0.625    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.100     0.725 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.596     1.321    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[0]
    SLICE_X114Y257       LUT4 (Prop_lut4_I0_O)        0.029     1.350 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.200     1.550    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X113Y257       LUT6 (Prop_lut6_I5_O)        0.068     1.618 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.312     1.930    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X112Y257       LUT3 (Prop_lut3_I0_O)        0.030     1.960 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.960    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[1]
    SLICE_X112Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X112Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/C
                         clock pessimism              0.069     0.919    
                         clock uncertainty            0.231     1.150    
    SLICE_X112Y257       FDCE (Hold_fdce_C_D)         0.070     1.220    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.228ns (16.834%)  route 1.126ns (83.166%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     0.625    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.100     0.725 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.596     1.321    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[0]
    SLICE_X114Y257       LUT4 (Prop_lut4_I0_O)        0.029     1.350 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.200     1.550    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X113Y257       LUT6 (Prop_lut6_I5_O)        0.068     1.618 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.330     1.948    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X113Y257       LUT5 (Prop_lut5_I0_O)        0.031     1.979 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.979    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[3]
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/C
                         clock pessimism              0.069     0.919    
                         clock uncertainty            0.231     1.150    
    SLICE_X113Y257       FDCE (Hold_fdce_C_D)         0.075     1.225    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.225ns (16.659%)  route 1.126ns (83.341%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.623     0.625    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y257       FDCE (Prop_fdce_C_Q)         0.100     0.725 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.596     1.321    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[0]
    SLICE_X114Y257       LUT4 (Prop_lut4_I0_O)        0.029     1.350 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.200     1.550    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X113Y257       LUT6 (Prop_lut6_I5_O)        0.068     1.618 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.330     1.948    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X113Y257       LUT6 (Prop_lut6_I0_O)        0.028     1.976 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.976    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[4]
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/C
                         clock pessimism              0.069     0.919    
                         clock uncertainty            0.231     1.150    
    SLICE_X113Y257       FDCE (Hold_fdce_C_D)         0.061     1.211    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.765    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.594ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.359ns (14.153%)  route 2.178ns (85.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 21.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.871     3.767    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.123     3.890 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          1.306     5.197    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X123Y260       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.273    21.275    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X123Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]/C
                         clock pessimism              0.000    21.275    
                         clock uncertainty           -0.272    21.003    
    SLICE_X123Y260       FDCE (Recov_fdce_C_CLR)     -0.212    20.791    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         20.791    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                 15.594    

Slack (MET) :             15.594ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.359ns (14.153%)  route 2.178ns (85.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 21.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.871     3.767    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.123     3.890 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          1.306     5.197    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X123Y260       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.273    21.275    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X123Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]/C
                         clock pessimism              0.000    21.275    
                         clock uncertainty           -0.272    21.003    
    SLICE_X123Y260       FDCE (Recov_fdce_C_CLR)     -0.212    20.791    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         20.791    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                 15.594    

Slack (MET) :             15.652ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.359ns (14.153%)  route 2.178ns (85.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 21.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.871     3.767    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.123     3.890 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          1.306     5.197    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X122Y260       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.273    21.275    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]/C
                         clock pessimism              0.000    21.275    
                         clock uncertainty           -0.272    21.003    
    SLICE_X122Y260       FDCE (Recov_fdce_C_CLR)     -0.154    20.849    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         20.849    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                 15.652    

Slack (MET) :             15.652ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.359ns (14.153%)  route 2.178ns (85.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 21.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.871     3.767    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.123     3.890 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          1.306     5.197    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X122Y260       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.273    21.275    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]/C
                         clock pessimism              0.000    21.275    
                         clock uncertainty           -0.272    21.003    
    SLICE_X122Y260       FDCE (Recov_fdce_C_CLR)     -0.154    20.849    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         20.849    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                 15.652    

Slack (MET) :             15.652ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.359ns (14.153%)  route 2.178ns (85.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 21.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.871     3.767    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.123     3.890 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          1.306     5.197    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X122Y260       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.273    21.275    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]/C
                         clock pessimism              0.000    21.275    
                         clock uncertainty           -0.272    21.003    
    SLICE_X122Y260       FDCE (Recov_fdce_C_CLR)     -0.154    20.849    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]
  -------------------------------------------------------------------
                         required time                         20.849    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                 15.652    

Slack (MET) :             15.652ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.359ns (14.153%)  route 2.178ns (85.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 21.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.871     3.767    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.123     3.890 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          1.306     5.197    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X122Y260       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.273    21.275    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/C
                         clock pessimism              0.000    21.275    
                         clock uncertainty           -0.272    21.003    
    SLICE_X122Y260       FDCE (Recov_fdce_C_CLR)     -0.154    20.849    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]
  -------------------------------------------------------------------
                         required time                         20.849    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                 15.652    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.359ns (14.646%)  route 2.092ns (85.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 21.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.871     3.767    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.123     3.890 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          1.221     5.111    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X126Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.274    21.276    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X126Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]/C
                         clock pessimism              0.000    21.276    
                         clock uncertainty           -0.272    21.004    
    SLICE_X126Y258       FDCE (Recov_fdce_C_CLR)     -0.154    20.850    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         20.850    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.359ns (14.646%)  route 2.092ns (85.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 21.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.871     3.767    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.123     3.890 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          1.221     5.111    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X126Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.274    21.276    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X126Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]/C
                         clock pessimism              0.000    21.276    
                         clock uncertainty           -0.272    21.004    
    SLICE_X126Y258       FDCE (Recov_fdce_C_CLR)     -0.154    20.850    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         20.850    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.359ns (14.646%)  route 2.092ns (85.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 21.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.871     3.767    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.123     3.890 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          1.221     5.111    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X126Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.274    21.276    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X126Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]/C
                         clock pessimism              0.000    21.276    
                         clock uncertainty           -0.272    21.004    
    SLICE_X126Y258       FDCE (Recov_fdce_C_CLR)     -0.154    20.850    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         20.850    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.359ns (14.646%)  route 2.092ns (85.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 21.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.871     3.767    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.123     3.890 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          1.221     5.111    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X126Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.274    21.276    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X126Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]/C
                         clock pessimism              0.000    21.276    
                         clock uncertainty           -0.272    21.004    
    SLICE_X126Y258       FDCE (Recov_fdce_C_CLR)     -0.154    20.850    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         20.850    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 15.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.171ns (17.173%)  route 0.825ns (82.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.333     2.218    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X115Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.272     1.122    
    SLICE_X115Y257       FDCE (Remov_fdce_C_CLR)     -0.069     1.053    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.171ns (17.173%)  route 0.825ns (82.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.333     2.218    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X115Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X115Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.272     1.122    
    SLICE_X115Y257       FDCE (Remov_fdce_C_CLR)     -0.069     1.053    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.236ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.171ns (15.743%)  route 0.915ns (84.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.423     2.308    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X116Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.272     1.122    
    SLICE_X116Y257       FDCE (Remov_fdce_C_CLR)     -0.050     1.072    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.236ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.171ns (15.743%)  route 0.915ns (84.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.423     2.308    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X116Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X116Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.272     1.122    
    SLICE_X116Y257       FDCE (Remov_fdce_C_CLR)     -0.050     1.072    uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.399ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.171ns (13.383%)  route 1.107ns (86.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.615     2.500    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X122Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.876     0.878    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.272     1.150    
    SLICE_X122Y258       FDCE (Remov_fdce_C_CLR)     -0.050     1.100    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.171ns (13.383%)  route 1.107ns (86.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.615     2.500    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X122Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.876     0.878    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.272     1.150    
    SLICE_X122Y258       FDCE (Remov_fdce_C_CLR)     -0.050     1.100    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.171ns (13.383%)  route 1.107ns (86.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.615     2.500    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X122Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.876     0.878    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.272     1.150    
    SLICE_X122Y258       FDCE (Remov_fdce_C_CLR)     -0.050     1.100    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.171ns (13.383%)  route 1.107ns (86.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.615     2.500    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X122Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.876     0.878    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X122Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.272     1.150    
    SLICE_X122Y258       FDCE (Remov_fdce_C_CLR)     -0.050     1.100    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.418ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.171ns (13.383%)  route 1.107ns (86.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.615     2.500    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X123Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.876     0.878    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X123Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.272     1.150    
    SLICE_X123Y258       FDCE (Remov_fdce_C_CLR)     -0.069     1.081    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.171ns (13.383%)  route 1.107ns (86.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.615     2.500    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X123Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.876     0.878    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X123Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.272     1.150    
    SLICE_X123Y258       FDCE (Remov_fdce_C_CLR)     -0.069     1.081    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  1.418    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.259ns (12.018%)  route 1.896ns (87.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 11.224 - 10.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.442     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y288       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y288       FDRE (Prop_fdre_C_Q)         0.259     1.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.896     3.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X121Y282       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.222    11.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X121Y282       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.123    11.347    
                         clock uncertainty           -0.094    11.253    
    SLICE_X121Y282       FDCE (Recov_fdce_C_CLR)     -0.212    11.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.041    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.259ns (12.018%)  route 1.896ns (87.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 11.224 - 10.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.442     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y288       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y288       FDRE (Prop_fdre_C_Q)         0.259     1.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.896     3.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X121Y282       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.222    11.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X121Y282       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.123    11.347    
                         clock uncertainty           -0.094    11.253    
    SLICE_X121Y282       FDCE (Recov_fdce_C_CLR)     -0.212    11.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.041    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.259ns (12.018%)  route 1.896ns (87.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 11.224 - 10.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.442     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y288       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y288       FDRE (Prop_fdre_C_Q)         0.259     1.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.896     3.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X121Y282       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.222    11.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X121Y282       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.123    11.347    
                         clock uncertainty           -0.094    11.253    
    SLICE_X121Y282       FDCE (Recov_fdce_C_CLR)     -0.212    11.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.041    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.259ns (12.744%)  route 1.773ns (87.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 11.225 - 10.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.442     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y288       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y288       FDRE (Prop_fdre_C_Q)         0.259     1.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.773     3.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y284       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.223    11.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y284       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/C
                         clock pessimism              0.123    11.348    
                         clock uncertainty           -0.094    11.254    
    SLICE_X113Y284       FDCE (Recov_fdce_C_CLR)     -0.212    11.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                          -3.476    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.259ns (12.744%)  route 1.773ns (87.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 11.225 - 10.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.442     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y288       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y288       FDRE (Prop_fdre_C_Q)         0.259     1.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.773     3.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y284       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.223    11.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y284       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.123    11.348    
                         clock uncertainty           -0.094    11.254    
    SLICE_X113Y284       FDCE (Recov_fdce_C_CLR)     -0.212    11.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                          -3.476    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.259ns (12.744%)  route 1.773ns (87.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 11.225 - 10.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.442     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y288       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y288       FDRE (Prop_fdre_C_Q)         0.259     1.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.773     3.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y284       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.223    11.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y284       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.123    11.348    
                         clock uncertainty           -0.094    11.254    
    SLICE_X113Y284       FDCE (Recov_fdce_C_CLR)     -0.212    11.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                          -3.476    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.259ns (13.303%)  route 1.688ns (86.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 11.224 - 10.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.442     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y288       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y288       FDRE (Prop_fdre_C_Q)         0.259     1.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.688     3.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y283       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.222    11.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y283       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.123    11.347    
                         clock uncertainty           -0.094    11.253    
    SLICE_X113Y283       FDCE (Recov_fdce_C_CLR)     -0.212    11.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         11.041    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.259ns (13.389%)  route 1.675ns (86.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 11.221 - 10.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.442     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y288       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y288       FDRE (Prop_fdre_C_Q)         0.259     1.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.675     3.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y281       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.219    11.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y281       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.123    11.344    
                         clock uncertainty           -0.094    11.250    
    SLICE_X109Y281       FDCE (Recov_fdce_C_CLR)     -0.212    11.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.038    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.259ns (13.389%)  route 1.675ns (86.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 11.221 - 10.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.442     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y288       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y288       FDRE (Prop_fdre_C_Q)         0.259     1.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.675     3.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y281       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.219    11.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y281       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.123    11.344    
                         clock uncertainty           -0.094    11.250    
    SLICE_X109Y281       FDCE (Recov_fdce_C_CLR)     -0.212    11.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.038    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.259ns (13.389%)  route 1.675ns (86.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 11.221 - 10.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.442     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X122Y288       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y288       FDRE (Prop_fdre_C_Q)         0.259     1.703 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.675     3.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y281       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.219    11.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y281       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.123    11.344    
                         clock uncertainty           -0.094    11.250    
    SLICE_X109Y281       FDCE (Recov_fdce_C_CLR)     -0.212    11.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         11.038    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  7.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.983%)  route 0.096ns (49.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.619     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X112Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y283       FDPE (Prop_fdpe_C_Q)         0.100     0.721 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X114Y283       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.842     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X114Y283       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.211     0.633    
    SLICE_X114Y283       FDCE (Remov_fdce_C_CLR)     -0.050     0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.983%)  route 0.096ns (49.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.619     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X112Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y283       FDPE (Prop_fdpe_C_Q)         0.100     0.721 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X114Y283       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.842     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X114Y283       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.211     0.633    
    SLICE_X114Y283       FDCE (Remov_fdce_C_CLR)     -0.050     0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.983%)  route 0.096ns (49.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.619     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X112Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y283       FDPE (Prop_fdpe_C_Q)         0.100     0.721 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X114Y283       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.842     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X114Y283       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.211     0.633    
    SLICE_X114Y283       FDCE (Remov_fdce_C_CLR)     -0.050     0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.983%)  route 0.096ns (49.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.619     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X112Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y283       FDPE (Prop_fdpe_C_Q)         0.100     0.721 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X114Y283       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.842     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X114Y283       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.211     0.633    
    SLICE_X114Y283       FDCE (Remov_fdce_C_CLR)     -0.050     0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.983%)  route 0.096ns (49.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.619     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X112Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y283       FDPE (Prop_fdpe_C_Q)         0.100     0.721 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X114Y283       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.842     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X114Y283       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.211     0.633    
    SLICE_X114Y283       FDCE (Remov_fdce_C_CLR)     -0.050     0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.983%)  route 0.096ns (49.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.619     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X112Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y283       FDPE (Prop_fdpe_C_Q)         0.100     0.721 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X114Y283       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.842     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X114Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.211     0.633    
    SLICE_X114Y283       FDPE (Remov_fdpe_C_PRE)     -0.052     0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.480%)  route 0.153ns (60.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.613     0.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y278       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y278       FDPE (Prop_fdpe_C_Q)         0.100     0.715 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X115Y278       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.837     0.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X115Y278       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.193     0.646    
    SLICE_X115Y278       FDCE (Remov_fdce_C_CLR)     -0.069     0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.480%)  route 0.153ns (60.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.613     0.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y278       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y278       FDPE (Prop_fdpe_C_Q)         0.100     0.715 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X115Y278       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.837     0.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X115Y278       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.193     0.646    
    SLICE_X115Y278       FDCE (Remov_fdce_C_CLR)     -0.069     0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.647%)  route 0.140ns (58.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.613     0.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y278       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y278       FDPE (Prop_fdpe_C_Q)         0.100     0.715 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.140     0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X111Y280       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.838     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X111Y280       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.211     0.629    
    SLICE_X111Y280       FDPE (Remov_fdpe_C_PRE)     -0.072     0.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.885%)  route 0.151ns (60.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.619     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X112Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y283       FDPE (Prop_fdpe_C_Q)         0.100     0.721 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.151     0.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X115Y282       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.841     0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X115Y282       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.211     0.632    
    SLICE_X115Y282       FDCE (Remov_fdce_C_CLR)     -0.069     0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[56]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 0.359ns (6.682%)  route 5.013ns (93.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 11.142 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.293     4.189    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y235       LUT1 (Prop_lut1_I0_O)        0.123     4.312 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.720     8.032    uut/ldpc_i/ldpc_1_0/inst/u2/u2/gt0_rxresetdone_r3_reg
    SLICE_X24Y235        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.140    11.142    uut/ldpc_i/ldpc_1_0/inst/u2/u2/clk
    SLICE_X24Y235        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[56]/C
                         clock pessimism              0.000    11.142    
                         clock uncertainty           -0.256    10.886    
    SLICE_X24Y235        FDCE (Recov_fdce_C_CLR)     -0.212    10.674    uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[56]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[57]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 0.359ns (6.765%)  route 4.947ns (93.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 11.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.293     4.189    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y235       LUT1 (Prop_lut1_I0_O)        0.123     4.312 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.654     7.966    uut/ldpc_i/ldpc_1_0/inst/u2/u2/gt0_rxresetdone_r3_reg
    SLICE_X26Y237        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.141    11.143    uut/ldpc_i/ldpc_1_0/inst/u2/u2/clk
    SLICE_X26Y237        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[57]/C
                         clock pessimism              0.000    11.143    
                         clock uncertainty           -0.256    10.887    
    SLICE_X26Y237        FDCE (Recov_fdce_C_CLR)     -0.212    10.675    uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[57]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[58]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.359ns (6.792%)  route 4.927ns (93.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 11.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.293     4.189    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y235       LUT1 (Prop_lut1_I0_O)        0.123     4.312 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.634     7.946    uut/ldpc_i/ldpc_1_0/inst/u2/u2/gt0_rxresetdone_r3_reg
    SLICE_X25Y236        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.141    11.143    uut/ldpc_i/ldpc_1_0/inst/u2/u2/clk
    SLICE_X25Y236        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[58]/C
                         clock pessimism              0.000    11.143    
                         clock uncertainty           -0.256    10.887    
    SLICE_X25Y236        FDCE (Recov_fdce_C_CLR)     -0.212    10.675    uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[58]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 0.359ns (6.895%)  route 4.847ns (93.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.265     4.161    uut/ldpc_i/ldpc_1_0/inst/u2/u1/rst_n
    SLICE_X108Y225       LUT1 (Prop_lut1_I0_O)        0.123     4.284 f  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[63]_i_3/O
                         net (fo=91, routed)          3.583     7.866    uut/ldpc_i/ldpc_1_0/inst/u2/u4/gt0_rxresetdone_r3_reg
    SLICE_X24Y233        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.138    11.140    uut/ldpc_i/ldpc_1_0/inst/u2/u4/clk
    SLICE_X24Y233        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[13]/C
                         clock pessimism              0.000    11.140    
                         clock uncertainty           -0.256    10.884    
    SLICE_X24Y233        FDCE (Recov_fdce_C_CLR)     -0.212    10.672    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[13]
  -------------------------------------------------------------------
                         required time                         10.672    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.359ns (6.898%)  route 4.845ns (93.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 11.140 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.265     4.161    uut/ldpc_i/ldpc_1_0/inst/u2/u1/rst_n
    SLICE_X108Y225       LUT1 (Prop_lut1_I0_O)        0.123     4.284 f  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[63]_i_3/O
                         net (fo=91, routed)          3.581     7.864    uut/ldpc_i/ldpc_1_0/inst/u2/u4/gt0_rxresetdone_r3_reg
    SLICE_X25Y233        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.138    11.140    uut/ldpc_i/ldpc_1_0/inst/u2/u4/clk
    SLICE_X25Y233        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[14]/C
                         clock pessimism              0.000    11.140    
                         clock uncertainty           -0.256    10.884    
    SLICE_X25Y233        FDCE (Recov_fdce_C_CLR)     -0.212    10.672    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[14]
  -------------------------------------------------------------------
                         required time                         10.672    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 0.359ns (6.897%)  route 4.846ns (93.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 11.142 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.265     4.161    uut/ldpc_i/ldpc_1_0/inst/u2/u1/rst_n
    SLICE_X108Y225       LUT1 (Prop_lut1_I0_O)        0.123     4.284 f  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[63]_i_3/O
                         net (fo=91, routed)          3.582     7.865    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[63]_0
    SLICE_X24Y214        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.140    11.142    uut/ldpc_i/ldpc_1_0/inst/u2/u1/clk
    SLICE_X24Y214        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[20]/C
                         clock pessimism              0.000    11.142    
                         clock uncertainty           -0.256    10.886    
    SLICE_X24Y214        FDCE (Recov_fdce_C_CLR)     -0.212    10.674    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[20]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 0.359ns (6.908%)  route 4.838ns (93.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 11.139 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.265     4.161    uut/ldpc_i/ldpc_1_0/inst/u2/u1/rst_n
    SLICE_X108Y225       LUT1 (Prop_lut1_I0_O)        0.123     4.284 f  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[63]_i_3/O
                         net (fo=91, routed)          3.573     7.857    uut/ldpc_i/ldpc_1_0/inst/u2/u4/gt0_rxresetdone_r3_reg
    SLICE_X26Y232        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.137    11.139    uut/ldpc_i/ldpc_1_0/inst/u2/u4/clk
    SLICE_X26Y232        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[15]/C
                         clock pessimism              0.000    11.139    
                         clock uncertainty           -0.256    10.883    
    SLICE_X26Y232        FDCE (Recov_fdce_C_CLR)     -0.212    10.671    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[15]
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[59]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 0.359ns (6.919%)  route 4.830ns (93.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 11.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.293     4.189    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y235       LUT1 (Prop_lut1_I0_O)        0.123     4.312 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.536     7.849    uut/ldpc_i/ldpc_1_0/inst/u2/u2/gt0_rxresetdone_r3_reg
    SLICE_X25Y238        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.141    11.143    uut/ldpc_i/ldpc_1_0/inst/u2/u2/clk
    SLICE_X25Y238        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[59]/C
                         clock pessimism              0.000    11.143    
                         clock uncertainty           -0.256    10.887    
    SLICE_X25Y238        FDCE (Recov_fdce_C_CLR)     -0.212    10.675    uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[59]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.359ns (7.016%)  route 4.758ns (92.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 11.141 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.265     4.161    uut/ldpc_i/ldpc_1_0/inst/u2/u1/rst_n
    SLICE_X108Y225       LUT1 (Prop_lut1_I0_O)        0.123     4.284 f  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[63]_i_3/O
                         net (fo=91, routed)          3.493     7.777    uut/ldpc_i/ldpc_1_0/inst/u2/u4/gt0_rxresetdone_r3_reg
    SLICE_X25Y234        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.139    11.141    uut/ldpc_i/ldpc_1_0/inst/u2/u4/clk
    SLICE_X25Y234        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[12]/C
                         clock pessimism              0.000    11.141    
                         clock uncertainty           -0.256    10.885    
    SLICE_X25Y234        FDCE (Recov_fdce_C_CLR)     -0.212    10.673    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[12]
  -------------------------------------------------------------------
                         required time                         10.673    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[60]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 0.359ns (7.038%)  route 4.742ns (92.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 11.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.448     2.660    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.236     2.896 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.293     4.189    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y235       LUT1 (Prop_lut1_I0_O)        0.123     4.312 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.449     7.761    uut/ldpc_i/ldpc_1_0/inst/u2/u2/gt0_rxresetdone_r3_reg
    SLICE_X27Y239        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        1.142    11.144    uut/ldpc_i/ldpc_1_0/inst/u2/u2/clk
    SLICE_X27Y239        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[60]/C
                         clock pessimism              0.000    11.144    
                         clock uncertainty           -0.256    10.888    
    SLICE_X27Y239        FDCE (Recov_fdce_C_CLR)     -0.212    10.676    uut/ldpc_i/ldpc_1_0/inst/u2/u2/p_out_reg[60]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  2.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.171ns (17.173%)  route 0.825ns (82.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.333     2.218    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X114Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X114Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.256     1.106    
    SLICE_X114Y257       FDCE (Remov_fdce_C_CLR)     -0.050     1.056    uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.171ns (16.478%)  route 0.867ns (83.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.375     2.260    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X113Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.256     1.106    
    SLICE_X113Y257       FDCE (Remov_fdce_C_CLR)     -0.069     1.037    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.171ns (16.478%)  route 0.867ns (83.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.375     2.260    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X113Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.256     1.106    
    SLICE_X113Y257       FDCE (Remov_fdce_C_CLR)     -0.069     1.037    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.171ns (16.478%)  route 0.867ns (83.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.375     2.260    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X113Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.256     1.106    
    SLICE_X113Y257       FDCE (Remov_fdce_C_CLR)     -0.069     1.037    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.171ns (16.478%)  route 0.867ns (83.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.375     2.260    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X113Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X113Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.256     1.106    
    SLICE_X113Y257       FDCE (Remov_fdce_C_CLR)     -0.069     1.037    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.171ns (16.445%)  route 0.869ns (83.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.377     2.262    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X112Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X112Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.256     1.106    
    SLICE_X112Y257       FDCE (Remov_fdce_C_CLR)     -0.069     1.037    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.171ns (16.445%)  route 0.869ns (83.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.492     1.821    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X116Y252       LUT1 (Prop_lut1_I0_O)        0.064     1.885 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.377     2.262    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X112Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.848     0.850    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X112Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.256     1.106    
    SLICE_X112Y257       FDCE (Remov_fdce_C_CLR)     -0.069     1.037    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.171ns (16.223%)  route 0.883ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.715     2.044    uut/ldpc_i/ldpc_1_0/inst/u2/u1/rst_n
    SLICE_X108Y225       LUT1 (Prop_lut1_I0_O)        0.064     2.108 f  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[63]_i_3/O
                         net (fo=91, routed)          0.168     2.276    uut/ldpc_i/ldpc_1_0/inst/u2/u1_n_0
    SLICE_X108Y225       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.732     0.734    uut/ldpc_i/ldpc_1_0/inst/u2/clk
    SLICE_X108Y225       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[0]/C
                         clock pessimism              0.000     0.734    
                         clock uncertainty            0.256     0.990    
    SLICE_X108Y225       FDCE (Remov_fdce_C_CLR)     -0.050     0.940    uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.171ns (16.223%)  route 0.883ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.715     2.044    uut/ldpc_i/ldpc_1_0/inst/u2/u1/rst_n
    SLICE_X108Y225       LUT1 (Prop_lut1_I0_O)        0.064     2.108 f  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[63]_i_3/O
                         net (fo=91, routed)          0.168     2.276    uut/ldpc_i/ldpc_1_0/inst/u2/u1_n_0
    SLICE_X108Y225       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.732     0.734    uut/ldpc_i/ldpc_1_0/inst/u2/clk
    SLICE_X108Y225       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[1]/C
                         clock pessimism              0.000     0.734    
                         clock uncertainty            0.256     0.990    
    SLICE_X108Y225       FDCE (Remov_fdce_C_CLR)     -0.050     0.940    uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.171ns (16.223%)  route 0.883ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.655     1.222    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y250       FDCE (Prop_fdce_C_Q)         0.107     1.329 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.715     2.044    uut/ldpc_i/ldpc_1_0/inst/u2/u1/rst_n
    SLICE_X108Y225       LUT1 (Prop_lut1_I0_O)        0.064     2.108 f  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[63]_i_3/O
                         net (fo=91, routed)          0.168     2.276    uut/ldpc_i/ldpc_1_0/inst/u2/u1_n_0
    SLICE_X108Y225       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=3067, routed)        0.732     0.734    uut/ldpc_i/ldpc_1_0/inst/u2/clk
    SLICE_X108Y225       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[2]/C
                         clock pessimism              0.000     0.734    
                         clock uncertainty            0.256     0.990    
    SLICE_X108Y225       FDCE (Remov_fdce_C_CLR)     -0.050     0.940    uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  1.336    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.388ns (14.284%)  route 2.328ns (85.716%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.688     5.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT4 (Prop_lut4_I0_O)        0.043     6.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.533     6.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X123Y289       LUT1 (Prop_lut1_I0_O)        0.043     6.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.481     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X123Y289       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.273    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X123Y289       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.566    37.316    
                         clock uncertainty           -0.035    37.281    
    SLICE_X123Y289       FDCE (Recov_fdce_C_CLR)     -0.212    37.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 29.985    

Slack (MET) :             29.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.388ns (14.284%)  route 2.328ns (85.716%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.688     5.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT4 (Prop_lut4_I0_O)        0.043     6.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.533     6.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X123Y289       LUT1 (Prop_lut1_I0_O)        0.043     6.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.481     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X123Y289       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.273    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X123Y289       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.566    37.316    
                         clock uncertainty           -0.035    37.281    
    SLICE_X123Y289       FDCE (Recov_fdce_C_CLR)     -0.212    37.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 29.985    

Slack (MET) :             29.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.388ns (14.284%)  route 2.328ns (85.716%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.688     5.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT4 (Prop_lut4_I0_O)        0.043     6.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.533     6.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X123Y289       LUT1 (Prop_lut1_I0_O)        0.043     6.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.481     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X123Y289       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.273    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X123Y289       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.566    37.316    
                         clock uncertainty           -0.035    37.281    
    SLICE_X123Y289       FDCE (Recov_fdce_C_CLR)     -0.212    37.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 29.985    

Slack (MET) :             29.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.388ns (14.284%)  route 2.328ns (85.716%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.688     5.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT4 (Prop_lut4_I0_O)        0.043     6.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.533     6.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X123Y289       LUT1 (Prop_lut1_I0_O)        0.043     6.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.481     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X123Y289       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.273    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X123Y289       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.566    37.316    
                         clock uncertainty           -0.035    37.281    
    SLICE_X123Y289       FDCE (Recov_fdce_C_CLR)     -0.212    37.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 29.985    

Slack (MET) :             29.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.388ns (14.284%)  route 2.328ns (85.716%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.688     5.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT4 (Prop_lut4_I0_O)        0.043     6.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.533     6.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X123Y289       LUT1 (Prop_lut1_I0_O)        0.043     6.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.481     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X123Y289       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.273    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X123Y289       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.566    37.316    
                         clock uncertainty           -0.035    37.281    
    SLICE_X123Y289       FDCE (Recov_fdce_C_CLR)     -0.212    37.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 29.985    

Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.388ns (14.586%)  route 2.272ns (85.414%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.751ns = ( 36.751 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.688     5.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT4 (Prop_lut4_I0_O)        0.043     6.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.533     6.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X123Y289       LUT1 (Prop_lut1_I0_O)        0.043     6.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     7.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X123Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.274    36.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X123Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.566    37.317    
                         clock uncertainty           -0.035    37.282    
    SLICE_X123Y290       FDCE (Recov_fdce_C_CLR)     -0.212    37.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.070    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.388ns (14.586%)  route 2.272ns (85.414%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.751ns = ( 36.751 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.688     5.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT4 (Prop_lut4_I0_O)        0.043     6.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.533     6.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X123Y289       LUT1 (Prop_lut1_I0_O)        0.043     6.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     7.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X123Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.274    36.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X123Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.566    37.317    
                         clock uncertainty           -0.035    37.282    
    SLICE_X123Y290       FDCE (Recov_fdce_C_CLR)     -0.212    37.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.070    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.388ns (14.586%)  route 2.272ns (85.414%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.751ns = ( 36.751 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.688     5.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT4 (Prop_lut4_I0_O)        0.043     6.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.533     6.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X123Y289       LUT1 (Prop_lut1_I0_O)        0.043     6.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     7.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X123Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.274    36.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X123Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.566    37.317    
                         clock uncertainty           -0.035    37.282    
    SLICE_X123Y290       FDCE (Recov_fdce_C_CLR)     -0.212    37.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.070    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.388ns (14.586%)  route 2.272ns (85.414%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.751ns = ( 36.751 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.688     5.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT4 (Prop_lut4_I0_O)        0.043     6.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.533     6.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X123Y289       LUT1 (Prop_lut1_I0_O)        0.043     6.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     7.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X123Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.274    36.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X123Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.566    37.317    
                         clock uncertainty           -0.035    37.282    
    SLICE_X123Y290       FDCE (Recov_fdce_C_CLR)     -0.212    37.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.070    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.388ns (14.586%)  route 2.272ns (85.414%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.751ns = ( 36.751 - 33.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.447     4.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X136Y287       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.259     4.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.625     5.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X136Y287       LUT6 (Prop_lut6_I4_O)        0.043     5.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.688     5.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X125Y288       LUT4 (Prop_lut4_I0_O)        0.043     6.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.533     6.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X123Y289       LUT1 (Prop_lut1_I0_O)        0.043     6.603 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     7.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X123Y290       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.274    36.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X123Y290       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.566    37.317    
                         clock uncertainty           -0.035    37.282    
    SLICE_X123Y290       FDCE (Recov_fdce_C_CLR)     -0.212    37.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.070    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                 30.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.120%)  route 0.108ns (47.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.618     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X118Y281       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y281       FDRE (Prop_fdre_C_Q)         0.118     2.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.108     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X121Y281       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.841     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X121Y281       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.476     2.156    
    SLICE_X121Y281       FDCE (Remov_fdce_C_CLR)     -0.069     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.120%)  route 0.108ns (47.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.618     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X118Y281       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y281       FDRE (Prop_fdre_C_Q)         0.118     2.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.108     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X121Y281       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.841     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X121Y281       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.476     2.156    
    SLICE_X121Y281       FDCE (Remov_fdce_C_CLR)     -0.069     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.120%)  route 0.108ns (47.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.618     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X118Y281       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y281       FDRE (Prop_fdre_C_Q)         0.118     2.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.108     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X121Y281       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.841     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X121Y281       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.476     2.156    
    SLICE_X121Y281       FDCE (Remov_fdce_C_CLR)     -0.069     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.120%)  route 0.108ns (47.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.618     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X118Y281       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y281       FDRE (Prop_fdre_C_Q)         0.118     2.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.108     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X121Y281       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.841     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X121Y281       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.476     2.156    
    SLICE_X121Y281       FDCE (Remov_fdce_C_CLR)     -0.069     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.120%)  route 0.108ns (47.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.618     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X118Y281       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y281       FDRE (Prop_fdre_C_Q)         0.118     2.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.108     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X121Y281       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.841     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X121Y281       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -0.476     2.156    
    SLICE_X121Y281       FDCE (Remov_fdce_C_CLR)     -0.069     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.120%)  route 0.108ns (47.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.618     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X118Y281       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y281       FDRE (Prop_fdre_C_Q)         0.118     2.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.108     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X121Y281       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.841     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X121Y281       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.476     2.156    
    SLICE_X121Y281       FDCE (Remov_fdce_C_CLR)     -0.069     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.168%)  route 0.155ns (56.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.621     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X116Y285       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y285       FDPE (Prop_fdpe_C_Q)         0.118     2.265 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.155     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X118Y285       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.845     2.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X118Y285       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.458     2.178    
    SLICE_X118Y285       FDCE (Remov_fdce_C_CLR)     -0.050     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.118ns (50.004%)  route 0.118ns (49.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.618     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X118Y281       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y281       FDRE (Prop_fdre_C_Q)         0.118     2.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.118     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X119Y281       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.841     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X119Y281       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -0.477     2.155    
    SLICE_X119Y281       FDCE (Remov_fdce_C_CLR)     -0.069     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.118ns (50.004%)  route 0.118ns (49.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.618     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X118Y281       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y281       FDRE (Prop_fdre_C_Q)         0.118     2.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.118     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X119Y281       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.841     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X119Y281       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -0.477     2.155    
    SLICE_X119Y281       FDCE (Remov_fdce_C_CLR)     -0.069     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.168%)  route 0.155ns (56.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.621     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X116Y285       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y285       FDPE (Prop_fdpe_C_Q)         0.118     2.265 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.155     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X118Y285       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.845     2.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X118Y285       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.458     2.178    
    SLICE_X118Y285       FDPE (Remov_fdpe_C_PRE)     -0.052     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.294    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  To Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       17.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.131ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.052ns (43.347%)  route 1.375ns (56.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 22.405 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.993     4.834    gt0_rxresetdone_i
    SLICE_X132Y250       LUT1 (Prop_lut1_I0_O)        0.043     4.877 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.382     5.259    gt0_rxresetdone_r_i_1_n_0
    SLICE_X132Y250       FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.278    22.405    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.208    22.613    
                         clock uncertainty           -0.035    22.578    
    SLICE_X132Y250       FDCE (Recov_fdce_C_CLR)     -0.187    22.391    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         22.391    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                 17.131    

Slack (MET) :             17.131ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.052ns (43.347%)  route 1.375ns (56.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 22.405 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.993     4.834    gt0_rxresetdone_i
    SLICE_X132Y250       LUT1 (Prop_lut1_I0_O)        0.043     4.877 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.382     5.259    gt0_rxresetdone_r_i_1_n_0
    SLICE_X132Y250       FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.278    22.405    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism              0.208    22.613    
                         clock uncertainty           -0.035    22.578    
    SLICE_X132Y250       FDCE (Recov_fdce_C_CLR)     -0.187    22.391    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         22.391    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                 17.131    

Slack (MET) :             17.164ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.052ns (43.347%)  route 1.375ns (56.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 22.405 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.993     4.834    gt0_rxresetdone_i
    SLICE_X132Y250       LUT1 (Prop_lut1_I0_O)        0.043     4.877 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.382     5.259    gt0_rxresetdone_r_i_1_n_0
    SLICE_X132Y250       FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         1.278    22.405    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.208    22.613    
                         clock uncertainty           -0.035    22.578    
    SLICE_X132Y250       FDCE (Recov_fdce_C_CLR)     -0.154    22.424    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         22.424    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                 17.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.631ns (48.244%)  route 0.677ns (51.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.503     2.498    gt0_rxresetdone_i
    SLICE_X132Y250       LUT1 (Prop_lut1_I0_O)        0.028     2.526 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.174     2.700    gt0_rxresetdone_r_i_1_n_0
    SLICE_X132Y250       FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.881     1.492    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism             -0.237     1.255    
    SLICE_X132Y250       FDCE (Remov_fdce_C_CLR)     -0.050     1.205    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.631ns (48.244%)  route 0.677ns (51.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.503     2.498    gt0_rxresetdone_i
    SLICE_X132Y250       LUT1 (Prop_lut1_I0_O)        0.028     2.526 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.174     2.700    gt0_rxresetdone_r_i_1_n_0
    SLICE_X132Y250       FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.881     1.492    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.237     1.255    
    SLICE_X132Y250       FDCE (Remov_fdce_C_CLR)     -0.050     1.205    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.631ns (48.244%)  route 0.677ns (51.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.503     2.498    gt0_rxresetdone_i
    SLICE_X132Y250       LUT1 (Prop_lut1_I0_O)        0.028     2.526 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.174     2.700    gt0_rxresetdone_r_i_1_n_0
    SLICE_X132Y250       FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=374, routed)         0.881     1.492    gt0_rxusrclk2_i
    SLICE_X132Y250       FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism             -0.237     1.255    
    SLICE_X132Y250       FDCE (Remov_fdce_C_CLR)     -0.050     1.205    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  1.495    





