timestamp 1729226415
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__nfet_01v8_TCR5KT sky130_fd_pr__nfet_01v8_TCR5KT_1 1 0 853 0 1 319
use sky130_fd_pr__nfet_01v8_TCR5KT sky130_fd_pr__nfet_01v8_TCR5KT_0 1 0 -127 0 1 319
use sky130_fd_pr__nfet_01v8_SCJFGL sky130_fd_pr__nfet_01v8_SCJFGL_1 1 0 853 0 1 -413
use sky130_fd_pr__nfet_01v8_SCJFGL sky130_fd_pr__nfet_01v8_SCJFGL_0 1 0 -127 0 1 -413
use sky130_fd_pr__nfet_01v8_46AAJJ sky130_fd_pr__nfet_01v8_46AAJJ_3 1 0 568 0 1 -382
use sky130_fd_pr__nfet_01v8_46AAJJ sky130_fd_pr__nfet_01v8_46AAJJ_2 1 0 158 0 1 -382
use sky130_fd_pr__nfet_01v8_46AAJJ sky130_fd_pr__nfet_01v8_46AAJJ_1 1 0 568 0 1 288
use sky130_fd_pr__nfet_01v8_46AAJJ sky130_fd_pr__nfet_01v8_46AAJJ_0 1 0 158 0 1 288
port "rs" 3 439 39 439 39 m2
port "D4" 4 699 36 699 36 m3
port "D3" 2 27 49 27 49 m1
port "gnd" 1 287 558 287 558 m1
node "m1_875_n662#" 0 0 875 -662 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_622_n153#" 0 0 622 -153 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n194_n662#" 0 0 -194 -662 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "rs" 0 0 439 39 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_270_n73#" 0 0 270 -73 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_874_482#" 0 0 874 482 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "D4" 0 0 699 36 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "D3" 0 0 27 49 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n195_479#" 0 0 -195 479 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58_n103#" 0 0 58 -103 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "gnd" 0 0 287 558 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_46AAJJ_0/a_n100_n288#" "sky130_fd_pr__nfet_01v8_46AAJJ_0/a_n158_n200#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_46AAJJ_0/a_n158_n200#" "sky130_fd_pr__nfet_01v8_TCR5KT_0/a_n73_n231#"
merge "sky130_fd_pr__nfet_01v8_TCR5KT_0/a_n73_n231#" "sky130_fd_pr__nfet_01v8_TCR5KT_0/a_n33_191#"
merge "sky130_fd_pr__nfet_01v8_TCR5KT_0/a_n33_191#" "m1_n195_479#"
merge "m1_n195_479#" "sky130_fd_pr__nfet_01v8_TCR5KT_0/a_15_n231#"
merge "sky130_fd_pr__nfet_01v8_TCR5KT_0/a_15_n231#" "D3"
merge "D3" "sky130_fd_pr__nfet_01v8_46AAJJ_1/a_n100_n288#"
merge "sky130_fd_pr__nfet_01v8_46AAJJ_1/a_n100_n288#" "sky130_fd_pr__nfet_01v8_46AAJJ_2/a_n100_n288#"
merge "sky130_fd_pr__nfet_01v8_46AAJJ_2/a_n100_n288#" "sky130_fd_pr__nfet_01v8_46AAJJ_3/a_100_n200#"
merge "sky130_fd_pr__nfet_01v8_46AAJJ_3/a_100_n200#" "sky130_fd_pr__nfet_01v8_46AAJJ_3/a_n100_n288#"
merge "sky130_fd_pr__nfet_01v8_46AAJJ_3/a_n100_n288#" "a_58_n103#"
merge "a_58_n103#" "sky130_fd_pr__nfet_01v8_SCJFGL_1/a_n33_n257#"
merge "sky130_fd_pr__nfet_01v8_SCJFGL_1/a_n33_n257#" "sky130_fd_pr__nfet_01v8_SCJFGL_1/a_15_n169#"
merge "sky130_fd_pr__nfet_01v8_SCJFGL_1/a_15_n169#" "m1_875_n662#"
merge "m1_875_n662#" "sky130_fd_pr__nfet_01v8_SCJFGL_1/a_n73_n169#"
merge "sky130_fd_pr__nfet_01v8_SCJFGL_1/a_n73_n169#" "m1_622_n153#"
merge "sky130_fd_pr__nfet_01v8_46AAJJ_1/a_n158_n200#" "sky130_fd_pr__nfet_01v8_46AAJJ_2/a_100_n200#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_46AAJJ_2/a_100_n200#" "rs"
merge "sky130_fd_pr__nfet_01v8_46AAJJ_1/a_100_n200#" "sky130_fd_pr__nfet_01v8_46AAJJ_2/a_n158_n200#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_46AAJJ_2/a_n158_n200#" "sky130_fd_pr__nfet_01v8_SCJFGL_0/a_n33_n257#"
merge "sky130_fd_pr__nfet_01v8_SCJFGL_0/a_n33_n257#" "sky130_fd_pr__nfet_01v8_SCJFGL_0/a_n73_n169#"
merge "sky130_fd_pr__nfet_01v8_SCJFGL_0/a_n73_n169#" "m1_n194_n662#"
merge "m1_n194_n662#" "sky130_fd_pr__nfet_01v8_SCJFGL_0/a_15_n169#"
merge "sky130_fd_pr__nfet_01v8_SCJFGL_0/a_15_n169#" "sky130_fd_pr__nfet_01v8_TCR5KT_1/a_15_n231#"
merge "sky130_fd_pr__nfet_01v8_TCR5KT_1/a_15_n231#" "sky130_fd_pr__nfet_01v8_TCR5KT_1/a_n33_191#"
merge "sky130_fd_pr__nfet_01v8_TCR5KT_1/a_n33_191#" "m1_874_482#"
merge "m1_874_482#" "sky130_fd_pr__nfet_01v8_TCR5KT_1/a_n73_n231#"
merge "sky130_fd_pr__nfet_01v8_TCR5KT_1/a_n73_n231#" "D4"
merge "sky130_fd_pr__nfet_01v8_46AAJJ_0/VSUBS" "sky130_fd_pr__nfet_01v8_46AAJJ_0/a_100_n200#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_46AAJJ_0/a_100_n200#" "sky130_fd_pr__nfet_01v8_46AAJJ_1/VSUBS"
merge "sky130_fd_pr__nfet_01v8_46AAJJ_1/VSUBS" "sky130_fd_pr__nfet_01v8_46AAJJ_2/VSUBS"
merge "sky130_fd_pr__nfet_01v8_46AAJJ_2/VSUBS" "sky130_fd_pr__nfet_01v8_46AAJJ_3/VSUBS"
merge "sky130_fd_pr__nfet_01v8_46AAJJ_3/VSUBS" "sky130_fd_pr__nfet_01v8_46AAJJ_3/a_n158_n200#"
merge "sky130_fd_pr__nfet_01v8_46AAJJ_3/a_n158_n200#" "m1_270_n73#"
merge "m1_270_n73#" "sky130_fd_pr__nfet_01v8_SCJFGL_0/VSUBS"
merge "sky130_fd_pr__nfet_01v8_SCJFGL_0/VSUBS" "sky130_fd_pr__nfet_01v8_SCJFGL_1/VSUBS"
merge "sky130_fd_pr__nfet_01v8_SCJFGL_1/VSUBS" "sky130_fd_pr__nfet_01v8_TCR5KT_0/VSUBS"
merge "sky130_fd_pr__nfet_01v8_TCR5KT_0/VSUBS" "sky130_fd_pr__nfet_01v8_TCR5KT_1/VSUBS"
merge "sky130_fd_pr__nfet_01v8_TCR5KT_1/VSUBS" "gnd"
