#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 12 12:04:12 2020
# Process ID: 1144
# Current directory: F:/ELE3311_LAB/projet2/projet2_raph_oumou
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2936 F:\ELE3311_LAB\projet2\projet2_raph_oumou\projet2_raph_oumou.xpr
# Log file: F:/ELE3311_LAB/projet2/projet2_raph_oumou/vivado.log
# Journal file: F:/ELE3311_LAB/projet2/projet2_raph_oumou\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.xpr
INFO: [Project 1-313] Project file moved from 'D:/projet2_raph_oumou' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 659.395 ; gain = 33.461
update_compile_order -fileset sources_1
update_files -from_files F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd -to_files U:/projet2_raph_oumou/rtl/msa_simon.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'U:/projet2_raph_oumou/rtl/msa_simon.vhd' with file 'F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd'.
update_files -from_files F:/ELE3311_LAB/projet2/Sources/simon_affichage_del.vhd -to_files F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd' with file 'F:/ELE3311_LAB/projet2/Sources/simon_affichage_del.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'F:/ELE3311_LAB/projet2/Sources/simon_affichage_del.vhd' to 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd'.
update_files -from_files F:/ELE3311_LAB/projet2/Sources/heartbeat.vhd -to_files U:/projet2_raph_oumou/rtl/heartbeat.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'U:/projet2_raph_oumou/rtl/heartbeat.vhd' with file 'F:/ELE3311_LAB/projet2/Sources/heartbeat.vhd'.
update_files -from_files F:/ELE3311_LAB/projet2/Sources/prbs7_tb.vhd -to_files F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd' with file 'F:/ELE3311_LAB/projet2/Sources/prbs7_tb.vhd'.
update_files -from_files F:/ELE3311_LAB/projet2/Sources/prbs7.vhd -to_files U:/projet2_raph_oumou/rtl/prbs7.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'U:/projet2_raph_oumou/rtl/prbs7.vhd' with file 'F:/ELE3311_LAB/projet2/Sources/prbs7.vhd'.
update_files -from_files F:/ELE3311_LAB/projet2/Sources/simon_affichage_del_tb.vhd -to_files U:/projet2_raph_oumou/sim/simon_affichage_del_tb.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'U:/projet2_raph_oumou/sim/simon_affichage_del_tb.vhd' with file 'F:/ELE3311_LAB/projet2/Sources/simon_affichage_del_tb.vhd'.
update_files -from_files F:/ELE3311_LAB/projet2/Sources/delay_cnt.vhd -to_files U:/projet2_raph_oumou/rtl/delay_cnt.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'U:/projet2_raph_oumou/rtl/delay_cnt.vhd' with file 'F:/ELE3311_LAB/projet2/Sources/delay_cnt.vhd'.
update_files -from_files F:/ELE3311_LAB/projet2/Sources/dbnc.vhd -to_files U:/projet2_raph_oumou/rtl/dbnc.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'U:/projet2_raph_oumou/rtl/dbnc.vhd' with file 'F:/ELE3311_LAB/projet2/Sources/dbnc.vhd'.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse F:/ELE3311_LAB/projet2/Sources/msa_simon_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'prbs7_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prbs7_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/ELE3311_LAB/projet2/Sources/prbs7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/ELE3311_LAB/projet2/Sources/prbs7_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.prbs7 [prbs7_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs7_tb
Built simulation snapshot prbs7_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xsim.dir/prbs7_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xsim.dir/prbs7_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 12 12:39:36 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 12 12:39:36 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 716.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prbs7_tb_behav -key {Behavioral:sim_1:Functional:prbs7_tb} -tclbatch {prbs7_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source prbs7_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prbs7_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 742.156 ; gain = 25.352
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 754.008 ; gain = 3.406
set_property top msa_simon_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'msa_simon_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj msa_simon_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'msa_simon'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/imports/Sources/msa_simon_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'msa_simon_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot msa_simon_tb_behav xil_defaultlib.msa_simon_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot msa_simon_tb_behav xil_defaultlib.msa_simon_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'cnt' remains a black box since it has no binding entity [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/imports/Sources/msa_simon_tb.vhd:130]
WARNING: [VRFC 10-4940] 'cnt' remains a black box since it has no binding entity [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/imports/Sources/msa_simon_tb.vhd:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File F:/ELE3311_LAB/projet2/Sources/msa_simon.vhd, line 68. Unresolved signal "etat_suivant" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 12 13:44:43 2020...
