<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : enable_clear</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : enable_clear</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r.html">Component : ALT_NOC_FW_DDR_L3_SCR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Clears Master Region Enable field when written with 1</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">W </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN</a> </td></tr>
<tr>
<td align="left">[31:8] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion0enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0d68b23fcf70e292d25992ae65a01c83"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN"></a></p>
<p>HPS Region 0 Enable Clear.</p>
<p>Writing zero has no effect</p>
<p>Writing one will clear the hpsregion0enable bit to zero</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga45b52f7b45705c27f1ea8a0fbd09a9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga45b52f7b45705c27f1ea8a0fbd09a9c0">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga45b52f7b45705c27f1ea8a0fbd09a9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a2ef61c8681af8253e51bc33999585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga16a2ef61c8681af8253e51bc33999585">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga16a2ef61c8681af8253e51bc33999585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e8fdfbba417d0650a82be7aa5c2639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga77e8fdfbba417d0650a82be7aa5c2639">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga77e8fdfbba417d0650a82be7aa5c2639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32edfa0c70e9abd665bc35d2588ed28a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga32edfa0c70e9abd665bc35d2588ed28a">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga32edfa0c70e9abd665bc35d2588ed28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09bb3069216f30c94ef0d815c1979d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga09bb3069216f30c94ef0d815c1979d0e">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga09bb3069216f30c94ef0d815c1979d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80bde72b0594d8924a5f9c8f6309b59f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga80bde72b0594d8924a5f9c8f6309b59f">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga80bde72b0594d8924a5f9c8f6309b59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff00b512e6a0714d3390b25b50d7d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga7ff00b512e6a0714d3390b25b50d7d6b">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga7ff00b512e6a0714d3390b25b50d7d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac654cfafbc9b38b4091ad392956d4f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gac654cfafbc9b38b4091ad392956d4f34">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gac654cfafbc9b38b4091ad392956d4f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion1enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9d5caec52cd05e03591256f1424e9d31"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN"></a></p>
<p>HPS Region 0 Enable Clear.</p>
<p>Writing zero has no effect</p>
<p>Writing one will clear the hpsregion1enable bit to zero</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad1c38cfa3042630377ac90397ec556d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gad1c38cfa3042630377ac90397ec556d3">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad1c38cfa3042630377ac90397ec556d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e979cac4de6b5257f47e353a09039e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga54e979cac4de6b5257f47e353a09039e">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga54e979cac4de6b5257f47e353a09039e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2749596426429bb9c68b3537e7b50321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga2749596426429bb9c68b3537e7b50321">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2749596426429bb9c68b3537e7b50321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ea77e3f021fd0f83bb66efc40b9a59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gaa6ea77e3f021fd0f83bb66efc40b9a59">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gaa6ea77e3f021fd0f83bb66efc40b9a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a51be67522ce31269d017304bbbc8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga1a51be67522ce31269d017304bbbc8fe">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga1a51be67522ce31269d017304bbbc8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69cd0e73fe68d1de8760e94cfc62fe5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga69cd0e73fe68d1de8760e94cfc62fe5d">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga69cd0e73fe68d1de8760e94cfc62fe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f0a357fef52d2f8b3db69f9451b5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga00f0a357fef52d2f8b3db69f9451b5cf">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga00f0a357fef52d2f8b3db69f9451b5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7960e4eda4f7ee4b2ea41eed8c1a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga2c7960e4eda4f7ee4b2ea41eed8c1a2b">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga2c7960e4eda4f7ee4b2ea41eed8c1a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion2enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp142faec492cb00c6ea6e927344424321"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN"></a></p>
<p>HPS Region 0 Enable Clear.</p>
<p>Writing zero has no effect</p>
<p>Writing one will clear the hpsregion2enable bit to zero</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa1fe41d97e2bbff63e52e66fbe8e2aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gaa1fe41d97e2bbff63e52e66fbe8e2aef">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa1fe41d97e2bbff63e52e66fbe8e2aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b27d3a6a804ea7910fff2f1adde653d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga7b27d3a6a804ea7910fff2f1adde653d">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga7b27d3a6a804ea7910fff2f1adde653d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9e348a178829743a6ef5172f5dfde4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga4b9e348a178829743a6ef5172f5dfde4">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4b9e348a178829743a6ef5172f5dfde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d65bbab3aeed133c53e332a7ea4179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gab5d65bbab3aeed133c53e332a7ea4179">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gab5d65bbab3aeed133c53e332a7ea4179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb68cfe73ef1c779ff6b276d99fd693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga6bb68cfe73ef1c779ff6b276d99fd693">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga6bb68cfe73ef1c779ff6b276d99fd693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e23950aaad6812ce693762cd219fe08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga2e23950aaad6812ce693762cd219fe08">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2e23950aaad6812ce693762cd219fe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb6a314436c8c30a4499a33d992c6553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gaeb6a314436c8c30a4499a33d992c6553">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gaeb6a314436c8c30a4499a33d992c6553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6229ea41a7da941254db0e45bca8c6ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga6229ea41a7da941254db0e45bca8c6ae">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga6229ea41a7da941254db0e45bca8c6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion3enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp529cc4e77411e7c4a8914e774baaebd8"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN"></a></p>
<p>HPS Region 0 Enable Clear.</p>
<p>Writing zero has no effect</p>
<p>Writing one will clear the hpsregion3enable bit to zero</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6ef59d885a4e4ca4b650020286a67c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga6ef59d885a4e4ca4b650020286a67c6d">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga6ef59d885a4e4ca4b650020286a67c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e69f3b5f9201ee371707e7dad401bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gac3e69f3b5f9201ee371707e7dad401bb">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gac3e69f3b5f9201ee371707e7dad401bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b8751180430e23a88567b45bc96ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga88b8751180430e23a88567b45bc96ba2">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga88b8751180430e23a88567b45bc96ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2701064cdd5f82121ea4aabd2fa2e19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga2701064cdd5f82121ea4aabd2fa2e19b">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga2701064cdd5f82121ea4aabd2fa2e19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc1a82b3397e28840ff10512af52d854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gacc1a82b3397e28840ff10512af52d854">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:gacc1a82b3397e28840ff10512af52d854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104f7dcc2445d7f669a56038fc3a9d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga104f7dcc2445d7f669a56038fc3a9d94">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga104f7dcc2445d7f669a56038fc3a9d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e7674642cb58d07741ee5f9f508bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga55e7674642cb58d07741ee5f9f508bfd">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga55e7674642cb58d07741ee5f9f508bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d439ea901304cb4f16acb5b94abb570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga3d439ea901304cb4f16acb5b94abb570">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga3d439ea901304cb4f16acb5b94abb570"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion4enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpee53859a8c5ded62703b111247cd4684"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN"></a></p>
<p>HPS Region 0 Enable Clear.</p>
<p>Writing zero has no effect</p>
<p>Writing one will clear the hpsregion4enable bit to zero</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaaf443afbdae8aea377ca577e6d211510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gaaf443afbdae8aea377ca577e6d211510">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaaf443afbdae8aea377ca577e6d211510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed9cdb0bb3f349a5cbf342b1bba33be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gaed9cdb0bb3f349a5cbf342b1bba33be2">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaed9cdb0bb3f349a5cbf342b1bba33be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20648d48245e71f9b98a12a66e68419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gad20648d48245e71f9b98a12a66e68419">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad20648d48245e71f9b98a12a66e68419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf507165161602821eb063e781d17e48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gaf507165161602821eb063e781d17e48a">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:gaf507165161602821eb063e781d17e48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9751098198c94ef1f99c88a0754db04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga9751098198c94ef1f99c88a0754db04f">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga9751098198c94ef1f99c88a0754db04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b089d5ceac017f3697131476c8eefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga07b089d5ceac017f3697131476c8eefc">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga07b089d5ceac017f3697131476c8eefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038bc80a291156dfc6193a7a6f42649d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga038bc80a291156dfc6193a7a6f42649d">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga038bc80a291156dfc6193a7a6f42649d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e33997de33c23fdc89176991a85df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga72e33997de33c23fdc89176991a85df4">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga72e33997de33c23fdc89176991a85df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion5enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp368a8c1df1420ba6ec09810601dc9b53"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN"></a></p>
<p>HPS Region 0 Enable Clear.</p>
<p>Writing zero has no effect</p>
<p>Writing one will clear the hpsregion5enable bit to zero</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6d131b948ac5ca15ab123e6ef46b0e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga6d131b948ac5ca15ab123e6ef46b0e67">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga6d131b948ac5ca15ab123e6ef46b0e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01cf24944161341fa2509895822f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga0b01cf24944161341fa2509895822f4f">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga0b01cf24944161341fa2509895822f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483efab6fb4b4b974babde3dac248394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga483efab6fb4b4b974babde3dac248394">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga483efab6fb4b4b974babde3dac248394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3635c18d3f6c3a8d889e24a57ba7890d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga3635c18d3f6c3a8d889e24a57ba7890d">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga3635c18d3f6c3a8d889e24a57ba7890d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc50a136a6b84fd4a9b37e0b1a489cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gafc50a136a6b84fd4a9b37e0b1a489cec">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gafc50a136a6b84fd4a9b37e0b1a489cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c1966c6817f0a25e9d8673874f3573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga01c1966c6817f0a25e9d8673874f3573">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga01c1966c6817f0a25e9d8673874f3573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf1e7828ad53e84f1c847fef3ec2fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga9cf1e7828ad53e84f1c847fef3ec2fd5">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga9cf1e7828ad53e84f1c847fef3ec2fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf900184f9e4d4cfcc07f73887867073f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gaf900184f9e4d4cfcc07f73887867073f">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gaf900184f9e4d4cfcc07f73887867073f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion6enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8048182d76a616010c7796ab73062d2f"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN"></a></p>
<p>HPS Region 0 Enable Clear.</p>
<p>Writing zero has no effect</p>
<p>Writing one will clear the hpsregion6enable bit to zero</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf7411cf2817020d0c23ff5de3824be42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gaf7411cf2817020d0c23ff5de3824be42">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaf7411cf2817020d0c23ff5de3824be42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0399bb8c6c4ef31f9bde1479f53ace07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga0399bb8c6c4ef31f9bde1479f53ace07">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga0399bb8c6c4ef31f9bde1479f53ace07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e7a951a4f82c54fe4b837d4da9b7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga75e7a951a4f82c54fe4b837d4da9b7ba">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga75e7a951a4f82c54fe4b837d4da9b7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16263368dfe05d319b752c157582b6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga16263368dfe05d319b752c157582b6e6">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga16263368dfe05d319b752c157582b6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7beed822109412c927caf92f61a9d29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga7beed822109412c927caf92f61a9d29c">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga7beed822109412c927caf92f61a9d29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca7622e784281ccf9b8ee6d9666d14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gacca7622e784281ccf9b8ee6d9666d14e">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gacca7622e784281ccf9b8ee6d9666d14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3629e1c533b076c738000ae4513c3d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga3629e1c533b076c738000ae4513c3d37">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:ga3629e1c533b076c738000ae4513c3d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e56185544511f1d03e1638dc0459a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga2e56185544511f1d03e1638dc0459a78">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:ga2e56185544511f1d03e1638dc0459a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : hpsregion7enable </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8410a28bfaf9ff3f9fc005bbf946070c"></a><a class="anchor" id="ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN"></a></p>
<p>HPS Region 0 Enable Clear.</p>
<p>Writing zero has no effect</p>
<p>Writing one will clear the hpsregion7enable bit to zero</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac1241d93af6cce5ac963448871fbc452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gac1241d93af6cce5ac963448871fbc452">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac1241d93af6cce5ac963448871fbc452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be6150e46b16d9904f94653b5cc3350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga1be6150e46b16d9904f94653b5cc3350">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga1be6150e46b16d9904f94653b5cc3350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4038f8323fd0aed718bfc7816e576059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga4038f8323fd0aed718bfc7816e576059">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4038f8323fd0aed718bfc7816e576059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c2af7981a62f7fce517191fa496787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga83c2af7981a62f7fce517191fa496787">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:ga83c2af7981a62f7fce517191fa496787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c5a23c42bebb8461f1163677c0d0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gac1c5a23c42bebb8461f1163677c0d0a8">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:gac1c5a23c42bebb8461f1163677c0d0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b24f1698272eb9c387631ad06b26cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga6b24f1698272eb9c387631ad06b26cf8">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6b24f1698272eb9c387631ad06b26cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf893091ccf73c5c4fb089cc2646ce611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gaf893091ccf73c5c4fb089cc2646ce611">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:gaf893091ccf73c5c4fb089cc2646ce611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa929139733a80e9a8046a0d267b90187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gaa929139733a80e9a8046a0d267b90187">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:gaa929139733a80e9a8046a0d267b90187"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r__s">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa4d6f920c79a03b713c8fe3a6095580c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gaa4d6f920c79a03b713c8fe3a6095580c">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaa4d6f920c79a03b713c8fe3a6095580c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba8cbe28189c5e9b92e02a93a26032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ga1ba8cbe28189c5e9b92e02a93a26032c">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_OFST</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga1ba8cbe28189c5e9b92e02a93a26032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaa725e5dfabb89b225bb0f6aab797cfd1"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r__s">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gaa725e5dfabb89b225bb0f6aab797cfd1">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_t</a></td></tr>
<tr class="separator:gaa725e5dfabb89b225bb0f6aab797cfd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r__s" id="struct_a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_FW_DDR_L3_SCR_EN_CLR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html">ALT_NOC_FW_DDR_L3_SCR_EN_CLR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aeaaa0b6c1f4d56824381db58b1de9a62"></a>uint32_t</td>
<td class="fieldname">
hpsregion0enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac89211931faf801e791dcbbc92afd7ee"></a>uint32_t</td>
<td class="fieldname">
hpsregion1enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aed1b9392fa71e6ec8314e7e892e38a48"></a>uint32_t</td>
<td class="fieldname">
hpsregion2enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7faca757d903d43723164f277d66a023"></a>uint32_t</td>
<td class="fieldname">
hpsregion3enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a17ccc0428c283e773bd7f6095c8fc671"></a>uint32_t</td>
<td class="fieldname">
hpsregion4enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a115ea9aafddde2eed19b52b54bc5fde0"></a>uint32_t</td>
<td class="fieldname">
hpsregion5enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5918a82f2d5c711f9e13b26cc3b5b94a"></a>uint32_t</td>
<td class="fieldname">
hpsregion6enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a47cf4f1bc458dde627be9fdec109b69b"></a>uint32_t</td>
<td class="fieldname">
hpsregion7enable: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1ab8653dad6c9efb287eb7501e6c1023"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 24</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga45b52f7b45705c27f1ea8a0fbd09a9c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga16a2ef61c8681af8253e51bc33999585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga77e8fdfbba417d0650a82be7aa5c2639"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga32edfa0c70e9abd665bc35d2588ed28a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga09bb3069216f30c94ef0d815c1979d0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga80bde72b0594d8924a5f9c8f6309b59f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7ff00b512e6a0714d3390b25b50d7d6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac654cfafbc9b38b4091ad392956d4f34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG0EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad1c38cfa3042630377ac90397ec556d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga54e979cac4de6b5257f47e353a09039e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2749596426429bb9c68b3537e7b50321"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa6ea77e3f021fd0f83bb66efc40b9a59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1a51be67522ce31269d017304bbbc8fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga69cd0e73fe68d1de8760e94cfc62fe5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga00f0a357fef52d2f8b3db69f9451b5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2c7960e4eda4f7ee4b2ea41eed8c1a2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG1EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa1fe41d97e2bbff63e52e66fbe8e2aef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7b27d3a6a804ea7910fff2f1adde653d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4b9e348a178829743a6ef5172f5dfde4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab5d65bbab3aeed133c53e332a7ea4179"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6bb68cfe73ef1c779ff6b276d99fd693"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2e23950aaad6812ce693762cd219fe08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeb6a314436c8c30a4499a33d992c6553"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6229ea41a7da941254db0e45bca8c6ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG2EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6ef59d885a4e4ca4b650020286a67c6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac3e69f3b5f9201ee371707e7dad401bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga88b8751180430e23a88567b45bc96ba2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2701064cdd5f82121ea4aabd2fa2e19b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacc1a82b3397e28840ff10512af52d854"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga104f7dcc2445d7f669a56038fc3a9d94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga55e7674642cb58d07741ee5f9f508bfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3d439ea901304cb4f16acb5b94abb570"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG3EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaaf443afbdae8aea377ca577e6d211510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaed9cdb0bb3f349a5cbf342b1bba33be2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad20648d48245e71f9b98a12a66e68419"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf507165161602821eb063e781d17e48a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9751098198c94ef1f99c88a0754db04f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga07b089d5ceac017f3697131476c8eefc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga038bc80a291156dfc6193a7a6f42649d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga72e33997de33c23fdc89176991a85df4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG4EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6d131b948ac5ca15ab123e6ef46b0e67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0b01cf24944161341fa2509895822f4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga483efab6fb4b4b974babde3dac248394"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3635c18d3f6c3a8d889e24a57ba7890d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafc50a136a6b84fd4a9b37e0b1a489cec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga01c1966c6817f0a25e9d8673874f3573"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9cf1e7828ad53e84f1c847fef3ec2fd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf900184f9e4d4cfcc07f73887867073f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG5EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf7411cf2817020d0c23ff5de3824be42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0399bb8c6c4ef31f9bde1479f53ace07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga75e7a951a4f82c54fe4b837d4da9b7ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga16263368dfe05d319b752c157582b6e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7beed822109412c927caf92f61a9d29c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacca7622e784281ccf9b8ee6d9666d14e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3629e1c533b076c738000ae4513c3d37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2e56185544511f1d03e1638dc0459a78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG6EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac1241d93af6cce5ac963448871fbc452"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1be6150e46b16d9904f94653b5cc3350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4038f8323fd0aed718bfc7816e576059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga83c2af7981a62f7fce517191fa496787"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac1c5a23c42bebb8461f1163677c0d0a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6b24f1698272eb9c387631ad06b26cf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf893091ccf73c5c4fb089cc2646ce611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa929139733a80e9a8046a0d267b90187"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_HPSREG7EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa4d6f920c79a03b713c8fe3a6095580c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html">ALT_NOC_FW_DDR_L3_SCR_EN_CLR</a> register. </p>

</div>
</div>
<a class="anchor" id="ga1ba8cbe28189c5e9b92e02a93a26032c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_L3_SCR_EN_CLR_OFST&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html">ALT_NOC_FW_DDR_L3_SCR_EN_CLR</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaa725e5dfabb89b225bb0f6aab797cfd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r__s">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_s</a> <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html#gaa725e5dfabb89b225bb0f6aab797cfd1">ALT_NOC_FW_DDR_L3_SCR_EN_CLR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___l3___s_c_r___e_n___c_l_r.html">ALT_NOC_FW_DDR_L3_SCR_EN_CLR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
