-w -s "c:\Users\mewong\Documents\GitHub\HEXITEC -FIFO EXAMPLE\CY_FIFO_EXAMPLE\library.cfg"  -j "c:\Users\mewong\Documents\GitHub\HEXITEC -FIFO EXAMPLE\CY_FIFO_EXAMPLE\CY_FIFO_EXAMPLE\projlib.cfg"  -d "c:\Users\mewong\Documents\GitHub\HEXITEC -FIFO EXAMPLE\CY_FIFO_EXAMPLE\CY_FIFO_EXAMPLE\compile"   -work CY_FIFO_EXAMPLE  -O3 -e 100 -2002 "c:\Users\mewong\Documents\GitHub\HEXITEC -FIFO EXAMPLE\CY_FIFO_EXAMPLE\CY_FIFO_EXAMPLE\src\TestBench\fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd"