   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"stm32f4xx_fsmc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.rodata
  20              		.align	2
  21              	.LC0:
  22 0000 6C69622F 		.ascii	"lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_f"
  22      63686970 
  22      2F53544D 
  22      33324634 
  22      78785F53 
  23 0033 736D632E 		.ascii	"smc.c\000"
  23      6300
  24 0039 000000   		.section	.text.FSMC_NORSRAMDeInit,"ax",%progbits
  25              		.align	2
  26              		.global	FSMC_NORSRAMDeInit
  27              		.thumb
  28              		.thumb_func
  30              	FSMC_NORSRAMDeInit:
  31              	.LFB110:
  32              		.file 1 "lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c"
   1:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
   2:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ******************************************************************************
   3:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @file    stm32f4xx_fsmc.c
   4:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @author  MCD Application Team
   5:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @version V1.0.0
   6:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @date    30-September-2011
   7:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  * @brief    This file provides firmware functions to manage the following 
   8:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          functionalities of the FSMC peripheral:           
   9:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interface with SRAM, PSRAM, NOR and OneNAND memories
  10:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interface with NAND memories
  11:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interface with 16-bit PC Card compatible memories  
  12:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           - Interrupts and flags management   
  13:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *           
  14:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ******************************************************************************
  15:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  16:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @attention
  17:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *
  18:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  19:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  20:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  21:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  22:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  23:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  24:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *
  25:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  26:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ******************************************************************************
  27:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
  28:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  29:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Includes ------------------------------------------------------------------*/
  30:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #include "stm32f4xx_fsmc.h"
  31:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #include "stm32f4xx_rcc.h"
  32:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  33:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  34:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
  35:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
  36:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  37:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC 
  38:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief FSMC driver modules
  39:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
  40:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */ 
  41:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  42:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private typedef -----------------------------------------------------------*/
  43:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private define ------------------------------------------------------------*/
  44:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  45:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* --------------------- FSMC registers bit mask ---------------------------- */
  46:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* FSMC BCRx Mask */
  47:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define BCR_MBKEN_SET          ((uint32_t)0x00000001)
  48:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define BCR_MBKEN_RESET        ((uint32_t)0x000FFFFE)
  49:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define BCR_FACCEN_SET         ((uint32_t)0x00000040)
  50:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  51:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* FSMC PCRx Mask */
  52:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_PBKEN_SET          ((uint32_t)0x00000004)
  53:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_PBKEN_RESET        ((uint32_t)0x000FFFFB)
  54:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_ECCEN_SET          ((uint32_t)0x00000040)
  55:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_ECCEN_RESET        ((uint32_t)0x000FFFBF)
  56:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** #define PCR_MEMORYTYPE_NAND    ((uint32_t)0x00000008)
  57:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  58:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private macro -------------------------------------------------------------*/
  59:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private variables ---------------------------------------------------------*/
  60:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private function prototypes -----------------------------------------------*/
  61:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /* Private functions ---------------------------------------------------------*/
  62:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  63:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Private_Functions
  64:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
  65:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
  66:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  67:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group1 NOR/SRAM Controller functions
  68:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief   NOR/SRAM Controller functions 
  69:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
  70:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
  71:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
  72:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                     NOR/SRAM Controller functions
  73:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
  74:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  75:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  The following sequence should be followed to configure the FSMC to interface with
  76:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  SRAM, PSRAM, NOR or OneNAND memory connected to the NOR/SRAM Bank:
  77:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
  78:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    1. Enable the clock for the FSMC and associated GPIOs using the following functions:
  79:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
  80:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
  81:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  82:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    2. FSMC pins configuration 
  83:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Connect the involved FSMC pins to AF12 using the following function 
  84:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
  85:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Configure these FSMC pins in alternate function mode by calling the function
  86:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_Init();    
  87:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        
  88:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    3. Declare a FSMC_NORSRAMInitTypeDef structure, for example:
  89:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMInitTypeDef  FSMC_NORSRAMInitStructure;
  90:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and fill the FSMC_NORSRAMInitStructure variable with the allowed values of
  91:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       the structure member.
  92:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
  93:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    4. Initialize the NOR/SRAM Controller by calling the function
  94:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure); 
  95:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  96:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    5. Then enable the NOR/SRAM Bank, for example:
  97:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM2, ENABLE);  
  98:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
  99:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    6. At this stage you can read/write from/to the memory connected to the NOR/SRAM Bank. 
 100:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    
 101:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 102:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 103:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 104:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 105:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 106:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Deinitializes the FSMC NOR/SRAM Banks registers to their default 
 107:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *   reset values.
 108:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 109:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 110:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
 111:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
 112:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
 113:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 114:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 115:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 116:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
 117:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
  33              		.loc 1 117 0
  34              		.cfi_startproc
  35              		@ args = 0, pretend = 0, frame = 8
  36              		@ frame_needed = 1, uses_anonymous_args = 0
  37 0000 80B5     		push	{r7, lr}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 8
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42 0002 82B0     		sub	sp, sp, #8
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 16
  45 0004 00AF     		add	r7, sp, #0
  46              	.LCFI2:
  47              		.cfi_def_cfa_register 7
  48 0006 7860     		str	r0, [r7, #4]
 118:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameter */
 119:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  49              		.loc 1 119 0
  50 0008 7B68     		ldr	r3, [r7, #4]
  51 000a 002B     		cmp	r3, #0
  52 000c 0FD0     		beq	.L2
  53              		.loc 1 119 0 is_stmt 0 discriminator 1
  54 000e 7B68     		ldr	r3, [r7, #4]
  55 0010 022B     		cmp	r3, #2
  56 0012 0CD0     		beq	.L2
  57 0014 7B68     		ldr	r3, [r7, #4]
  58 0016 042B     		cmp	r3, #4
  59 0018 09D0     		beq	.L2
  60 001a 7B68     		ldr	r3, [r7, #4]
  61 001c 062B     		cmp	r3, #6
  62 001e 06D0     		beq	.L2
  63 0020 40F20000 		movw	r0, #:lower16:.LC0
  64 0024 C0F20000 		movt	r0, #:upper16:.LC0
  65 0028 7721     		movs	r1, #119
  66 002a FFF7FEFF 		bl	assert_failed
  67              	.L2:
 120:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 121:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank1_NORSRAM1 */
 122:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
  68              		.loc 1 122 0 is_stmt 1
  69 002e 7B68     		ldr	r3, [r7, #4]
  70 0030 002B     		cmp	r3, #0
  71 0032 07D1     		bne	.L3
 123:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 124:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
  72              		.loc 1 124 0
  73 0034 4FF02043 		mov	r3, #-1610612736
  74 0038 7A68     		ldr	r2, [r7, #4]
  75 003a 43F2DB01 		movw	r1, #12507
  76 003e 43F82210 		str	r1, [r3, r2, lsl #2]
  77 0042 06E0     		b	.L4
  78              	.L3:
 125:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 126:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
 127:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 128:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {   
 129:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
  79              		.loc 1 129 0
  80 0044 4FF02043 		mov	r3, #-1610612736
  81 0048 7A68     		ldr	r2, [r7, #4]
  82 004a 43F2D201 		movw	r1, #12498
  83 004e 43F82210 		str	r1, [r3, r2, lsl #2]
  84              	.L4:
 130:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 131:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
  85              		.loc 1 131 0
  86 0052 4FF02043 		mov	r3, #-1610612736
  87 0056 7A68     		ldr	r2, [r7, #4]
  88 0058 0132     		adds	r2, r2, #1
  89 005a 6FF07041 		mvn	r1, #-268435456
  90 005e 43F82210 		str	r1, [r3, r2, lsl #2]
 132:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
  91              		.loc 1 132 0
  92 0062 4FF48273 		mov	r3, #260
  93 0066 CAF20003 		movt	r3, 40960
  94 006a 7A68     		ldr	r2, [r7, #4]
  95 006c 6FF07041 		mvn	r1, #-268435456
  96 0070 43F82210 		str	r1, [r3, r2, lsl #2]
 133:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
  97              		.loc 1 133 0
  98 0074 0837     		adds	r7, r7, #8
  99 0076 BD46     		mov	sp, r7
 100              		@ sp needed
 101 0078 80BD     		pop	{r7, pc}
 102              		.cfi_endproc
 103              	.LFE110:
 105 007a 00BF     		.section	.text.FSMC_NORSRAMInit,"ax",%progbits
 106              		.align	2
 107              		.global	FSMC_NORSRAMInit
 108              		.thumb
 109              		.thumb_func
 111              	FSMC_NORSRAMInit:
 112              	.LFB111:
 134:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 135:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 136:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC NOR/SRAM Banks according to the specified
 137:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         parameters in the FSMC_NORSRAMInitStruct.
 138:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct : pointer to a FSMC_NORSRAMInitTypeDef structure
 139:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         that contains the configuration information for the FSMC NOR/SRAM 
 140:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         specified Banks.                       
 141:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 142:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 143:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 144:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** { 
 113              		.loc 1 144 0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 8
 116              		@ frame_needed = 1, uses_anonymous_args = 0
 117 0000 80B5     		push	{r7, lr}
 118              	.LCFI3:
 119              		.cfi_def_cfa_offset 8
 120              		.cfi_offset 7, -8
 121              		.cfi_offset 14, -4
 122 0002 82B0     		sub	sp, sp, #8
 123              	.LCFI4:
 124              		.cfi_def_cfa_offset 16
 125 0004 00AF     		add	r7, sp, #0
 126              	.LCFI5:
 127              		.cfi_def_cfa_register 7
 128 0006 7860     		str	r0, [r7, #4]
 145:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 146:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_NORSRAMInitStruct->FSMC_Bank));
 129              		.loc 1 146 0
 130 0008 7B68     		ldr	r3, [r7, #4]
 131 000a 1B68     		ldr	r3, [r3]
 132 000c 002B     		cmp	r3, #0
 133 000e 12D0     		beq	.L6
 134              		.loc 1 146 0 is_stmt 0 discriminator 1
 135 0010 7B68     		ldr	r3, [r7, #4]
 136 0012 1B68     		ldr	r3, [r3]
 137 0014 022B     		cmp	r3, #2
 138 0016 0ED0     		beq	.L6
 139 0018 7B68     		ldr	r3, [r7, #4]
 140 001a 1B68     		ldr	r3, [r3]
 141 001c 042B     		cmp	r3, #4
 142 001e 0AD0     		beq	.L6
 143 0020 7B68     		ldr	r3, [r7, #4]
 144 0022 1B68     		ldr	r3, [r3]
 145 0024 062B     		cmp	r3, #6
 146 0026 06D0     		beq	.L6
 147 0028 40F20000 		movw	r0, #:lower16:.LC0
 148 002c C0F20000 		movt	r0, #:upper16:.LC0
 149 0030 9221     		movs	r1, #146
 150 0032 FFF7FEFF 		bl	assert_failed
 151              	.L6:
 147:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MUX(FSMC_NORSRAMInitStruct->FSMC_DataAddressMux));
 152              		.loc 1 147 0 is_stmt 1
 153 0036 7B68     		ldr	r3, [r7, #4]
 154 0038 5B68     		ldr	r3, [r3, #4]
 155 003a 002B     		cmp	r3, #0
 156 003c 0AD0     		beq	.L7
 157              		.loc 1 147 0 is_stmt 0 discriminator 1
 158 003e 7B68     		ldr	r3, [r7, #4]
 159 0040 5B68     		ldr	r3, [r3, #4]
 160 0042 022B     		cmp	r3, #2
 161 0044 06D0     		beq	.L7
 162 0046 40F20000 		movw	r0, #:lower16:.LC0
 163 004a C0F20000 		movt	r0, #:upper16:.LC0
 164 004e 9321     		movs	r1, #147
 165 0050 FFF7FEFF 		bl	assert_failed
 166              	.L7:
 148:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MEMORY(FSMC_NORSRAMInitStruct->FSMC_MemoryType));
 167              		.loc 1 148 0 is_stmt 1
 168 0054 7B68     		ldr	r3, [r7, #4]
 169 0056 9B68     		ldr	r3, [r3, #8]
 170 0058 002B     		cmp	r3, #0
 171 005a 0ED0     		beq	.L8
 172              		.loc 1 148 0 is_stmt 0 discriminator 1
 173 005c 7B68     		ldr	r3, [r7, #4]
 174 005e 9B68     		ldr	r3, [r3, #8]
 175 0060 042B     		cmp	r3, #4
 176 0062 0AD0     		beq	.L8
 177 0064 7B68     		ldr	r3, [r7, #4]
 178 0066 9B68     		ldr	r3, [r3, #8]
 179 0068 082B     		cmp	r3, #8
 180 006a 06D0     		beq	.L8
 181 006c 40F20000 		movw	r0, #:lower16:.LC0
 182 0070 C0F20000 		movt	r0, #:upper16:.LC0
 183 0074 9421     		movs	r1, #148
 184 0076 FFF7FEFF 		bl	assert_failed
 185              	.L8:
 149:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_MEMORY_WIDTH(FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth));
 186              		.loc 1 149 0 is_stmt 1
 187 007a 7B68     		ldr	r3, [r7, #4]
 188 007c DB68     		ldr	r3, [r3, #12]
 189 007e 002B     		cmp	r3, #0
 190 0080 0AD0     		beq	.L9
 191              		.loc 1 149 0 is_stmt 0 discriminator 1
 192 0082 7B68     		ldr	r3, [r7, #4]
 193 0084 DB68     		ldr	r3, [r3, #12]
 194 0086 102B     		cmp	r3, #16
 195 0088 06D0     		beq	.L9
 196 008a 40F20000 		movw	r0, #:lower16:.LC0
 197 008e C0F20000 		movt	r0, #:upper16:.LC0
 198 0092 9521     		movs	r1, #149
 199 0094 FFF7FEFF 		bl	assert_failed
 200              	.L9:
 150:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_BURSTMODE(FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode));
 201              		.loc 1 150 0 is_stmt 1
 202 0098 7B68     		ldr	r3, [r7, #4]
 203 009a 1B69     		ldr	r3, [r3, #16]
 204 009c 002B     		cmp	r3, #0
 205 009e 0BD0     		beq	.L10
 206              		.loc 1 150 0 is_stmt 0 discriminator 1
 207 00a0 7B68     		ldr	r3, [r7, #4]
 208 00a2 1B69     		ldr	r3, [r3, #16]
 209 00a4 B3F5807F 		cmp	r3, #256
 210 00a8 06D0     		beq	.L10
 211 00aa 40F20000 		movw	r0, #:lower16:.LC0
 212 00ae C0F20000 		movt	r0, #:upper16:.LC0
 213 00b2 9621     		movs	r1, #150
 214 00b4 FFF7FEFF 		bl	assert_failed
 215              	.L10:
 151:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ASYNWAIT(FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait));
 216              		.loc 1 151 0 is_stmt 1
 217 00b8 7B68     		ldr	r3, [r7, #4]
 218 00ba 5B69     		ldr	r3, [r3, #20]
 219 00bc 002B     		cmp	r3, #0
 220 00be 0BD0     		beq	.L11
 221              		.loc 1 151 0 is_stmt 0 discriminator 1
 222 00c0 7B68     		ldr	r3, [r7, #4]
 223 00c2 5B69     		ldr	r3, [r3, #20]
 224 00c4 B3F5004F 		cmp	r3, #32768
 225 00c8 06D0     		beq	.L11
 226 00ca 40F20000 		movw	r0, #:lower16:.LC0
 227 00ce C0F20000 		movt	r0, #:upper16:.LC0
 228 00d2 9721     		movs	r1, #151
 229 00d4 FFF7FEFF 		bl	assert_failed
 230              	.L11:
 152:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_POLARITY(FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity));
 231              		.loc 1 152 0 is_stmt 1
 232 00d8 7B68     		ldr	r3, [r7, #4]
 233 00da 9B69     		ldr	r3, [r3, #24]
 234 00dc 002B     		cmp	r3, #0
 235 00de 0BD0     		beq	.L12
 236              		.loc 1 152 0 is_stmt 0 discriminator 1
 237 00e0 7B68     		ldr	r3, [r7, #4]
 238 00e2 9B69     		ldr	r3, [r3, #24]
 239 00e4 B3F5007F 		cmp	r3, #512
 240 00e8 06D0     		beq	.L12
 241 00ea 40F20000 		movw	r0, #:lower16:.LC0
 242 00ee C0F20000 		movt	r0, #:upper16:.LC0
 243 00f2 9821     		movs	r1, #152
 244 00f4 FFF7FEFF 		bl	assert_failed
 245              	.L12:
 153:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRAP_MODE(FSMC_NORSRAMInitStruct->FSMC_WrapMode));
 246              		.loc 1 153 0 is_stmt 1
 247 00f8 7B68     		ldr	r3, [r7, #4]
 248 00fa DB69     		ldr	r3, [r3, #28]
 249 00fc 002B     		cmp	r3, #0
 250 00fe 0BD0     		beq	.L13
 251              		.loc 1 153 0 is_stmt 0 discriminator 1
 252 0100 7B68     		ldr	r3, [r7, #4]
 253 0102 DB69     		ldr	r3, [r3, #28]
 254 0104 B3F5806F 		cmp	r3, #1024
 255 0108 06D0     		beq	.L13
 256 010a 40F20000 		movw	r0, #:lower16:.LC0
 257 010e C0F20000 		movt	r0, #:upper16:.LC0
 258 0112 9921     		movs	r1, #153
 259 0114 FFF7FEFF 		bl	assert_failed
 260              	.L13:
 154:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive));
 261              		.loc 1 154 0 is_stmt 1
 262 0118 7B68     		ldr	r3, [r7, #4]
 263 011a 1B6A     		ldr	r3, [r3, #32]
 264 011c 002B     		cmp	r3, #0
 265 011e 0BD0     		beq	.L14
 266              		.loc 1 154 0 is_stmt 0 discriminator 1
 267 0120 7B68     		ldr	r3, [r7, #4]
 268 0122 1B6A     		ldr	r3, [r3, #32]
 269 0124 B3F5006F 		cmp	r3, #2048
 270 0128 06D0     		beq	.L14
 271 012a 40F20000 		movw	r0, #:lower16:.LC0
 272 012e C0F20000 		movt	r0, #:upper16:.LC0
 273 0132 9A21     		movs	r1, #154
 274 0134 FFF7FEFF 		bl	assert_failed
 275              	.L14:
 155:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRITE_OPERATION(FSMC_NORSRAMInitStruct->FSMC_WriteOperation));
 276              		.loc 1 155 0 is_stmt 1
 277 0138 7B68     		ldr	r3, [r7, #4]
 278 013a 5B6A     		ldr	r3, [r3, #36]
 279 013c 002B     		cmp	r3, #0
 280 013e 0BD0     		beq	.L15
 281              		.loc 1 155 0 is_stmt 0 discriminator 1
 282 0140 7B68     		ldr	r3, [r7, #4]
 283 0142 5B6A     		ldr	r3, [r3, #36]
 284 0144 B3F5805F 		cmp	r3, #4096
 285 0148 06D0     		beq	.L15
 286 014a 40F20000 		movw	r0, #:lower16:.LC0
 287 014e C0F20000 		movt	r0, #:upper16:.LC0
 288 0152 9B21     		movs	r1, #155
 289 0154 FFF7FEFF 		bl	assert_failed
 290              	.L15:
 156:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAITE_SIGNAL(FSMC_NORSRAMInitStruct->FSMC_WaitSignal));
 291              		.loc 1 156 0 is_stmt 1
 292 0158 7B68     		ldr	r3, [r7, #4]
 293 015a 9B6A     		ldr	r3, [r3, #40]
 294 015c 002B     		cmp	r3, #0
 295 015e 0BD0     		beq	.L16
 296              		.loc 1 156 0 is_stmt 0 discriminator 1
 297 0160 7B68     		ldr	r3, [r7, #4]
 298 0162 9B6A     		ldr	r3, [r3, #40]
 299 0164 B3F5005F 		cmp	r3, #8192
 300 0168 06D0     		beq	.L16
 301 016a 40F20000 		movw	r0, #:lower16:.LC0
 302 016e C0F20000 		movt	r0, #:upper16:.LC0
 303 0172 9C21     		movs	r1, #156
 304 0174 FFF7FEFF 		bl	assert_failed
 305              	.L16:
 157:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_EXTENDED_MODE(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode));
 306              		.loc 1 157 0 is_stmt 1
 307 0178 7B68     		ldr	r3, [r7, #4]
 308 017a DB6A     		ldr	r3, [r3, #44]
 309 017c 002B     		cmp	r3, #0
 310 017e 0BD0     		beq	.L17
 311              		.loc 1 157 0 is_stmt 0 discriminator 1
 312 0180 7B68     		ldr	r3, [r7, #4]
 313 0182 DB6A     		ldr	r3, [r3, #44]
 314 0184 B3F5804F 		cmp	r3, #16384
 315 0188 06D0     		beq	.L17
 316 018a 40F20000 		movw	r0, #:lower16:.LC0
 317 018e C0F20000 		movt	r0, #:upper16:.LC0
 318 0192 9D21     		movs	r1, #157
 319 0194 FFF7FEFF 		bl	assert_failed
 320              	.L17:
 158:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WRITE_BURST(FSMC_NORSRAMInitStruct->FSMC_WriteBurst));  
 321              		.loc 1 158 0 is_stmt 1
 322 0198 7B68     		ldr	r3, [r7, #4]
 323 019a 1B6B     		ldr	r3, [r3, #48]
 324 019c 002B     		cmp	r3, #0
 325 019e 0BD0     		beq	.L18
 326              		.loc 1 158 0 is_stmt 0 discriminator 1
 327 01a0 7B68     		ldr	r3, [r7, #4]
 328 01a2 1B6B     		ldr	r3, [r3, #48]
 329 01a4 B3F5002F 		cmp	r3, #524288
 330 01a8 06D0     		beq	.L18
 331 01aa 40F20000 		movw	r0, #:lower16:.LC0
 332 01ae C0F20000 		movt	r0, #:upper16:.LC0
 333 01b2 9E21     		movs	r1, #158
 334 01b4 FFF7FEFF 		bl	assert_failed
 335              	.L18:
 159:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_
 336              		.loc 1 159 0 is_stmt 1
 337 01b8 7B68     		ldr	r3, [r7, #4]
 338 01ba 5B6B     		ldr	r3, [r3, #52]
 339 01bc 1B68     		ldr	r3, [r3]
 340 01be 0F2B     		cmp	r3, #15
 341 01c0 06D9     		bls	.L19
 342              		.loc 1 159 0 is_stmt 0 discriminator 1
 343 01c2 40F20000 		movw	r0, #:lower16:.LC0
 344 01c6 C0F20000 		movt	r0, #:upper16:.LC0
 345 01ca 9F21     		movs	r1, #159
 346 01cc FFF7FEFF 		bl	assert_failed
 347              	.L19:
 160:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_A
 348              		.loc 1 160 0 is_stmt 1
 349 01d0 7B68     		ldr	r3, [r7, #4]
 350 01d2 5B6B     		ldr	r3, [r3, #52]
 351 01d4 5B68     		ldr	r3, [r3, #4]
 352 01d6 0F2B     		cmp	r3, #15
 353 01d8 06D9     		bls	.L20
 354              		.loc 1 160 0 is_stmt 0 discriminator 1
 355 01da 40F20000 		movw	r0, #:lower16:.LC0
 356 01de C0F20000 		movt	r0, #:upper16:.LC0
 357 01e2 A021     		movs	r1, #160
 358 01e4 FFF7FEFF 		bl	assert_failed
 359              	.L20:
 161:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Data
 360              		.loc 1 161 0 is_stmt 1
 361 01e8 7B68     		ldr	r3, [r7, #4]
 362 01ea 5B6B     		ldr	r3, [r3, #52]
 363 01ec 9B68     		ldr	r3, [r3, #8]
 364 01ee 002B     		cmp	r3, #0
 365 01f0 04D0     		beq	.L21
 366              		.loc 1 161 0 is_stmt 0 discriminator 2
 367 01f2 7B68     		ldr	r3, [r7, #4]
 368 01f4 5B6B     		ldr	r3, [r3, #52]
 369 01f6 9B68     		ldr	r3, [r3, #8]
 370 01f8 FF2B     		cmp	r3, #255
 371 01fa 06D9     		bls	.L22
 372              	.L21:
 373              		.loc 1 161 0 discriminator 1
 374 01fc 40F20000 		movw	r0, #:lower16:.LC0
 375 0200 C0F20000 		movt	r0, #:upper16:.LC0
 376 0204 A121     		movs	r1, #161
 377 0206 FFF7FEFF 		bl	assert_failed
 378              	.L22:
 162:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Bus
 379              		.loc 1 162 0 is_stmt 1
 380 020a 7B68     		ldr	r3, [r7, #4]
 381 020c 5B6B     		ldr	r3, [r3, #52]
 382 020e DB68     		ldr	r3, [r3, #12]
 383 0210 0F2B     		cmp	r3, #15
 384 0212 06D9     		bls	.L23
 385              		.loc 1 162 0 is_stmt 0 discriminator 1
 386 0214 40F20000 		movw	r0, #:lower16:.LC0
 387 0218 C0F20000 		movt	r0, #:upper16:.LC0
 388 021c A221     		movs	r1, #162
 389 021e FFF7FEFF 		bl	assert_failed
 390              	.L23:
 163:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision
 391              		.loc 1 163 0 is_stmt 1
 392 0222 7B68     		ldr	r3, [r7, #4]
 393 0224 5B6B     		ldr	r3, [r3, #52]
 394 0226 1B69     		ldr	r3, [r3, #16]
 395 0228 0F2B     		cmp	r3, #15
 396 022a 06D9     		bls	.L24
 397              		.loc 1 163 0 is_stmt 0 discriminator 1
 398 022c 40F20000 		movw	r0, #:lower16:.LC0
 399 0230 C0F20000 		movt	r0, #:upper16:.LC0
 400 0234 A321     		movs	r1, #163
 401 0236 FFF7FEFF 		bl	assert_failed
 402              	.L24:
 164:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLa
 403              		.loc 1 164 0 is_stmt 1
 404 023a 7B68     		ldr	r3, [r7, #4]
 405 023c 5B6B     		ldr	r3, [r3, #52]
 406 023e 5B69     		ldr	r3, [r3, #20]
 407 0240 0F2B     		cmp	r3, #15
 408 0242 06D9     		bls	.L25
 409              		.loc 1 164 0 is_stmt 0 discriminator 1
 410 0244 40F20000 		movw	r0, #:lower16:.LC0
 411 0248 C0F20000 		movt	r0, #:upper16:.LC0
 412 024c A421     		movs	r1, #164
 413 024e FFF7FEFF 		bl	assert_failed
 414              	.L25:
 165:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessM
 415              		.loc 1 165 0 is_stmt 1
 416 0252 7B68     		ldr	r3, [r7, #4]
 417 0254 5B6B     		ldr	r3, [r3, #52]
 418 0256 9B69     		ldr	r3, [r3, #24]
 419 0258 002B     		cmp	r3, #0
 420 025a 18D0     		beq	.L26
 421              		.loc 1 165 0 is_stmt 0 discriminator 1
 422 025c 7B68     		ldr	r3, [r7, #4]
 423 025e 5B6B     		ldr	r3, [r3, #52]
 424 0260 9B69     		ldr	r3, [r3, #24]
 425 0262 B3F1805F 		cmp	r3, #268435456
 426 0266 12D0     		beq	.L26
 427 0268 7B68     		ldr	r3, [r7, #4]
 428 026a 5B6B     		ldr	r3, [r3, #52]
 429 026c 9B69     		ldr	r3, [r3, #24]
 430 026e B3F1005F 		cmp	r3, #536870912
 431 0272 0CD0     		beq	.L26
 432 0274 7B68     		ldr	r3, [r7, #4]
 433 0276 5B6B     		ldr	r3, [r3, #52]
 434 0278 9B69     		ldr	r3, [r3, #24]
 435 027a B3F1405F 		cmp	r3, #805306368
 436 027e 06D0     		beq	.L26
 437 0280 40F20000 		movw	r0, #:lower16:.LC0
 438 0284 C0F20000 		movt	r0, #:upper16:.LC0
 439 0288 A521     		movs	r1, #165
 440 028a FFF7FEFF 		bl	assert_failed
 441              	.L26:
 166:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 167:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM control register configuration */ 
 168:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 442              		.loc 1 168 0 is_stmt 1
 443 028e 4FF02043 		mov	r3, #-1610612736
 444 0292 7A68     		ldr	r2, [r7, #4]
 445 0294 1268     		ldr	r2, [r2]
 169:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 446              		.loc 1 169 0
 447 0296 7968     		ldr	r1, [r7, #4]
 448 0298 4868     		ldr	r0, [r1, #4]
 170:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 449              		.loc 1 170 0
 450 029a 7968     		ldr	r1, [r7, #4]
 451 029c 8968     		ldr	r1, [r1, #8]
 169:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 452              		.loc 1 169 0
 453 029e 0843     		orrs	r0, r0, r1
 171:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 454              		.loc 1 171 0
 455 02a0 7968     		ldr	r1, [r7, #4]
 456 02a2 C968     		ldr	r1, [r1, #12]
 170:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 457              		.loc 1 170 0
 458 02a4 0843     		orrs	r0, r0, r1
 172:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 459              		.loc 1 172 0
 460 02a6 7968     		ldr	r1, [r7, #4]
 461 02a8 0969     		ldr	r1, [r1, #16]
 171:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 462              		.loc 1 171 0
 463 02aa 0843     		orrs	r0, r0, r1
 173:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 464              		.loc 1 173 0
 465 02ac 7968     		ldr	r1, [r7, #4]
 466 02ae 4969     		ldr	r1, [r1, #20]
 172:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 467              		.loc 1 172 0
 468 02b0 0843     		orrs	r0, r0, r1
 174:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 469              		.loc 1 174 0
 470 02b2 7968     		ldr	r1, [r7, #4]
 471 02b4 8969     		ldr	r1, [r1, #24]
 173:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 472              		.loc 1 173 0
 473 02b6 0843     		orrs	r0, r0, r1
 175:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 474              		.loc 1 175 0
 475 02b8 7968     		ldr	r1, [r7, #4]
 476 02ba C969     		ldr	r1, [r1, #28]
 174:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 477              		.loc 1 174 0
 478 02bc 0843     		orrs	r0, r0, r1
 176:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 479              		.loc 1 176 0
 480 02be 7968     		ldr	r1, [r7, #4]
 481 02c0 096A     		ldr	r1, [r1, #32]
 175:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 482              		.loc 1 175 0
 483 02c2 0843     		orrs	r0, r0, r1
 177:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 484              		.loc 1 177 0
 485 02c4 7968     		ldr	r1, [r7, #4]
 486 02c6 496A     		ldr	r1, [r1, #36]
 176:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 487              		.loc 1 176 0
 488 02c8 0843     		orrs	r0, r0, r1
 178:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 489              		.loc 1 178 0
 490 02ca 7968     		ldr	r1, [r7, #4]
 491 02cc 896A     		ldr	r1, [r1, #40]
 177:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 492              		.loc 1 177 0
 493 02ce 0843     		orrs	r0, r0, r1
 179:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 494              		.loc 1 179 0
 495 02d0 7968     		ldr	r1, [r7, #4]
 496 02d2 C96A     		ldr	r1, [r1, #44]
 178:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 497              		.loc 1 178 0
 498 02d4 0843     		orrs	r0, r0, r1
 180:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
 499              		.loc 1 180 0
 500 02d6 7968     		ldr	r1, [r7, #4]
 501 02d8 096B     		ldr	r1, [r1, #48]
 179:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 502              		.loc 1 179 0
 503 02da 0143     		orrs	r1, r1, r0
 168:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 504              		.loc 1 168 0
 505 02dc 43F82210 		str	r1, [r3, r2, lsl #2]
 181:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 506              		.loc 1 181 0
 507 02e0 7B68     		ldr	r3, [r7, #4]
 508 02e2 9B68     		ldr	r3, [r3, #8]
 509 02e4 082B     		cmp	r3, #8
 510 02e6 0DD1     		bne	.L27
 182:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 183:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
 511              		.loc 1 183 0
 512 02e8 4FF02043 		mov	r3, #-1610612736
 513 02ec 7A68     		ldr	r2, [r7, #4]
 514 02ee 1268     		ldr	r2, [r2]
 515 02f0 4FF02041 		mov	r1, #-1610612736
 516 02f4 7868     		ldr	r0, [r7, #4]
 517 02f6 0068     		ldr	r0, [r0]
 518 02f8 51F82010 		ldr	r1, [r1, r0, lsl #2]
 519 02fc 41F04001 		orr	r1, r1, #64
 520 0300 43F82210 		str	r1, [r3, r2, lsl #2]
 521              	.L27:
 184:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 185:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM timing register configuration */
 186:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 522              		.loc 1 186 0
 523 0304 4FF02043 		mov	r3, #-1610612736
 524 0308 7A68     		ldr	r2, [r7, #4]
 525 030a 1268     		ldr	r2, [r2]
 526 030c 0132     		adds	r2, r2, #1
 187:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 527              		.loc 1 187 0
 528 030e 7968     		ldr	r1, [r7, #4]
 529 0310 496B     		ldr	r1, [r1, #52]
 530 0312 0868     		ldr	r0, [r1]
 188:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 531              		.loc 1 188 0
 532 0314 7968     		ldr	r1, [r7, #4]
 533 0316 496B     		ldr	r1, [r1, #52]
 534 0318 4968     		ldr	r1, [r1, #4]
 535 031a 0901     		lsls	r1, r1, #4
 187:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 536              		.loc 1 187 0
 537 031c 0843     		orrs	r0, r0, r1
 189:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 538              		.loc 1 189 0
 539 031e 7968     		ldr	r1, [r7, #4]
 540 0320 496B     		ldr	r1, [r1, #52]
 541 0322 8968     		ldr	r1, [r1, #8]
 542 0324 0902     		lsls	r1, r1, #8
 188:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 543              		.loc 1 188 0
 544 0326 0843     		orrs	r0, r0, r1
 190:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 545              		.loc 1 190 0
 546 0328 7968     		ldr	r1, [r7, #4]
 547 032a 496B     		ldr	r1, [r1, #52]
 548 032c C968     		ldr	r1, [r1, #12]
 549 032e 0904     		lsls	r1, r1, #16
 189:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 550              		.loc 1 189 0
 551 0330 0843     		orrs	r0, r0, r1
 191:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 552              		.loc 1 191 0
 553 0332 7968     		ldr	r1, [r7, #4]
 554 0334 496B     		ldr	r1, [r1, #52]
 555 0336 0969     		ldr	r1, [r1, #16]
 556 0338 0905     		lsls	r1, r1, #20
 190:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 557              		.loc 1 190 0
 558 033a 0843     		orrs	r0, r0, r1
 192:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 559              		.loc 1 192 0
 560 033c 7968     		ldr	r1, [r7, #4]
 561 033e 496B     		ldr	r1, [r1, #52]
 562 0340 4969     		ldr	r1, [r1, #20]
 563 0342 0906     		lsls	r1, r1, #24
 191:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 564              		.loc 1 191 0
 565 0344 0843     		orrs	r0, r0, r1
 193:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****              FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
 566              		.loc 1 193 0
 567 0346 7968     		ldr	r1, [r7, #4]
 568 0348 496B     		ldr	r1, [r1, #52]
 569 034a 8969     		ldr	r1, [r1, #24]
 192:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 570              		.loc 1 192 0
 571 034c 0143     		orrs	r1, r1, r0
 186:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 572              		.loc 1 186 0
 573 034e 43F82210 		str	r1, [r3, r2, lsl #2]
 194:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 195:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 196:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
 197:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 574              		.loc 1 197 0
 575 0352 7B68     		ldr	r3, [r7, #4]
 576 0354 DB6A     		ldr	r3, [r3, #44]
 577 0356 B3F5804F 		cmp	r3, #16384
 578 035a 40F08380 		bne	.L28
 198:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 199:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Ad
 579              		.loc 1 199 0
 580 035e 7B68     		ldr	r3, [r7, #4]
 581 0360 9B6B     		ldr	r3, [r3, #56]
 582 0362 1B68     		ldr	r3, [r3]
 583 0364 0F2B     		cmp	r3, #15
 584 0366 06D9     		bls	.L29
 585              		.loc 1 199 0 is_stmt 0 discriminator 1
 586 0368 40F20000 		movw	r0, #:lower16:.LC0
 587 036c C0F20000 		movt	r0, #:upper16:.LC0
 588 0370 C721     		movs	r1, #199
 589 0372 FFF7FEFF 		bl	assert_failed
 590              	.L29:
 200:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Add
 591              		.loc 1 200 0 is_stmt 1
 592 0376 7B68     		ldr	r3, [r7, #4]
 593 0378 9B6B     		ldr	r3, [r3, #56]
 594 037a 5B68     		ldr	r3, [r3, #4]
 595 037c 0F2B     		cmp	r3, #15
 596 037e 06D9     		bls	.L30
 597              		.loc 1 200 0 is_stmt 0 discriminator 1
 598 0380 40F20000 		movw	r0, #:lower16:.LC0
 599 0384 C0F20000 		movt	r0, #:upper16:.LC0
 600 0388 C821     		movs	r1, #200
 601 038a FFF7FEFF 		bl	assert_failed
 602              	.L30:
 201:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSe
 603              		.loc 1 201 0 is_stmt 1
 604 038e 7B68     		ldr	r3, [r7, #4]
 605 0390 9B6B     		ldr	r3, [r3, #56]
 606 0392 9B68     		ldr	r3, [r3, #8]
 607 0394 002B     		cmp	r3, #0
 608 0396 04D0     		beq	.L31
 609              		.loc 1 201 0 is_stmt 0 discriminator 2
 610 0398 7B68     		ldr	r3, [r7, #4]
 611 039a 9B6B     		ldr	r3, [r3, #56]
 612 039c 9B68     		ldr	r3, [r3, #8]
 613 039e FF2B     		cmp	r3, #255
 614 03a0 06D9     		bls	.L32
 615              	.L31:
 616              		.loc 1 201 0 discriminator 1
 617 03a2 40F20000 		movw	r0, #:lower16:.LC0
 618 03a6 C0F20000 		movt	r0, #:upper16:.LC0
 619 03aa C921     		movs	r1, #201
 620 03ac FFF7FEFF 		bl	assert_failed
 621              	.L32:
 202:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision))
 622              		.loc 1 202 0 is_stmt 1
 623 03b0 7B68     		ldr	r3, [r7, #4]
 624 03b2 9B6B     		ldr	r3, [r3, #56]
 625 03b4 1B69     		ldr	r3, [r3, #16]
 626 03b6 0F2B     		cmp	r3, #15
 627 03b8 06D9     		bls	.L33
 628              		.loc 1 202 0 is_stmt 0 discriminator 1
 629 03ba 40F20000 		movw	r0, #:lower16:.LC0
 630 03be C0F20000 		movt	r0, #:upper16:.LC0
 631 03c2 CA21     		movs	r1, #202
 632 03c4 FFF7FEFF 		bl	assert_failed
 633              	.L33:
 203:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLate
 634              		.loc 1 203 0 is_stmt 1
 635 03c8 7B68     		ldr	r3, [r7, #4]
 636 03ca 9B6B     		ldr	r3, [r3, #56]
 637 03cc 5B69     		ldr	r3, [r3, #20]
 638 03ce 0F2B     		cmp	r3, #15
 639 03d0 06D9     		bls	.L34
 640              		.loc 1 203 0 is_stmt 0 discriminator 1
 641 03d2 40F20000 		movw	r0, #:lower16:.LC0
 642 03d6 C0F20000 		movt	r0, #:upper16:.LC0
 643 03da CB21     		movs	r1, #203
 644 03dc FFF7FEFF 		bl	assert_failed
 645              	.L34:
 204:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMod
 646              		.loc 1 204 0 is_stmt 1
 647 03e0 7B68     		ldr	r3, [r7, #4]
 648 03e2 9B6B     		ldr	r3, [r3, #56]
 649 03e4 9B69     		ldr	r3, [r3, #24]
 650 03e6 002B     		cmp	r3, #0
 651 03e8 18D0     		beq	.L35
 652              		.loc 1 204 0 is_stmt 0 discriminator 1
 653 03ea 7B68     		ldr	r3, [r7, #4]
 654 03ec 9B6B     		ldr	r3, [r3, #56]
 655 03ee 9B69     		ldr	r3, [r3, #24]
 656 03f0 B3F1805F 		cmp	r3, #268435456
 657 03f4 12D0     		beq	.L35
 658 03f6 7B68     		ldr	r3, [r7, #4]
 659 03f8 9B6B     		ldr	r3, [r3, #56]
 660 03fa 9B69     		ldr	r3, [r3, #24]
 661 03fc B3F1005F 		cmp	r3, #536870912
 662 0400 0CD0     		beq	.L35
 663 0402 7B68     		ldr	r3, [r7, #4]
 664 0404 9B6B     		ldr	r3, [r3, #56]
 665 0406 9B69     		ldr	r3, [r3, #24]
 666 0408 B3F1405F 		cmp	r3, #805306368
 667 040c 06D0     		beq	.L35
 668 040e 40F20000 		movw	r0, #:lower16:.LC0
 669 0412 C0F20000 		movt	r0, #:upper16:.LC0
 670 0416 CC21     		movs	r1, #204
 671 0418 FFF7FEFF 		bl	assert_failed
 672              	.L35:
 205:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 673              		.loc 1 205 0 is_stmt 1 discriminator 1
 674 041c 4FF48273 		mov	r3, #260
 675 0420 CAF20003 		movt	r3, 40960
 676 0424 7A68     		ldr	r2, [r7, #4]
 677 0426 1268     		ldr	r2, [r2]
 206:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 678              		.loc 1 206 0 discriminator 1
 679 0428 7968     		ldr	r1, [r7, #4]
 680 042a 896B     		ldr	r1, [r1, #56]
 681 042c 0868     		ldr	r0, [r1]
 207:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 682              		.loc 1 207 0 discriminator 1
 683 042e 7968     		ldr	r1, [r7, #4]
 684 0430 896B     		ldr	r1, [r1, #56]
 685 0432 4968     		ldr	r1, [r1, #4]
 686 0434 0901     		lsls	r1, r1, #4
 206:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 687              		.loc 1 206 0 discriminator 1
 688 0436 0843     		orrs	r0, r0, r1
 208:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 689              		.loc 1 208 0 discriminator 1
 690 0438 7968     		ldr	r1, [r7, #4]
 691 043a 896B     		ldr	r1, [r1, #56]
 692 043c 8968     		ldr	r1, [r1, #8]
 693 043e 0902     		lsls	r1, r1, #8
 207:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 694              		.loc 1 207 0 discriminator 1
 695 0440 0843     		orrs	r0, r0, r1
 209:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 696              		.loc 1 209 0 discriminator 1
 697 0442 7968     		ldr	r1, [r7, #4]
 698 0444 896B     		ldr	r1, [r1, #56]
 699 0446 0969     		ldr	r1, [r1, #16]
 700 0448 0905     		lsls	r1, r1, #20
 208:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 701              		.loc 1 208 0 discriminator 1
 702 044a 0843     		orrs	r0, r0, r1
 210:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 703              		.loc 1 210 0 discriminator 1
 704 044c 7968     		ldr	r1, [r7, #4]
 705 044e 896B     		ldr	r1, [r1, #56]
 706 0450 4969     		ldr	r1, [r1, #20]
 707 0452 0906     		lsls	r1, r1, #24
 209:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 708              		.loc 1 209 0 discriminator 1
 709 0454 0843     		orrs	r0, r0, r1
 211:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 710              		.loc 1 211 0 discriminator 1
 711 0456 7968     		ldr	r1, [r7, #4]
 712 0458 896B     		ldr	r1, [r1, #56]
 713 045a 8969     		ldr	r1, [r1, #24]
 210:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 714              		.loc 1 210 0 discriminator 1
 715 045c 0143     		orrs	r1, r1, r0
 205:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 716              		.loc 1 205 0 discriminator 1
 717 045e 43F82210 		str	r1, [r3, r2, lsl #2]
 718 0462 09E0     		b	.L5
 719              	.L28:
 212:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 213:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 214:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 215:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 720              		.loc 1 215 0
 721 0464 4FF48273 		mov	r3, #260
 722 0468 CAF20003 		movt	r3, 40960
 723 046c 7A68     		ldr	r2, [r7, #4]
 724 046e 1268     		ldr	r2, [r2]
 725 0470 6FF07041 		mvn	r1, #-268435456
 726 0474 43F82210 		str	r1, [r3, r2, lsl #2]
 727              	.L5:
 216:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 217:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 728              		.loc 1 217 0
 729 0478 0837     		adds	r7, r7, #8
 730 047a BD46     		mov	sp, r7
 731              		@ sp needed
 732 047c 80BD     		pop	{r7, pc}
 733              		.cfi_endproc
 734              	.LFE111:
 736 047e 00BF     		.section	.text.FSMC_NORSRAMStructInit,"ax",%progbits
 737              		.align	2
 738              		.global	FSMC_NORSRAMStructInit
 739              		.thumb
 740              		.thumb_func
 742              	FSMC_NORSRAMStructInit:
 743              	.LFB112:
 218:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 219:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 220:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_NORSRAMInitStruct member with its default value.
 221:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef structure 
 222:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         which will be initialized.
 223:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 224:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 225:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 226:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {  
 744              		.loc 1 226 0
 745              		.cfi_startproc
 746              		@ args = 0, pretend = 0, frame = 8
 747              		@ frame_needed = 1, uses_anonymous_args = 0
 748              		@ link register save eliminated.
 749 0000 80B4     		push	{r7}
 750              	.LCFI6:
 751              		.cfi_def_cfa_offset 4
 752              		.cfi_offset 7, -4
 753 0002 83B0     		sub	sp, sp, #12
 754              	.LCFI7:
 755              		.cfi_def_cfa_offset 16
 756 0004 00AF     		add	r7, sp, #0
 757              	.LCFI8:
 758              		.cfi_def_cfa_register 7
 759 0006 7860     		str	r0, [r7, #4]
 227:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Reset NOR/SRAM Init structure parameters values */
 228:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 760              		.loc 1 228 0
 761 0008 7B68     		ldr	r3, [r7, #4]
 762 000a 0022     		movs	r2, #0
 763 000c 1A60     		str	r2, [r3]
 229:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 764              		.loc 1 229 0
 765 000e 7B68     		ldr	r3, [r7, #4]
 766 0010 0222     		movs	r2, #2
 767 0012 5A60     		str	r2, [r3, #4]
 230:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 768              		.loc 1 230 0
 769 0014 7B68     		ldr	r3, [r7, #4]
 770 0016 0022     		movs	r2, #0
 771 0018 9A60     		str	r2, [r3, #8]
 231:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 772              		.loc 1 231 0
 773 001a 7B68     		ldr	r3, [r7, #4]
 774 001c 0022     		movs	r2, #0
 775 001e DA60     		str	r2, [r3, #12]
 232:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 776              		.loc 1 232 0
 777 0020 7B68     		ldr	r3, [r7, #4]
 778 0022 0022     		movs	r2, #0
 779 0024 1A61     		str	r2, [r3, #16]
 233:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 780              		.loc 1 233 0
 781 0026 7B68     		ldr	r3, [r7, #4]
 782 0028 0022     		movs	r2, #0
 783 002a 5A61     		str	r2, [r3, #20]
 234:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 784              		.loc 1 234 0
 785 002c 7B68     		ldr	r3, [r7, #4]
 786 002e 0022     		movs	r2, #0
 787 0030 9A61     		str	r2, [r3, #24]
 235:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 788              		.loc 1 235 0
 789 0032 7B68     		ldr	r3, [r7, #4]
 790 0034 0022     		movs	r2, #0
 791 0036 DA61     		str	r2, [r3, #28]
 236:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 792              		.loc 1 236 0
 793 0038 7B68     		ldr	r3, [r7, #4]
 794 003a 0022     		movs	r2, #0
 795 003c 1A62     		str	r2, [r3, #32]
 237:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 796              		.loc 1 237 0
 797 003e 7B68     		ldr	r3, [r7, #4]
 798 0040 4FF48052 		mov	r2, #4096
 799 0044 5A62     		str	r2, [r3, #36]
 238:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 800              		.loc 1 238 0
 801 0046 7B68     		ldr	r3, [r7, #4]
 802 0048 4FF40052 		mov	r2, #8192
 803 004c 9A62     		str	r2, [r3, #40]
 239:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 804              		.loc 1 239 0
 805 004e 7B68     		ldr	r3, [r7, #4]
 806 0050 0022     		movs	r2, #0
 807 0052 DA62     		str	r2, [r3, #44]
 240:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 808              		.loc 1 240 0
 809 0054 7B68     		ldr	r3, [r7, #4]
 810 0056 0022     		movs	r2, #0
 811 0058 1A63     		str	r2, [r3, #48]
 241:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 812              		.loc 1 241 0
 813 005a 7B68     		ldr	r3, [r7, #4]
 814 005c 5B6B     		ldr	r3, [r3, #52]
 815 005e 0F22     		movs	r2, #15
 816 0060 1A60     		str	r2, [r3]
 242:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 817              		.loc 1 242 0
 818 0062 7B68     		ldr	r3, [r7, #4]
 819 0064 5B6B     		ldr	r3, [r3, #52]
 820 0066 0F22     		movs	r2, #15
 821 0068 5A60     		str	r2, [r3, #4]
 243:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 822              		.loc 1 243 0
 823 006a 7B68     		ldr	r3, [r7, #4]
 824 006c 5B6B     		ldr	r3, [r3, #52]
 825 006e FF22     		movs	r2, #255
 826 0070 9A60     		str	r2, [r3, #8]
 244:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 827              		.loc 1 244 0
 828 0072 7B68     		ldr	r3, [r7, #4]
 829 0074 5B6B     		ldr	r3, [r3, #52]
 830 0076 0F22     		movs	r2, #15
 831 0078 DA60     		str	r2, [r3, #12]
 245:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 832              		.loc 1 245 0
 833 007a 7B68     		ldr	r3, [r7, #4]
 834 007c 5B6B     		ldr	r3, [r3, #52]
 835 007e 0F22     		movs	r2, #15
 836 0080 1A61     		str	r2, [r3, #16]
 246:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 837              		.loc 1 246 0
 838 0082 7B68     		ldr	r3, [r7, #4]
 839 0084 5B6B     		ldr	r3, [r3, #52]
 840 0086 0F22     		movs	r2, #15
 841 0088 5A61     		str	r2, [r3, #20]
 247:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 842              		.loc 1 247 0
 843 008a 7B68     		ldr	r3, [r7, #4]
 844 008c 5B6B     		ldr	r3, [r3, #52]
 845 008e 0022     		movs	r2, #0
 846 0090 9A61     		str	r2, [r3, #24]
 248:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 847              		.loc 1 248 0
 848 0092 7B68     		ldr	r3, [r7, #4]
 849 0094 9B6B     		ldr	r3, [r3, #56]
 850 0096 0F22     		movs	r2, #15
 851 0098 1A60     		str	r2, [r3]
 249:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 852              		.loc 1 249 0
 853 009a 7B68     		ldr	r3, [r7, #4]
 854 009c 9B6B     		ldr	r3, [r3, #56]
 855 009e 0F22     		movs	r2, #15
 856 00a0 5A60     		str	r2, [r3, #4]
 250:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 857              		.loc 1 250 0
 858 00a2 7B68     		ldr	r3, [r7, #4]
 859 00a4 9B6B     		ldr	r3, [r3, #56]
 860 00a6 FF22     		movs	r2, #255
 861 00a8 9A60     		str	r2, [r3, #8]
 251:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 862              		.loc 1 251 0
 863 00aa 7B68     		ldr	r3, [r7, #4]
 864 00ac 9B6B     		ldr	r3, [r3, #56]
 865 00ae 0F22     		movs	r2, #15
 866 00b0 DA60     		str	r2, [r3, #12]
 252:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 867              		.loc 1 252 0
 868 00b2 7B68     		ldr	r3, [r7, #4]
 869 00b4 9B6B     		ldr	r3, [r3, #56]
 870 00b6 0F22     		movs	r2, #15
 871 00b8 1A61     		str	r2, [r3, #16]
 253:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 872              		.loc 1 253 0
 873 00ba 7B68     		ldr	r3, [r7, #4]
 874 00bc 9B6B     		ldr	r3, [r3, #56]
 875 00be 0F22     		movs	r2, #15
 876 00c0 5A61     		str	r2, [r3, #20]
 254:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 877              		.loc 1 254 0
 878 00c2 7B68     		ldr	r3, [r7, #4]
 879 00c4 9B6B     		ldr	r3, [r3, #56]
 880 00c6 0022     		movs	r2, #0
 881 00c8 9A61     		str	r2, [r3, #24]
 255:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 882              		.loc 1 255 0
 883 00ca 0C37     		adds	r7, r7, #12
 884 00cc BD46     		mov	sp, r7
 885              		@ sp needed
 886 00ce 5DF8047B 		ldr	r7, [sp], #4
 887 00d2 7047     		bx	lr
 888              		.cfi_endproc
 889              	.LFE112:
 891              		.section	.text.FSMC_NORSRAMCmd,"ax",%progbits
 892              		.align	2
 893              		.global	FSMC_NORSRAMCmd
 894              		.thumb
 895              		.thumb_func
 897              	FSMC_NORSRAMCmd:
 898              	.LFB113:
 256:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 257:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 258:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified NOR/SRAM Memory Bank.
 259:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 260:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 261:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
 262:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
 263:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
 264:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 265:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 266:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 267:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 268:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 269:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 899              		.loc 1 269 0
 900              		.cfi_startproc
 901              		@ args = 0, pretend = 0, frame = 8
 902              		@ frame_needed = 1, uses_anonymous_args = 0
 903 0000 80B5     		push	{r7, lr}
 904              	.LCFI9:
 905              		.cfi_def_cfa_offset 8
 906              		.cfi_offset 7, -8
 907              		.cfi_offset 14, -4
 908 0002 82B0     		sub	sp, sp, #8
 909              	.LCFI10:
 910              		.cfi_def_cfa_offset 16
 911 0004 00AF     		add	r7, sp, #0
 912              	.LCFI11:
 913              		.cfi_def_cfa_register 7
 914 0006 7860     		str	r0, [r7, #4]
 915 0008 0B46     		mov	r3, r1
 916 000a FB70     		strb	r3, [r7, #3]
 270:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
 917              		.loc 1 270 0
 918 000c 7B68     		ldr	r3, [r7, #4]
 919 000e 002B     		cmp	r3, #0
 920 0010 10D0     		beq	.L39
 921              		.loc 1 270 0 is_stmt 0 discriminator 1
 922 0012 7B68     		ldr	r3, [r7, #4]
 923 0014 022B     		cmp	r3, #2
 924 0016 0DD0     		beq	.L39
 925 0018 7B68     		ldr	r3, [r7, #4]
 926 001a 042B     		cmp	r3, #4
 927 001c 0AD0     		beq	.L39
 928 001e 7B68     		ldr	r3, [r7, #4]
 929 0020 062B     		cmp	r3, #6
 930 0022 07D0     		beq	.L39
 931 0024 40F20000 		movw	r0, #:lower16:.LC0
 932 0028 C0F20000 		movt	r0, #:upper16:.LC0
 933 002c 4FF48771 		mov	r1, #270
 934 0030 FFF7FEFF 		bl	assert_failed
 935              	.L39:
 271:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 936              		.loc 1 271 0 is_stmt 1
 937 0034 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 938 0036 002B     		cmp	r3, #0
 939 0038 0AD0     		beq	.L40
 940              		.loc 1 271 0 is_stmt 0 discriminator 1
 941 003a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 942 003c 012B     		cmp	r3, #1
 943 003e 07D0     		beq	.L40
 944 0040 40F20000 		movw	r0, #:lower16:.LC0
 945 0044 C0F20000 		movt	r0, #:upper16:.LC0
 946 0048 40F20F11 		movw	r1, #271
 947 004c FFF7FEFF 		bl	assert_failed
 948              	.L40:
 272:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 273:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 949              		.loc 1 273 0 is_stmt 1
 950 0050 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 951 0052 002B     		cmp	r3, #0
 952 0054 0CD0     		beq	.L41
 274:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 275:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
 276:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_SET;
 953              		.loc 1 276 0
 954 0056 4FF02043 		mov	r3, #-1610612736
 955 005a 4FF02042 		mov	r2, #-1610612736
 956 005e 7968     		ldr	r1, [r7, #4]
 957 0060 52F82120 		ldr	r2, [r2, r1, lsl #2]
 958 0064 42F00101 		orr	r1, r2, #1
 959 0068 7A68     		ldr	r2, [r7, #4]
 960 006a 43F82210 		str	r1, [r3, r2, lsl #2]
 961 006e 0EE0     		b	.L38
 962              	.L41:
 277:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 278:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 279:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 280:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
 281:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_RESET;
 963              		.loc 1 281 0
 964 0070 4FF02042 		mov	r2, #-1610612736
 965 0074 4FF02043 		mov	r3, #-1610612736
 966 0078 7968     		ldr	r1, [r7, #4]
 967 007a 53F82110 		ldr	r1, [r3, r1, lsl #2]
 968 007e 4FF6FE73 		movw	r3, #65534
 969 0082 C0F20F03 		movt	r3, 15
 970 0086 0B40     		ands	r3, r3, r1
 971 0088 7968     		ldr	r1, [r7, #4]
 972 008a 42F82130 		str	r3, [r2, r1, lsl #2]
 973              	.L38:
 282:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 283:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 974              		.loc 1 283 0
 975 008e 0837     		adds	r7, r7, #8
 976 0090 BD46     		mov	sp, r7
 977              		@ sp needed
 978 0092 80BD     		pop	{r7, pc}
 979              		.cfi_endproc
 980              	.LFE113:
 982              		.section	.text.FSMC_NANDDeInit,"ax",%progbits
 983              		.align	2
 984              		.global	FSMC_NANDDeInit
 985              		.thumb
 986              		.thumb_func
 988              	FSMC_NANDDeInit:
 989              	.LFB114:
 284:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 285:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @}
 286:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 287:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 288:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group2 NAND Controller functions
 289:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief   NAND Controller functions 
 290:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
 291:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
 292:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
 293:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                     NAND Controller functions
 294:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
 295:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 296:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  The following sequence should be followed to configure the FSMC to interface with
 297:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  8-bit or 16-bit NAND memory connected to the NAND Bank:
 298:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 299:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    1. Enable the clock for the FSMC and associated GPIOs using the following functions:
 300:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
 301:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 302:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 303:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    2. FSMC pins configuration 
 304:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Connect the involved FSMC pins to AF12 using the following function 
 305:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
 306:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Configure these FSMC pins in alternate function mode by calling the function
 307:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_Init();    
 308:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        
 309:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    3. Declare a FSMC_NANDInitTypeDef structure, for example:
 310:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDInitTypeDef  FSMC_NANDInitStructure;
 311:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and fill the FSMC_NANDInitStructure variable with the allowed values of
 312:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       the structure member.
 313:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
 314:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    4. Initialize the NAND Controller by calling the function
 315:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDInit(&FSMC_NANDInitStructure); 
 316:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 317:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    5. Then enable the NAND Bank, for example:
 318:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDCmd(FSMC_Bank3_NAND, ENABLE);  
 319:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 320:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    6. At this stage you can read/write from/to the memory connected to the NAND Bank. 
 321:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    
 322:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @note To enable the Error Correction Code (ECC), you have to use the function
 323:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_NANDECCCmd(FSMC_Bank3_NAND, ENABLE);  
 324:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and to get the current ECC value you have to use the function
 325:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           ECCval = FSMC_GetECC(FSMC_Bank3_NAND); 
 326:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 327:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 328:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 329:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 330:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 331:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 332:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Deinitializes the FSMC NAND Banks registers to their default reset values.
 333:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 334:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 335:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 336:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND 
 337:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 338:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 339:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDDeInit(uint32_t FSMC_Bank)
 340:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 990              		.loc 1 340 0
 991              		.cfi_startproc
 992              		@ args = 0, pretend = 0, frame = 8
 993              		@ frame_needed = 1, uses_anonymous_args = 0
 994 0000 80B5     		push	{r7, lr}
 995              	.LCFI12:
 996              		.cfi_def_cfa_offset 8
 997              		.cfi_offset 7, -8
 998              		.cfi_offset 14, -4
 999 0002 82B0     		sub	sp, sp, #8
 1000              	.LCFI13:
 1001              		.cfi_def_cfa_offset 16
 1002 0004 00AF     		add	r7, sp, #0
 1003              	.LCFI14:
 1004              		.cfi_def_cfa_register 7
 1005 0006 7860     		str	r0, [r7, #4]
 341:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameter */
 342:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 1006              		.loc 1 342 0
 1007 0008 7B68     		ldr	r3, [r7, #4]
 1008 000a 102B     		cmp	r3, #16
 1009 000c 0BD0     		beq	.L44
 1010              		.loc 1 342 0 is_stmt 0 discriminator 1
 1011 000e 7B68     		ldr	r3, [r7, #4]
 1012 0010 B3F5807F 		cmp	r3, #256
 1013 0014 07D0     		beq	.L44
 1014 0016 40F20000 		movw	r0, #:lower16:.LC0
 1015 001a C0F20000 		movt	r0, #:upper16:.LC0
 1016 001e 4FF4AB71 		mov	r1, #342
 1017 0022 FFF7FEFF 		bl	assert_failed
 1018              	.L44:
 343:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 344:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1019              		.loc 1 344 0 is_stmt 1
 1020 0026 7B68     		ldr	r3, [r7, #4]
 1021 0028 102B     		cmp	r3, #16
 1022 002a 16D1     		bne	.L45
 345:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 346:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Set the FSMC_Bank2 registers to their reset values */
 347:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PCR2 = 0x00000018;
 1023              		.loc 1 347 0
 1024 002c 6023     		movs	r3, #96
 1025 002e CAF20003 		movt	r3, 40960
 1026 0032 1822     		movs	r2, #24
 1027 0034 1A60     		str	r2, [r3]
 348:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 = 0x00000040;
 1028              		.loc 1 348 0
 1029 0036 6023     		movs	r3, #96
 1030 0038 CAF20003 		movt	r3, 40960
 1031 003c 4022     		movs	r2, #64
 1032 003e 5A60     		str	r2, [r3, #4]
 349:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 1033              		.loc 1 349 0
 1034 0040 6023     		movs	r3, #96
 1035 0042 CAF20003 		movt	r3, 40960
 1036 0046 4FF0FC32 		mov	r2, #-50529028
 1037 004a 9A60     		str	r2, [r3, #8]
 350:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 1038              		.loc 1 350 0
 1039 004c 6023     		movs	r3, #96
 1040 004e CAF20003 		movt	r3, 40960
 1041 0052 4FF0FC32 		mov	r2, #-50529028
 1042 0056 DA60     		str	r2, [r3, #12]
 1043 0058 15E0     		b	.L43
 1044              	.L45:
 351:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 352:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank3_NAND */  
 353:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 354:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 355:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Set the FSMC_Bank3 registers to their reset values */
 356:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PCR3 = 0x00000018;
 1045              		.loc 1 356 0
 1046 005a 8023     		movs	r3, #128
 1047 005c CAF20003 		movt	r3, 40960
 1048 0060 1822     		movs	r2, #24
 1049 0062 1A60     		str	r2, [r3]
 357:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 = 0x00000040;
 1050              		.loc 1 357 0
 1051 0064 8023     		movs	r3, #128
 1052 0066 CAF20003 		movt	r3, 40960
 1053 006a 4022     		movs	r2, #64
 1054 006c 5A60     		str	r2, [r3, #4]
 358:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 1055              		.loc 1 358 0
 1056 006e 8023     		movs	r3, #128
 1057 0070 CAF20003 		movt	r3, 40960
 1058 0074 4FF0FC32 		mov	r2, #-50529028
 1059 0078 9A60     		str	r2, [r3, #8]
 359:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 1060              		.loc 1 359 0
 1061 007a 8023     		movs	r3, #128
 1062 007c CAF20003 		movt	r3, 40960
 1063 0080 4FF0FC32 		mov	r2, #-50529028
 1064 0084 DA60     		str	r2, [r3, #12]
 1065              	.L43:
 360:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 361:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1066              		.loc 1 361 0
 1067 0086 0837     		adds	r7, r7, #8
 1068 0088 BD46     		mov	sp, r7
 1069              		@ sp needed
 1070 008a 80BD     		pop	{r7, pc}
 1071              		.cfi_endproc
 1072              	.LFE114:
 1074              		.section	.text.FSMC_NANDInit,"ax",%progbits
 1075              		.align	2
 1076              		.global	FSMC_NANDInit
 1077              		.thumb
 1078              		.thumb_func
 1080              	FSMC_NANDInit:
 1081              	.LFB115:
 362:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 363:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 364:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC NAND Banks according to the specified parameters
 365:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         in the FSMC_NANDInitStruct.
 366:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef structure that
 367:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         contains the configuration information for the FSMC NAND specified Banks.              
 368:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 369:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 370:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 371:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1082              		.loc 1 371 0
 1083              		.cfi_startproc
 1084              		@ args = 0, pretend = 0, frame = 24
 1085              		@ frame_needed = 1, uses_anonymous_args = 0
 1086 0000 80B5     		push	{r7, lr}
 1087              	.LCFI15:
 1088              		.cfi_def_cfa_offset 8
 1089              		.cfi_offset 7, -8
 1090              		.cfi_offset 14, -4
 1091 0002 86B0     		sub	sp, sp, #24
 1092              	.LCFI16:
 1093              		.cfi_def_cfa_offset 32
 1094 0004 00AF     		add	r7, sp, #0
 1095              	.LCFI17:
 1096              		.cfi_def_cfa_register 7
 1097 0006 7860     		str	r0, [r7, #4]
 372:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
 1098              		.loc 1 372 0
 1099 0008 0023     		movs	r3, #0
 1100 000a 7B61     		str	r3, [r7, #20]
 1101 000c 0023     		movs	r3, #0
 1102 000e 3B61     		str	r3, [r7, #16]
 1103 0010 0023     		movs	r3, #0
 1104 0012 FB60     		str	r3, [r7, #12]
 373:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 374:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 375:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_NAND_BANK(FSMC_NANDInitStruct->FSMC_Bank));
 1105              		.loc 1 375 0
 1106 0014 7B68     		ldr	r3, [r7, #4]
 1107 0016 1B68     		ldr	r3, [r3]
 1108 0018 102B     		cmp	r3, #16
 1109 001a 0CD0     		beq	.L48
 1110              		.loc 1 375 0 is_stmt 0 discriminator 1
 1111 001c 7B68     		ldr	r3, [r7, #4]
 1112 001e 1B68     		ldr	r3, [r3]
 1113 0020 B3F5807F 		cmp	r3, #256
 1114 0024 07D0     		beq	.L48
 1115 0026 40F20000 		movw	r0, #:lower16:.LC0
 1116 002a C0F20000 		movt	r0, #:upper16:.LC0
 1117 002e 40F27711 		movw	r1, #375
 1118 0032 FFF7FEFF 		bl	assert_failed
 1119              	.L48:
 376:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_WAIT_FEATURE(FSMC_NANDInitStruct->FSMC_Waitfeature));
 1120              		.loc 1 376 0 is_stmt 1
 1121 0036 7B68     		ldr	r3, [r7, #4]
 1122 0038 5B68     		ldr	r3, [r3, #4]
 1123 003a 002B     		cmp	r3, #0
 1124 003c 0BD0     		beq	.L49
 1125              		.loc 1 376 0 is_stmt 0 discriminator 1
 1126 003e 7B68     		ldr	r3, [r7, #4]
 1127 0040 5B68     		ldr	r3, [r3, #4]
 1128 0042 022B     		cmp	r3, #2
 1129 0044 07D0     		beq	.L49
 1130 0046 40F20000 		movw	r0, #:lower16:.LC0
 1131 004a C0F20000 		movt	r0, #:upper16:.LC0
 1132 004e 4FF4BC71 		mov	r1, #376
 1133 0052 FFF7FEFF 		bl	assert_failed
 1134              	.L49:
 377:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_MEMORY_WIDTH(FSMC_NANDInitStruct->FSMC_MemoryDataWidth));
 1135              		.loc 1 377 0 is_stmt 1
 1136 0056 7B68     		ldr	r3, [r7, #4]
 1137 0058 9B68     		ldr	r3, [r3, #8]
 1138 005a 002B     		cmp	r3, #0
 1139 005c 0BD0     		beq	.L50
 1140              		.loc 1 377 0 is_stmt 0 discriminator 1
 1141 005e 7B68     		ldr	r3, [r7, #4]
 1142 0060 9B68     		ldr	r3, [r3, #8]
 1143 0062 102B     		cmp	r3, #16
 1144 0064 07D0     		beq	.L50
 1145 0066 40F20000 		movw	r0, #:lower16:.LC0
 1146 006a C0F20000 		movt	r0, #:upper16:.LC0
 1147 006e 40F27911 		movw	r1, #377
 1148 0072 FFF7FEFF 		bl	assert_failed
 1149              	.L50:
 378:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_ECC_STATE(FSMC_NANDInitStruct->FSMC_ECC));
 1150              		.loc 1 378 0 is_stmt 1
 1151 0076 7B68     		ldr	r3, [r7, #4]
 1152 0078 DB68     		ldr	r3, [r3, #12]
 1153 007a 002B     		cmp	r3, #0
 1154 007c 0BD0     		beq	.L51
 1155              		.loc 1 378 0 is_stmt 0 discriminator 1
 1156 007e 7B68     		ldr	r3, [r7, #4]
 1157 0080 DB68     		ldr	r3, [r3, #12]
 1158 0082 402B     		cmp	r3, #64
 1159 0084 07D0     		beq	.L51
 1160 0086 40F20000 		movw	r0, #:lower16:.LC0
 1161 008a C0F20000 		movt	r0, #:upper16:.LC0
 1162 008e 4FF4BD71 		mov	r1, #378
 1163 0092 FFF7FEFF 		bl	assert_failed
 1164              	.L51:
 379:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_ECCPAGE_SIZE(FSMC_NANDInitStruct->FSMC_ECCPageSize));
 1165              		.loc 1 379 0 is_stmt 1
 1166 0096 7B68     		ldr	r3, [r7, #4]
 1167 0098 1B69     		ldr	r3, [r3, #16]
 1168 009a 002B     		cmp	r3, #0
 1169 009c 20D0     		beq	.L52
 1170              		.loc 1 379 0 is_stmt 0 discriminator 1
 1171 009e 7B68     		ldr	r3, [r7, #4]
 1172 00a0 1B69     		ldr	r3, [r3, #16]
 1173 00a2 B3F5003F 		cmp	r3, #131072
 1174 00a6 1BD0     		beq	.L52
 1175 00a8 7B68     		ldr	r3, [r7, #4]
 1176 00aa 1B69     		ldr	r3, [r3, #16]
 1177 00ac B3F5802F 		cmp	r3, #262144
 1178 00b0 16D0     		beq	.L52
 1179 00b2 7B68     		ldr	r3, [r7, #4]
 1180 00b4 1B69     		ldr	r3, [r3, #16]
 1181 00b6 B3F5C02F 		cmp	r3, #393216
 1182 00ba 11D0     		beq	.L52
 1183 00bc 7B68     		ldr	r3, [r7, #4]
 1184 00be 1B69     		ldr	r3, [r3, #16]
 1185 00c0 B3F5002F 		cmp	r3, #524288
 1186 00c4 0CD0     		beq	.L52
 1187 00c6 7B68     		ldr	r3, [r7, #4]
 1188 00c8 1B69     		ldr	r3, [r3, #16]
 1189 00ca B3F5202F 		cmp	r3, #655360
 1190 00ce 07D0     		beq	.L52
 1191 00d0 40F20000 		movw	r0, #:lower16:.LC0
 1192 00d4 C0F20000 		movt	r0, #:upper16:.LC0
 1193 00d8 40F27B11 		movw	r1, #379
 1194 00dc FFF7FEFF 		bl	assert_failed
 1195              	.L52:
 380:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_TCLR_TIME(FSMC_NANDInitStruct->FSMC_TCLRSetupTime));
 1196              		.loc 1 380 0 is_stmt 1
 1197 00e0 7B68     		ldr	r3, [r7, #4]
 1198 00e2 5B69     		ldr	r3, [r3, #20]
 1199 00e4 FF2B     		cmp	r3, #255
 1200 00e6 07D9     		bls	.L53
 1201              		.loc 1 380 0 is_stmt 0 discriminator 1
 1202 00e8 40F20000 		movw	r0, #:lower16:.LC0
 1203 00ec C0F20000 		movt	r0, #:upper16:.LC0
 1204 00f0 4FF4BE71 		mov	r1, #380
 1205 00f4 FFF7FEFF 		bl	assert_failed
 1206              	.L53:
 381:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param( IS_FSMC_TAR_TIME(FSMC_NANDInitStruct->FSMC_TARSetupTime));
 1207              		.loc 1 381 0 is_stmt 1
 1208 00f8 7B68     		ldr	r3, [r7, #4]
 1209 00fa 9B69     		ldr	r3, [r3, #24]
 1210 00fc FF2B     		cmp	r3, #255
 1211 00fe 07D9     		bls	.L54
 1212              		.loc 1 381 0 is_stmt 0 discriminator 1
 1213 0100 40F20000 		movw	r0, #:lower16:.LC0
 1214 0104 C0F20000 		movt	r0, #:upper16:.LC0
 1215 0108 40F27D11 		movw	r1, #381
 1216 010c FFF7FEFF 		bl	assert_failed
 1217              	.L54:
 382:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 1218              		.loc 1 382 0 is_stmt 1
 1219 0110 7B68     		ldr	r3, [r7, #4]
 1220 0112 DB69     		ldr	r3, [r3, #28]
 1221 0114 1B68     		ldr	r3, [r3]
 1222 0116 FF2B     		cmp	r3, #255
 1223 0118 07D9     		bls	.L55
 1224              		.loc 1 382 0 is_stmt 0 discriminator 1
 1225 011a 40F20000 		movw	r0, #:lower16:.LC0
 1226 011e C0F20000 		movt	r0, #:upper16:.LC0
 1227 0122 4FF4BF71 		mov	r1, #382
 1228 0126 FFF7FEFF 		bl	assert_failed
 1229              	.L55:
 383:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupT
 1230              		.loc 1 383 0 is_stmt 1
 1231 012a 7B68     		ldr	r3, [r7, #4]
 1232 012c DB69     		ldr	r3, [r3, #28]
 1233 012e 5B68     		ldr	r3, [r3, #4]
 1234 0130 FF2B     		cmp	r3, #255
 1235 0132 07D9     		bls	.L56
 1236              		.loc 1 383 0 is_stmt 0 discriminator 1
 1237 0134 40F20000 		movw	r0, #:lower16:.LC0
 1238 0138 C0F20000 		movt	r0, #:upper16:.LC0
 1239 013c 40F27F11 		movw	r1, #383
 1240 0140 FFF7FEFF 		bl	assert_failed
 1241              	.L56:
 384:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupT
 1242              		.loc 1 384 0 is_stmt 1
 1243 0144 7B68     		ldr	r3, [r7, #4]
 1244 0146 DB69     		ldr	r3, [r3, #28]
 1245 0148 9B68     		ldr	r3, [r3, #8]
 1246 014a FF2B     		cmp	r3, #255
 1247 014c 07D9     		bls	.L57
 1248              		.loc 1 384 0 is_stmt 0 discriminator 1
 1249 014e 40F20000 		movw	r0, #:lower16:.LC0
 1250 0152 C0F20000 		movt	r0, #:upper16:.LC0
 1251 0156 4FF4C071 		mov	r1, #384
 1252 015a FFF7FEFF 		bl	assert_failed
 1253              	.L57:
 385:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTim
 1254              		.loc 1 385 0 is_stmt 1
 1255 015e 7B68     		ldr	r3, [r7, #4]
 1256 0160 DB69     		ldr	r3, [r3, #28]
 1257 0162 DB68     		ldr	r3, [r3, #12]
 1258 0164 FF2B     		cmp	r3, #255
 1259 0166 07D9     		bls	.L58
 1260              		.loc 1 385 0 is_stmt 0 discriminator 1
 1261 0168 40F20000 		movw	r0, #:lower16:.LC0
 1262 016c C0F20000 		movt	r0, #:upper16:.LC0
 1263 0170 40F28111 		movw	r1, #385
 1264 0174 FFF7FEFF 		bl	assert_failed
 1265              	.L58:
 386:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 1266              		.loc 1 386 0 is_stmt 1
 1267 0178 7B68     		ldr	r3, [r7, #4]
 1268 017a 1B6A     		ldr	r3, [r3, #32]
 1269 017c 1B68     		ldr	r3, [r3]
 1270 017e FF2B     		cmp	r3, #255
 1271 0180 07D9     		bls	.L59
 1272              		.loc 1 386 0 is_stmt 0 discriminator 1
 1273 0182 40F20000 		movw	r0, #:lower16:.LC0
 1274 0186 C0F20000 		movt	r0, #:upper16:.LC0
 1275 018a 4FF4C171 		mov	r1, #386
 1276 018e FFF7FEFF 		bl	assert_failed
 1277              	.L59:
 387:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSet
 1278              		.loc 1 387 0 is_stmt 1
 1279 0192 7B68     		ldr	r3, [r7, #4]
 1280 0194 1B6A     		ldr	r3, [r3, #32]
 1281 0196 5B68     		ldr	r3, [r3, #4]
 1282 0198 FF2B     		cmp	r3, #255
 1283 019a 07D9     		bls	.L60
 1284              		.loc 1 387 0 is_stmt 0 discriminator 1
 1285 019c 40F20000 		movw	r0, #:lower16:.LC0
 1286 01a0 C0F20000 		movt	r0, #:upper16:.LC0
 1287 01a4 40F28311 		movw	r1, #387
 1288 01a8 FFF7FEFF 		bl	assert_failed
 1289              	.L60:
 388:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSet
 1290              		.loc 1 388 0 is_stmt 1
 1291 01ac 7B68     		ldr	r3, [r7, #4]
 1292 01ae 1B6A     		ldr	r3, [r3, #32]
 1293 01b0 9B68     		ldr	r3, [r3, #8]
 1294 01b2 FF2B     		cmp	r3, #255
 1295 01b4 07D9     		bls	.L61
 1296              		.loc 1 388 0 is_stmt 0 discriminator 1
 1297 01b6 40F20000 		movw	r0, #:lower16:.LC0
 1298 01ba C0F20000 		movt	r0, #:upper16:.LC0
 1299 01be 4FF4C271 		mov	r1, #388
 1300 01c2 FFF7FEFF 		bl	assert_failed
 1301              	.L61:
 389:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetup
 1302              		.loc 1 389 0 is_stmt 1
 1303 01c6 7B68     		ldr	r3, [r7, #4]
 1304 01c8 1B6A     		ldr	r3, [r3, #32]
 1305 01ca DB68     		ldr	r3, [r3, #12]
 1306 01cc FF2B     		cmp	r3, #255
 1307 01ce 07D9     		bls	.L62
 1308              		.loc 1 389 0 is_stmt 0 discriminator 1
 1309 01d0 40F20000 		movw	r0, #:lower16:.LC0
 1310 01d4 C0F20000 		movt	r0, #:upper16:.LC0
 1311 01d8 40F28511 		movw	r1, #389
 1312 01dc FFF7FEFF 		bl	assert_failed
 1313              	.L62:
 390:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 391:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
 392:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 1314              		.loc 1 392 0 is_stmt 1
 1315 01e0 7B68     		ldr	r3, [r7, #4]
 1316 01e2 5A68     		ldr	r2, [r3, #4]
 393:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             PCR_MEMORYTYPE_NAND |
 394:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 1317              		.loc 1 394 0
 1318 01e4 7B68     		ldr	r3, [r7, #4]
 1319 01e6 9B68     		ldr	r3, [r3, #8]
 393:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             PCR_MEMORYTYPE_NAND |
 1320              		.loc 1 393 0
 1321 01e8 1A43     		orrs	r2, r2, r3
 395:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 1322              		.loc 1 395 0
 1323 01ea 7B68     		ldr	r3, [r7, #4]
 1324 01ec DB68     		ldr	r3, [r3, #12]
 394:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 1325              		.loc 1 394 0
 1326 01ee 1A43     		orrs	r2, r2, r3
 396:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 1327              		.loc 1 396 0
 1328 01f0 7B68     		ldr	r3, [r7, #4]
 1329 01f2 1B69     		ldr	r3, [r3, #16]
 395:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 1330              		.loc 1 395 0
 1331 01f4 1A43     		orrs	r2, r2, r3
 397:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 1332              		.loc 1 397 0
 1333 01f6 7B68     		ldr	r3, [r7, #4]
 1334 01f8 5B69     		ldr	r3, [r3, #20]
 1335 01fa 5B02     		lsls	r3, r3, #9
 396:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 1336              		.loc 1 396 0
 1337 01fc 1A43     		orrs	r2, r2, r3
 398:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 1338              		.loc 1 398 0
 1339 01fe 7B68     		ldr	r3, [r7, #4]
 1340 0200 9B69     		ldr	r3, [r3, #24]
 1341 0202 5B03     		lsls	r3, r3, #13
 397:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 1342              		.loc 1 397 0
 1343 0204 1343     		orrs	r3, r3, r2
 392:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             PCR_MEMORYTYPE_NAND |
 1344              		.loc 1 392 0
 1345 0206 43F00803 		orr	r3, r3, #8
 1346 020a 7B61     		str	r3, [r7, #20]
 399:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 400:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
 401:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 1347              		.loc 1 401 0
 1348 020c 7B68     		ldr	r3, [r7, #4]
 1349 020e DB69     		ldr	r3, [r3, #28]
 1350 0210 1A68     		ldr	r2, [r3]
 402:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1351              		.loc 1 402 0
 1352 0212 7B68     		ldr	r3, [r7, #4]
 1353 0214 DB69     		ldr	r3, [r3, #28]
 1354 0216 5B68     		ldr	r3, [r3, #4]
 1355 0218 1B02     		lsls	r3, r3, #8
 401:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1356              		.loc 1 401 0
 1357 021a 1A43     		orrs	r2, r2, r3
 403:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 1358              		.loc 1 403 0
 1359 021c 7B68     		ldr	r3, [r7, #4]
 1360 021e DB69     		ldr	r3, [r3, #28]
 1361 0220 9B68     		ldr	r3, [r3, #8]
 1362 0222 1B04     		lsls	r3, r3, #16
 402:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1363              		.loc 1 402 0
 1364 0224 1A43     		orrs	r2, r2, r3
 404:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 1365              		.loc 1 404 0
 1366 0226 7B68     		ldr	r3, [r7, #4]
 1367 0228 DB69     		ldr	r3, [r3, #28]
 1368 022a DB68     		ldr	r3, [r3, #12]
 1369 022c 1B06     		lsls	r3, r3, #24
 401:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1370              		.loc 1 401 0
 1371 022e 1343     		orrs	r3, r3, r2
 1372 0230 3B61     		str	r3, [r7, #16]
 405:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 406:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
 407:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 1373              		.loc 1 407 0
 1374 0232 7B68     		ldr	r3, [r7, #4]
 1375 0234 1B6A     		ldr	r3, [r3, #32]
 1376 0236 1A68     		ldr	r2, [r3]
 408:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1377              		.loc 1 408 0
 1378 0238 7B68     		ldr	r3, [r7, #4]
 1379 023a 1B6A     		ldr	r3, [r3, #32]
 1380 023c 5B68     		ldr	r3, [r3, #4]
 1381 023e 1B02     		lsls	r3, r3, #8
 407:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1382              		.loc 1 407 0
 1383 0240 1A43     		orrs	r2, r2, r3
 409:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 1384              		.loc 1 409 0
 1385 0242 7B68     		ldr	r3, [r7, #4]
 1386 0244 1B6A     		ldr	r3, [r3, #32]
 1387 0246 9B68     		ldr	r3, [r3, #8]
 1388 0248 1B04     		lsls	r3, r3, #16
 408:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1389              		.loc 1 408 0
 1390 024a 1A43     		orrs	r2, r2, r3
 410:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 1391              		.loc 1 410 0
 1392 024c 7B68     		ldr	r3, [r7, #4]
 1393 024e 1B6A     		ldr	r3, [r3, #32]
 1394 0250 DB68     		ldr	r3, [r3, #12]
 1395 0252 1B06     		lsls	r3, r3, #24
 407:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 1396              		.loc 1 407 0
 1397 0254 1343     		orrs	r3, r3, r2
 1398 0256 FB60     		str	r3, [r7, #12]
 411:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 412:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 1399              		.loc 1 412 0
 1400 0258 7B68     		ldr	r3, [r7, #4]
 1401 025a 1B68     		ldr	r3, [r3]
 1402 025c 102B     		cmp	r3, #16
 1403 025e 0FD1     		bne	.L63
 413:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 414:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* FSMC_Bank2_NAND registers configuration */
 415:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PCR2 = tmppcr;
 1404              		.loc 1 415 0
 1405 0260 6023     		movs	r3, #96
 1406 0262 CAF20003 		movt	r3, 40960
 1407 0266 7A69     		ldr	r2, [r7, #20]
 1408 0268 1A60     		str	r2, [r3]
 416:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PMEM2 = tmppmem;
 1409              		.loc 1 416 0
 1410 026a 6023     		movs	r3, #96
 1411 026c CAF20003 		movt	r3, 40960
 1412 0270 3A69     		ldr	r2, [r7, #16]
 1413 0272 9A60     		str	r2, [r3, #8]
 417:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->PATT2 = tmppatt;
 1414              		.loc 1 417 0
 1415 0274 6023     		movs	r3, #96
 1416 0276 CAF20003 		movt	r3, 40960
 1417 027a FA68     		ldr	r2, [r7, #12]
 1418 027c DA60     		str	r2, [r3, #12]
 1419 027e 0EE0     		b	.L47
 1420              	.L63:
 418:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 419:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 420:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 421:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* FSMC_Bank3_NAND registers configuration */
 422:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PCR3 = tmppcr;
 1421              		.loc 1 422 0
 1422 0280 8023     		movs	r3, #128
 1423 0282 CAF20003 		movt	r3, 40960
 1424 0286 7A69     		ldr	r2, [r7, #20]
 1425 0288 1A60     		str	r2, [r3]
 423:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PMEM3 = tmppmem;
 1426              		.loc 1 423 0
 1427 028a 8023     		movs	r3, #128
 1428 028c CAF20003 		movt	r3, 40960
 1429 0290 3A69     		ldr	r2, [r7, #16]
 1430 0292 9A60     		str	r2, [r3, #8]
 424:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->PATT3 = tmppatt;
 1431              		.loc 1 424 0
 1432 0294 8023     		movs	r3, #128
 1433 0296 CAF20003 		movt	r3, 40960
 1434 029a FA68     		ldr	r2, [r7, #12]
 1435 029c DA60     		str	r2, [r3, #12]
 1436              	.L47:
 425:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 426:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1437              		.loc 1 426 0
 1438 029e 1837     		adds	r7, r7, #24
 1439 02a0 BD46     		mov	sp, r7
 1440              		@ sp needed
 1441 02a2 80BD     		pop	{r7, pc}
 1442              		.cfi_endproc
 1443              	.LFE115:
 1445              		.section	.text.FSMC_NANDStructInit,"ax",%progbits
 1446              		.align	2
 1447              		.global	FSMC_NANDStructInit
 1448              		.thumb
 1449              		.thumb_func
 1451              	FSMC_NANDStructInit:
 1452              	.LFB116:
 427:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 428:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 429:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 430:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_NANDInitStruct member with its default value.
 431:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef structure which
 432:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         will be initialized.
 433:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 434:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 435:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 436:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** { 
 1453              		.loc 1 436 0
 1454              		.cfi_startproc
 1455              		@ args = 0, pretend = 0, frame = 8
 1456              		@ frame_needed = 1, uses_anonymous_args = 0
 1457              		@ link register save eliminated.
 1458 0000 80B4     		push	{r7}
 1459              	.LCFI18:
 1460              		.cfi_def_cfa_offset 4
 1461              		.cfi_offset 7, -4
 1462 0002 83B0     		sub	sp, sp, #12
 1463              	.LCFI19:
 1464              		.cfi_def_cfa_offset 16
 1465 0004 00AF     		add	r7, sp, #0
 1466              	.LCFI20:
 1467              		.cfi_def_cfa_register 7
 1468 0006 7860     		str	r0, [r7, #4]
 437:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Reset NAND Init structure parameters values */
 438:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 1469              		.loc 1 438 0
 1470 0008 7B68     		ldr	r3, [r7, #4]
 1471 000a 1022     		movs	r2, #16
 1472 000c 1A60     		str	r2, [r3]
 439:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 1473              		.loc 1 439 0
 1474 000e 7B68     		ldr	r3, [r7, #4]
 1475 0010 0022     		movs	r2, #0
 1476 0012 5A60     		str	r2, [r3, #4]
 440:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 1477              		.loc 1 440 0
 1478 0014 7B68     		ldr	r3, [r7, #4]
 1479 0016 0022     		movs	r2, #0
 1480 0018 9A60     		str	r2, [r3, #8]
 441:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 1481              		.loc 1 441 0
 1482 001a 7B68     		ldr	r3, [r7, #4]
 1483 001c 0022     		movs	r2, #0
 1484 001e DA60     		str	r2, [r3, #12]
 442:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 1485              		.loc 1 442 0
 1486 0020 7B68     		ldr	r3, [r7, #4]
 1487 0022 0022     		movs	r2, #0
 1488 0024 1A61     		str	r2, [r3, #16]
 443:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 1489              		.loc 1 443 0
 1490 0026 7B68     		ldr	r3, [r7, #4]
 1491 0028 0022     		movs	r2, #0
 1492 002a 5A61     		str	r2, [r3, #20]
 444:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 1493              		.loc 1 444 0
 1494 002c 7B68     		ldr	r3, [r7, #4]
 1495 002e 0022     		movs	r2, #0
 1496 0030 9A61     		str	r2, [r3, #24]
 445:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1497              		.loc 1 445 0
 1498 0032 7B68     		ldr	r3, [r7, #4]
 1499 0034 DB69     		ldr	r3, [r3, #28]
 1500 0036 FC22     		movs	r2, #252
 1501 0038 1A60     		str	r2, [r3]
 446:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1502              		.loc 1 446 0
 1503 003a 7B68     		ldr	r3, [r7, #4]
 1504 003c DB69     		ldr	r3, [r3, #28]
 1505 003e FC22     		movs	r2, #252
 1506 0040 5A60     		str	r2, [r3, #4]
 447:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1507              		.loc 1 447 0
 1508 0042 7B68     		ldr	r3, [r7, #4]
 1509 0044 DB69     		ldr	r3, [r3, #28]
 1510 0046 FC22     		movs	r2, #252
 1511 0048 9A60     		str	r2, [r3, #8]
 448:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 1512              		.loc 1 448 0
 1513 004a 7B68     		ldr	r3, [r7, #4]
 1514 004c DB69     		ldr	r3, [r3, #28]
 1515 004e FC22     		movs	r2, #252
 1516 0050 DA60     		str	r2, [r3, #12]
 449:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1517              		.loc 1 449 0
 1518 0052 7B68     		ldr	r3, [r7, #4]
 1519 0054 1B6A     		ldr	r3, [r3, #32]
 1520 0056 FC22     		movs	r2, #252
 1521 0058 1A60     		str	r2, [r3]
 450:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1522              		.loc 1 450 0
 1523 005a 7B68     		ldr	r3, [r7, #4]
 1524 005c 1B6A     		ldr	r3, [r3, #32]
 1525 005e FC22     		movs	r2, #252
 1526 0060 5A60     		str	r2, [r3, #4]
 451:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1527              		.loc 1 451 0
 1528 0062 7B68     		ldr	r3, [r7, #4]
 1529 0064 1B6A     		ldr	r3, [r3, #32]
 1530 0066 FC22     		movs	r2, #252
 1531 0068 9A60     		str	r2, [r3, #8]
 452:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 1532              		.loc 1 452 0
 1533 006a 7B68     		ldr	r3, [r7, #4]
 1534 006c 1B6A     		ldr	r3, [r3, #32]
 1535 006e FC22     		movs	r2, #252
 1536 0070 DA60     		str	r2, [r3, #12]
 453:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1537              		.loc 1 453 0
 1538 0072 0C37     		adds	r7, r7, #12
 1539 0074 BD46     		mov	sp, r7
 1540              		@ sp needed
 1541 0076 5DF8047B 		ldr	r7, [sp], #4
 1542 007a 7047     		bx	lr
 1543              		.cfi_endproc
 1544              	.LFE116:
 1546              		.section	.text.FSMC_NANDCmd,"ax",%progbits
 1547              		.align	2
 1548              		.global	FSMC_NANDCmd
 1549              		.thumb
 1550              		.thumb_func
 1552              	FSMC_NANDCmd:
 1553              	.LFB117:
 454:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 455:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 456:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified NAND Memory Bank.
 457:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 458:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 459:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 460:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 461:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 462:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 463:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 464:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 465:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1554              		.loc 1 465 0
 1555              		.cfi_startproc
 1556              		@ args = 0, pretend = 0, frame = 8
 1557              		@ frame_needed = 1, uses_anonymous_args = 0
 1558 0000 80B5     		push	{r7, lr}
 1559              	.LCFI21:
 1560              		.cfi_def_cfa_offset 8
 1561              		.cfi_offset 7, -8
 1562              		.cfi_offset 14, -4
 1563 0002 82B0     		sub	sp, sp, #8
 1564              	.LCFI22:
 1565              		.cfi_def_cfa_offset 16
 1566 0004 00AF     		add	r7, sp, #0
 1567              	.LCFI23:
 1568              		.cfi_def_cfa_register 7
 1569 0006 7860     		str	r0, [r7, #4]
 1570 0008 0B46     		mov	r3, r1
 1571 000a FB70     		strb	r3, [r7, #3]
 466:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 1572              		.loc 1 466 0
 1573 000c 7B68     		ldr	r3, [r7, #4]
 1574 000e 102B     		cmp	r3, #16
 1575 0010 0BD0     		beq	.L67
 1576              		.loc 1 466 0 is_stmt 0 discriminator 1
 1577 0012 7B68     		ldr	r3, [r7, #4]
 1578 0014 B3F5807F 		cmp	r3, #256
 1579 0018 07D0     		beq	.L67
 1580 001a 40F20000 		movw	r0, #:lower16:.LC0
 1581 001e C0F20000 		movt	r0, #:upper16:.LC0
 1582 0022 4FF4E971 		mov	r1, #466
 1583 0026 FFF7FEFF 		bl	assert_failed
 1584              	.L67:
 467:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1585              		.loc 1 467 0 is_stmt 1
 1586 002a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1587 002c 002B     		cmp	r3, #0
 1588 002e 0AD0     		beq	.L68
 1589              		.loc 1 467 0 is_stmt 0 discriminator 1
 1590 0030 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1591 0032 012B     		cmp	r3, #1
 1592 0034 07D0     		beq	.L68
 1593 0036 40F20000 		movw	r0, #:lower16:.LC0
 1594 003a C0F20000 		movt	r0, #:upper16:.LC0
 1595 003e 40F2D311 		movw	r1, #467
 1596 0042 FFF7FEFF 		bl	assert_failed
 1597              	.L68:
 468:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 469:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 1598              		.loc 1 469 0 is_stmt 1
 1599 0046 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1600 0048 002B     		cmp	r3, #0
 1601 004a 18D0     		beq	.L69
 470:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 471:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
 472:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1602              		.loc 1 472 0
 1603 004c 7B68     		ldr	r3, [r7, #4]
 1604 004e 102B     		cmp	r3, #16
 1605 0050 0AD1     		bne	.L70
 473:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 474:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_PBKEN_SET;
 1606              		.loc 1 474 0
 1607 0052 6023     		movs	r3, #96
 1608 0054 CAF20003 		movt	r3, 40960
 1609 0058 6022     		movs	r2, #96
 1610 005a CAF20002 		movt	r2, 40960
 1611 005e 1268     		ldr	r2, [r2]
 1612 0060 42F00402 		orr	r2, r2, #4
 1613 0064 1A60     		str	r2, [r3]
 1614 0066 28E0     		b	.L66
 1615              	.L70:
 475:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 476:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 477:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 478:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_PBKEN_SET;
 1616              		.loc 1 478 0
 1617 0068 8023     		movs	r3, #128
 1618 006a CAF20003 		movt	r3, 40960
 1619 006e 8022     		movs	r2, #128
 1620 0070 CAF20002 		movt	r2, 40960
 1621 0074 1268     		ldr	r2, [r2]
 1622 0076 42F00402 		orr	r2, r2, #4
 1623 007a 1A60     		str	r2, [r3]
 1624 007c 1DE0     		b	.L66
 1625              	.L69:
 479:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 480:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 481:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 482:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 483:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
 484:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1626              		.loc 1 484 0
 1627 007e 7B68     		ldr	r3, [r7, #4]
 1628 0080 102B     		cmp	r3, #16
 1629 0082 0DD1     		bne	.L73
 485:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 486:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
 1630              		.loc 1 486 0
 1631 0084 6022     		movs	r2, #96
 1632 0086 CAF20002 		movt	r2, 40960
 1633 008a 6023     		movs	r3, #96
 1634 008c CAF20003 		movt	r3, 40960
 1635 0090 1968     		ldr	r1, [r3]
 1636 0092 4FF6FB73 		movw	r3, #65531
 1637 0096 C0F20F03 		movt	r3, 15
 1638 009a 0B40     		ands	r3, r3, r1
 1639 009c 1360     		str	r3, [r2]
 1640 009e 0CE0     		b	.L66
 1641              	.L73:
 487:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 488:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 489:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 490:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
 1642              		.loc 1 490 0
 1643 00a0 8022     		movs	r2, #128
 1644 00a2 CAF20002 		movt	r2, 40960
 1645 00a6 8023     		movs	r3, #128
 1646 00a8 CAF20003 		movt	r3, 40960
 1647 00ac 1968     		ldr	r1, [r3]
 1648 00ae 4FF6FB73 		movw	r3, #65531
 1649 00b2 C0F20F03 		movt	r3, 15
 1650 00b6 0B40     		ands	r3, r3, r1
 1651 00b8 1360     		str	r3, [r2]
 1652              	.L66:
 491:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 492:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 493:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1653              		.loc 1 493 0
 1654 00ba 0837     		adds	r7, r7, #8
 1655 00bc BD46     		mov	sp, r7
 1656              		@ sp needed
 1657 00be 80BD     		pop	{r7, pc}
 1658              		.cfi_endproc
 1659              	.LFE117:
 1661              		.section	.text.FSMC_NANDECCCmd,"ax",%progbits
 1662              		.align	2
 1663              		.global	FSMC_NANDECCCmd
 1664              		.thumb
 1665              		.thumb_func
 1667              	FSMC_NANDECCCmd:
 1668              	.LFB118:
 494:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 495:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the FSMC NAND ECC feature.
 496:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 497:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 498:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 499:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 500:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the FSMC NAND ECC feature.  
 501:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 502:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 503:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 504:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 505:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1669              		.loc 1 505 0
 1670              		.cfi_startproc
 1671              		@ args = 0, pretend = 0, frame = 8
 1672              		@ frame_needed = 1, uses_anonymous_args = 0
 1673 0000 80B5     		push	{r7, lr}
 1674              	.LCFI24:
 1675              		.cfi_def_cfa_offset 8
 1676              		.cfi_offset 7, -8
 1677              		.cfi_offset 14, -4
 1678 0002 82B0     		sub	sp, sp, #8
 1679              	.LCFI25:
 1680              		.cfi_def_cfa_offset 16
 1681 0004 00AF     		add	r7, sp, #0
 1682              	.LCFI26:
 1683              		.cfi_def_cfa_register 7
 1684 0006 7860     		str	r0, [r7, #4]
 1685 0008 0B46     		mov	r3, r1
 1686 000a FB70     		strb	r3, [r7, #3]
 506:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 1687              		.loc 1 506 0
 1688 000c 7B68     		ldr	r3, [r7, #4]
 1689 000e 102B     		cmp	r3, #16
 1690 0010 0BD0     		beq	.L75
 1691              		.loc 1 506 0 is_stmt 0 discriminator 1
 1692 0012 7B68     		ldr	r3, [r7, #4]
 1693 0014 B3F5807F 		cmp	r3, #256
 1694 0018 07D0     		beq	.L75
 1695 001a 40F20000 		movw	r0, #:lower16:.LC0
 1696 001e C0F20000 		movt	r0, #:upper16:.LC0
 1697 0022 4FF4FD71 		mov	r1, #506
 1698 0026 FFF7FEFF 		bl	assert_failed
 1699              	.L75:
 507:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1700              		.loc 1 507 0 is_stmt 1
 1701 002a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1702 002c 002B     		cmp	r3, #0
 1703 002e 0AD0     		beq	.L76
 1704              		.loc 1 507 0 is_stmt 0 discriminator 1
 1705 0030 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1706 0032 012B     		cmp	r3, #1
 1707 0034 07D0     		beq	.L76
 1708 0036 40F20000 		movw	r0, #:lower16:.LC0
 1709 003a C0F20000 		movt	r0, #:upper16:.LC0
 1710 003e 40F2FB11 		movw	r1, #507
 1711 0042 FFF7FEFF 		bl	assert_failed
 1712              	.L76:
 508:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 509:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 1713              		.loc 1 509 0 is_stmt 1
 1714 0046 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1715 0048 002B     		cmp	r3, #0
 1716 004a 18D0     		beq	.L77
 510:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 511:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
 512:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1717              		.loc 1 512 0
 1718 004c 7B68     		ldr	r3, [r7, #4]
 1719 004e 102B     		cmp	r3, #16
 1720 0050 0AD1     		bne	.L78
 513:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 514:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_ECCEN_SET;
 1721              		.loc 1 514 0
 1722 0052 6023     		movs	r3, #96
 1723 0054 CAF20003 		movt	r3, 40960
 1724 0058 6022     		movs	r2, #96
 1725 005a CAF20002 		movt	r2, 40960
 1726 005e 1268     		ldr	r2, [r2]
 1727 0060 42F04002 		orr	r2, r2, #64
 1728 0064 1A60     		str	r2, [r3]
 1729 0066 28E0     		b	.L74
 1730              	.L78:
 515:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 516:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 517:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 518:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_ECCEN_SET;
 1731              		.loc 1 518 0
 1732 0068 8023     		movs	r3, #128
 1733 006a CAF20003 		movt	r3, 40960
 1734 006e 8022     		movs	r2, #128
 1735 0070 CAF20002 		movt	r2, 40960
 1736 0074 1268     		ldr	r2, [r2]
 1737 0076 42F04002 		orr	r2, r2, #64
 1738 007a 1A60     		str	r2, [r3]
 1739 007c 1DE0     		b	.L74
 1740              	.L77:
 519:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 520:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 521:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 522:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 523:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register *
 524:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1741              		.loc 1 524 0
 1742 007e 7B68     		ldr	r3, [r7, #4]
 1743 0080 102B     		cmp	r3, #16
 1744 0082 0DD1     		bne	.L81
 525:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 526:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
 1745              		.loc 1 526 0
 1746 0084 6022     		movs	r2, #96
 1747 0086 CAF20002 		movt	r2, 40960
 1748 008a 6023     		movs	r3, #96
 1749 008c CAF20003 		movt	r3, 40960
 1750 0090 1968     		ldr	r1, [r3]
 1751 0092 4FF6BF73 		movw	r3, #65471
 1752 0096 C0F20F03 		movt	r3, 15
 1753 009a 0B40     		ands	r3, r3, r1
 1754 009c 1360     		str	r3, [r2]
 1755 009e 0CE0     		b	.L74
 1756              	.L81:
 527:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 528:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 529:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 530:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
 1757              		.loc 1 530 0
 1758 00a0 8022     		movs	r2, #128
 1759 00a2 CAF20002 		movt	r2, 40960
 1760 00a6 8023     		movs	r3, #128
 1761 00a8 CAF20003 		movt	r3, 40960
 1762 00ac 1968     		ldr	r1, [r3]
 1763 00ae 4FF6BF73 		movw	r3, #65471
 1764 00b2 C0F20F03 		movt	r3, 15
 1765 00b6 0B40     		ands	r3, r3, r1
 1766 00b8 1360     		str	r3, [r2]
 1767              	.L74:
 531:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 532:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 533:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1768              		.loc 1 533 0
 1769 00ba 0837     		adds	r7, r7, #8
 1770 00bc BD46     		mov	sp, r7
 1771              		@ sp needed
 1772 00be 80BD     		pop	{r7, pc}
 1773              		.cfi_endproc
 1774              	.LFE118:
 1776              		.section	.text.FSMC_GetECC,"ax",%progbits
 1777              		.align	2
 1778              		.global	FSMC_GetECC
 1779              		.thumb
 1780              		.thumb_func
 1782              	FSMC_GetECC:
 1783              	.LFB119:
 534:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 535:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 536:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Returns the error correction code register value.
 537:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 538:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 539:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 540:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 541:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval The Error Correction Code (ECC) value.
 542:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 543:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
 544:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1784              		.loc 1 544 0
 1785              		.cfi_startproc
 1786              		@ args = 0, pretend = 0, frame = 16
 1787              		@ frame_needed = 1, uses_anonymous_args = 0
 1788              		@ link register save eliminated.
 1789 0000 80B4     		push	{r7}
 1790              	.LCFI27:
 1791              		.cfi_def_cfa_offset 4
 1792              		.cfi_offset 7, -4
 1793 0002 85B0     		sub	sp, sp, #20
 1794              	.LCFI28:
 1795              		.cfi_def_cfa_offset 24
 1796 0004 00AF     		add	r7, sp, #0
 1797              	.LCFI29:
 1798              		.cfi_def_cfa_register 7
 1799 0006 7860     		str	r0, [r7, #4]
 545:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t eccval = 0x00000000;
 1800              		.loc 1 545 0
 1801 0008 0023     		movs	r3, #0
 1802 000a FB60     		str	r3, [r7, #12]
 546:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 547:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1803              		.loc 1 547 0
 1804 000c 7B68     		ldr	r3, [r7, #4]
 1805 000e 102B     		cmp	r3, #16
 1806 0010 05D1     		bne	.L83
 548:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 549:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Get the ECCR2 register value */
 550:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     eccval = FSMC_Bank2->ECCR2;
 1807              		.loc 1 550 0
 1808 0012 6023     		movs	r3, #96
 1809 0014 CAF20003 		movt	r3, 40960
 1810 0018 5B69     		ldr	r3, [r3, #20]
 1811 001a FB60     		str	r3, [r7, #12]
 1812 001c 04E0     		b	.L84
 1813              	.L83:
 551:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 552:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 553:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 554:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Get the ECCR3 register value */
 555:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     eccval = FSMC_Bank3->ECCR3;
 1814              		.loc 1 555 0
 1815 001e 8023     		movs	r3, #128
 1816 0020 CAF20003 		movt	r3, 40960
 1817 0024 5B69     		ldr	r3, [r3, #20]
 1818 0026 FB60     		str	r3, [r7, #12]
 1819              	.L84:
 556:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 557:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Return the error correction code value */
 558:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   return(eccval);
 1820              		.loc 1 558 0
 1821 0028 FB68     		ldr	r3, [r7, #12]
 559:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1822              		.loc 1 559 0
 1823 002a 1846     		mov	r0, r3
 1824 002c 1437     		adds	r7, r7, #20
 1825 002e BD46     		mov	sp, r7
 1826              		@ sp needed
 1827 0030 5DF8047B 		ldr	r7, [sp], #4
 1828 0034 7047     		bx	lr
 1829              		.cfi_endproc
 1830              	.LFE119:
 1832 0036 00BF     		.section	.text.FSMC_PCCARDDeInit,"ax",%progbits
 1833              		.align	2
 1834              		.global	FSMC_PCCARDDeInit
 1835              		.thumb
 1836              		.thumb_func
 1838              	FSMC_PCCARDDeInit:
 1839              	.LFB120:
 560:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 561:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @}
 562:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 563:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 564:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group3 PCCARD Controller functions
 565:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief   PCCARD Controller functions 
 566:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
 567:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
 568:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
 569:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                     PCCARD Controller functions
 570:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
 571:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 572:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  The following sequence should be followed to configure the FSMC to interface with
 573:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  16-bit PC Card compatible memory connected to the PCCARD Bank:
 574:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 575:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    1. Enable the clock for the FSMC and associated GPIOs using the following functions:
 576:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
 577:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
 578:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 579:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    2. FSMC pins configuration 
 580:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Connect the involved FSMC pins to AF12 using the following function 
 581:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
 582:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        - Configure these FSMC pins in alternate function mode by calling the function
 583:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           GPIO_Init();    
 584:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****        
 585:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    3. Declare a FSMC_PCCARDInitTypeDef structure, for example:
 586:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_PCCARDInitTypeDef  FSMC_PCCARDInitStructure;
 587:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       and fill the FSMC_PCCARDInitStructure variable with the allowed values of
 588:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       the structure member.
 589:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
 590:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    4. Initialize the PCCARD Controller by calling the function
 591:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_PCCARDInit(&FSMC_PCCARDInitStructure); 
 592:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 593:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    5. Then enable the PCCARD Bank:
 594:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****           FSMC_PCCARDCmd(ENABLE);  
 595:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 596:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****    6. At this stage you can read/write from/to the memory connected to the PCCARD Bank. 
 597:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 598:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 599:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 600:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 601:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 602:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 603:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Deinitializes the FSMC PCCARD Bank registers to their default reset values.
 604:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  None                       
 605:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 606:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 607:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDDeInit(void)
 608:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1840              		.loc 1 608 0
 1841              		.cfi_startproc
 1842              		@ args = 0, pretend = 0, frame = 0
 1843              		@ frame_needed = 1, uses_anonymous_args = 0
 1844              		@ link register save eliminated.
 1845 0000 80B4     		push	{r7}
 1846              	.LCFI30:
 1847              		.cfi_def_cfa_offset 4
 1848              		.cfi_offset 7, -4
 1849 0002 00AF     		add	r7, sp, #0
 1850              	.LCFI31:
 1851              		.cfi_def_cfa_register 7
 609:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set the FSMC_Bank4 registers to their reset values */
 610:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PCR4 = 0x00000018; 
 1852              		.loc 1 610 0
 1853 0004 A023     		movs	r3, #160
 1854 0006 CAF20003 		movt	r3, 40960
 1855 000a 1822     		movs	r2, #24
 1856 000c 1A60     		str	r2, [r3]
 611:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->SR4 = 0x00000000;	
 1857              		.loc 1 611 0
 1858 000e A023     		movs	r3, #160
 1859 0010 CAF20003 		movt	r3, 40960
 1860 0014 0022     		movs	r2, #0
 1861 0016 5A60     		str	r2, [r3, #4]
 612:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 1862              		.loc 1 612 0
 1863 0018 A023     		movs	r3, #160
 1864 001a CAF20003 		movt	r3, 40960
 1865 001e 4FF0FC32 		mov	r2, #-50529028
 1866 0022 9A60     		str	r2, [r3, #8]
 613:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 1867              		.loc 1 613 0
 1868 0024 A023     		movs	r3, #160
 1869 0026 CAF20003 		movt	r3, 40960
 1870 002a 4FF0FC32 		mov	r2, #-50529028
 1871 002e DA60     		str	r2, [r3, #12]
 614:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 1872              		.loc 1 614 0
 1873 0030 A023     		movs	r3, #160
 1874 0032 CAF20003 		movt	r3, 40960
 1875 0036 4FF0FC32 		mov	r2, #-50529028
 1876 003a 1A61     		str	r2, [r3, #16]
 615:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 1877              		.loc 1 615 0
 1878 003c BD46     		mov	sp, r7
 1879              		@ sp needed
 1880 003e 5DF8047B 		ldr	r7, [sp], #4
 1881 0042 7047     		bx	lr
 1882              		.cfi_endproc
 1883              	.LFE120:
 1885              		.section	.text.FSMC_PCCARDInit,"ax",%progbits
 1886              		.align	2
 1887              		.global	FSMC_PCCARDInit
 1888              		.thumb
 1889              		.thumb_func
 1891              	FSMC_PCCARDInit:
 1892              	.LFB121:
 616:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 617:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 618:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Initializes the FSMC PCCARD Bank according to the specified parameters
 619:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         in the FSMC_PCCARDInitStruct.
 620:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef structure
 621:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         that contains the configuration information for the FSMC PCCARD Bank.                  
 622:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 623:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 624:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 625:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 1893              		.loc 1 625 0
 1894              		.cfi_startproc
 1895              		@ args = 0, pretend = 0, frame = 8
 1896              		@ frame_needed = 1, uses_anonymous_args = 0
 1897 0000 80B5     		push	{r7, lr}
 1898              	.LCFI32:
 1899              		.cfi_def_cfa_offset 8
 1900              		.cfi_offset 7, -8
 1901              		.cfi_offset 14, -4
 1902 0002 82B0     		sub	sp, sp, #8
 1903              	.LCFI33:
 1904              		.cfi_def_cfa_offset 16
 1905 0004 00AF     		add	r7, sp, #0
 1906              	.LCFI34:
 1907              		.cfi_def_cfa_register 7
 1908 0006 7860     		str	r0, [r7, #4]
 626:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 627:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_FEATURE(FSMC_PCCARDInitStruct->FSMC_Waitfeature));
 1909              		.loc 1 627 0
 1910 0008 7B68     		ldr	r3, [r7, #4]
 1911 000a 1B68     		ldr	r3, [r3]
 1912 000c 002B     		cmp	r3, #0
 1913 000e 0BD0     		beq	.L88
 1914              		.loc 1 627 0 is_stmt 0 discriminator 1
 1915 0010 7B68     		ldr	r3, [r7, #4]
 1916 0012 1B68     		ldr	r3, [r3]
 1917 0014 022B     		cmp	r3, #2
 1918 0016 07D0     		beq	.L88
 1919 0018 40F20000 		movw	r0, #:lower16:.LC0
 1920 001c C0F20000 		movt	r0, #:upper16:.LC0
 1921 0020 40F27321 		movw	r1, #627
 1922 0024 FFF7FEFF 		bl	assert_failed
 1923              	.L88:
 628:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TCLR_TIME(FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime));
 1924              		.loc 1 628 0 is_stmt 1
 1925 0028 7B68     		ldr	r3, [r7, #4]
 1926 002a 5B68     		ldr	r3, [r3, #4]
 1927 002c FF2B     		cmp	r3, #255
 1928 002e 07D9     		bls	.L89
 1929              		.loc 1 628 0 is_stmt 0 discriminator 1
 1930 0030 40F20000 		movw	r0, #:lower16:.LC0
 1931 0034 C0F20000 		movt	r0, #:upper16:.LC0
 1932 0038 4FF41D71 		mov	r1, #628
 1933 003c FFF7FEFF 		bl	assert_failed
 1934              	.L89:
 629:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_TAR_TIME(FSMC_PCCARDInitStruct->FSMC_TARSetupTime));
 1935              		.loc 1 629 0 is_stmt 1
 1936 0040 7B68     		ldr	r3, [r7, #4]
 1937 0042 9B68     		ldr	r3, [r3, #8]
 1938 0044 FF2B     		cmp	r3, #255
 1939 0046 07D9     		bls	.L90
 1940              		.loc 1 629 0 is_stmt 0 discriminator 1
 1941 0048 40F20000 		movw	r0, #:lower16:.LC0
 1942 004c C0F20000 		movt	r0, #:upper16:.LC0
 1943 0050 40F27521 		movw	r1, #629
 1944 0054 FFF7FEFF 		bl	assert_failed
 1945              	.L90:
 630:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  
 631:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTi
 1946              		.loc 1 631 0 is_stmt 1
 1947 0058 7B68     		ldr	r3, [r7, #4]
 1948 005a DB68     		ldr	r3, [r3, #12]
 1949 005c 1B68     		ldr	r3, [r3]
 1950 005e FF2B     		cmp	r3, #255
 1951 0060 07D9     		bls	.L91
 1952              		.loc 1 631 0 is_stmt 0 discriminator 1
 1953 0062 40F20000 		movw	r0, #:lower16:.LC0
 1954 0066 C0F20000 		movt	r0, #:upper16:.LC0
 1955 006a 40F27721 		movw	r1, #631
 1956 006e FFF7FEFF 		bl	assert_failed
 1957              	.L91:
 632:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetu
 1958              		.loc 1 632 0 is_stmt 1
 1959 0072 7B68     		ldr	r3, [r7, #4]
 1960 0074 DB68     		ldr	r3, [r3, #12]
 1961 0076 5B68     		ldr	r3, [r3, #4]
 1962 0078 FF2B     		cmp	r3, #255
 1963 007a 07D9     		bls	.L92
 1964              		.loc 1 632 0 is_stmt 0 discriminator 1
 1965 007c 40F20000 		movw	r0, #:lower16:.LC0
 1966 0080 C0F20000 		movt	r0, #:upper16:.LC0
 1967 0084 4FF41E71 		mov	r1, #632
 1968 0088 FFF7FEFF 		bl	assert_failed
 1969              	.L92:
 633:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetu
 1970              		.loc 1 633 0 is_stmt 1
 1971 008c 7B68     		ldr	r3, [r7, #4]
 1972 008e DB68     		ldr	r3, [r3, #12]
 1973 0090 9B68     		ldr	r3, [r3, #8]
 1974 0092 FF2B     		cmp	r3, #255
 1975 0094 07D9     		bls	.L93
 1976              		.loc 1 633 0 is_stmt 0 discriminator 1
 1977 0096 40F20000 		movw	r0, #:lower16:.LC0
 1978 009a C0F20000 		movt	r0, #:upper16:.LC0
 1979 009e 40F27921 		movw	r1, #633
 1980 00a2 FFF7FEFF 		bl	assert_failed
 1981              	.L93:
 634:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupT
 1982              		.loc 1 634 0 is_stmt 1
 1983 00a6 7B68     		ldr	r3, [r7, #4]
 1984 00a8 DB68     		ldr	r3, [r3, #12]
 1985 00aa DB68     		ldr	r3, [r3, #12]
 1986 00ac FF2B     		cmp	r3, #255
 1987 00ae 07D9     		bls	.L94
 1988              		.loc 1 634 0 is_stmt 0 discriminator 1
 1989 00b0 40F20000 		movw	r0, #:lower16:.LC0
 1990 00b4 C0F20000 		movt	r0, #:upper16:.LC0
 1991 00b8 40F27A21 		movw	r1, #634
 1992 00bc FFF7FEFF 		bl	assert_failed
 1993              	.L94:
 635:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 636:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_Setu
 1994              		.loc 1 636 0 is_stmt 1
 1995 00c0 7B68     		ldr	r3, [r7, #4]
 1996 00c2 1B69     		ldr	r3, [r3, #16]
 1997 00c4 1B68     		ldr	r3, [r3]
 1998 00c6 FF2B     		cmp	r3, #255
 1999 00c8 07D9     		bls	.L95
 2000              		.loc 1 636 0 is_stmt 0 discriminator 1
 2001 00ca 40F20000 		movw	r0, #:lower16:.LC0
 2002 00ce C0F20000 		movt	r0, #:upper16:.LC0
 2003 00d2 4FF41F71 		mov	r1, #636
 2004 00d6 FFF7FEFF 		bl	assert_failed
 2005              	.L95:
 637:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitS
 2006              		.loc 1 637 0 is_stmt 1
 2007 00da 7B68     		ldr	r3, [r7, #4]
 2008 00dc 1B69     		ldr	r3, [r3, #16]
 2009 00de 5B68     		ldr	r3, [r3, #4]
 2010 00e0 FF2B     		cmp	r3, #255
 2011 00e2 07D9     		bls	.L96
 2012              		.loc 1 637 0 is_stmt 0 discriminator 1
 2013 00e4 40F20000 		movw	r0, #:lower16:.LC0
 2014 00e8 C0F20000 		movt	r0, #:upper16:.LC0
 2015 00ec 40F27D21 		movw	r1, #637
 2016 00f0 FFF7FEFF 		bl	assert_failed
 2017              	.L96:
 638:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldS
 2018              		.loc 1 638 0 is_stmt 1
 2019 00f4 7B68     		ldr	r3, [r7, #4]
 2020 00f6 1B69     		ldr	r3, [r3, #16]
 2021 00f8 9B68     		ldr	r3, [r3, #8]
 2022 00fa FF2B     		cmp	r3, #255
 2023 00fc 07D9     		bls	.L97
 2024              		.loc 1 638 0 is_stmt 0 discriminator 1
 2025 00fe 40F20000 		movw	r0, #:lower16:.LC0
 2026 0102 C0F20000 		movt	r0, #:upper16:.LC0
 2027 0106 40F27E21 		movw	r1, #638
 2028 010a FFF7FEFF 		bl	assert_failed
 2029              	.L97:
 639:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSet
 2030              		.loc 1 639 0 is_stmt 1
 2031 010e 7B68     		ldr	r3, [r7, #4]
 2032 0110 1B69     		ldr	r3, [r3, #16]
 2033 0112 DB68     		ldr	r3, [r3, #12]
 2034 0114 FF2B     		cmp	r3, #255
 2035 0116 07D9     		bls	.L98
 2036              		.loc 1 639 0 is_stmt 0 discriminator 1
 2037 0118 40F20000 		movw	r0, #:lower16:.LC0
 2038 011c C0F20000 		movt	r0, #:upper16:.LC0
 2039 0120 40F27F21 		movw	r1, #639
 2040 0124 FFF7FEFF 		bl	assert_failed
 2041              	.L98:
 640:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime))
 2042              		.loc 1 640 0 is_stmt 1
 2043 0128 7B68     		ldr	r3, [r7, #4]
 2044 012a 5B69     		ldr	r3, [r3, #20]
 2045 012c 1B68     		ldr	r3, [r3]
 2046 012e FF2B     		cmp	r3, #255
 2047 0130 07D9     		bls	.L99
 2048              		.loc 1 640 0 is_stmt 0 discriminator 1
 2049 0132 40F20000 		movw	r0, #:lower16:.LC0
 2050 0136 C0F20000 		movt	r0, #:upper16:.LC0
 2051 013a 4FF42071 		mov	r1, #640
 2052 013e FFF7FEFF 		bl	assert_failed
 2053              	.L99:
 641:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTim
 2054              		.loc 1 641 0 is_stmt 1
 2055 0142 7B68     		ldr	r3, [r7, #4]
 2056 0144 5B69     		ldr	r3, [r3, #20]
 2057 0146 5B68     		ldr	r3, [r3, #4]
 2058 0148 FF2B     		cmp	r3, #255
 2059 014a 07D9     		bls	.L100
 2060              		.loc 1 641 0 is_stmt 0 discriminator 1
 2061 014c 40F20000 		movw	r0, #:lower16:.LC0
 2062 0150 C0F20000 		movt	r0, #:upper16:.LC0
 2063 0154 40F28121 		movw	r1, #641
 2064 0158 FFF7FEFF 		bl	assert_failed
 2065              	.L100:
 642:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTim
 2066              		.loc 1 642 0 is_stmt 1
 2067 015c 7B68     		ldr	r3, [r7, #4]
 2068 015e 5B69     		ldr	r3, [r3, #20]
 2069 0160 9B68     		ldr	r3, [r3, #8]
 2070 0162 FF2B     		cmp	r3, #255
 2071 0164 07D9     		bls	.L101
 2072              		.loc 1 642 0 is_stmt 0 discriminator 1
 2073 0166 40F20000 		movw	r0, #:lower16:.LC0
 2074 016a C0F20000 		movt	r0, #:upper16:.LC0
 2075 016e 40F28221 		movw	r1, #642
 2076 0172 FFF7FEFF 		bl	assert_failed
 2077              	.L101:
 643:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime)
 2078              		.loc 1 643 0 is_stmt 1
 2079 0176 7B68     		ldr	r3, [r7, #4]
 2080 0178 5B69     		ldr	r3, [r3, #20]
 2081 017a DB68     		ldr	r3, [r3, #12]
 2082 017c FF2B     		cmp	r3, #255
 2083 017e 07D9     		bls	.L102
 2084              		.loc 1 643 0 is_stmt 0 discriminator 1
 2085 0180 40F20000 		movw	r0, #:lower16:.LC0
 2086 0184 C0F20000 		movt	r0, #:upper16:.LC0
 2087 0188 40F28321 		movw	r1, #643
 2088 018c FFF7FEFF 		bl	assert_failed
 2089              	.L102:
 644:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 645:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
 646:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 2090              		.loc 1 646 0 is_stmt 1
 2091 0190 A023     		movs	r3, #160
 2092 0192 CAF20003 		movt	r3, 40960
 2093 0196 7A68     		ldr	r2, [r7, #4]
 2094 0198 1168     		ldr	r1, [r2]
 647:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 648:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 2095              		.loc 1 648 0
 2096 019a 7A68     		ldr	r2, [r7, #4]
 2097 019c 5268     		ldr	r2, [r2, #4]
 2098 019e 5202     		lsls	r2, r2, #9
 647:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 2099              		.loc 1 647 0
 2100 01a0 1143     		orrs	r1, r1, r2
 649:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 2101              		.loc 1 649 0
 2102 01a2 7A68     		ldr	r2, [r7, #4]
 2103 01a4 9268     		ldr	r2, [r2, #8]
 2104 01a6 5203     		lsls	r2, r2, #13
 648:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 2105              		.loc 1 648 0
 2106 01a8 0A43     		orrs	r2, r2, r1
 2107 01aa 42F01002 		orr	r2, r2, #16
 646:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 2108              		.loc 1 646 0
 2109 01ae 1A60     		str	r2, [r3]
 650:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 651:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
 652:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 2110              		.loc 1 652 0
 2111 01b0 A023     		movs	r3, #160
 2112 01b2 CAF20003 		movt	r3, 40960
 2113 01b6 7A68     		ldr	r2, [r7, #4]
 2114 01b8 D268     		ldr	r2, [r2, #12]
 2115 01ba 1168     		ldr	r1, [r2]
 653:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 2116              		.loc 1 653 0
 2117 01bc 7A68     		ldr	r2, [r7, #4]
 2118 01be D268     		ldr	r2, [r2, #12]
 2119 01c0 5268     		ldr	r2, [r2, #4]
 2120 01c2 1202     		lsls	r2, r2, #8
 652:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 2121              		.loc 1 652 0
 2122 01c4 1143     		orrs	r1, r1, r2
 654:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 2123              		.loc 1 654 0
 2124 01c6 7A68     		ldr	r2, [r7, #4]
 2125 01c8 D268     		ldr	r2, [r2, #12]
 2126 01ca 9268     		ldr	r2, [r2, #8]
 2127 01cc 1204     		lsls	r2, r2, #16
 653:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 2128              		.loc 1 653 0
 2129 01ce 1143     		orrs	r1, r1, r2
 655:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24
 2130              		.loc 1 655 0
 2131 01d0 7A68     		ldr	r2, [r7, #4]
 2132 01d2 D268     		ldr	r2, [r2, #12]
 2133 01d4 D268     		ldr	r2, [r2, #12]
 2134 01d6 1206     		lsls	r2, r2, #24
 654:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 2135              		.loc 1 654 0
 2136 01d8 0A43     		orrs	r2, r2, r1
 652:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 2137              		.loc 1 652 0
 2138 01da 9A60     		str	r2, [r3, #8]
 656:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 657:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
 658:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 2139              		.loc 1 658 0
 2140 01dc A023     		movs	r3, #160
 2141 01de CAF20003 		movt	r3, 40960
 2142 01e2 7A68     		ldr	r2, [r7, #4]
 2143 01e4 1269     		ldr	r2, [r2, #16]
 2144 01e6 1168     		ldr	r1, [r2]
 659:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 2145              		.loc 1 659 0
 2146 01e8 7A68     		ldr	r2, [r7, #4]
 2147 01ea 1269     		ldr	r2, [r2, #16]
 2148 01ec 5268     		ldr	r2, [r2, #4]
 2149 01ee 1202     		lsls	r2, r2, #8
 658:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 2150              		.loc 1 658 0
 2151 01f0 1143     		orrs	r1, r1, r2
 660:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 2152              		.loc 1 660 0
 2153 01f2 7A68     		ldr	r2, [r7, #4]
 2154 01f4 1269     		ldr	r2, [r2, #16]
 2155 01f6 9268     		ldr	r2, [r2, #8]
 2156 01f8 1204     		lsls	r2, r2, #16
 659:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 2157              		.loc 1 659 0
 2158 01fa 1143     		orrs	r1, r1, r2
 661:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime <<
 2159              		.loc 1 661 0
 2160 01fc 7A68     		ldr	r2, [r7, #4]
 2161 01fe 1269     		ldr	r2, [r2, #16]
 2162 0200 D268     		ldr	r2, [r2, #12]
 2163 0202 1206     		lsls	r2, r2, #24
 660:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 2164              		.loc 1 660 0
 2165 0204 0A43     		orrs	r2, r2, r1
 658:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 2166              		.loc 1 658 0
 2167 0206 DA60     		str	r2, [r3, #12]
 662:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****             
 663:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
 664:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 2168              		.loc 1 664 0
 2169 0208 A023     		movs	r3, #160
 2170 020a CAF20003 		movt	r3, 40960
 2171 020e 7A68     		ldr	r2, [r7, #4]
 2172 0210 5269     		ldr	r2, [r2, #20]
 2173 0212 1168     		ldr	r1, [r2]
 665:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 2174              		.loc 1 665 0
 2175 0214 7A68     		ldr	r2, [r7, #4]
 2176 0216 5269     		ldr	r2, [r2, #20]
 2177 0218 5268     		ldr	r2, [r2, #4]
 2178 021a 1202     		lsls	r2, r2, #8
 664:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 2179              		.loc 1 664 0
 2180 021c 1143     		orrs	r1, r1, r2
 666:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 2181              		.loc 1 666 0
 2182 021e 7A68     		ldr	r2, [r7, #4]
 2183 0220 5269     		ldr	r2, [r2, #20]
 2184 0222 9268     		ldr	r2, [r2, #8]
 2185 0224 1204     		lsls	r2, r2, #16
 665:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 2186              		.loc 1 665 0
 2187 0226 1143     		orrs	r1, r1, r2
 667:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);   
 2188              		.loc 1 667 0
 2189 0228 7A68     		ldr	r2, [r7, #4]
 2190 022a 5269     		ldr	r2, [r2, #20]
 2191 022c D268     		ldr	r2, [r2, #12]
 2192 022e 1206     		lsls	r2, r2, #24
 666:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 2193              		.loc 1 666 0
 2194 0230 0A43     		orrs	r2, r2, r1
 664:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 2195              		.loc 1 664 0
 2196 0232 1A61     		str	r2, [r3, #16]
 668:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 2197              		.loc 1 668 0
 2198 0234 0837     		adds	r7, r7, #8
 2199 0236 BD46     		mov	sp, r7
 2200              		@ sp needed
 2201 0238 80BD     		pop	{r7, pc}
 2202              		.cfi_endproc
 2203              	.LFE121:
 2205 023a 00BF     		.section	.text.FSMC_PCCARDStructInit,"ax",%progbits
 2206              		.align	2
 2207              		.global	FSMC_PCCARDStructInit
 2208              		.thumb
 2209              		.thumb_func
 2211              	FSMC_PCCARDStructInit:
 2212              	.LFB122:
 669:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 670:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 671:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Fills each FSMC_PCCARDInitStruct member with its default value.
 672:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef structure
 673:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *         which will be initialized.
 674:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 675:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 676:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 677:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 2213              		.loc 1 677 0
 2214              		.cfi_startproc
 2215              		@ args = 0, pretend = 0, frame = 8
 2216              		@ frame_needed = 1, uses_anonymous_args = 0
 2217              		@ link register save eliminated.
 2218 0000 80B4     		push	{r7}
 2219              	.LCFI35:
 2220              		.cfi_def_cfa_offset 4
 2221              		.cfi_offset 7, -4
 2222 0002 83B0     		sub	sp, sp, #12
 2223              	.LCFI36:
 2224              		.cfi_def_cfa_offset 16
 2225 0004 00AF     		add	r7, sp, #0
 2226              	.LCFI37:
 2227              		.cfi_def_cfa_register 7
 2228 0006 7860     		str	r0, [r7, #4]
 678:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Reset PCCARD Init structure parameters values */
 679:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 2229              		.loc 1 679 0
 2230 0008 7B68     		ldr	r3, [r7, #4]
 2231 000a 0022     		movs	r2, #0
 2232 000c 1A60     		str	r2, [r3]
 680:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 2233              		.loc 1 680 0
 2234 000e 7B68     		ldr	r3, [r7, #4]
 2235 0010 0022     		movs	r2, #0
 2236 0012 5A60     		str	r2, [r3, #4]
 681:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 2237              		.loc 1 681 0
 2238 0014 7B68     		ldr	r3, [r7, #4]
 2239 0016 0022     		movs	r2, #0
 2240 0018 9A60     		str	r2, [r3, #8]
 682:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 2241              		.loc 1 682 0
 2242 001a 7B68     		ldr	r3, [r7, #4]
 2243 001c DB68     		ldr	r3, [r3, #12]
 2244 001e FC22     		movs	r2, #252
 2245 0020 1A60     		str	r2, [r3]
 683:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 2246              		.loc 1 683 0
 2247 0022 7B68     		ldr	r3, [r7, #4]
 2248 0024 DB68     		ldr	r3, [r3, #12]
 2249 0026 FC22     		movs	r2, #252
 2250 0028 5A60     		str	r2, [r3, #4]
 684:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 2251              		.loc 1 684 0
 2252 002a 7B68     		ldr	r3, [r7, #4]
 2253 002c DB68     		ldr	r3, [r3, #12]
 2254 002e FC22     		movs	r2, #252
 2255 0030 9A60     		str	r2, [r3, #8]
 685:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 2256              		.loc 1 685 0
 2257 0032 7B68     		ldr	r3, [r7, #4]
 2258 0034 DB68     		ldr	r3, [r3, #12]
 2259 0036 FC22     		movs	r2, #252
 2260 0038 DA60     		str	r2, [r3, #12]
 686:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 2261              		.loc 1 686 0
 2262 003a 7B68     		ldr	r3, [r7, #4]
 2263 003c 1B69     		ldr	r3, [r3, #16]
 2264 003e FC22     		movs	r2, #252
 2265 0040 1A60     		str	r2, [r3]
 687:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 2266              		.loc 1 687 0
 2267 0042 7B68     		ldr	r3, [r7, #4]
 2268 0044 1B69     		ldr	r3, [r3, #16]
 2269 0046 FC22     		movs	r2, #252
 2270 0048 5A60     		str	r2, [r3, #4]
 688:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 2271              		.loc 1 688 0
 2272 004a 7B68     		ldr	r3, [r7, #4]
 2273 004c 1B69     		ldr	r3, [r3, #16]
 2274 004e FC22     		movs	r2, #252
 2275 0050 9A60     		str	r2, [r3, #8]
 689:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 2276              		.loc 1 689 0
 2277 0052 7B68     		ldr	r3, [r7, #4]
 2278 0054 1B69     		ldr	r3, [r3, #16]
 2279 0056 FC22     		movs	r2, #252
 2280 0058 DA60     		str	r2, [r3, #12]
 690:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 2281              		.loc 1 690 0
 2282 005a 7B68     		ldr	r3, [r7, #4]
 2283 005c 5B69     		ldr	r3, [r3, #20]
 2284 005e FC22     		movs	r2, #252
 2285 0060 1A60     		str	r2, [r3]
 691:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 2286              		.loc 1 691 0
 2287 0062 7B68     		ldr	r3, [r7, #4]
 2288 0064 5B69     		ldr	r3, [r3, #20]
 2289 0066 FC22     		movs	r2, #252
 2290 0068 5A60     		str	r2, [r3, #4]
 692:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 2291              		.loc 1 692 0
 2292 006a 7B68     		ldr	r3, [r7, #4]
 2293 006c 5B69     		ldr	r3, [r3, #20]
 2294 006e FC22     		movs	r2, #252
 2295 0070 9A60     		str	r2, [r3, #8]
 693:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 2296              		.loc 1 693 0
 2297 0072 7B68     		ldr	r3, [r7, #4]
 2298 0074 5B69     		ldr	r3, [r3, #20]
 2299 0076 FC22     		movs	r2, #252
 2300 0078 DA60     		str	r2, [r3, #12]
 694:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 2301              		.loc 1 694 0
 2302 007a 0C37     		adds	r7, r7, #12
 2303 007c BD46     		mov	sp, r7
 2304              		@ sp needed
 2305 007e 5DF8047B 		ldr	r7, [sp], #4
 2306 0082 7047     		bx	lr
 2307              		.cfi_endproc
 2308              	.LFE122:
 2310              		.section	.text.FSMC_PCCARDCmd,"ax",%progbits
 2311              		.align	2
 2312              		.global	FSMC_PCCARDCmd
 2313              		.thumb
 2314              		.thumb_func
 2316              	FSMC_PCCARDCmd:
 2317              	.LFB123:
 695:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 696:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 697:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the PCCARD Memory Bank.
 698:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the PCCARD Memory Bank.  
 699:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 700:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 701:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 702:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_PCCARDCmd(FunctionalState NewState)
 703:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 2318              		.loc 1 703 0
 2319              		.cfi_startproc
 2320              		@ args = 0, pretend = 0, frame = 8
 2321              		@ frame_needed = 1, uses_anonymous_args = 0
 2322 0000 80B5     		push	{r7, lr}
 2323              	.LCFI38:
 2324              		.cfi_def_cfa_offset 8
 2325              		.cfi_offset 7, -8
 2326              		.cfi_offset 14, -4
 2327 0002 82B0     		sub	sp, sp, #8
 2328              	.LCFI39:
 2329              		.cfi_def_cfa_offset 16
 2330 0004 00AF     		add	r7, sp, #0
 2331              	.LCFI40:
 2332              		.cfi_def_cfa_register 7
 2333 0006 0346     		mov	r3, r0
 2334 0008 FB71     		strb	r3, [r7, #7]
 704:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2335              		.loc 1 704 0
 2336 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2337 000c 002B     		cmp	r3, #0
 2338 000e 0AD0     		beq	.L105
 2339              		.loc 1 704 0 is_stmt 0 discriminator 1
 2340 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2341 0012 012B     		cmp	r3, #1
 2342 0014 07D0     		beq	.L105
 2343 0016 40F20000 		movw	r0, #:lower16:.LC0
 2344 001a C0F20000 		movt	r0, #:upper16:.LC0
 2345 001e 4FF43071 		mov	r1, #704
 2346 0022 FFF7FEFF 		bl	assert_failed
 2347              	.L105:
 705:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 706:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 2348              		.loc 1 706 0 is_stmt 1
 2349 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2350 0028 002B     		cmp	r3, #0
 2351 002a 0AD0     		beq	.L106
 707:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 708:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
 709:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->PCR4 |= PCR_PBKEN_SET;
 2352              		.loc 1 709 0
 2353 002c A023     		movs	r3, #160
 2354 002e CAF20003 		movt	r3, 40960
 2355 0032 A022     		movs	r2, #160
 2356 0034 CAF20002 		movt	r2, 40960
 2357 0038 1268     		ldr	r2, [r2]
 2358 003a 42F00402 		orr	r2, r2, #4
 2359 003e 1A60     		str	r2, [r3]
 2360 0040 0CE0     		b	.L104
 2361              	.L106:
 710:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 711:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 712:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 713:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
 714:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
 2362              		.loc 1 714 0
 2363 0042 A022     		movs	r2, #160
 2364 0044 CAF20002 		movt	r2, 40960
 2365 0048 A023     		movs	r3, #160
 2366 004a CAF20003 		movt	r3, 40960
 2367 004e 1968     		ldr	r1, [r3]
 2368 0050 4FF6FB73 		movw	r3, #65531
 2369 0054 C0F20F03 		movt	r3, 15
 2370 0058 0B40     		ands	r3, r3, r1
 2371 005a 1360     		str	r3, [r2]
 2372              	.L104:
 715:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 716:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 2373              		.loc 1 716 0
 2374 005c 0837     		adds	r7, r7, #8
 2375 005e BD46     		mov	sp, r7
 2376              		@ sp needed
 2377 0060 80BD     		pop	{r7, pc}
 2378              		.cfi_endproc
 2379              	.LFE123:
 2381 0062 00BF     		.section	.text.FSMC_ITConfig,"ax",%progbits
 2382              		.align	2
 2383              		.global	FSMC_ITConfig
 2384              		.thumb
 2385              		.thumb_func
 2387              	FSMC_ITConfig:
 2388              	.LFB124:
 717:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 718:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @}
 719:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 720:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 721:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /** @defgroup FSMC_Group4  Interrupts and flags management functions
 722:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *  @brief    Interrupts and flags management functions
 723:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  *
 724:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @verbatim   
 725:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================
 726:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****                      Interrupts and flags management functions
 727:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  ===============================================================================  
 728:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 729:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** @endverbatim
 730:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @{
 731:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 732:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 733:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 734:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Enables or disables the specified FSMC interrupts.
 735:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 736:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 737:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 738:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 739:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 740:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt sources to be enabled or disabled.
 741:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 742:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 743:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 744:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 745:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  NewState: new state of the specified FSMC interrupts.
 746:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be: ENABLE or DISABLE.
 747:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 748:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 749:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)
 750:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 2389              		.loc 1 750 0
 2390              		.cfi_startproc
 2391              		@ args = 0, pretend = 0, frame = 16
 2392              		@ frame_needed = 1, uses_anonymous_args = 0
 2393 0000 80B5     		push	{r7, lr}
 2394              	.LCFI41:
 2395              		.cfi_def_cfa_offset 8
 2396              		.cfi_offset 7, -8
 2397              		.cfi_offset 14, -4
 2398 0002 84B0     		sub	sp, sp, #16
 2399              	.LCFI42:
 2400              		.cfi_def_cfa_offset 24
 2401 0004 00AF     		add	r7, sp, #0
 2402              	.LCFI43:
 2403              		.cfi_def_cfa_register 7
 2404 0006 F860     		str	r0, [r7, #12]
 2405 0008 B960     		str	r1, [r7, #8]
 2406 000a 1346     		mov	r3, r2
 2407 000c FB71     		strb	r3, [r7, #7]
 751:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 2408              		.loc 1 751 0
 2409 000e FB68     		ldr	r3, [r7, #12]
 2410 0010 102B     		cmp	r3, #16
 2411 0012 0FD0     		beq	.L109
 2412              		.loc 1 751 0 is_stmt 0 discriminator 1
 2413 0014 FB68     		ldr	r3, [r7, #12]
 2414 0016 B3F5807F 		cmp	r3, #256
 2415 001a 0BD0     		beq	.L109
 2416 001c FB68     		ldr	r3, [r7, #12]
 2417 001e B3F5805F 		cmp	r3, #4096
 2418 0022 07D0     		beq	.L109
 2419 0024 40F20000 		movw	r0, #:lower16:.LC0
 2420 0028 C0F20000 		movt	r0, #:upper16:.LC0
 2421 002c 40F2EF21 		movw	r1, #751
 2422 0030 FFF7FEFF 		bl	assert_failed
 2423              	.L109:
 752:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));	
 2424              		.loc 1 752 0 is_stmt 1
 2425 0034 BB68     		ldr	r3, [r7, #8]
 2426 0036 23F03803 		bic	r3, r3, #56
 2427 003a 002B     		cmp	r3, #0
 2428 003c 02D1     		bne	.L110
 2429              		.loc 1 752 0 is_stmt 0 discriminator 2
 2430 003e BB68     		ldr	r3, [r7, #8]
 2431 0040 002B     		cmp	r3, #0
 2432 0042 07D1     		bne	.L111
 2433              	.L110:
 2434              		.loc 1 752 0 discriminator 1
 2435 0044 40F20000 		movw	r0, #:lower16:.LC0
 2436 0048 C0F20000 		movt	r0, #:upper16:.LC0
 2437 004c 4FF43C71 		mov	r1, #752
 2438 0050 FFF7FEFF 		bl	assert_failed
 2439              	.L111:
 753:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2440              		.loc 1 753 0 is_stmt 1
 2441 0054 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2442 0056 002B     		cmp	r3, #0
 2443 0058 0AD0     		beq	.L112
 2444              		.loc 1 753 0 is_stmt 0 discriminator 1
 2445 005a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2446 005c 012B     		cmp	r3, #1
 2447 005e 07D0     		beq	.L112
 2448 0060 40F20000 		movw	r0, #:lower16:.LC0
 2449 0064 C0F20000 		movt	r0, #:upper16:.LC0
 2450 0068 40F2F121 		movw	r1, #753
 2451 006c FFF7FEFF 		bl	assert_failed
 2452              	.L112:
 754:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 755:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if (NewState != DISABLE)
 2453              		.loc 1 755 0 is_stmt 1
 2454 0070 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2455 0072 002B     		cmp	r3, #0
 2456 0074 27D0     		beq	.L113
 756:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 757:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank2 interrupts */
 758:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 2457              		.loc 1 758 0
 2458 0076 FB68     		ldr	r3, [r7, #12]
 2459 0078 102B     		cmp	r3, #16
 2460 007a 0AD1     		bne	.L114
 759:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 760:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->SR2 |= FSMC_IT;
 2461              		.loc 1 760 0
 2462 007c 6023     		movs	r3, #96
 2463 007e CAF20003 		movt	r3, 40960
 2464 0082 6022     		movs	r2, #96
 2465 0084 CAF20002 		movt	r2, 40960
 2466 0088 5168     		ldr	r1, [r2, #4]
 2467 008a BA68     		ldr	r2, [r7, #8]
 2468 008c 0A43     		orrs	r2, r2, r1
 2469 008e 5A60     		str	r2, [r3, #4]
 2470 0090 43E0     		b	.L108
 2471              	.L114:
 761:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 762:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank3 interrupts */
 763:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 2472              		.loc 1 763 0
 2473 0092 FB68     		ldr	r3, [r7, #12]
 2474 0094 B3F5807F 		cmp	r3, #256
 2475 0098 0AD1     		bne	.L116
 764:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 765:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->SR3 |= FSMC_IT;
 2476              		.loc 1 765 0
 2477 009a 8023     		movs	r3, #128
 2478 009c CAF20003 		movt	r3, 40960
 2479 00a0 8022     		movs	r2, #128
 2480 00a2 CAF20002 		movt	r2, 40960
 2481 00a6 5168     		ldr	r1, [r2, #4]
 2482 00a8 BA68     		ldr	r2, [r7, #8]
 2483 00aa 0A43     		orrs	r2, r2, r1
 2484 00ac 5A60     		str	r2, [r3, #4]
 2485 00ae 34E0     		b	.L108
 2486              	.L116:
 766:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 767:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Enable the selected FSMC_Bank4 interrupts */
 768:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 769:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 770:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank4->SR4 |= FSMC_IT;    
 2487              		.loc 1 770 0
 2488 00b0 A023     		movs	r3, #160
 2489 00b2 CAF20003 		movt	r3, 40960
 2490 00b6 A022     		movs	r2, #160
 2491 00b8 CAF20002 		movt	r2, 40960
 2492 00bc 5168     		ldr	r1, [r2, #4]
 2493 00be BA68     		ldr	r2, [r7, #8]
 2494 00c0 0A43     		orrs	r2, r2, r1
 2495 00c2 5A60     		str	r2, [r3, #4]
 2496 00c4 29E0     		b	.L108
 2497              	.L113:
 771:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 772:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 773:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 774:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 775:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank2 interrupts */
 776:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 2498              		.loc 1 776 0
 2499 00c6 FB68     		ldr	r3, [r7, #12]
 2500 00c8 102B     		cmp	r3, #16
 2501 00ca 0BD1     		bne	.L118
 777:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 778:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       
 779:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 2502              		.loc 1 779 0
 2503 00cc 6023     		movs	r3, #96
 2504 00ce CAF20003 		movt	r3, 40960
 2505 00d2 6022     		movs	r2, #96
 2506 00d4 CAF20002 		movt	r2, 40960
 2507 00d8 5168     		ldr	r1, [r2, #4]
 2508 00da BA68     		ldr	r2, [r7, #8]
 2509 00dc D243     		mvns	r2, r2
 2510 00de 0A40     		ands	r2, r2, r1
 2511 00e0 5A60     		str	r2, [r3, #4]
 2512 00e2 1AE0     		b	.L108
 2513              	.L118:
 780:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 781:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank3 interrupts */
 782:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 2514              		.loc 1 782 0
 2515 00e4 FB68     		ldr	r3, [r7, #12]
 2516 00e6 B3F5807F 		cmp	r3, #256
 2517 00ea 0BD1     		bne	.L119
 783:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 784:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 2518              		.loc 1 784 0
 2519 00ec 8023     		movs	r3, #128
 2520 00ee CAF20003 		movt	r3, 40960
 2521 00f2 8022     		movs	r2, #128
 2522 00f4 CAF20002 		movt	r2, 40960
 2523 00f8 5168     		ldr	r1, [r2, #4]
 2524 00fa BA68     		ldr	r2, [r7, #8]
 2525 00fc D243     		mvns	r2, r2
 2526 00fe 0A40     		ands	r2, r2, r1
 2527 0100 5A60     		str	r2, [r3, #4]
 2528 0102 0AE0     		b	.L108
 2529              	.L119:
 785:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 786:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     /* Disable the selected FSMC_Bank4 interrupts */
 787:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     else
 788:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     {
 789:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****       FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 2530              		.loc 1 789 0
 2531 0104 A023     		movs	r3, #160
 2532 0106 CAF20003 		movt	r3, 40960
 2533 010a A022     		movs	r2, #160
 2534 010c CAF20002 		movt	r2, 40960
 2535 0110 5168     		ldr	r1, [r2, #4]
 2536 0112 BA68     		ldr	r2, [r7, #8]
 2537 0114 D243     		mvns	r2, r2
 2538 0116 0A40     		ands	r2, r2, r1
 2539 0118 5A60     		str	r2, [r3, #4]
 2540              	.L108:
 790:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     }
 791:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 792:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 2541              		.loc 1 792 0
 2542 011a 1037     		adds	r7, r7, #16
 2543 011c BD46     		mov	sp, r7
 2544              		@ sp needed
 2545 011e 80BD     		pop	{r7, pc}
 2546              		.cfi_endproc
 2547              	.LFE124:
 2549              		.section	.text.FSMC_GetFlagStatus,"ax",%progbits
 2550              		.align	2
 2551              		.global	FSMC_GetFlagStatus
 2552              		.thumb
 2553              		.thumb_func
 2555              	FSMC_GetFlagStatus:
 2556              	.LFB125:
 793:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 794:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 795:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Checks whether the specified FSMC flag is set or not.
 796:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 797:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 798:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 799:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 800:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 801:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to check.
 802:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 803:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_RisingEdge: Rising edge detection Flag.
 804:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_Level: Level detection Flag.
 805:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
 806:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FEMPT: Fifo empty Flag. 
 807:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval The new state of FSMC_FLAG (SET or RESET).
 808:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 809:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 810:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 2557              		.loc 1 810 0
 2558              		.cfi_startproc
 2559              		@ args = 0, pretend = 0, frame = 16
 2560              		@ frame_needed = 1, uses_anonymous_args = 0
 2561 0000 80B5     		push	{r7, lr}
 2562              	.LCFI44:
 2563              		.cfi_def_cfa_offset 8
 2564              		.cfi_offset 7, -8
 2565              		.cfi_offset 14, -4
 2566 0002 84B0     		sub	sp, sp, #16
 2567              	.LCFI45:
 2568              		.cfi_def_cfa_offset 24
 2569 0004 00AF     		add	r7, sp, #0
 2570              	.LCFI46:
 2571              		.cfi_def_cfa_register 7
 2572 0006 7860     		str	r0, [r7, #4]
 2573 0008 3960     		str	r1, [r7]
 811:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   FlagStatus bitstatus = RESET;
 2574              		.loc 1 811 0
 2575 000a 0023     		movs	r3, #0
 2576 000c FB73     		strb	r3, [r7, #15]
 812:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t tmpsr = 0x00000000;
 2577              		.loc 1 812 0
 2578 000e 0023     		movs	r3, #0
 2579 0010 BB60     		str	r3, [r7, #8]
 813:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 814:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 815:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 2580              		.loc 1 815 0
 2581 0012 7B68     		ldr	r3, [r7, #4]
 2582 0014 102B     		cmp	r3, #16
 2583 0016 0FD0     		beq	.L121
 2584              		.loc 1 815 0 is_stmt 0 discriminator 1
 2585 0018 7B68     		ldr	r3, [r7, #4]
 2586 001a B3F5807F 		cmp	r3, #256
 2587 001e 0BD0     		beq	.L121
 2588 0020 7B68     		ldr	r3, [r7, #4]
 2589 0022 B3F5805F 		cmp	r3, #4096
 2590 0026 07D0     		beq	.L121
 2591 0028 40F20000 		movw	r0, #:lower16:.LC0
 2592 002c C0F20000 		movt	r0, #:upper16:.LC0
 2593 0030 40F22F31 		movw	r1, #815
 2594 0034 FFF7FEFF 		bl	assert_failed
 2595              	.L121:
 816:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
 2596              		.loc 1 816 0 is_stmt 1
 2597 0038 3B68     		ldr	r3, [r7]
 2598 003a 012B     		cmp	r3, #1
 2599 003c 10D0     		beq	.L122
 2600              		.loc 1 816 0 is_stmt 0 discriminator 1
 2601 003e 3B68     		ldr	r3, [r7]
 2602 0040 022B     		cmp	r3, #2
 2603 0042 0DD0     		beq	.L122
 2604 0044 3B68     		ldr	r3, [r7]
 2605 0046 042B     		cmp	r3, #4
 2606 0048 0AD0     		beq	.L122
 2607 004a 3B68     		ldr	r3, [r7]
 2608 004c 402B     		cmp	r3, #64
 2609 004e 07D0     		beq	.L122
 2610 0050 40F20000 		movw	r0, #:lower16:.LC0
 2611 0054 C0F20000 		movt	r0, #:upper16:.LC0
 2612 0058 4FF44C71 		mov	r1, #816
 2613 005c FFF7FEFF 		bl	assert_failed
 2614              	.L122:
 817:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 818:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 2615              		.loc 1 818 0 is_stmt 1
 2616 0060 7B68     		ldr	r3, [r7, #4]
 2617 0062 102B     		cmp	r3, #16
 2618 0064 05D1     		bne	.L123
 819:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 820:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 2619              		.loc 1 820 0
 2620 0066 6023     		movs	r3, #96
 2621 0068 CAF20003 		movt	r3, 40960
 2622 006c 5B68     		ldr	r3, [r3, #4]
 2623 006e BB60     		str	r3, [r7, #8]
 2624 0070 0EE0     		b	.L124
 2625              	.L123:
 821:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 822:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 2626              		.loc 1 822 0
 2627 0072 7B68     		ldr	r3, [r7, #4]
 2628 0074 B3F5807F 		cmp	r3, #256
 2629 0078 05D1     		bne	.L125
 823:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 824:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 2630              		.loc 1 824 0
 2631 007a 8023     		movs	r3, #128
 2632 007c CAF20003 		movt	r3, 40960
 2633 0080 5B68     		ldr	r3, [r3, #4]
 2634 0082 BB60     		str	r3, [r7, #8]
 2635 0084 04E0     		b	.L124
 2636              	.L125:
 825:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 826:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 827:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 828:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 829:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 2637              		.loc 1 829 0
 2638 0086 A023     		movs	r3, #160
 2639 0088 CAF20003 		movt	r3, 40960
 2640 008c 5B68     		ldr	r3, [r3, #4]
 2641 008e BB60     		str	r3, [r7, #8]
 2642              	.L124:
 830:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   } 
 831:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 832:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Get the flag status */
 833:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
 2643              		.loc 1 833 0
 2644 0090 BA68     		ldr	r2, [r7, #8]
 2645 0092 3B68     		ldr	r3, [r7]
 2646 0094 1340     		ands	r3, r3, r2
 2647 0096 002B     		cmp	r3, #0
 2648 0098 02D0     		beq	.L126
 834:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 835:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = SET;
 2649              		.loc 1 835 0
 2650 009a 0123     		movs	r3, #1
 2651 009c FB73     		strb	r3, [r7, #15]
 2652 009e 01E0     		b	.L127
 2653              	.L126:
 836:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 837:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 838:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 839:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = RESET;
 2654              		.loc 1 839 0
 2655 00a0 0023     		movs	r3, #0
 2656 00a2 FB73     		strb	r3, [r7, #15]
 2657              	.L127:
 840:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 841:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Return the flag status */
 842:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   return bitstatus;
 2658              		.loc 1 842 0
 2659 00a4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 843:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 2660              		.loc 1 843 0
 2661 00a6 1846     		mov	r0, r3
 2662 00a8 1037     		adds	r7, r7, #16
 2663 00aa BD46     		mov	sp, r7
 2664              		@ sp needed
 2665 00ac 80BD     		pop	{r7, pc}
 2666              		.cfi_endproc
 2667              	.LFE125:
 2669 00ae 00BF     		.section	.text.FSMC_ClearFlag,"ax",%progbits
 2670              		.align	2
 2671              		.global	FSMC_ClearFlag
 2672              		.thumb
 2673              		.thumb_func
 2675              	FSMC_ClearFlag:
 2676              	.LFB126:
 844:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 845:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 846:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Clears the FSMC's pending flags.
 847:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 848:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 849:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 850:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 851:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 852:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to clear.
 853:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 854:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_RisingEdge: Rising edge detection Flag.
 855:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_Level: Level detection Flag.
 856:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_FLAG_FallingEdge: Falling edge detection Flag.
 857:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 858:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 859:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 860:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 2677              		.loc 1 860 0
 2678              		.cfi_startproc
 2679              		@ args = 0, pretend = 0, frame = 8
 2680              		@ frame_needed = 1, uses_anonymous_args = 0
 2681 0000 80B5     		push	{r7, lr}
 2682              	.LCFI47:
 2683              		.cfi_def_cfa_offset 8
 2684              		.cfi_offset 7, -8
 2685              		.cfi_offset 14, -4
 2686 0002 82B0     		sub	sp, sp, #8
 2687              	.LCFI48:
 2688              		.cfi_def_cfa_offset 16
 2689 0004 00AF     		add	r7, sp, #0
 2690              	.LCFI49:
 2691              		.cfi_def_cfa_register 7
 2692 0006 7860     		str	r0, [r7, #4]
 2693 0008 3960     		str	r1, [r7]
 861:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****  /* Check the parameters */
 862:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 2694              		.loc 1 862 0
 2695 000a 7B68     		ldr	r3, [r7, #4]
 2696 000c 102B     		cmp	r3, #16
 2697 000e 0FD0     		beq	.L130
 2698              		.loc 1 862 0 is_stmt 0 discriminator 1
 2699 0010 7B68     		ldr	r3, [r7, #4]
 2700 0012 B3F5807F 		cmp	r3, #256
 2701 0016 0BD0     		beq	.L130
 2702 0018 7B68     		ldr	r3, [r7, #4]
 2703 001a B3F5805F 		cmp	r3, #4096
 2704 001e 07D0     		beq	.L130
 2705 0020 40F20000 		movw	r0, #:lower16:.LC0
 2706 0024 C0F20000 		movt	r0, #:upper16:.LC0
 2707 0028 40F25E31 		movw	r1, #862
 2708 002c FFF7FEFF 		bl	assert_failed
 2709              	.L130:
 863:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
 2710              		.loc 1 863 0 is_stmt 1
 2711 0030 3B68     		ldr	r3, [r7]
 2712 0032 23F00703 		bic	r3, r3, #7
 2713 0036 002B     		cmp	r3, #0
 2714 0038 02D1     		bne	.L131
 2715              		.loc 1 863 0 is_stmt 0 discriminator 2
 2716 003a 3B68     		ldr	r3, [r7]
 2717 003c 002B     		cmp	r3, #0
 2718 003e 07D1     		bne	.L132
 2719              	.L131:
 2720              		.loc 1 863 0 discriminator 1
 2721 0040 40F20000 		movw	r0, #:lower16:.LC0
 2722 0044 C0F20000 		movt	r0, #:upper16:.LC0
 2723 0048 40F25F31 		movw	r1, #863
 2724 004c FFF7FEFF 		bl	assert_failed
 2725              	.L132:
 864:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 865:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 2726              		.loc 1 865 0 is_stmt 1
 2727 0050 7B68     		ldr	r3, [r7, #4]
 2728 0052 102B     		cmp	r3, #16
 2729 0054 0BD1     		bne	.L133
 866:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 867:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 2730              		.loc 1 867 0
 2731 0056 6023     		movs	r3, #96
 2732 0058 CAF20003 		movt	r3, 40960
 2733 005c 6022     		movs	r2, #96
 2734 005e CAF20002 		movt	r2, 40960
 2735 0062 5168     		ldr	r1, [r2, #4]
 2736 0064 3A68     		ldr	r2, [r7]
 2737 0066 D243     		mvns	r2, r2
 2738 0068 0A40     		ands	r2, r2, r1
 2739 006a 5A60     		str	r2, [r3, #4]
 2740 006c 1AE0     		b	.L129
 2741              	.L133:
 868:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 869:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 2742              		.loc 1 869 0
 2743 006e 7B68     		ldr	r3, [r7, #4]
 2744 0070 B3F5807F 		cmp	r3, #256
 2745 0074 0BD1     		bne	.L135
 870:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 871:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 2746              		.loc 1 871 0
 2747 0076 8023     		movs	r3, #128
 2748 0078 CAF20003 		movt	r3, 40960
 2749 007c 8022     		movs	r2, #128
 2750 007e CAF20002 		movt	r2, 40960
 2751 0082 5168     		ldr	r1, [r2, #4]
 2752 0084 3A68     		ldr	r2, [r7]
 2753 0086 D243     		mvns	r2, r2
 2754 0088 0A40     		ands	r2, r2, r1
 2755 008a 5A60     		str	r2, [r3, #4]
 2756 008c 0AE0     		b	.L129
 2757              	.L135:
 872:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 873:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 874:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 875:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 876:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 2758              		.loc 1 876 0
 2759 008e A023     		movs	r3, #160
 2760 0090 CAF20003 		movt	r3, 40960
 2761 0094 A022     		movs	r2, #160
 2762 0096 CAF20002 		movt	r2, 40960
 2763 009a 5168     		ldr	r1, [r2, #4]
 2764 009c 3A68     		ldr	r2, [r7]
 2765 009e D243     		mvns	r2, r2
 2766 00a0 0A40     		ands	r2, r2, r1
 2767 00a2 5A60     		str	r2, [r3, #4]
 2768              	.L129:
 877:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 878:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 2769              		.loc 1 878 0
 2770 00a4 0837     		adds	r7, r7, #8
 2771 00a6 BD46     		mov	sp, r7
 2772              		@ sp needed
 2773 00a8 80BD     		pop	{r7, pc}
 2774              		.cfi_endproc
 2775              	.LFE126:
 2777 00aa 00BF     		.section	.text.FSMC_GetITStatus,"ax",%progbits
 2778              		.align	2
 2779              		.global	FSMC_GetITStatus
 2780              		.thumb
 2781              		.thumb_func
 2783              	FSMC_GetITStatus:
 2784              	.LFB127:
 879:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 880:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 881:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Checks whether the specified FSMC interrupt has occurred or not.
 882:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 883:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 884:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 885:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 886:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 887:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt source to check.
 888:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 889:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 890:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 891:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. 
 892:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval The new state of FSMC_IT (SET or RESET).
 893:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 894:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 895:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 2785              		.loc 1 895 0
 2786              		.cfi_startproc
 2787              		@ args = 0, pretend = 0, frame = 24
 2788              		@ frame_needed = 1, uses_anonymous_args = 0
 2789 0000 80B5     		push	{r7, lr}
 2790              	.LCFI50:
 2791              		.cfi_def_cfa_offset 8
 2792              		.cfi_offset 7, -8
 2793              		.cfi_offset 14, -4
 2794 0002 86B0     		sub	sp, sp, #24
 2795              	.LCFI51:
 2796              		.cfi_def_cfa_offset 32
 2797 0004 00AF     		add	r7, sp, #0
 2798              	.LCFI52:
 2799              		.cfi_def_cfa_register 7
 2800 0006 7860     		str	r0, [r7, #4]
 2801 0008 3960     		str	r1, [r7]
 896:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   ITStatus bitstatus = RESET;
 2802              		.loc 1 896 0
 2803 000a 0023     		movs	r3, #0
 2804 000c FB75     		strb	r3, [r7, #23]
 897:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
 2805              		.loc 1 897 0
 2806 000e 0023     		movs	r3, #0
 2807 0010 3B61     		str	r3, [r7, #16]
 2808 0012 0023     		movs	r3, #0
 2809 0014 FB60     		str	r3, [r7, #12]
 2810 0016 0023     		movs	r3, #0
 2811 0018 BB60     		str	r3, [r7, #8]
 898:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 899:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 900:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 2812              		.loc 1 900 0
 2813 001a 7B68     		ldr	r3, [r7, #4]
 2814 001c 102B     		cmp	r3, #16
 2815 001e 0FD0     		beq	.L137
 2816              		.loc 1 900 0 is_stmt 0 discriminator 1
 2817 0020 7B68     		ldr	r3, [r7, #4]
 2818 0022 B3F5807F 		cmp	r3, #256
 2819 0026 0BD0     		beq	.L137
 2820 0028 7B68     		ldr	r3, [r7, #4]
 2821 002a B3F5805F 		cmp	r3, #4096
 2822 002e 07D0     		beq	.L137
 2823 0030 40F20000 		movw	r0, #:lower16:.LC0
 2824 0034 C0F20000 		movt	r0, #:upper16:.LC0
 2825 0038 4FF46171 		mov	r1, #900
 2826 003c FFF7FEFF 		bl	assert_failed
 2827              	.L137:
 901:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_GET_IT(FSMC_IT));
 2828              		.loc 1 901 0 is_stmt 1
 2829 0040 3B68     		ldr	r3, [r7]
 2830 0042 082B     		cmp	r3, #8
 2831 0044 0DD0     		beq	.L138
 2832              		.loc 1 901 0 is_stmt 0 discriminator 1
 2833 0046 3B68     		ldr	r3, [r7]
 2834 0048 102B     		cmp	r3, #16
 2835 004a 0AD0     		beq	.L138
 2836 004c 3B68     		ldr	r3, [r7]
 2837 004e 202B     		cmp	r3, #32
 2838 0050 07D0     		beq	.L138
 2839 0052 40F20000 		movw	r0, #:lower16:.LC0
 2840 0056 C0F20000 		movt	r0, #:upper16:.LC0
 2841 005a 40F28531 		movw	r1, #901
 2842 005e FFF7FEFF 		bl	assert_failed
 2843              	.L138:
 902:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 903:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 2844              		.loc 1 903 0 is_stmt 1
 2845 0062 7B68     		ldr	r3, [r7, #4]
 2846 0064 102B     		cmp	r3, #16
 2847 0066 05D1     		bne	.L139
 904:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 905:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 2848              		.loc 1 905 0
 2849 0068 6023     		movs	r3, #96
 2850 006a CAF20003 		movt	r3, 40960
 2851 006e 5B68     		ldr	r3, [r3, #4]
 2852 0070 3B61     		str	r3, [r7, #16]
 2853 0072 0EE0     		b	.L140
 2854              	.L139:
 906:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 907:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 2855              		.loc 1 907 0
 2856 0074 7B68     		ldr	r3, [r7, #4]
 2857 0076 B3F5807F 		cmp	r3, #256
 2858 007a 05D1     		bne	.L141
 908:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 909:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 2859              		.loc 1 909 0
 2860 007c 8023     		movs	r3, #128
 2861 007e CAF20003 		movt	r3, 40960
 2862 0082 5B68     		ldr	r3, [r3, #4]
 2863 0084 3B61     		str	r3, [r7, #16]
 2864 0086 04E0     		b	.L140
 2865              	.L141:
 910:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 911:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 912:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 913:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 914:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 2866              		.loc 1 914 0
 2867 0088 A023     		movs	r3, #160
 2868 008a CAF20003 		movt	r3, 40960
 2869 008e 5B68     		ldr	r3, [r3, #4]
 2870 0090 3B61     		str	r3, [r7, #16]
 2871              	.L140:
 915:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   } 
 916:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 917:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   itstatus = tmpsr & FSMC_IT;
 2872              		.loc 1 917 0
 2873 0092 3A69     		ldr	r2, [r7, #16]
 2874 0094 3B68     		ldr	r3, [r7]
 2875 0096 1340     		ands	r3, r3, r2
 2876 0098 FB60     		str	r3, [r7, #12]
 918:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   
 919:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   itenable = tmpsr & (FSMC_IT >> 3);
 2877              		.loc 1 919 0
 2878 009a 3B68     		ldr	r3, [r7]
 2879 009c DA08     		lsrs	r2, r3, #3
 2880 009e 3B69     		ldr	r3, [r7, #16]
 2881 00a0 1340     		ands	r3, r3, r2
 2882 00a2 BB60     		str	r3, [r7, #8]
 920:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 2883              		.loc 1 920 0
 2884 00a4 FB68     		ldr	r3, [r7, #12]
 2885 00a6 002B     		cmp	r3, #0
 2886 00a8 05D0     		beq	.L142
 2887              		.loc 1 920 0 is_stmt 0 discriminator 1
 2888 00aa BB68     		ldr	r3, [r7, #8]
 2889 00ac 002B     		cmp	r3, #0
 2890 00ae 02D0     		beq	.L142
 921:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 922:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = SET;
 2891              		.loc 1 922 0 is_stmt 1
 2892 00b0 0123     		movs	r3, #1
 2893 00b2 FB75     		strb	r3, [r7, #23]
 2894 00b4 01E0     		b	.L143
 2895              	.L142:
 923:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 924:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 925:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 926:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     bitstatus = RESET;
 2896              		.loc 1 926 0
 2897 00b6 0023     		movs	r3, #0
 2898 00b8 FB75     		strb	r3, [r7, #23]
 2899              	.L143:
 927:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 928:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   return bitstatus; 
 2900              		.loc 1 928 0
 2901 00ba FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 929:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 2902              		.loc 1 929 0
 2903 00bc 1846     		mov	r0, r3
 2904 00be 1837     		adds	r7, r7, #24
 2905 00c0 BD46     		mov	sp, r7
 2906              		@ sp needed
 2907 00c2 80BD     		pop	{r7, pc}
 2908              		.cfi_endproc
 2909              	.LFE127:
 2911              		.section	.text.FSMC_ClearITPendingBit,"ax",%progbits
 2912              		.align	2
 2913              		.global	FSMC_ClearITPendingBit
 2914              		.thumb
 2915              		.thumb_func
 2917              	FSMC_ClearITPendingBit:
 2918              	.LFB128:
 930:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** 
 931:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** /**
 932:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @brief  Clears the FSMC's interrupt pending bits.
 933:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 934:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be one of the following values:
 935:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 936:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 937:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 938:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @param  FSMC_IT: specifies the interrupt pending bit to clear.
 939:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *          This parameter can be any combination of the following values:
 940:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 941:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_Level: Level edge detection interrupt.
 942:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   *            @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 943:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   * @retval None
 944:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   */
 945:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 946:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** {
 2919              		.loc 1 946 0
 2920              		.cfi_startproc
 2921              		@ args = 0, pretend = 0, frame = 8
 2922              		@ frame_needed = 1, uses_anonymous_args = 0
 2923 0000 80B5     		push	{r7, lr}
 2924              	.LCFI53:
 2925              		.cfi_def_cfa_offset 8
 2926              		.cfi_offset 7, -8
 2927              		.cfi_offset 14, -4
 2928 0002 82B0     		sub	sp, sp, #8
 2929              	.LCFI54:
 2930              		.cfi_def_cfa_offset 16
 2931 0004 00AF     		add	r7, sp, #0
 2932              	.LCFI55:
 2933              		.cfi_def_cfa_register 7
 2934 0006 7860     		str	r0, [r7, #4]
 2935 0008 3960     		str	r1, [r7]
 947:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* Check the parameters */
 948:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 2936              		.loc 1 948 0
 2937 000a 7B68     		ldr	r3, [r7, #4]
 2938 000c 102B     		cmp	r3, #16
 2939 000e 0FD0     		beq	.L146
 2940              		.loc 1 948 0 is_stmt 0 discriminator 1
 2941 0010 7B68     		ldr	r3, [r7, #4]
 2942 0012 B3F5807F 		cmp	r3, #256
 2943 0016 0BD0     		beq	.L146
 2944 0018 7B68     		ldr	r3, [r7, #4]
 2945 001a B3F5805F 		cmp	r3, #4096
 2946 001e 07D0     		beq	.L146
 2947 0020 40F20000 		movw	r0, #:lower16:.LC0
 2948 0024 C0F20000 		movt	r0, #:upper16:.LC0
 2949 0028 4FF46D71 		mov	r1, #948
 2950 002c FFF7FEFF 		bl	assert_failed
 2951              	.L146:
 949:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));
 2952              		.loc 1 949 0 is_stmt 1
 2953 0030 3B68     		ldr	r3, [r7]
 2954 0032 23F03803 		bic	r3, r3, #56
 2955 0036 002B     		cmp	r3, #0
 2956 0038 02D1     		bne	.L147
 2957              		.loc 1 949 0 is_stmt 0 discriminator 2
 2958 003a 3B68     		ldr	r3, [r7]
 2959 003c 002B     		cmp	r3, #0
 2960 003e 07D1     		bne	.L148
 2961              	.L147:
 2962              		.loc 1 949 0 discriminator 1
 2963 0040 40F20000 		movw	r0, #:lower16:.LC0
 2964 0044 C0F20000 		movt	r0, #:upper16:.LC0
 2965 0048 40F2B531 		movw	r1, #949
 2966 004c FFF7FEFF 		bl	assert_failed
 2967              	.L148:
 950:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     
 951:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 2968              		.loc 1 951 0 is_stmt 1
 2969 0050 7B68     		ldr	r3, [r7, #4]
 2970 0052 102B     		cmp	r3, #16
 2971 0054 0CD1     		bne	.L149
 952:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 953:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 2972              		.loc 1 953 0
 2973 0056 6023     		movs	r3, #96
 2974 0058 CAF20003 		movt	r3, 40960
 2975 005c 6022     		movs	r2, #96
 2976 005e CAF20002 		movt	r2, 40960
 2977 0062 5168     		ldr	r1, [r2, #4]
 2978 0064 3A68     		ldr	r2, [r7]
 2979 0066 D208     		lsrs	r2, r2, #3
 2980 0068 D243     		mvns	r2, r2
 2981 006a 0A40     		ands	r2, r2, r1
 2982 006c 5A60     		str	r2, [r3, #4]
 2983 006e 1CE0     		b	.L145
 2984              	.L149:
 954:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }  
 955:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 2985              		.loc 1 955 0
 2986 0070 7B68     		ldr	r3, [r7, #4]
 2987 0072 B3F5807F 		cmp	r3, #256
 2988 0076 0CD1     		bne	.L151
 956:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 957:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 2989              		.loc 1 957 0
 2990 0078 8023     		movs	r3, #128
 2991 007a CAF20003 		movt	r3, 40960
 2992 007e 8022     		movs	r2, #128
 2993 0080 CAF20002 		movt	r2, 40960
 2994 0084 5168     		ldr	r1, [r2, #4]
 2995 0086 3A68     		ldr	r2, [r7]
 2996 0088 D208     		lsrs	r2, r2, #3
 2997 008a D243     		mvns	r2, r2
 2998 008c 0A40     		ands	r2, r2, r1
 2999 008e 5A60     		str	r2, [r3, #4]
 3000 0090 0BE0     		b	.L145
 3001              	.L151:
 958:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 959:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 960:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   else
 961:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   {
 962:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****     FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 3002              		.loc 1 962 0
 3003 0092 A023     		movs	r3, #160
 3004 0094 CAF20003 		movt	r3, 40960
 3005 0098 A022     		movs	r2, #160
 3006 009a CAF20002 		movt	r2, 40960
 3007 009e 5168     		ldr	r1, [r2, #4]
 3008 00a0 3A68     		ldr	r2, [r7]
 3009 00a2 D208     		lsrs	r2, r2, #3
 3010 00a4 D243     		mvns	r2, r2
 3011 00a6 0A40     		ands	r2, r2, r1
 3012 00a8 5A60     		str	r2, [r3, #4]
 3013              	.L145:
 963:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c ****   }
 964:lib/chip/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c **** }
 3014              		.loc 1 964 0
 3015 00aa 0837     		adds	r7, r7, #8
 3016 00ac BD46     		mov	sp, r7
 3017              		@ sp needed
 3018 00ae 80BD     		pop	{r7, pc}
 3019              		.cfi_endproc
 3020              	.LFE128:
 3022              		.text
 3023              	.Letext0:
 3024              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 3025              		.file 3 "/usr/include/newlib/stdint.h"
 3026              		.file 4 "lib/chip/CMSIS/ST/STM32F4xx/Include/stm32f4xx.h"
 3027              		.file 5 "lib/chip/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h"
 3028              		.file 6 "lib/chip/CMSIS/Include/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_fsmc.c
     /tmp/ccoyxHrg.s:20     .rodata:00000000 $d
     /tmp/ccoyxHrg.s:21     .rodata:00000000 .LC0
     /tmp/ccoyxHrg.s:25     .text.FSMC_NORSRAMDeInit:00000000 $t
     /tmp/ccoyxHrg.s:30     .text.FSMC_NORSRAMDeInit:00000000 FSMC_NORSRAMDeInit
     /tmp/ccoyxHrg.s:106    .text.FSMC_NORSRAMInit:00000000 $t
     /tmp/ccoyxHrg.s:111    .text.FSMC_NORSRAMInit:00000000 FSMC_NORSRAMInit
     /tmp/ccoyxHrg.s:737    .text.FSMC_NORSRAMStructInit:00000000 $t
     /tmp/ccoyxHrg.s:742    .text.FSMC_NORSRAMStructInit:00000000 FSMC_NORSRAMStructInit
     /tmp/ccoyxHrg.s:892    .text.FSMC_NORSRAMCmd:00000000 $t
     /tmp/ccoyxHrg.s:897    .text.FSMC_NORSRAMCmd:00000000 FSMC_NORSRAMCmd
     /tmp/ccoyxHrg.s:983    .text.FSMC_NANDDeInit:00000000 $t
     /tmp/ccoyxHrg.s:988    .text.FSMC_NANDDeInit:00000000 FSMC_NANDDeInit
     /tmp/ccoyxHrg.s:1075   .text.FSMC_NANDInit:00000000 $t
     /tmp/ccoyxHrg.s:1080   .text.FSMC_NANDInit:00000000 FSMC_NANDInit
     /tmp/ccoyxHrg.s:1446   .text.FSMC_NANDStructInit:00000000 $t
     /tmp/ccoyxHrg.s:1451   .text.FSMC_NANDStructInit:00000000 FSMC_NANDStructInit
     /tmp/ccoyxHrg.s:1547   .text.FSMC_NANDCmd:00000000 $t
     /tmp/ccoyxHrg.s:1552   .text.FSMC_NANDCmd:00000000 FSMC_NANDCmd
     /tmp/ccoyxHrg.s:1662   .text.FSMC_NANDECCCmd:00000000 $t
     /tmp/ccoyxHrg.s:1667   .text.FSMC_NANDECCCmd:00000000 FSMC_NANDECCCmd
     /tmp/ccoyxHrg.s:1777   .text.FSMC_GetECC:00000000 $t
     /tmp/ccoyxHrg.s:1782   .text.FSMC_GetECC:00000000 FSMC_GetECC
     /tmp/ccoyxHrg.s:1833   .text.FSMC_PCCARDDeInit:00000000 $t
     /tmp/ccoyxHrg.s:1838   .text.FSMC_PCCARDDeInit:00000000 FSMC_PCCARDDeInit
     /tmp/ccoyxHrg.s:1886   .text.FSMC_PCCARDInit:00000000 $t
     /tmp/ccoyxHrg.s:1891   .text.FSMC_PCCARDInit:00000000 FSMC_PCCARDInit
     /tmp/ccoyxHrg.s:2206   .text.FSMC_PCCARDStructInit:00000000 $t
     /tmp/ccoyxHrg.s:2211   .text.FSMC_PCCARDStructInit:00000000 FSMC_PCCARDStructInit
     /tmp/ccoyxHrg.s:2311   .text.FSMC_PCCARDCmd:00000000 $t
     /tmp/ccoyxHrg.s:2316   .text.FSMC_PCCARDCmd:00000000 FSMC_PCCARDCmd
     /tmp/ccoyxHrg.s:2382   .text.FSMC_ITConfig:00000000 $t
     /tmp/ccoyxHrg.s:2387   .text.FSMC_ITConfig:00000000 FSMC_ITConfig
     /tmp/ccoyxHrg.s:2550   .text.FSMC_GetFlagStatus:00000000 $t
     /tmp/ccoyxHrg.s:2555   .text.FSMC_GetFlagStatus:00000000 FSMC_GetFlagStatus
     /tmp/ccoyxHrg.s:2670   .text.FSMC_ClearFlag:00000000 $t
     /tmp/ccoyxHrg.s:2675   .text.FSMC_ClearFlag:00000000 FSMC_ClearFlag
     /tmp/ccoyxHrg.s:2778   .text.FSMC_GetITStatus:00000000 $t
     /tmp/ccoyxHrg.s:2783   .text.FSMC_GetITStatus:00000000 FSMC_GetITStatus
     /tmp/ccoyxHrg.s:2912   .text.FSMC_ClearITPendingBit:00000000 $t
     /tmp/ccoyxHrg.s:2917   .text.FSMC_ClearITPendingBit:00000000 FSMC_ClearITPendingBit
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
assert_failed
