Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Fri Apr 13 15:30:19 2018
| Host             : pedro-H170-Gaming-3 running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file fxpnahid_power_routed.rpt -pb fxpnahid_power_summary_routed.pb -rpx fxpnahid_power_routed.rpx
| Design           : fxpnahid
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.159  |
| Dynamic (W)              | 0.075  |
| Device Static (W)        | 0.084  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.3   |
| Junction Temperature (C) | 25.7   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.026 |        3 |       --- |             --- |
| Slice Logic             |     0.016 |     5284 |       --- |             --- |
|   LUT as Logic          |     0.013 |     1934 |     63400 |            3.05 |
|   Register              |     0.002 |     2531 |    126800 |            2.00 |
|   CARRY4                |     0.001 |      282 |     15850 |            1.78 |
|   F7/F8 Muxes           |    <0.001 |       36 |     63400 |            0.06 |
|   LUT as Shift Register |    <0.001 |        7 |     19000 |            0.04 |
|   Others                |     0.000 |      187 |       --- |             --- |
| Signals                 |     0.018 |     3606 |       --- |             --- |
| DSPs                    |     0.015 |        8 |       240 |            3.33 |
| Static Power            |     0.084 |          |           |                 |
| Total                   |     0.159 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.090 |       0.075 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |             5.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------+-----------+
| Name                                                | Power (W) |
+-----------------------------------------------------+-----------+
| fxpnahid                                            |     0.075 |
|   fxpnahid_mul_mul_dEe_U7                           |     0.002 |
|     fxpnahid_mul_mul_dEe_DSP48_0_U                  |     0.002 |
|   fxpnahid_mul_mul_dEe_U8                           |     0.002 |
|     fxpnahid_mul_mul_dEe_DSP48_0_U                  |     0.002 |
|   fxpnahid_sitodp_6bkb_U2                           |     0.015 |
|     fxpnahid_ap_sitodp_7_no_dsp_64_u                |     0.014 |
|       U0                                            |     0.014 |
|         i_synth                                     |     0.014 |
|           FIX_TO_FLT_OP.SPD.OP                      |     0.014 |
|             EXP                                     |    <0.001 |
|               EXP_MOD_DEL                           |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ZERO_DELAY                            |    <0.001 |
|                 i_pipe                              |    <0.001 |
|             FIXED_DATA_SIGNED.M_ABS                 |     0.001 |
|               Q_DEL                                 |     0.001 |
|                 i_pipe                              |     0.001 |
|             LZE                                     |     0.002 |
|               ENCODE[0].DIST_DEL                    |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ENCODE[0].MUX_0                       |    <0.001 |
|                 OP_DEL                              |    <0.001 |
|                   i_pipe                            |    <0.001 |
|               ENCODE[0].MUX_Z                       |    <0.001 |
|                 OP_DEL                              |    <0.001 |
|                   i_pipe                            |    <0.001 |
|               ENCODE[1].DIST_DEL                    |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ENCODE[1].MUX_0                       |    <0.001 |
|                 OP_DEL                              |    <0.001 |
|                   i_pipe                            |    <0.001 |
|               TWO.DIST_DEL                          |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ZERO_DET_CC_1                         |    <0.001 |
|               ZERO_DET_CC_2.CC                      |    <0.001 |
|             NEED_Z_DET.Z_DET                        |    <0.001 |
|               ENCODE[0].DIST_OVER_DEL               |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ENCODE[0].Z_DET_DEL                   |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ENCODE[1].DIST_OVER_DEL               |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ENCODE[1].Z_DET_DEL                   |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ENCODE[2].Z_DET_DEL                   |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               Z_C_DEL                               |    <0.001 |
|                 i_pipe                              |    <0.001 |
|             NORM_SHIFT                              |     0.005 |
|               MUX_LOOP[0].DEL_SHIFT                 |     0.002 |
|                 i_pipe                              |     0.002 |
|               MUX_LOOP[1].DEL_SHIFT                 |     0.002 |
|                 i_pipe                              |     0.002 |
|               MUX_LOOP[2].DEL_SHIFT                 |    <0.001 |
|                 i_pipe                              |    <0.001 |
|             OP                                      |     0.001 |
|             ROUND                                   |     0.001 |
|               LOGIC.RND1                            |    <0.001 |
|                 Q_DEL                               |    <0.001 |
|                   i_pipe                            |    <0.001 |
|               LOGIC.RND2                            |    <0.001 |
|                 Q_DEL                               |    <0.001 |
|                   i_pipe                            |    <0.001 |
|               RND_BIT_GEN                           |     0.000 |
|                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1 |     0.000 |
|             Z_C_DEL                                 |     0.002 |
|               i_pipe                                |     0.002 |
|   fxpnahid_sitodp_6bkb_U3                           |     0.015 |
|     fxpnahid_ap_sitodp_7_no_dsp_64_u                |     0.014 |
|       U0                                            |     0.014 |
|         i_synth                                     |     0.014 |
|           FIX_TO_FLT_OP.SPD.OP                      |     0.014 |
|             EXP                                     |    <0.001 |
|               EXP_MOD_DEL                           |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ZERO_DELAY                            |    <0.001 |
|                 i_pipe                              |    <0.001 |
|             FIXED_DATA_SIGNED.M_ABS                 |     0.001 |
|               Q_DEL                                 |     0.001 |
|                 i_pipe                              |     0.001 |
|             LZE                                     |     0.002 |
|               ENCODE[0].DIST_DEL                    |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ENCODE[0].MUX_0                       |    <0.001 |
|                 OP_DEL                              |    <0.001 |
|                   i_pipe                            |    <0.001 |
|               ENCODE[0].MUX_Z                       |    <0.001 |
|                 OP_DEL                              |    <0.001 |
|                   i_pipe                            |    <0.001 |
|               ENCODE[1].DIST_DEL                    |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ENCODE[1].MUX_0                       |    <0.001 |
|                 OP_DEL                              |    <0.001 |
|                   i_pipe                            |    <0.001 |
|               TWO.DIST_DEL                          |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ZERO_DET_CC_1                         |    <0.001 |
|               ZERO_DET_CC_2.CC                      |    <0.001 |
|             NEED_Z_DET.Z_DET                        |    <0.001 |
|               ENCODE[0].DIST_OVER_DEL               |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ENCODE[0].Z_DET_DEL                   |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ENCODE[1].DIST_OVER_DEL               |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ENCODE[1].Z_DET_DEL                   |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               ENCODE[2].Z_DET_DEL                   |    <0.001 |
|                 i_pipe                              |    <0.001 |
|               Z_C_DEL                               |    <0.001 |
|                 i_pipe                              |    <0.001 |
|             NORM_SHIFT                              |     0.005 |
|               MUX_LOOP[0].DEL_SHIFT                 |     0.002 |
|                 i_pipe                              |     0.002 |
|               MUX_LOOP[1].DEL_SHIFT                 |     0.002 |
|                 i_pipe                              |     0.002 |
|               MUX_LOOP[2].DEL_SHIFT                 |     0.001 |
|                 i_pipe                              |     0.001 |
|             OP                                      |     0.001 |
|             ROUND                                   |     0.001 |
|               LOGIC.RND1                            |    <0.001 |
|                 Q_DEL                               |    <0.001 |
|                   i_pipe                            |    <0.001 |
|               LOGIC.RND2                            |    <0.001 |
|                 Q_DEL                               |    <0.001 |
|                   i_pipe                            |    <0.001 |
|               RND_BIT_GEN                           |     0.000 |
|                 NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1 |     0.000 |
|             Z_C_DEL                                 |     0.002 |
|               i_pipe                                |     0.002 |
|   fxpnahid_udiv_28ncud_U4                           |     0.002 |
|     fxpnahid_udiv_28ncud_div_U                      |     0.002 |
|       fxpnahid_udiv_28ncud_div_u_0                  |     0.002 |
|   fxpnahid_udiv_28ncud_U5                           |     0.002 |
|     fxpnahid_udiv_28ncud_div_U                      |     0.002 |
|       fxpnahid_udiv_28ncud_div_u_0                  |     0.002 |
|   fxpnahid_udiv_28ncud_U6                           |     0.003 |
|     fxpnahid_udiv_28ncud_div_U                      |     0.003 |
|       fxpnahid_udiv_28ncud_div_u_0                  |     0.002 |
|   grp_fxp_sqrt_fu_116                               |     0.005 |
|   grp_fxp_sqrt_fu_121                               |     0.005 |
+-----------------------------------------------------+-----------+


