# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../seq_sqrt.srcs/sources_1/new/Seq_decoder_bits.vhd" \
"../../../../seq_sqrt.srcs/sources_1/new/sqrt2.vhd" \
"../../../../seq_sqrt.ip_user_files/bd/design_1/ip/design_1_Seq_decoder_bits_0_0/sim/design_1_Seq_decoder_bits_0_0.vhd" \
"../../../../seq_sqrt.ip_user_files/bd/design_1/ip/design_1_sqrt2_0_0/sim/design_1_sqrt2_0_0.vhd" \
"../../../../seq_sqrt.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../seq_sqrt.srcs/sim_1/new/design1_tb.vhd" \

# Do not sort compile order
nosort
