<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="MGCChapter" />
<meta name="DC.Title" content="Using Questa SIM With Multiple Cores" />
<meta name="abstract" content="Use the Questa SIM simulator with multi-core functionality to compile and simulate a design on multiple processors (cores). You can do this on a single computer that uses multiple CPUs or on a ring of single-CPU computers." />
<meta name="description" content="Use the Questa SIM simulator with multi-core functionality to compile and simulate a design on multiple processors (cores). You can do this on a single computer that uses multiple CPUs or on a ring of single-CPU computers." />
<meta name="prodname" content="Questa SIM Multi-Core Simulation User's Guide" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-07-10" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="questa_sim_multicore" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="none" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM Multi-Core Simulation User’s Guide" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.060,doc.type.documentation.sys,product.id.P10467" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="ida8da5c04-9e30-42be-8a5b-b4df5757d499" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Using Questa SIM With Multiple Cores</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Using Questa SIM With Multiple Cores" />
<meta name="attributes" content="product.version.2020.4,sort.order.060,doc.type.documentation.sys,product.id.P10467" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="ida8da5c04-9e30-42be-8a5b-b4df5757d499">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1"> Using <span class="ph fmvar:ProductName">Questa
SIM</span> With Multiple Cores</h1>
<div class="abstract MGCAbstract"><span class="shortdesc">Use
the <span class="ph fmvar:ProductName">Questa SIM</span> simulator
with multi-core functionality to compile and simulate a design on
multiple processors (cores). You can do this on a single computer
that uses multiple CPUs or on a ring of single-CPU computers. </span>
</div>
<div class="related-links TopicTOC chaptoc">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Concept_ConfigurationOverview_idcdfcf119.html" title="Basic operation of multi-core simulation consists of configuring your operating environment, compiling and partitioning your design, and then running Questa SIM simulator commands that have arguments allowing you to customize the multi-core simulation and analyze results. ">Configuration and Overview</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_HowPerformMultiCoreSimulation_idc049f316.html" title="Running Questa SIM multi‑core simulation consists of using three Questa SIM commands, plus an optional fourth command that you can use to analyze simulation results. Arguments for each command enable you to make modifications to the simulation procedure. ">How to Perform Multi-Core Simulation</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_ExamplesMulticoreSimulation_id4b4c40bd.html" title="This section provides two examples of files and commands used for running multi‑core simulation—a normally synchronized design and a user-synchronized design. ">Examples of Multi‑core Simulation</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_GloballySharedMemoryObjects_id5f3ed700.html" title="You can use shared memory objects in multi‑core simulation. By default, multi‑core simulation allows implementation of memory as globally shared objects, unless you explicitly instruct the mc2com partitioner to disable this capability. ">Globally Shared Memory Objects</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_MergingWlfUcdbFilesPartition_id6829cec3.html" title="By default, each partition produces individual files for WLF (&lt;partition_name&gt;.wlf) and UCDB (&lt;partition_name&gt;.ucdb). Each of these files contains data specific to the hierarchy of its partition. ">Merging WLF and UCDB Files of a Partition</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_DebuggingStandalonePartitionsVcdFlow_id54e88565.html" title="You can debug and run a standalone partition without communicating with (or being dependent on) other partitions. You can do this by recording Value Change Dump (VCD) values for a given partition.">Debugging Standalone Partitions with VCD Flow</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_DebuggingSimulationMismatchesUnicoreFlow_ida57e5561.html" title="Use the unicore flow to do a self-test between multi‑core simulation runs and unisim runs for debugging. ">Debugging Simulation Mismatches With Unicore Flow</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_CpuCoreBindingAffinity_id6a34e27b.html" title="Affinity is the process of binding a process or memory to a CPU or core on a multi-processor system. ">CPU or Core Binding (Affinity)</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_RecommendationsLimitations_id05126117.html" title="You can improve the effectiveness of your multi-core simulation by observing recommended practices and known limitations. ">Recommendations and Limitations</a></strong></li>
</ul>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_multicore"
                DocTitle = "Questa® SIM Multi-Core Simulation User’s Guide"
                PageTitle = "Using Questa SIM With Multiple Cores"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/MGCChap_UsingQuestaSimMultipleCores_ida8da5c04.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM Multi-Core Simulation User’s Guide Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>