<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>libraries | Genetic Logic Lab</title><link>/tag/libraries/</link><atom:link href="/tag/libraries/index.xml" rel="self" type="application/rss+xml"/><description>libraries</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Thu, 01 Mar 2007 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>libraries</title><link>/tag/libraries/</link></image><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/nelson-efficient-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2007/</guid><description/></item><item><title>Efficient verification of hazard-freedom in gate-level timed asynchronous circuits</title><link>/publication/nelson-efficient-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2003/</guid><description/></item><item><title>Efficient algorithms for exact two-level hazard-free logic minimization</title><link>/publication/jacobson-efficient-2002/</link><pubDate>Fri, 01 Nov 2002 00:00:00 +0000</pubDate><guid>/publication/jacobson-efficient-2002/</guid><description/></item><item><title>Cell library for automatic synthesis of analog error control decoders</title><link>/publication/jie-dai-cell-2002/</link><pubDate>Wed, 01 May 2002 00:00:00 +0000</pubDate><guid>/publication/jie-dai-cell-2002/</guid><description/></item><item><title>Technology mapping of timed circuits</title><link>/publication/myers-technology-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>/publication/myers-technology-1995/</guid><description/></item></channel></rss>