# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project e155-lab3-test
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful with warnings.
# Compile of numberbank.sv failed with 1 errors.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_numberbank.sv was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful with warnings.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_numberbank.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench_numberbank -voptargs=+acc
# vsim -gui work.testbench_numberbank -voptargs="+acc" 
# Start time: 12:50:28 on Sep 14,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_numberbank(fast)
# Loading work.numberbank(fast)
add wave -position insertpoint  \
sim:/testbench_numberbank/clk \
sim:/testbench_numberbank/R_val \
sim:/testbench_numberbank/C_val \
sim:/testbench_numberbank/key_pressed \
sim:/testbench_numberbank/s1 \
sim:/testbench_numberbank/s2
run 1000
# ** Error: test 2 output s2 = 0110, exp = 1000 (8)
#    Time: 62 ns  Scope: testbench_numberbank File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_numberbank.sv Line: 34
# ** Error: test 3 output s2 = 0110, exp = 1000 (8)
#    Time: 192 ns  Scope: testbench_numberbank File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_numberbank.sv Line: 38
# ** Error: test 4 output s1 = 1110, exp = 1101 (13, D)
#    Time: 222 ns  Scope: testbench_numberbank File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_numberbank.sv Line: 41
# ** Error: test 4 output s2 = 1110, exp = 0110 (6)
#    Time: 222 ns  Scope: testbench_numberbank File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_numberbank.sv Line: 42
# ** Error: test 4 output s1 = 1110, exp = 1101 (13, D)
#    Time: 252 ns  Scope: testbench_numberbank File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_numberbank.sv Line: 45
# ** Error: test 4 output s2 = 1110, exp = 0110 (6)
#    Time: 252 ns  Scope: testbench_numberbank File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_numberbank.sv Line: 46
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_numberbank.sv failed with 2 errors.
# 9 compiles, 1 failed with 2 errors.
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_numberbank.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "numberbank(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_numberbank(fast)
# Loading work.numberbank(fast)
run 1000
# ** Error: test 4 output s1 = 1110, exp = 1101 (13, D)
#    Time: 252 ns  Scope: testbench_numberbank File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_numberbank.sv Line: 42
# ** Error: test 4 output s1 = 1110, exp = 1101 (13, D)
#    Time: 282 ns  Scope: testbench_numberbank File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_numberbank.sv Line: 46
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_numberbank.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_numberbank(fast)
# Loading work.numberbank(fast)
run 1000
# End time: 13:42:10 on Sep 14,2025, Elapsed time: 0:51:42
# Errors: 0, Warnings: 2
