{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587719352339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587719352350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 17:09:12 2020 " "Processing started: Fri Apr 24 17:09:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587719352350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587719352350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ex1 -c Ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ex1 -c Ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587719352350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587719352868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587719352868 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex1.v 7 7 " "Using design file ex1.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "Gates.v" "" { Text "D:/MyProject/CEET/Ex1/Gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587719364395 ""} { "Info" "ISGN_ENTITY_NAME" "2 orGate " "Found entity 2: orGate" {  } { { "Gates.v" "" { Text "D:/MyProject/CEET/Ex1/Gates.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587719364395 ""} { "Info" "ISGN_ENTITY_NAME" "3 notGate " "Found entity 3: notGate" {  } { { "Gates.v" "" { Text "D:/MyProject/CEET/Ex1/Gates.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587719364395 ""} { "Info" "ISGN_ENTITY_NAME" "4 nandGate " "Found entity 4: nandGate" {  } { { "Gates.v" "" { Text "D:/MyProject/CEET/Ex1/Gates.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587719364395 ""} { "Info" "ISGN_ENTITY_NAME" "5 aoiGate " "Found entity 5: aoiGate" {  } { { "Gates.v" "" { Text "D:/MyProject/CEET/Ex1/Gates.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587719364395 ""} { "Info" "ISGN_ENTITY_NAME" "6 xorGate " "Found entity 6: xorGate" {  } { { "Gates.v" "" { Text "D:/MyProject/CEET/Ex1/Gates.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587719364395 ""} { "Info" "ISGN_ENTITY_NAME" "7 Ex1 " "Found entity 7: Ex1" {  } { { "ex1.v" "" { Text "D:/MyProject/CEET/Ex1/ex1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587719364395 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587719364395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ex1 " "Elaborating entity \"Ex1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587719364401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate andGate:And1 " "Elaborating entity \"andGate\" for hierarchy \"andGate:And1\"" {  } { { "ex1.v" "And1" { Text "D:/MyProject/CEET/Ex1/ex1.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587719364433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate orGate:Or1 " "Elaborating entity \"orGate\" for hierarchy \"orGate:Or1\"" {  } { { "ex1.v" "Or1" { Text "D:/MyProject/CEET/Ex1/ex1.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587719364456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notGate notGate:Not1 " "Elaborating entity \"notGate\" for hierarchy \"notGate:Not1\"" {  } { { "ex1.v" "Not1" { Text "D:/MyProject/CEET/Ex1/ex1.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587719364492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nandGate nandGate:Nand1 " "Elaborating entity \"nandGate\" for hierarchy \"nandGate:Nand1\"" {  } { { "ex1.v" "Nand1" { Text "D:/MyProject/CEET/Ex1/ex1.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587719364511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aoiGate aoiGate:Aoi1 " "Elaborating entity \"aoiGate\" for hierarchy \"aoiGate:Aoi1\"" {  } { { "ex1.v" "Aoi1" { Text "D:/MyProject/CEET/Ex1/ex1.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587719364531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate xorGate:Xor1 " "Elaborating entity \"xorGate\" for hierarchy \"xorGate:Xor1\"" {  } { { "ex1.v" "Xor1" { Text "D:/MyProject/CEET/Ex1/ex1.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587719364547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587719365117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587719365639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587719365639 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587719365728 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587719365728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587719365728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587719365728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587719365789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 17:09:25 2020 " "Processing ended: Fri Apr 24 17:09:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587719365789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587719365789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587719365789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587719365789 ""}
