Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan 23 20:22:41 2024
| Host         : LAPTOP-HLQDUBUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (49)
7. checking multiple_clock (615)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (615)
--------------------------------
 There are 615 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.697        0.000                      0                 1367        0.027        0.000                      0                 1367        3.000        0.000                       0                   621  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen    {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen     {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen_1  {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen_1   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk108mhz_ClkGen          0.697        0.000                      0                 1367        0.100        0.000                      0                 1367        3.650        0.000                       0                   617  
  clkfbout_ClkGen                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk108mhz_ClkGen_1        0.698        0.000                      0                 1367        0.100        0.000                      0                 1367        3.650        0.000                       0                   617  
  clkfbout_ClkGen_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108mhz_ClkGen_1  clk108mhz_ClkGen          0.697        0.000                      0                 1367        0.027        0.000                      0                 1367  
clk108mhz_ClkGen    clk108mhz_ClkGen_1        0.697        0.000                      0                 1367        0.027        0.000                      0                 1367  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk108mhz_ClkGen                        
(none)              clk108mhz_ClkGen_1                      
(none)              clkfbout_ClkGen                         
(none)              clkfbout_ClkGen_1                       
(none)                                  clk108mhz_ClkGen    
(none)                                  clk108mhz_ClkGen_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        0.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 2.818ns (33.561%)  route 5.579ns (66.439%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.831 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.514     7.447    drawer/a1/vga_r_reg[0]
    SLICE_X82Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  drawer/a1/vga_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.571    drawer/a1_n_2
    SLICE_X82Y108        FDSE                                         r  drawer/vga_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.593     7.831    drawer/clk108mhz
    SLICE_X82Y108        FDSE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.480     8.312    
                         clock uncertainty           -0.073     8.239    
    SLICE_X82Y108        FDSE (Setup_fdse_C_D)        0.029     8.268    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 2.818ns (33.622%)  route 5.563ns (66.378%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.502     7.432    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y106        LUT5 (Prop_lut5_I2_O)        0.124     7.556 r  drawer/a2/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     7.556    drawer/a2_n_3
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.594     7.832    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.480     8.313    
                         clock uncertainty           -0.073     8.240    
    SLICE_X82Y106        FDSE (Setup_fdse_C_D)        0.031     8.271    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 2.818ns (33.733%)  route 5.536ns (66.267%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.474     7.404    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y106        LUT6 (Prop_lut6_I1_O)        0.124     7.528 r  drawer/a2/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     7.528    drawer/a2_n_1
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.594     7.832    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.480     8.313    
                         clock uncertainty           -0.073     8.240    
    SLICE_X82Y106        FDSE (Setup_fdse_C_D)        0.029     8.269    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 2.818ns (33.745%)  route 5.533ns (66.255%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.471     7.401    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y106        LUT5 (Prop_lut5_I2_O)        0.124     7.525 r  drawer/a2/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     7.525    drawer/a2_n_2
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.594     7.832    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.480     8.313    
                         clock uncertainty           -0.073     8.240    
    SLICE_X82Y106        FDSE (Setup_fdse_C_D)        0.031     8.271    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 2.818ns (34.339%)  route 5.388ns (65.661%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.323     7.257    drawer/a1/vga_r_reg[0]
    SLICE_X82Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  drawer/a1/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.381    drawer/a1_n_1
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.592     7.830    drawer/clk108mhz
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.480     8.311    
                         clock uncertainty           -0.073     8.238    
    SLICE_X82Y109        FDSE (Setup_fdse_C_D)        0.029     8.267    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 2.818ns (34.345%)  route 5.387ns (65.655%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.831 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.325     7.255    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y107        LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  drawer/a2/vga_g[3]_i_1/O
                         net (fo=1, routed)           0.000     7.379    drawer/a2_n_4
    SLICE_X82Y107        FDSE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.593     7.831    drawer/clk108mhz
    SLICE_X82Y107        FDSE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.480     8.312    
                         clock uncertainty           -0.073     8.239    
    SLICE_X82Y107        FDSE (Setup_fdse_C_D)        0.029     8.268    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 2.818ns (34.352%)  route 5.385ns (65.648%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.320     7.254    drawer/a2/star_ROM_address_reg[11]
    SLICE_X82Y109        LUT6 (Prop_lut6_I3_O)        0.124     7.378 r  drawer/a2/vga_r[3]_i_2/O
                         net (fo=1, routed)           0.000     7.378    drawer/a2_n_5
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.592     7.830    drawer/clk108mhz
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.480     8.311    
                         clock uncertainty           -0.073     8.238    
    SLICE_X82Y109        FDSE (Setup_fdse_C_D)        0.031     8.269    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.195ns  (logic 2.818ns (34.388%)  route 5.377ns (65.612%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.831 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.312     7.245    drawer/a1/vga_r_reg[0]
    SLICE_X83Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.369 r  drawer/a1/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.369    drawer/a1_n_3
    SLICE_X83Y108        FDSE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.593     7.831    drawer/clk108mhz
    SLICE_X83Y108        FDSE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.480     8.312    
                         clock uncertainty           -0.073     8.239    
    SLICE_X83Y108        FDSE (Setup_fdse_C_D)        0.031     8.270    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 2.334ns (30.767%)  route 5.252ns (69.233%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.203     5.246    drawer/vga_r6
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.329     5.575 r  drawer/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          1.185     6.760    drawer/star_ROM_address[12]_i_1_n_0
    SLICE_X84Y113        FDRE                                         r  drawer/star_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X84Y113        FDRE                                         r  drawer/star_ROM_address_reg[0]/C
                         clock pessimism              0.480     8.308    
                         clock uncertainty           -0.073     8.235    
    SLICE_X84Y113        FDRE (Setup_fdre_C_R)       -0.524     7.711    drawer/star_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 2.334ns (30.940%)  route 5.210ns (69.060%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.203     5.246    drawer/vga_r6
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.329     5.575 r  drawer/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          1.142     6.718    drawer/star_ROM_address[12]_i_1_n_0
    SLICE_X84Y115        FDRE                                         r  drawer/star_ROM_address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.588     7.826    drawer/clk108mhz
    SLICE_X84Y115        FDRE                                         r  drawer/star_ROM_address_reg[11]/C
                         clock pessimism              0.480     8.307    
                         clock uncertainty           -0.073     8.234    
    SLICE_X84Y115        FDRE (Setup_fdre_C_R)       -0.524     7.710    drawer/star_ROM_address_reg[11]
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  0.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 score/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/counter/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/counter/clk108mhz
    SLICE_X84Y99         FDRE                                         r  score/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  score/counter/count_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.267    score/counter/data1[2]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.111 r  score/counter/count_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.110    score/counter/count_reg[4]_i_1__3_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.057 r  score/counter/count_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    -0.057    score/counter/count_reg[8]_i_1__3_n_7
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/counter/clk108mhz
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[8]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134    -0.157    score/counter/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 score/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/counter/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/counter/clk108mhz
    SLICE_X84Y99         FDRE                                         r  score/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  score/counter/count_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.267    score/counter/data1[2]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.111 r  score/counter/count_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.110    score/counter/count_reg[4]_i_1__3_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.044 r  score/counter/count_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000    -0.044    score/counter/count_reg[8]_i_1__3_n_5
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/counter/clk108mhz
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[10]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134    -0.157    score/counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.080%)  route 0.130ns (47.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.601    -0.563    accelerometer/adxl/clk108mhz
    SLICE_X86Y82         FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  accelerometer/adxl/data_register_reg[0][0]/Q
                         net (fo=2, routed)           0.130    -0.293    accelerometer/adxl/adxl_data_ready
    SLICE_X84Y83         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.871    -0.802    accelerometer/adxl/clk108mhz
    SLICE_X84Y83         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
                         clock pessimism              0.275    -0.527    
    SLICE_X84Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.410    accelerometer/adxl/data_register_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 score/seven_seg/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/prescaler/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.608    -0.556    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y99         FDRE                                         r  score/seven_seg/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  score/seven_seg/prescaler/count_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.282    score/seven_seg/prescaler/count_reg[6]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.122 r  score/seven_seg/prescaler/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.121    score/seven_seg/prescaler/count_reg[4]_i_1__2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.067 r  score/seven_seg/prescaler/count_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.067    score/seven_seg/prescaler/count_reg[8]_i_1__2_n_7
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.799    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[8]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105    -0.185    score/seven_seg/prescaler/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 score/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/prescaler/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/prescaler/clk108mhz
    SLICE_X82Y99         FDRE                                         r  score/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  score/prescaler/count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.283    score/prescaler/count_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.123 r  score/prescaler/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    score/prescaler/count_reg[4]_i_1__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  score/prescaler/count_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.068    score/prescaler/count_reg[8]_i_1__1_n_7
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/prescaler/clk108mhz
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[8]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.105    -0.186    score/prescaler/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.603    -0.561    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y84         FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.308    accelerometer/adxl/data_out[2]
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.874    -0.799    accelerometer/adxl/clk108mhz
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.253    -0.546    
    SLICE_X88Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.437    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 score/seven_seg/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/prescaler/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.608    -0.556    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y99         FDRE                                         r  score/seven_seg/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  score/seven_seg/prescaler/count_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.282    score/seven_seg/prescaler/count_reg[6]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.122 r  score/seven_seg/prescaler/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.121    score/seven_seg/prescaler/count_reg[4]_i_1__2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.056 r  score/seven_seg/prescaler/count_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.056    score/seven_seg/prescaler/count_reg[8]_i_1__2_n_5
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.799    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[10]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105    -0.185    score/seven_seg/prescaler/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 score/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/prescaler/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/prescaler/clk108mhz
    SLICE_X82Y99         FDRE                                         r  score/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  score/prescaler/count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.283    score/prescaler/count_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.123 r  score/prescaler/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    score/prescaler/count_reg[4]_i_1__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.057 r  score/prescaler/count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.057    score/prescaler/count_reg[8]_i_1__1_n_5
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/prescaler/clk108mhz
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[10]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.105    -0.186    score/prescaler/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.603    -0.561    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y84         FDRE                                         r  accelerometer/adxl/spi/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  accelerometer/adxl/spi/data_out_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.308    accelerometer/adxl/data_out[4]
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.874    -0.799    accelerometer/adxl/clk108mhz
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
                         clock pessimism              0.253    -0.546    
    SLICE_X88Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.438    accelerometer/adxl/data_register_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.603    -0.561    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y84         FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  accelerometer/adxl/spi/data_out_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.308    accelerometer/adxl/data_out[1]
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.874    -0.799    accelerometer/adxl/clk108mhz
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
                         clock pessimism              0.253    -0.546    
    SLICE_X88Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.444    accelerometer/adxl/data_register_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y92     VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X73Y94     VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y92     VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y92     VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X75Y94     VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X75Y94     VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X75Y92     VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X75Y94     VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y83     accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y83     accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y83     accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y83     accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 2.818ns (33.561%)  route 5.579ns (66.439%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.831 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.514     7.447    drawer/a1/vga_r_reg[0]
    SLICE_X82Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  drawer/a1/vga_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.571    drawer/a1_n_2
    SLICE_X82Y108        FDSE                                         r  drawer/vga_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.593     7.831    drawer/clk108mhz
    SLICE_X82Y108        FDSE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.480     8.312    
                         clock uncertainty           -0.072     8.240    
    SLICE_X82Y108        FDSE (Setup_fdse_C_D)        0.029     8.269    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 2.818ns (33.622%)  route 5.563ns (66.378%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.502     7.432    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y106        LUT5 (Prop_lut5_I2_O)        0.124     7.556 r  drawer/a2/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     7.556    drawer/a2_n_3
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.594     7.832    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.480     8.313    
                         clock uncertainty           -0.072     8.241    
    SLICE_X82Y106        FDSE (Setup_fdse_C_D)        0.031     8.272    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 2.818ns (33.733%)  route 5.536ns (66.267%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.474     7.404    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y106        LUT6 (Prop_lut6_I1_O)        0.124     7.528 r  drawer/a2/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     7.528    drawer/a2_n_1
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.594     7.832    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.480     8.313    
                         clock uncertainty           -0.072     8.241    
    SLICE_X82Y106        FDSE (Setup_fdse_C_D)        0.029     8.270    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 2.818ns (33.745%)  route 5.533ns (66.255%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.471     7.401    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y106        LUT5 (Prop_lut5_I2_O)        0.124     7.525 r  drawer/a2/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     7.525    drawer/a2_n_2
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.594     7.832    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.480     8.313    
                         clock uncertainty           -0.072     8.241    
    SLICE_X82Y106        FDSE (Setup_fdse_C_D)        0.031     8.272    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 2.818ns (34.339%)  route 5.388ns (65.661%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.323     7.257    drawer/a1/vga_r_reg[0]
    SLICE_X82Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  drawer/a1/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.381    drawer/a1_n_1
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.592     7.830    drawer/clk108mhz
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.480     8.311    
                         clock uncertainty           -0.072     8.239    
    SLICE_X82Y109        FDSE (Setup_fdse_C_D)        0.029     8.268    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 2.818ns (34.345%)  route 5.387ns (65.655%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.831 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.325     7.255    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y107        LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  drawer/a2/vga_g[3]_i_1/O
                         net (fo=1, routed)           0.000     7.379    drawer/a2_n_4
    SLICE_X82Y107        FDSE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.593     7.831    drawer/clk108mhz
    SLICE_X82Y107        FDSE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.480     8.312    
                         clock uncertainty           -0.072     8.240    
    SLICE_X82Y107        FDSE (Setup_fdse_C_D)        0.029     8.269    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 2.818ns (34.352%)  route 5.385ns (65.648%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.320     7.254    drawer/a2/star_ROM_address_reg[11]
    SLICE_X82Y109        LUT6 (Prop_lut6_I3_O)        0.124     7.378 r  drawer/a2/vga_r[3]_i_2/O
                         net (fo=1, routed)           0.000     7.378    drawer/a2_n_5
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.592     7.830    drawer/clk108mhz
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.480     8.311    
                         clock uncertainty           -0.072     8.239    
    SLICE_X82Y109        FDSE (Setup_fdse_C_D)        0.031     8.270    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.195ns  (logic 2.818ns (34.388%)  route 5.377ns (65.612%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.831 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.312     7.245    drawer/a1/vga_r_reg[0]
    SLICE_X83Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.369 r  drawer/a1/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.369    drawer/a1_n_3
    SLICE_X83Y108        FDSE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.593     7.831    drawer/clk108mhz
    SLICE_X83Y108        FDSE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.480     8.312    
                         clock uncertainty           -0.072     8.240    
    SLICE_X83Y108        FDSE (Setup_fdse_C_D)        0.031     8.271    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 2.334ns (30.767%)  route 5.252ns (69.233%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.203     5.246    drawer/vga_r6
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.329     5.575 r  drawer/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          1.185     6.760    drawer/star_ROM_address[12]_i_1_n_0
    SLICE_X84Y113        FDRE                                         r  drawer/star_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X84Y113        FDRE                                         r  drawer/star_ROM_address_reg[0]/C
                         clock pessimism              0.480     8.308    
                         clock uncertainty           -0.072     8.236    
    SLICE_X84Y113        FDRE (Setup_fdre_C_R)       -0.524     7.712    drawer/star_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 2.334ns (30.940%)  route 5.210ns (69.060%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.203     5.246    drawer/vga_r6
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.329     5.575 r  drawer/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          1.142     6.718    drawer/star_ROM_address[12]_i_1_n_0
    SLICE_X84Y115        FDRE                                         r  drawer/star_ROM_address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.588     7.826    drawer/clk108mhz
    SLICE_X84Y115        FDRE                                         r  drawer/star_ROM_address_reg[11]/C
                         clock pessimism              0.480     8.307    
                         clock uncertainty           -0.072     8.235    
    SLICE_X84Y115        FDRE (Setup_fdre_C_R)       -0.524     7.711    drawer/star_ROM_address_reg[11]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  0.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 score/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/counter/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/counter/clk108mhz
    SLICE_X84Y99         FDRE                                         r  score/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  score/counter/count_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.267    score/counter/data1[2]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.111 r  score/counter/count_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.110    score/counter/count_reg[4]_i_1__3_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.057 r  score/counter/count_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    -0.057    score/counter/count_reg[8]_i_1__3_n_7
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/counter/clk108mhz
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[8]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134    -0.157    score/counter/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 score/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/counter/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/counter/clk108mhz
    SLICE_X84Y99         FDRE                                         r  score/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  score/counter/count_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.267    score/counter/data1[2]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.111 r  score/counter/count_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.110    score/counter/count_reg[4]_i_1__3_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.044 r  score/counter/count_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000    -0.044    score/counter/count_reg[8]_i_1__3_n_5
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/counter/clk108mhz
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[10]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134    -0.157    score/counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.080%)  route 0.130ns (47.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.601    -0.563    accelerometer/adxl/clk108mhz
    SLICE_X86Y82         FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  accelerometer/adxl/data_register_reg[0][0]/Q
                         net (fo=2, routed)           0.130    -0.293    accelerometer/adxl/adxl_data_ready
    SLICE_X84Y83         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.871    -0.802    accelerometer/adxl/clk108mhz
    SLICE_X84Y83         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
                         clock pessimism              0.275    -0.527    
    SLICE_X84Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.410    accelerometer/adxl/data_register_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 score/seven_seg/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/prescaler/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.608    -0.556    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y99         FDRE                                         r  score/seven_seg/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  score/seven_seg/prescaler/count_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.282    score/seven_seg/prescaler/count_reg[6]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.122 r  score/seven_seg/prescaler/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.121    score/seven_seg/prescaler/count_reg[4]_i_1__2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.067 r  score/seven_seg/prescaler/count_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.067    score/seven_seg/prescaler/count_reg[8]_i_1__2_n_7
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.799    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[8]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105    -0.185    score/seven_seg/prescaler/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 score/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/prescaler/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/prescaler/clk108mhz
    SLICE_X82Y99         FDRE                                         r  score/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  score/prescaler/count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.283    score/prescaler/count_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.123 r  score/prescaler/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    score/prescaler/count_reg[4]_i_1__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  score/prescaler/count_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.068    score/prescaler/count_reg[8]_i_1__1_n_7
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/prescaler/clk108mhz
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[8]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.105    -0.186    score/prescaler/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.603    -0.561    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y84         FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.308    accelerometer/adxl/data_out[2]
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.874    -0.799    accelerometer/adxl/clk108mhz
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.253    -0.546    
    SLICE_X88Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.437    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 score/seven_seg/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/prescaler/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.608    -0.556    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y99         FDRE                                         r  score/seven_seg/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  score/seven_seg/prescaler/count_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.282    score/seven_seg/prescaler/count_reg[6]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.122 r  score/seven_seg/prescaler/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.121    score/seven_seg/prescaler/count_reg[4]_i_1__2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.056 r  score/seven_seg/prescaler/count_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.056    score/seven_seg/prescaler/count_reg[8]_i_1__2_n_5
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.799    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[10]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105    -0.185    score/seven_seg/prescaler/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 score/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/prescaler/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/prescaler/clk108mhz
    SLICE_X82Y99         FDRE                                         r  score/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  score/prescaler/count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.283    score/prescaler/count_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.123 r  score/prescaler/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    score/prescaler/count_reg[4]_i_1__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.057 r  score/prescaler/count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.057    score/prescaler/count_reg[8]_i_1__1_n_5
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/prescaler/clk108mhz
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[10]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.105    -0.186    score/prescaler/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.603    -0.561    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y84         FDRE                                         r  accelerometer/adxl/spi/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  accelerometer/adxl/spi/data_out_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.308    accelerometer/adxl/data_out[4]
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.874    -0.799    accelerometer/adxl/clk108mhz
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
                         clock pessimism              0.253    -0.546    
    SLICE_X88Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.438    accelerometer/adxl/data_register_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.603    -0.561    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y84         FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  accelerometer/adxl/spi/data_out_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.308    accelerometer/adxl/data_out[1]
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.874    -0.799    accelerometer/adxl/clk108mhz
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
                         clock pessimism              0.253    -0.546    
    SLICE_X88Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.444    accelerometer/adxl/data_register_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y92     VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X73Y94     VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y92     VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y92     VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X75Y94     VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X75Y94     VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X75Y92     VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X75Y94     VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y83     accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y83     accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y83     accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y83     accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y85     accelerometer/adxl/data_register_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen_1
  To Clock:  clkfbout_ClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        0.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 2.818ns (33.561%)  route 5.579ns (66.439%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.831 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.514     7.447    drawer/a1/vga_r_reg[0]
    SLICE_X82Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  drawer/a1/vga_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.571    drawer/a1_n_2
    SLICE_X82Y108        FDSE                                         r  drawer/vga_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.593     7.831    drawer/clk108mhz
    SLICE_X82Y108        FDSE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.480     8.312    
                         clock uncertainty           -0.073     8.239    
    SLICE_X82Y108        FDSE (Setup_fdse_C_D)        0.029     8.268    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 2.818ns (33.622%)  route 5.563ns (66.378%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.502     7.432    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y106        LUT5 (Prop_lut5_I2_O)        0.124     7.556 r  drawer/a2/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     7.556    drawer/a2_n_3
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.594     7.832    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.480     8.313    
                         clock uncertainty           -0.073     8.240    
    SLICE_X82Y106        FDSE (Setup_fdse_C_D)        0.031     8.271    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 2.818ns (33.733%)  route 5.536ns (66.267%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.474     7.404    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y106        LUT6 (Prop_lut6_I1_O)        0.124     7.528 r  drawer/a2/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     7.528    drawer/a2_n_1
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.594     7.832    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.480     8.313    
                         clock uncertainty           -0.073     8.240    
    SLICE_X82Y106        FDSE (Setup_fdse_C_D)        0.029     8.269    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 2.818ns (33.745%)  route 5.533ns (66.255%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.471     7.401    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y106        LUT5 (Prop_lut5_I2_O)        0.124     7.525 r  drawer/a2/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     7.525    drawer/a2_n_2
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.594     7.832    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.480     8.313    
                         clock uncertainty           -0.073     8.240    
    SLICE_X82Y106        FDSE (Setup_fdse_C_D)        0.031     8.271    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 2.818ns (34.339%)  route 5.388ns (65.661%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.323     7.257    drawer/a1/vga_r_reg[0]
    SLICE_X82Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  drawer/a1/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.381    drawer/a1_n_1
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.592     7.830    drawer/clk108mhz
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.480     8.311    
                         clock uncertainty           -0.073     8.238    
    SLICE_X82Y109        FDSE (Setup_fdse_C_D)        0.029     8.267    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 2.818ns (34.345%)  route 5.387ns (65.655%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.831 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.325     7.255    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y107        LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  drawer/a2/vga_g[3]_i_1/O
                         net (fo=1, routed)           0.000     7.379    drawer/a2_n_4
    SLICE_X82Y107        FDSE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.593     7.831    drawer/clk108mhz
    SLICE_X82Y107        FDSE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.480     8.312    
                         clock uncertainty           -0.073     8.239    
    SLICE_X82Y107        FDSE (Setup_fdse_C_D)        0.029     8.268    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 2.818ns (34.352%)  route 5.385ns (65.648%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.320     7.254    drawer/a2/star_ROM_address_reg[11]
    SLICE_X82Y109        LUT6 (Prop_lut6_I3_O)        0.124     7.378 r  drawer/a2/vga_r[3]_i_2/O
                         net (fo=1, routed)           0.000     7.378    drawer/a2_n_5
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.592     7.830    drawer/clk108mhz
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.480     8.311    
                         clock uncertainty           -0.073     8.238    
    SLICE_X82Y109        FDSE (Setup_fdse_C_D)        0.031     8.269    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.195ns  (logic 2.818ns (34.388%)  route 5.377ns (65.612%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.831 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.312     7.245    drawer/a1/vga_r_reg[0]
    SLICE_X83Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.369 r  drawer/a1/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.369    drawer/a1_n_3
    SLICE_X83Y108        FDSE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.593     7.831    drawer/clk108mhz
    SLICE_X83Y108        FDSE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.480     8.312    
                         clock uncertainty           -0.073     8.239    
    SLICE_X83Y108        FDSE (Setup_fdse_C_D)        0.031     8.270    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 2.334ns (30.767%)  route 5.252ns (69.233%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.203     5.246    drawer/vga_r6
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.329     5.575 r  drawer/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          1.185     6.760    drawer/star_ROM_address[12]_i_1_n_0
    SLICE_X84Y113        FDRE                                         r  drawer/star_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X84Y113        FDRE                                         r  drawer/star_ROM_address_reg[0]/C
                         clock pessimism              0.480     8.308    
                         clock uncertainty           -0.073     8.235    
    SLICE_X84Y113        FDRE (Setup_fdre_C_R)       -0.524     7.711    drawer/star_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 2.334ns (30.940%)  route 5.210ns (69.060%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.203     5.246    drawer/vga_r6
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.329     5.575 r  drawer/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          1.142     6.718    drawer/star_ROM_address[12]_i_1_n_0
    SLICE_X84Y115        FDRE                                         r  drawer/star_ROM_address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.588     7.826    drawer/clk108mhz
    SLICE_X84Y115        FDRE                                         r  drawer/star_ROM_address_reg[11]/C
                         clock pessimism              0.480     8.307    
                         clock uncertainty           -0.073     8.234    
    SLICE_X84Y115        FDRE (Setup_fdre_C_R)       -0.524     7.710    drawer/star_ROM_address_reg[11]
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  0.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 score/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/counter/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/counter/clk108mhz
    SLICE_X84Y99         FDRE                                         r  score/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  score/counter/count_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.267    score/counter/data1[2]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.111 r  score/counter/count_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.110    score/counter/count_reg[4]_i_1__3_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.057 r  score/counter/count_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    -0.057    score/counter/count_reg[8]_i_1__3_n_7
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/counter/clk108mhz
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[8]/C
                         clock pessimism              0.509    -0.291    
                         clock uncertainty            0.073    -0.218    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    score/counter/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 score/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/counter/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/counter/clk108mhz
    SLICE_X84Y99         FDRE                                         r  score/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  score/counter/count_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.267    score/counter/data1[2]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.111 r  score/counter/count_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.110    score/counter/count_reg[4]_i_1__3_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.044 r  score/counter/count_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000    -0.044    score/counter/count_reg[8]_i_1__3_n_5
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/counter/clk108mhz
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[10]/C
                         clock pessimism              0.509    -0.291    
                         clock uncertainty            0.073    -0.218    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    score/counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.080%)  route 0.130ns (47.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.601    -0.563    accelerometer/adxl/clk108mhz
    SLICE_X86Y82         FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  accelerometer/adxl/data_register_reg[0][0]/Q
                         net (fo=2, routed)           0.130    -0.293    accelerometer/adxl/adxl_data_ready
    SLICE_X84Y83         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.871    -0.802    accelerometer/adxl/clk108mhz
    SLICE_X84Y83         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.073    -0.454    
    SLICE_X84Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.337    accelerometer/adxl/data_register_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 score/seven_seg/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/prescaler/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.608    -0.556    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y99         FDRE                                         r  score/seven_seg/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  score/seven_seg/prescaler/count_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.282    score/seven_seg/prescaler/count_reg[6]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.122 r  score/seven_seg/prescaler/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.121    score/seven_seg/prescaler/count_reg[4]_i_1__2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.067 r  score/seven_seg/prescaler/count_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.067    score/seven_seg/prescaler/count_reg[8]_i_1__2_n_7
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.799    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[8]/C
                         clock pessimism              0.509    -0.290    
                         clock uncertainty            0.073    -0.217    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105    -0.112    score/seven_seg/prescaler/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 score/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/prescaler/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/prescaler/clk108mhz
    SLICE_X82Y99         FDRE                                         r  score/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  score/prescaler/count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.283    score/prescaler/count_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.123 r  score/prescaler/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    score/prescaler/count_reg[4]_i_1__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  score/prescaler/count_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.068    score/prescaler/count_reg[8]_i_1__1_n_7
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/prescaler/clk108mhz
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[8]/C
                         clock pessimism              0.509    -0.291    
                         clock uncertainty            0.073    -0.218    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.105    -0.113    score/prescaler/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.603    -0.561    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y84         FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.308    accelerometer/adxl/data_out[2]
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.874    -0.799    accelerometer/adxl/clk108mhz
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.253    -0.546    
                         clock uncertainty            0.073    -0.473    
    SLICE_X88Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.364    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 score/seven_seg/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/prescaler/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.608    -0.556    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y99         FDRE                                         r  score/seven_seg/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  score/seven_seg/prescaler/count_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.282    score/seven_seg/prescaler/count_reg[6]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.122 r  score/seven_seg/prescaler/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.121    score/seven_seg/prescaler/count_reg[4]_i_1__2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.056 r  score/seven_seg/prescaler/count_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.056    score/seven_seg/prescaler/count_reg[8]_i_1__2_n_5
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.799    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[10]/C
                         clock pessimism              0.509    -0.290    
                         clock uncertainty            0.073    -0.217    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105    -0.112    score/seven_seg/prescaler/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 score/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/prescaler/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/prescaler/clk108mhz
    SLICE_X82Y99         FDRE                                         r  score/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  score/prescaler/count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.283    score/prescaler/count_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.123 r  score/prescaler/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    score/prescaler/count_reg[4]_i_1__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.057 r  score/prescaler/count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.057    score/prescaler/count_reg[8]_i_1__1_n_5
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/prescaler/clk108mhz
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[10]/C
                         clock pessimism              0.509    -0.291    
                         clock uncertainty            0.073    -0.218    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.105    -0.113    score/prescaler/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.603    -0.561    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y84         FDRE                                         r  accelerometer/adxl/spi/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  accelerometer/adxl/spi/data_out_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.308    accelerometer/adxl/data_out[4]
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.874    -0.799    accelerometer/adxl/clk108mhz
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
                         clock pessimism              0.253    -0.546    
                         clock uncertainty            0.073    -0.473    
    SLICE_X88Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.365    accelerometer/adxl/data_register_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.603    -0.561    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y84         FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  accelerometer/adxl/spi/data_out_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.308    accelerometer/adxl/data_out[1]
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.874    -0.799    accelerometer/adxl/clk108mhz
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
                         clock pessimism              0.253    -0.546    
                         clock uncertainty            0.073    -0.473    
    SLICE_X88Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.371    accelerometer/adxl/data_register_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        0.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 2.818ns (33.561%)  route 5.579ns (66.439%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.831 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.514     7.447    drawer/a1/vga_r_reg[0]
    SLICE_X82Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  drawer/a1/vga_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.571    drawer/a1_n_2
    SLICE_X82Y108        FDSE                                         r  drawer/vga_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.593     7.831    drawer/clk108mhz
    SLICE_X82Y108        FDSE                                         r  drawer/vga_r_reg[1]/C
                         clock pessimism              0.480     8.312    
                         clock uncertainty           -0.073     8.239    
    SLICE_X82Y108        FDSE (Setup_fdse_C_D)        0.029     8.268    drawer/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 2.818ns (33.622%)  route 5.563ns (66.378%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.502     7.432    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y106        LUT5 (Prop_lut5_I2_O)        0.124     7.556 r  drawer/a2/vga_g[2]_i_1/O
                         net (fo=1, routed)           0.000     7.556    drawer/a2_n_3
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.594     7.832    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[2]/C
                         clock pessimism              0.480     8.313    
                         clock uncertainty           -0.073     8.240    
    SLICE_X82Y106        FDSE (Setup_fdse_C_D)        0.031     8.271    drawer/vga_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 2.818ns (33.733%)  route 5.536ns (66.267%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.474     7.404    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y106        LUT6 (Prop_lut6_I1_O)        0.124     7.528 r  drawer/a2/vga_g[0]_i_1/O
                         net (fo=1, routed)           0.000     7.528    drawer/a2_n_1
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.594     7.832    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[0]/C
                         clock pessimism              0.480     8.313    
                         clock uncertainty           -0.073     8.240    
    SLICE_X82Y106        FDSE (Setup_fdse_C_D)        0.029     8.269    drawer/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 2.818ns (33.745%)  route 5.533ns (66.255%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 7.832 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.471     7.401    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y106        LUT5 (Prop_lut5_I2_O)        0.124     7.525 r  drawer/a2/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000     7.525    drawer/a2_n_2
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.594     7.832    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[1]/C
                         clock pessimism              0.480     8.313    
                         clock uncertainty           -0.073     8.240    
    SLICE_X82Y106        FDSE (Setup_fdse_C_D)        0.031     8.271    drawer/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 2.818ns (34.339%)  route 5.388ns (65.661%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.323     7.257    drawer/a1/vga_r_reg[0]
    SLICE_X82Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  drawer/a1/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.381    drawer/a1_n_1
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.592     7.830    drawer/clk108mhz
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.480     8.311    
                         clock uncertainty           -0.073     8.238    
    SLICE_X82Y109        FDSE (Setup_fdse_C_D)        0.029     8.267    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_g_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 2.818ns (34.345%)  route 5.387ns (65.655%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.831 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 r  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.966     6.599    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I5_O)        0.331     6.930 f  drawer/a2/vga_g[3]_i_3/O
                         net (fo=4, routed)           0.325     7.255    drawer/a2/vga_g[3]_i_3_n_0
    SLICE_X82Y107        LUT5 (Prop_lut5_I2_O)        0.124     7.379 r  drawer/a2/vga_g[3]_i_1/O
                         net (fo=1, routed)           0.000     7.379    drawer/a2_n_4
    SLICE_X82Y107        FDSE                                         r  drawer/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.593     7.831    drawer/clk108mhz
    SLICE_X82Y107        FDSE                                         r  drawer/vga_g_reg[3]/C
                         clock pessimism              0.480     8.312    
                         clock uncertainty           -0.073     8.239    
    SLICE_X82Y107        FDSE (Setup_fdse_C_D)        0.029     8.268    drawer/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 2.818ns (34.352%)  route 5.385ns (65.648%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.830 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.320     7.254    drawer/a2/star_ROM_address_reg[11]
    SLICE_X82Y109        LUT6 (Prop_lut6_I3_O)        0.124     7.378 r  drawer/a2/vga_r[3]_i_2/O
                         net (fo=1, routed)           0.000     7.378    drawer/a2_n_5
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.592     7.830    drawer/clk108mhz
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[3]/C
                         clock pessimism              0.480     8.311    
                         clock uncertainty           -0.073     8.238    
    SLICE_X82Y109        FDSE (Setup_fdse_C_D)        0.031     8.269    drawer/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.195ns  (logic 2.818ns (34.388%)  route 5.377ns (65.612%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.831 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 r  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.231     5.275    drawer/vga_r6
    SLICE_X80Y99         LUT5 (Prop_lut5_I4_O)        0.358     5.633 f  drawer/vga_r[3]_i_23/O
                         net (fo=3, routed)           0.970     6.602    drawer/a2/vga_g_reg[3]_0
    SLICE_X82Y108        LUT6 (Prop_lut6_I0_O)        0.331     6.933 f  drawer/a2/vga_r[3]_i_10/O
                         net (fo=4, routed)           0.312     7.245    drawer/a1/vga_r_reg[0]
    SLICE_X83Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.369 r  drawer/a1/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.369    drawer/a1_n_3
    SLICE_X83Y108        FDSE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.593     7.831    drawer/clk108mhz
    SLICE_X83Y108        FDSE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.480     8.312    
                         clock uncertainty           -0.073     8.239    
    SLICE_X83Y108        FDSE (Setup_fdse_C_D)        0.031     8.270    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 2.334ns (30.767%)  route 5.252ns (69.233%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.203     5.246    drawer/vga_r6
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.329     5.575 r  drawer/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          1.185     6.760    drawer/star_ROM_address[12]_i_1_n_0
    SLICE_X84Y113        FDRE                                         r  drawer/star_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X84Y113        FDRE                                         r  drawer/star_ROM_address_reg[0]/C
                         clock pessimism              0.480     8.308    
                         clock uncertainty           -0.073     8.235    
    SLICE_X84Y113        FDRE (Setup_fdre_C_R)       -0.524     7.711    drawer/star_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 2.334ns (30.940%)  route 5.210ns (69.060%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.714    -0.826    VGA/vsync/clk108mhz
    SLICE_X72Y92         FDRE                                         r  VGA/vsync/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.419    -0.407 r  VGA/vsync/count_reg[3]/Q
                         net (fo=10, routed)          0.901     0.494    VGA/vsync/count_reg[3]
    SLICE_X72Y92         LUT6 (Prop_lut6_I1_O)        0.299     0.793 r  VGA/vsync/ROM_address[11]_i_35/O
                         net (fo=7, routed)           0.326     1.119    VGA/vsync/ROM_address[11]_i_35_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  VGA/vsync/ROM_address[11]_i_16/O
                         net (fo=15, routed)          0.639     1.882    VGA/vsync/ROM_address[11]_i_16_n_0
    SLICE_X74Y93         LUT3 (Prop_lut3_I0_O)        0.153     2.035 r  VGA/vsync/ROM_address[11]_i_27/O
                         net (fo=13, routed)          0.707     2.742    drawer/star_pos_y_reg[9]_i_3_2[3]
    SLICE_X74Y95         LUT6 (Prop_lut6_I0_O)        0.331     3.073 r  drawer/star_pos_y[9]_i_94/O
                         net (fo=1, routed)           0.291     3.365    drawer/star_pos_y[9]_i_94_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.489 r  drawer/star_pos_y[9]_i_41/O
                         net (fo=1, routed)           0.000     3.489    drawer/star_pos_y[9]_i_41_n_0
    SLICE_X75Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.887 r  drawer/star_pos_y_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.887    drawer/star_pos_y_reg[9]_i_11_n_0
    SLICE_X75Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.044 f  drawer/star_pos_y_reg[9]_i_3/CO[1]
                         net (fo=4, routed)           1.203     5.246    drawer/vga_r6
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.329     5.575 r  drawer/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          1.142     6.718    drawer/star_ROM_address[12]_i_1_n_0
    SLICE_X84Y115        FDRE                                         r  drawer/star_ROM_address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.588     7.826    drawer/clk108mhz
    SLICE_X84Y115        FDRE                                         r  drawer/star_ROM_address_reg[11]/C
                         clock pessimism              0.480     8.307    
                         clock uncertainty           -0.073     8.234    
    SLICE_X84Y115        FDRE (Setup_fdre_C_R)       -0.524     7.710    drawer/star_ROM_address_reg[11]
  -------------------------------------------------------------------
                         required time                          7.710    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  0.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 score/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/counter/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/counter/clk108mhz
    SLICE_X84Y99         FDRE                                         r  score/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  score/counter/count_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.267    score/counter/data1[2]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.111 r  score/counter/count_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.110    score/counter/count_reg[4]_i_1__3_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.057 r  score/counter/count_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    -0.057    score/counter/count_reg[8]_i_1__3_n_7
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/counter/clk108mhz
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[8]/C
                         clock pessimism              0.509    -0.291    
                         clock uncertainty            0.073    -0.218    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    score/counter/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 score/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/counter/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/counter/clk108mhz
    SLICE_X84Y99         FDRE                                         r  score/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  score/counter/count_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.267    score/counter/data1[2]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.111 r  score/counter/count_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.110    score/counter/count_reg[4]_i_1__3_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.044 r  score/counter/count_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000    -0.044    score/counter/count_reg[8]_i_1__3_n_5
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/counter/clk108mhz
    SLICE_X84Y100        FDRE                                         r  score/counter/count_reg[10]/C
                         clock pessimism              0.509    -0.291    
                         clock uncertainty            0.073    -0.218    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134    -0.084    score/counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.080%)  route 0.130ns (47.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.601    -0.563    accelerometer/adxl/clk108mhz
    SLICE_X86Y82         FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  accelerometer/adxl/data_register_reg[0][0]/Q
                         net (fo=2, routed)           0.130    -0.293    accelerometer/adxl/adxl_data_ready
    SLICE_X84Y83         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.871    -0.802    accelerometer/adxl/clk108mhz
    SLICE_X84Y83         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.073    -0.454    
    SLICE_X84Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.337    accelerometer/adxl/data_register_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 score/seven_seg/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/prescaler/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.608    -0.556    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y99         FDRE                                         r  score/seven_seg/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  score/seven_seg/prescaler/count_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.282    score/seven_seg/prescaler/count_reg[6]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.122 r  score/seven_seg/prescaler/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.121    score/seven_seg/prescaler/count_reg[4]_i_1__2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.067 r  score/seven_seg/prescaler/count_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.067    score/seven_seg/prescaler/count_reg[8]_i_1__2_n_7
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.799    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[8]/C
                         clock pessimism              0.509    -0.290    
                         clock uncertainty            0.073    -0.217    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105    -0.112    score/seven_seg/prescaler/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 score/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/prescaler/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/prescaler/clk108mhz
    SLICE_X82Y99         FDRE                                         r  score/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  score/prescaler/count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.283    score/prescaler/count_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.123 r  score/prescaler/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    score/prescaler/count_reg[4]_i_1__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.068 r  score/prescaler/count_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.068    score/prescaler/count_reg[8]_i_1__1_n_7
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/prescaler/clk108mhz
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[8]/C
                         clock pessimism              0.509    -0.291    
                         clock uncertainty            0.073    -0.218    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.105    -0.113    score/prescaler/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.603    -0.561    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y84         FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.308    accelerometer/adxl/data_out[2]
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.874    -0.799    accelerometer/adxl/clk108mhz
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.253    -0.546    
                         clock uncertainty            0.073    -0.473    
    SLICE_X88Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.364    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 score/seven_seg/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/seven_seg/prescaler/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.608    -0.556    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y99         FDRE                                         r  score/seven_seg/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  score/seven_seg/prescaler/count_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.282    score/seven_seg/prescaler/count_reg[6]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.122 r  score/seven_seg/prescaler/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.121    score/seven_seg/prescaler/count_reg[4]_i_1__2_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.056 r  score/seven_seg/prescaler/count_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.056    score/seven_seg/prescaler/count_reg[8]_i_1__2_n_5
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.799    score/seven_seg/prescaler/clk108mhz
    SLICE_X86Y100        FDRE                                         r  score/seven_seg/prescaler/count_reg[10]/C
                         clock pessimism              0.509    -0.290    
                         clock uncertainty            0.073    -0.217    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105    -0.112    score/seven_seg/prescaler/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 score/prescaler/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            score/prescaler/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.607    -0.557    score/prescaler/clk108mhz
    SLICE_X82Y99         FDRE                                         r  score/prescaler/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  score/prescaler/count_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.283    score/prescaler/count_reg[6]
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.123 r  score/prescaler/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    score/prescaler/count_reg[4]_i_1__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.057 r  score/prescaler/count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.057    score/prescaler/count_reg[8]_i_1__1_n_5
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    score/prescaler/clk108mhz
    SLICE_X82Y100        FDRE                                         r  score/prescaler/count_reg[10]/C
                         clock pessimism              0.509    -0.291    
                         clock uncertainty            0.073    -0.218    
    SLICE_X82Y100        FDRE (Hold_fdre_C_D)         0.105    -0.113    score/prescaler/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.603    -0.561    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y84         FDRE                                         r  accelerometer/adxl/spi/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  accelerometer/adxl/spi/data_out_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.308    accelerometer/adxl/data_out[4]
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.874    -0.799    accelerometer/adxl/clk108mhz
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
                         clock pessimism              0.253    -0.546    
                         clock uncertainty            0.073    -0.473    
    SLICE_X88Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.365    accelerometer/adxl/data_register_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.603    -0.561    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y84         FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  accelerometer/adxl/spi/data_out_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.308    accelerometer/adxl/data_out[1]
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.874    -0.799    accelerometer/adxl/clk108mhz
    SLICE_X88Y85         SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
                         clock pessimism              0.253    -0.546    
                         clock uncertainty            0.073    -0.473    
    SLICE_X88Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.371    accelerometer/adxl/data_register_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.063    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.979ns  (logic 5.169ns (30.445%)  route 11.810ns (69.555%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          7.247     8.754    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X88Y79         LUT4 (Prop_lut4_I3_O)        0.124     8.878 r  accelerometer/adxl/spi/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.562    13.441    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    16.979 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000    16.979    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.387ns  (logic 5.412ns (33.029%)  route 10.975ns (66.971%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          5.509     7.016    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X85Y98         LUT2 (Prop_lut2_I1_O)        0.150     7.166 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.465    12.632    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    16.387 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.387    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.304ns  (logic 5.205ns (31.928%)  route 11.098ns (68.072%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          5.509     7.016    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X85Y98         LUT2 (Prop_lut2_I1_O)        0.124     7.140 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.589    12.729    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    16.304 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.304    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.157ns  (logic 5.183ns (32.077%)  route 10.974ns (67.923%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.019     7.526    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X88Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.650 r  score/seven_seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.955    12.605    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    16.157 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.157    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.884ns  (logic 5.181ns (32.617%)  route 10.703ns (67.383%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          5.857     7.364    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X87Y98         LUT2 (Prop_lut2_I1_O)        0.124     7.488 r  score/seven_seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.846    12.334    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    15.884 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.884    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.083ns  (logic 5.183ns (34.364%)  route 9.900ns (65.636%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          5.449     6.956    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X88Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.080 r  score/seven_seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.450    11.531    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    15.083 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.083    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.914ns  (logic 5.186ns (34.777%)  route 9.727ns (65.223%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          4.396     5.903    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y100        LUT5 (Prop_lut5_I4_O)        0.124     6.027 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.331    11.358    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.914 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.914    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.901ns  (logic 5.167ns (34.672%)  route 9.735ns (65.328%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          5.845     7.352    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X87Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.476 r  score/seven_seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.889    11.366    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    14.901 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.901    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.892ns  (logic 5.208ns (34.972%)  route 9.684ns (65.028%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          4.391     5.898    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y100        LUT5 (Prop_lut5_I4_O)        0.124     6.022 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.293    11.315    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.892 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.892    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.747ns  (logic 5.167ns (35.035%)  route 9.580ns (64.965%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          5.349     6.857    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X85Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.981 r  score/seven_seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.231    11.211    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    14.747 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.747    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.622ns  (logic 1.538ns (33.275%)  route 3.084ns (66.725%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.674     2.949    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X88Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.994 r  score/seven_seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.410     3.404    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.622 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.622    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.827ns  (logic 1.554ns (32.196%)  route 3.273ns (67.804%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.039     2.313    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y100        LUT5 (Prop_lut5_I0_O)        0.045     2.358 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.234     3.592    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.827 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.827    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.835ns  (logic 1.514ns (31.309%)  route 3.321ns (68.691%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.003     2.277    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y100        LUT5 (Prop_lut5_I4_O)        0.045     2.322 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.319     3.641    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.835 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.835    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.062ns  (logic 1.617ns (31.937%)  route 3.446ns (68.063%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          1.972     2.246    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y100        LUT5 (Prop_lut5_I0_O)        0.042     2.288 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.474     3.762    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.300     5.062 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.062    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.072ns  (logic 1.636ns (32.246%)  route 3.436ns (67.754%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          1.974     2.248    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y100        LUT5 (Prop_lut5_I4_O)        0.043     2.291 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.463     3.754    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     5.072 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.072    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.478ns  (logic 1.643ns (29.991%)  route 3.835ns (70.009%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.003     2.277    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y100        LUT5 (Prop_lut5_I4_O)        0.042     2.319 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.832     4.152    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.326     5.478 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.478    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.563ns  (logic 1.556ns (27.968%)  route 4.007ns (72.032%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.438     2.712    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X85Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.757 r  score/seven_seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.570     4.327    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     5.563 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.563    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.587ns  (logic 1.556ns (27.853%)  route 4.031ns (72.147%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.653     2.928    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X87Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.973 r  score/seven_seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.377     4.350    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     5.587 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.587    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.654ns  (logic 1.597ns (28.247%)  route 4.057ns (71.753%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          1.972     2.246    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y100        LUT5 (Prop_lut5_I4_O)        0.045     2.291 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.085     4.376    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     5.654 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.654    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.656ns  (logic 1.576ns (27.859%)  route 4.080ns (72.141%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          1.974     2.248    score/counter/CPU_RESETN_IBUF
    SLICE_X75Y100        LUT5 (Prop_lut5_I4_O)        0.045     2.293 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.106     4.400    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     5.656 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.656    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.860ns  (logic 5.186ns (34.902%)  route 9.674ns (65.098%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X88Y98         FDRE                                         r  score/seven_seg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  score/seven_seg/anodes_reg[3]/Q
                         net (fo=5, routed)           0.974     0.686    score/seven_seg/ROTATE_LEFT[4]
    SLICE_X87Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.810 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.805     1.614    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X85Y99         LUT3 (Prop_lut3_I2_O)        0.152     1.766 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.168     2.935    score/counter/SEG_OBUF[6]_inst_i_5_1
    SLICE_X85Y102        LUT6 (Prop_lut6_I4_O)        0.326     3.261 r  score/counter/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.261    score/counter/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X85Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.473 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.395     4.868    score/counter/seven_seg/digit__27[3]
    SLICE_X75Y100        LUT5 (Prop_lut5_I1_O)        0.299     5.167 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.331    10.498    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.053 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.053    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.844ns  (logic 5.208ns (35.085%)  route 9.636ns (64.915%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X88Y98         FDRE                                         r  score/seven_seg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  score/seven_seg/anodes_reg[3]/Q
                         net (fo=5, routed)           0.974     0.686    score/seven_seg/ROTATE_LEFT[4]
    SLICE_X87Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.810 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.805     1.614    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X85Y99         LUT3 (Prop_lut3_I2_O)        0.152     1.766 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.168     2.935    score/counter/SEG_OBUF[6]_inst_i_5_1
    SLICE_X85Y102        LUT6 (Prop_lut6_I4_O)        0.326     3.261 r  score/counter/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.261    score/counter/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X85Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.473 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.396     4.869    score/counter/seven_seg/digit__27[3]
    SLICE_X75Y100        LUT5 (Prop_lut5_I1_O)        0.299     5.168 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.293    10.460    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.038 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.038    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.487ns  (logic 5.425ns (37.445%)  route 9.063ns (62.555%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X88Y98         FDRE                                         r  score/seven_seg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  score/seven_seg/anodes_reg[3]/Q
                         net (fo=5, routed)           0.974     0.686    score/seven_seg/ROTATE_LEFT[4]
    SLICE_X87Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.810 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.805     1.614    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X85Y99         LUT3 (Prop_lut3_I2_O)        0.152     1.766 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.168     2.935    score/counter/SEG_OBUF[6]_inst_i_5_1
    SLICE_X85Y102        LUT6 (Prop_lut6_I4_O)        0.326     3.261 r  score/counter/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.261    score/counter/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X85Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.473 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.396     4.869    score/counter/seven_seg/digit__27[3]
    SLICE_X75Y100        LUT5 (Prop_lut5_I1_O)        0.329     5.198 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.719     9.917    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    13.681 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.681    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.787ns  (logic 5.417ns (39.292%)  route 8.370ns (60.708%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X88Y98         FDRE                                         r  score/seven_seg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  score/seven_seg/anodes_reg[3]/Q
                         net (fo=5, routed)           0.974     0.686    score/seven_seg/ROTATE_LEFT[4]
    SLICE_X87Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.810 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.805     1.614    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X85Y99         LUT3 (Prop_lut3_I2_O)        0.152     1.766 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.168     2.935    score/counter/SEG_OBUF[6]_inst_i_5_1
    SLICE_X85Y102        LUT6 (Prop_lut6_I4_O)        0.326     3.261 r  score/counter/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.261    score/counter/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X85Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.473 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.395     4.868    score/counter/seven_seg/digit__27[3]
    SLICE_X75Y100        LUT5 (Prop_lut5_I0_O)        0.327     5.195 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.028     9.222    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    12.980 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.980    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.662ns  (logic 5.398ns (39.513%)  route 8.264ns (60.487%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X88Y98         FDRE                                         r  score/seven_seg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  score/seven_seg/anodes_reg[3]/Q
                         net (fo=5, routed)           0.974     0.686    score/seven_seg/ROTATE_LEFT[4]
    SLICE_X87Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.810 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.805     1.614    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X85Y99         LUT3 (Prop_lut3_I2_O)        0.152     1.766 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.168     2.935    score/counter/SEG_OBUF[6]_inst_i_5_1
    SLICE_X85Y102        LUT6 (Prop_lut6_I4_O)        0.326     3.261 r  score/counter/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.261    score/counter/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X85Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.473 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.396     4.869    score/counter/seven_seg/digit__27[3]
    SLICE_X75Y100        LUT5 (Prop_lut5_I1_O)        0.327     5.196 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.921     9.116    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739    12.856 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.856    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.182ns  (logic 5.124ns (38.872%)  route 8.058ns (61.128%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X88Y98         FDRE                                         r  score/seven_seg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  score/seven_seg/anodes_reg[3]/Q
                         net (fo=5, routed)           0.974     0.686    score/seven_seg/ROTATE_LEFT[4]
    SLICE_X87Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.810 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.805     1.614    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X85Y99         LUT3 (Prop_lut3_I2_O)        0.152     1.766 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.168     2.935    score/counter/SEG_OBUF[6]_inst_i_5_1
    SLICE_X85Y102        LUT6 (Prop_lut6_I4_O)        0.326     3.261 r  score/counter/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.261    score/counter/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X85Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.473 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.396     4.869    score/counter/seven_seg/digit__27[3]
    SLICE_X75Y100        LUT5 (Prop_lut5_I1_O)        0.299     5.168 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.715     8.882    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.375 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.375    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.143ns  (logic 5.165ns (39.295%)  route 7.978ns (60.705%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X88Y98         FDRE                                         r  score/seven_seg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  score/seven_seg/anodes_reg[3]/Q
                         net (fo=5, routed)           0.974     0.686    score/seven_seg/ROTATE_LEFT[4]
    SLICE_X87Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.810 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.805     1.614    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X85Y99         LUT3 (Prop_lut3_I2_O)        0.152     1.766 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.168     2.935    score/counter/SEG_OBUF[6]_inst_i_5_1
    SLICE_X85Y102        LUT6 (Prop_lut6_I4_O)        0.326     3.261 f  score/counter/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.261    score/counter/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X85Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.473 f  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.424     4.897    score/counter/seven_seg/digit__27[3]
    SLICE_X75Y100        LUT5 (Prop_lut5_I1_O)        0.299     5.196 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.607     8.803    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.336 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.336    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.806ns  (logic 4.289ns (39.693%)  route 6.517ns (60.307%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X87Y99         FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           0.928     0.540    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.296     0.836 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.589     6.425    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    10.000 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.000    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/adxl/spi/sclk_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.677ns  (logic 4.301ns (40.280%)  route 6.376ns (59.720%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.721    -0.819    accelerometer/adxl/spi/clk108mhz
    SLICE_X88Y81         FDRE                                         r  accelerometer/adxl/spi/sclk_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.478    -0.341 r  accelerometer/adxl/spi/sclk_internal_reg/Q
                         net (fo=6, routed)           1.107     0.767    accelerometer/adxl/spi/sclk_internal
    SLICE_X87Y81         LUT3 (Prop_lut3_I2_O)        0.295     1.062 r  accelerometer/adxl/spi/ACL_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.269     6.331    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.528     9.859 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     9.859    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.393ns  (logic 4.329ns (41.657%)  route 6.063ns (58.343%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X87Y99         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.351 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=5, routed)           0.598     0.247    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.118     0.365 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.465     5.831    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     9.586 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.586    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microphone/mic_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.353ns (76.917%)  route 0.406ns (23.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.608    -0.556    microphone/clk108mhz
    SLICE_X89Y98         FDRE                                         r  microphone/mic_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  microphone/mic_clk_reg/Q
                         net (fo=3, routed)           0.406    -0.009    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.202 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.202    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.405ns (71.592%)  route 0.557ns (28.408%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.608    -0.556    score/seven_seg/clk108mhz
    SLICE_X87Y99         FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.147    -0.268    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X88Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  score/seven_seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.410     0.187    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     1.406 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.406    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.393ns (67.026%)  route 0.685ns (32.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.599    -0.565    drawer/clk108mhz
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  drawer/vga_r_reg[3]/Q
                         net (fo=1, routed)           0.685     0.261    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.513 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.513    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.395ns (66.285%)  route 0.710ns (33.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.599    -0.565    drawer/clk108mhz
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  drawer/vga_r_reg[0]/Q
                         net (fo=1, routed)           0.710     0.286    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.540 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.540    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.388ns (64.213%)  route 0.774ns (35.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.599    -0.565    drawer/clk108mhz
    SLICE_X82Y107        FDSE                                         r  drawer/vga_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  drawer/vga_g_reg[3]/Q
                         net (fo=1, routed)           0.774     0.349    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.597 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.597    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.390ns (63.961%)  route 0.783ns (36.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.599    -0.565    drawer/clk108mhz
    SLICE_X82Y108        FDSE                                         r  drawer/vga_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  drawer/vga_r_reg[1]/Q
                         net (fo=1, routed)           0.783     0.359    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.608 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.608    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.380ns (61.741%)  route 0.855ns (38.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.600    -0.564    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  drawer/vga_g_reg[0]/Q
                         net (fo=1, routed)           0.855     0.432    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     1.671 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.671    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.386ns (61.956%)  route 0.851ns (38.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.600    -0.564    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  drawer/vga_g_reg[1]/Q
                         net (fo=1, routed)           0.851     0.428    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     1.673 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.673    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.365ns (59.045%)  route 0.947ns (40.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.593    -0.571    drawer/clk108mhz
    SLICE_X79Y108        FDSE                                         r  drawer/vga_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.430 r  drawer/vga_b_reg[2]/Q
                         net (fo=1, routed)           0.947     0.517    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     1.741 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.741    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.377ns (59.625%)  route 0.932ns (40.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.599    -0.565    drawer/clk108mhz
    SLICE_X83Y108        FDSE                                         r  drawer/vga_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  drawer/vga_r_reg[2]/Q
                         net (fo=1, routed)           0.932     0.508    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     1.744 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.744    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen_1
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.860ns  (logic 5.186ns (34.902%)  route 9.674ns (65.098%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X88Y98         FDRE                                         r  score/seven_seg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  score/seven_seg/anodes_reg[3]/Q
                         net (fo=5, routed)           0.974     0.686    score/seven_seg/ROTATE_LEFT[4]
    SLICE_X87Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.810 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.805     1.614    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X85Y99         LUT3 (Prop_lut3_I2_O)        0.152     1.766 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.168     2.935    score/counter/SEG_OBUF[6]_inst_i_5_1
    SLICE_X85Y102        LUT6 (Prop_lut6_I4_O)        0.326     3.261 r  score/counter/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.261    score/counter/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X85Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.473 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.395     4.868    score/counter/seven_seg/digit__27[3]
    SLICE_X75Y100        LUT5 (Prop_lut5_I1_O)        0.299     5.167 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.331    10.498    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.053 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.053    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.844ns  (logic 5.208ns (35.085%)  route 9.636ns (64.915%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X88Y98         FDRE                                         r  score/seven_seg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  score/seven_seg/anodes_reg[3]/Q
                         net (fo=5, routed)           0.974     0.686    score/seven_seg/ROTATE_LEFT[4]
    SLICE_X87Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.810 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.805     1.614    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X85Y99         LUT3 (Prop_lut3_I2_O)        0.152     1.766 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.168     2.935    score/counter/SEG_OBUF[6]_inst_i_5_1
    SLICE_X85Y102        LUT6 (Prop_lut6_I4_O)        0.326     3.261 r  score/counter/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.261    score/counter/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X85Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.473 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.396     4.869    score/counter/seven_seg/digit__27[3]
    SLICE_X75Y100        LUT5 (Prop_lut5_I1_O)        0.299     5.168 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.293    10.460    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.038 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.038    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.487ns  (logic 5.425ns (37.445%)  route 9.063ns (62.555%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X88Y98         FDRE                                         r  score/seven_seg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  score/seven_seg/anodes_reg[3]/Q
                         net (fo=5, routed)           0.974     0.686    score/seven_seg/ROTATE_LEFT[4]
    SLICE_X87Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.810 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.805     1.614    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X85Y99         LUT3 (Prop_lut3_I2_O)        0.152     1.766 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.168     2.935    score/counter/SEG_OBUF[6]_inst_i_5_1
    SLICE_X85Y102        LUT6 (Prop_lut6_I4_O)        0.326     3.261 r  score/counter/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.261    score/counter/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X85Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.473 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.396     4.869    score/counter/seven_seg/digit__27[3]
    SLICE_X75Y100        LUT5 (Prop_lut5_I1_O)        0.329     5.198 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.719     9.917    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    13.681 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.681    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.787ns  (logic 5.417ns (39.292%)  route 8.370ns (60.708%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X88Y98         FDRE                                         r  score/seven_seg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  score/seven_seg/anodes_reg[3]/Q
                         net (fo=5, routed)           0.974     0.686    score/seven_seg/ROTATE_LEFT[4]
    SLICE_X87Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.810 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.805     1.614    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X85Y99         LUT3 (Prop_lut3_I2_O)        0.152     1.766 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.168     2.935    score/counter/SEG_OBUF[6]_inst_i_5_1
    SLICE_X85Y102        LUT6 (Prop_lut6_I4_O)        0.326     3.261 r  score/counter/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.261    score/counter/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X85Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.473 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.395     4.868    score/counter/seven_seg/digit__27[3]
    SLICE_X75Y100        LUT5 (Prop_lut5_I0_O)        0.327     5.195 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.028     9.222    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    12.980 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.980    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.662ns  (logic 5.398ns (39.513%)  route 8.264ns (60.487%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X88Y98         FDRE                                         r  score/seven_seg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  score/seven_seg/anodes_reg[3]/Q
                         net (fo=5, routed)           0.974     0.686    score/seven_seg/ROTATE_LEFT[4]
    SLICE_X87Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.810 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.805     1.614    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X85Y99         LUT3 (Prop_lut3_I2_O)        0.152     1.766 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.168     2.935    score/counter/SEG_OBUF[6]_inst_i_5_1
    SLICE_X85Y102        LUT6 (Prop_lut6_I4_O)        0.326     3.261 r  score/counter/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.261    score/counter/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X85Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.473 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.396     4.869    score/counter/seven_seg/digit__27[3]
    SLICE_X75Y100        LUT5 (Prop_lut5_I1_O)        0.327     5.196 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.921     9.116    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739    12.856 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.856    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.182ns  (logic 5.124ns (38.872%)  route 8.058ns (61.128%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X88Y98         FDRE                                         r  score/seven_seg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  score/seven_seg/anodes_reg[3]/Q
                         net (fo=5, routed)           0.974     0.686    score/seven_seg/ROTATE_LEFT[4]
    SLICE_X87Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.810 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.805     1.614    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X85Y99         LUT3 (Prop_lut3_I2_O)        0.152     1.766 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.168     2.935    score/counter/SEG_OBUF[6]_inst_i_5_1
    SLICE_X85Y102        LUT6 (Prop_lut6_I4_O)        0.326     3.261 r  score/counter/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.261    score/counter/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X85Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.473 r  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.396     4.869    score/counter/seven_seg/digit__27[3]
    SLICE_X75Y100        LUT5 (Prop_lut5_I1_O)        0.299     5.168 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.715     8.882    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.375 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.375    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.143ns  (logic 5.165ns (39.295%)  route 7.978ns (60.705%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X88Y98         FDRE                                         r  score/seven_seg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.289 r  score/seven_seg/anodes_reg[3]/Q
                         net (fo=5, routed)           0.974     0.686    score/seven_seg/ROTATE_LEFT[4]
    SLICE_X87Y99         LUT6 (Prop_lut6_I3_O)        0.124     0.810 r  score/seven_seg/SEG_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.805     1.614    score/seven_seg/SEG_OBUF[6]_inst_i_19_n_0
    SLICE_X85Y99         LUT3 (Prop_lut3_I2_O)        0.152     1.766 r  score/seven_seg/SEG_OBUF[6]_inst_i_17/O
                         net (fo=8, routed)           1.168     2.935    score/counter/SEG_OBUF[6]_inst_i_5_1
    SLICE_X85Y102        LUT6 (Prop_lut6_I4_O)        0.326     3.261 f  score/counter/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.261    score/counter/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X85Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     3.473 f  score/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.424     4.897    score/counter/seven_seg/digit__27[3]
    SLICE_X75Y100        LUT5 (Prop_lut5_I1_O)        0.299     5.196 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.607     8.803    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.336 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.336    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.806ns  (logic 4.289ns (39.693%)  route 6.517ns (60.307%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X87Y99         FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.419    -0.388 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           0.928     0.540    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.296     0.836 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.589     6.425    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    10.000 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.000    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/adxl/spi/sclk_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.677ns  (logic 4.301ns (40.280%)  route 6.376ns (59.720%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.721    -0.819    accelerometer/adxl/spi/clk108mhz
    SLICE_X88Y81         FDRE                                         r  accelerometer/adxl/spi/sclk_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.478    -0.341 r  accelerometer/adxl/spi/sclk_internal_reg/Q
                         net (fo=6, routed)           1.107     0.767    accelerometer/adxl/spi/sclk_internal
    SLICE_X87Y81         LUT3 (Prop_lut3_I2_O)        0.295     1.062 r  accelerometer/adxl/spi/ACL_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.269     6.331    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.528     9.859 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     9.859    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.393ns  (logic 4.329ns (41.657%)  route 6.063ns (58.343%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.733    -0.807    score/seven_seg/clk108mhz
    SLICE_X87Y99         FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.351 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=5, routed)           0.598     0.247    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.118     0.365 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.465     5.831    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     9.586 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.586    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microphone/mic_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.353ns (76.917%)  route 0.406ns (23.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.608    -0.556    microphone/clk108mhz
    SLICE_X89Y98         FDRE                                         r  microphone/mic_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  microphone/mic_clk_reg/Q
                         net (fo=3, routed)           0.406    -0.009    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.202 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.202    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.405ns (71.592%)  route 0.557ns (28.408%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.608    -0.556    score/seven_seg/clk108mhz
    SLICE_X87Y99         FDRE                                         r  score/seven_seg/anodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  score/seven_seg/anodes_reg[6]/Q
                         net (fo=5, routed)           0.147    -0.268    score/seven_seg/ROTATE_LEFT[7]
    SLICE_X88Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  score/seven_seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.410     0.187    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     1.406 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.406    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.393ns (67.026%)  route 0.685ns (32.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.599    -0.565    drawer/clk108mhz
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  drawer/vga_r_reg[3]/Q
                         net (fo=1, routed)           0.685     0.261    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.513 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.513    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.395ns (66.285%)  route 0.710ns (33.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.599    -0.565    drawer/clk108mhz
    SLICE_X82Y109        FDSE                                         r  drawer/vga_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  drawer/vga_r_reg[0]/Q
                         net (fo=1, routed)           0.710     0.286    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.540 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.540    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.388ns (64.213%)  route 0.774ns (35.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.599    -0.565    drawer/clk108mhz
    SLICE_X82Y107        FDSE                                         r  drawer/vga_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  drawer/vga_g_reg[3]/Q
                         net (fo=1, routed)           0.774     0.349    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.597 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.597    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.390ns (63.961%)  route 0.783ns (36.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.599    -0.565    drawer/clk108mhz
    SLICE_X82Y108        FDSE                                         r  drawer/vga_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  drawer/vga_r_reg[1]/Q
                         net (fo=1, routed)           0.783     0.359    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.608 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.608    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.380ns (61.741%)  route 0.855ns (38.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.600    -0.564    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  drawer/vga_g_reg[0]/Q
                         net (fo=1, routed)           0.855     0.432    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     1.671 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.671    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.386ns (61.956%)  route 0.851ns (38.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.600    -0.564    drawer/clk108mhz
    SLICE_X82Y106        FDSE                                         r  drawer/vga_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  drawer/vga_g_reg[1]/Q
                         net (fo=1, routed)           0.851     0.428    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     1.673 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.673    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.365ns (59.045%)  route 0.947ns (40.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.593    -0.571    drawer/clk108mhz
    SLICE_X79Y108        FDSE                                         r  drawer/vga_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.430 r  drawer/vga_b_reg[2]/Q
                         net (fo=1, routed)           0.947     0.517    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     1.741 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.741    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.377ns (59.625%)  route 0.932ns (40.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.599    -0.565    drawer/clk108mhz
    SLICE_X83Y108        FDSE                                         r  drawer/vga_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  drawer/vga_r_reg[2]/Q
                         net (fo=1, routed)           0.932     0.508    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     1.744 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.744    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen

Max Delay           430 Endpoints
Min Delay           430 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.139ns  (logic 1.631ns (13.436%)  route 10.508ns (86.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         4.230    12.139    drawer/CPU_RESET
    SLICE_X78Y96         FDRE                                         r  drawer/star_pos_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.600    -1.420    drawer/clk108mhz
    SLICE_X78Y96         FDRE                                         r  drawer/star_pos_y_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.139ns  (logic 1.631ns (13.436%)  route 10.508ns (86.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         4.230    12.139    drawer/CPU_RESET
    SLICE_X78Y96         FDRE                                         r  drawer/star_pos_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.600    -1.420    drawer/clk108mhz
    SLICE_X78Y96         FDRE                                         r  drawer/star_pos_y_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.139ns  (logic 1.631ns (13.436%)  route 10.508ns (86.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         4.230    12.139    drawer/CPU_RESET
    SLICE_X78Y96         FDRE                                         r  drawer/star_pos_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.600    -1.420    drawer/clk108mhz
    SLICE_X78Y96         FDRE                                         r  drawer/star_pos_y_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/star_old_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.881ns  (logic 1.631ns (13.728%)  route 10.250ns (86.272%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         3.972    11.881    score/counter/CPU_RESET
    SLICE_X85Y102        FDRE                                         r  score/counter/star_old_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.595    -1.426    score/counter/clk108mhz
    SLICE_X85Y102        FDRE                                         r  score/counter/star_old_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.843ns  (logic 1.631ns (13.772%)  route 10.212ns (86.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         3.934    11.843    drawer/CPU_RESET
    SLICE_X81Y97         FDRE                                         r  drawer/star_pos_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.604    -1.416    drawer/clk108mhz
    SLICE_X81Y97         FDRE                                         r  drawer/star_pos_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/seven_seg/prescaler/clock_enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.723ns  (logic 1.631ns (13.913%)  route 10.092ns (86.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         3.814    11.723    score/seven_seg/prescaler/CPU_RESET
    SLICE_X87Y101        FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.597    -1.424    score/seven_seg/prescaler/clk108mhz
    SLICE_X87Y101        FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/seven_seg/old_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.690ns  (logic 1.631ns (13.952%)  route 10.059ns (86.048%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         3.781    11.690    score/seven_seg/CPU_RESET
    SLICE_X87Y100        FDRE                                         r  score/seven_seg/old_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.597    -1.424    score/seven_seg/clk108mhz
    SLICE_X87Y100        FDRE                                         r  score/seven_seg/old_reset_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/prescaler/clock_enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.483ns  (logic 1.631ns (14.204%)  route 9.852ns (85.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         3.574    11.483    score/prescaler/CPU_RESET
    SLICE_X83Y103        FDRE                                         r  score/prescaler/clock_enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.594    -1.427    score/prescaler/clk108mhz
    SLICE_X83Y103        FDRE                                         r  score/prescaler/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.449ns  (logic 1.631ns (14.245%)  route 9.818ns (85.755%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         3.541    11.449    drawer/CPU_RESET
    SLICE_X83Y98         FDRE                                         r  drawer/star_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.611    -1.409    drawer/clk108mhz
    SLICE_X83Y98         FDRE                                         r  drawer/star_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.317ns  (logic 1.631ns (14.413%)  route 9.686ns (85.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         3.408    11.317    drawer/CPU_RESET
    SLICE_X83Y96         FDRE                                         r  drawer/star_pos_x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.610    -1.410    drawer/clk108mhz
    SLICE_X83Y96         FDRE                                         r  drawer/star_pos_x_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            microphone/bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.243ns (37.473%)  route 0.405ns (62.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=1, routed)           0.405     0.648    microphone/M_DATA
    SLICE_X85Y98         FDRE                                         r  microphone/bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.879    -0.794    microphone/clk108mhz
    SLICE_X85Y98         FDRE                                         r  microphone/bits_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            microphone/sampler/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.124ns  (logic 0.376ns (17.720%)  route 1.748ns (82.280%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=28, routed)          1.748     1.993    microphone/sampler/SW_IBUF[0]
    SLICE_X88Y96         LUT5 (Prop_lut5_I2_O)        0.044     2.037 r  microphone/sampler/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.037    microphone/sampler/count0_carry__2_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.087     2.124 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           0.000     2.124    microphone/sampler/count0_carry__2_n_3
    SLICE_X88Y96         FDRE                                         r  microphone/sampler/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.879    -0.794    microphone/sampler/clk108mhz
    SLICE_X88Y96         FDRE                                         r  microphone/sampler/clock_enable_reg/C

Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/spi/miso_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.327ns  (logic 0.247ns (10.633%)  route 2.080ns (89.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           2.080     2.327    accelerometer/adxl/spi/miso
    SLICE_X88Y84         FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    accelerometer/adxl/spi/clk108mhz
    SLICE_X88Y84         FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a1/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.416ns  (logic 0.320ns (13.227%)  route 2.096ns (86.773%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.096     2.371    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X73Y96         LUT6 (Prop_lut6_I4_O)        0.045     2.416 r  VGA/hsync/valid_i_1__0/O
                         net (fo=1, routed)           0.000     2.416    drawer/a1/valid_reg_6
    SLICE_X73Y96         FDRE                                         r  drawer/a1/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.867    -0.806    drawer/a1/clk108mhz
    SLICE_X73Y96         FDRE                                         r  drawer/a1/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a2/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.468ns  (logic 0.320ns (12.948%)  route 2.149ns (87.052%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.149     2.423    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X79Y96         LUT4 (Prop_lut4_I2_O)        0.045     2.468 r  VGA/hsync/valid_i_1/O
                         net (fo=1, routed)           0.000     2.468    drawer/a2/valid_reg_11
    SLICE_X79Y96         FDRE                                         r  drawer/a2/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.872    -0.801    drawer/a2/clk108mhz
    SLICE_X79Y96         FDRE                                         r  drawer/a2/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.320ns (12.557%)  route 2.225ns (87.443%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.225     2.500    spaceship/CPU_RESETN_IBUF
    SLICE_X79Y91         LUT5 (Prop_lut5_I2_O)        0.045     2.545 r  spaceship/pos_y[0]_i_1/O
                         net (fo=1, routed)           0.000     2.545    spaceship/pos_y[0]_i_1_n_0
    SLICE_X79Y91         FDRE                                         r  spaceship/pos_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.871    -0.802    spaceship/clk108mhz
    SLICE_X79Y91         FDRE                                         r  spaceship/pos_y_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.320ns (12.557%)  route 2.225ns (87.443%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.225     2.500    spaceship/CPU_RESETN_IBUF
    SLICE_X79Y91         LUT4 (Prop_lut4_I1_O)        0.045     2.545 r  spaceship/pos_y[1]_i_1/O
                         net (fo=1, routed)           0.000     2.545    spaceship/pos_y[1]_i_1_n_0
    SLICE_X79Y91         FDRE                                         r  spaceship/pos_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.871    -0.802    spaceship/clk108mhz
    SLICE_X79Y91         FDRE                                         r  spaceship/pos_y_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.320ns (12.557%)  route 2.225ns (87.443%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.225     2.500    spaceship/CPU_RESETN_IBUF
    SLICE_X79Y91         LUT4 (Prop_lut4_I1_O)        0.045     2.545 r  spaceship/pos_y[4]_i_1/O
                         net (fo=1, routed)           0.000     2.545    spaceship/pos_y[4]_i_1_n_0
    SLICE_X79Y91         FDRE                                         r  spaceship/pos_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.871    -0.802    spaceship/clk108mhz
    SLICE_X79Y91         FDRE                                         r  spaceship/pos_y_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            microphone/sampler/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.691ns  (logic 0.502ns (18.674%)  route 2.188ns (81.326%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=28, routed)          1.748     1.993    microphone/sampler/SW_IBUF[0]
    SLICE_X88Y96         LUT5 (Prop_lut5_I2_O)        0.044     2.037 r  microphone/sampler/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.037    microphone/sampler/count0_carry__2_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.087     2.124 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           0.203     2.327    microphone/sampler/count0_carry__2_n_3
    SLICE_X88Y98         LUT2 (Prop_lut2_I0_O)        0.126     2.453 r  microphone/sampler/count[0]_i_1__6/O
                         net (fo=27, routed)          0.237     2.691    microphone/sampler/count[0]_i_1__6_n_0
    SLICE_X87Y93         FDRE                                         r  microphone/sampler/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.879    -0.794    microphone/sampler/clk108mhz
    SLICE_X87Y93         FDRE                                         r  microphone/sampler/count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            microphone/sampler/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.691ns  (logic 0.502ns (18.674%)  route 2.188ns (81.326%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=28, routed)          1.748     1.993    microphone/sampler/SW_IBUF[0]
    SLICE_X88Y96         LUT5 (Prop_lut5_I2_O)        0.044     2.037 r  microphone/sampler/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.037    microphone/sampler/count0_carry__2_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.087     2.124 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           0.203     2.327    microphone/sampler/count0_carry__2_n_3
    SLICE_X88Y98         LUT2 (Prop_lut2_I0_O)        0.126     2.453 r  microphone/sampler/count[0]_i_1__6/O
                         net (fo=27, routed)          0.237     2.691    microphone/sampler/count[0]_i_1__6_n_0
    SLICE_X87Y93         FDRE                                         r  microphone/sampler/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.879    -0.794    microphone/sampler/clk108mhz
    SLICE_X87Y93         FDRE                                         r  microphone/sampler/count_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen_1

Max Delay           430 Endpoints
Min Delay           430 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.139ns  (logic 1.631ns (13.436%)  route 10.508ns (86.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         4.230    12.139    drawer/CPU_RESET
    SLICE_X78Y96         FDRE                                         r  drawer/star_pos_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.600    -1.420    drawer/clk108mhz
    SLICE_X78Y96         FDRE                                         r  drawer/star_pos_y_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.139ns  (logic 1.631ns (13.436%)  route 10.508ns (86.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         4.230    12.139    drawer/CPU_RESET
    SLICE_X78Y96         FDRE                                         r  drawer/star_pos_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.600    -1.420    drawer/clk108mhz
    SLICE_X78Y96         FDRE                                         r  drawer/star_pos_y_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.139ns  (logic 1.631ns (13.436%)  route 10.508ns (86.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         4.230    12.139    drawer/CPU_RESET
    SLICE_X78Y96         FDRE                                         r  drawer/star_pos_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.600    -1.420    drawer/clk108mhz
    SLICE_X78Y96         FDRE                                         r  drawer/star_pos_y_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/counter/star_old_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.881ns  (logic 1.631ns (13.728%)  route 10.250ns (86.272%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         3.972    11.881    score/counter/CPU_RESET
    SLICE_X85Y102        FDRE                                         r  score/counter/star_old_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.595    -1.426    score/counter/clk108mhz
    SLICE_X85Y102        FDRE                                         r  score/counter/star_old_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.843ns  (logic 1.631ns (13.772%)  route 10.212ns (86.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         3.934    11.843    drawer/CPU_RESET
    SLICE_X81Y97         FDRE                                         r  drawer/star_pos_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.604    -1.416    drawer/clk108mhz
    SLICE_X81Y97         FDRE                                         r  drawer/star_pos_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/seven_seg/prescaler/clock_enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.723ns  (logic 1.631ns (13.913%)  route 10.092ns (86.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         3.814    11.723    score/seven_seg/prescaler/CPU_RESET
    SLICE_X87Y101        FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.597    -1.424    score/seven_seg/prescaler/clk108mhz
    SLICE_X87Y101        FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/seven_seg/old_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.690ns  (logic 1.631ns (13.952%)  route 10.059ns (86.048%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         3.781    11.690    score/seven_seg/CPU_RESET
    SLICE_X87Y100        FDRE                                         r  score/seven_seg/old_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.597    -1.424    score/seven_seg/clk108mhz
    SLICE_X87Y100        FDRE                                         r  score/seven_seg/old_reset_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/prescaler/clock_enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.483ns  (logic 1.631ns (14.204%)  route 9.852ns (85.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         3.574    11.483    score/prescaler/CPU_RESET
    SLICE_X83Y103        FDRE                                         r  score/prescaler/clock_enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.594    -1.427    score/prescaler/clk108mhz
    SLICE_X83Y103        FDRE                                         r  score/prescaler/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.449ns  (logic 1.631ns (14.245%)  route 9.818ns (85.755%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         3.541    11.449    drawer/CPU_RESET
    SLICE_X83Y98         FDRE                                         r  drawer/star_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.611    -1.409    drawer/clk108mhz
    SLICE_X83Y98         FDRE                                         r  drawer/star_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.317ns  (logic 1.631ns (14.413%)  route 9.686ns (85.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          6.278     7.785    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.909 r  accelerometer/adxl/spi/q_i_1/O
                         net (fo=128, routed)         3.408    11.317    drawer/CPU_RESET
    SLICE_X83Y96         FDRE                                         r  drawer/star_pos_x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         1.610    -1.410    drawer/clk108mhz
    SLICE_X83Y96         FDRE                                         r  drawer/star_pos_x_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            microphone/bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.243ns (37.473%)  route 0.405ns (62.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=1, routed)           0.405     0.648    microphone/M_DATA
    SLICE_X85Y98         FDRE                                         r  microphone/bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.879    -0.794    microphone/clk108mhz
    SLICE_X85Y98         FDRE                                         r  microphone/bits_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            microphone/sampler/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.124ns  (logic 0.376ns (17.720%)  route 1.748ns (82.280%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=28, routed)          1.748     1.993    microphone/sampler/SW_IBUF[0]
    SLICE_X88Y96         LUT5 (Prop_lut5_I2_O)        0.044     2.037 r  microphone/sampler/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.037    microphone/sampler/count0_carry__2_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.087     2.124 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           0.000     2.124    microphone/sampler/count0_carry__2_n_3
    SLICE_X88Y96         FDRE                                         r  microphone/sampler/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.879    -0.794    microphone/sampler/clk108mhz
    SLICE_X88Y96         FDRE                                         r  microphone/sampler/clock_enable_reg/C

Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/spi/miso_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.327ns  (logic 0.247ns (10.633%)  route 2.080ns (89.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           2.080     2.327    accelerometer/adxl/spi/miso
    SLICE_X88Y84         FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.873    -0.800    accelerometer/adxl/spi/clk108mhz
    SLICE_X88Y84         FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a1/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.416ns  (logic 0.320ns (13.227%)  route 2.096ns (86.773%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.096     2.371    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X73Y96         LUT6 (Prop_lut6_I4_O)        0.045     2.416 r  VGA/hsync/valid_i_1__0/O
                         net (fo=1, routed)           0.000     2.416    drawer/a1/valid_reg_6
    SLICE_X73Y96         FDRE                                         r  drawer/a1/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.867    -0.806    drawer/a1/clk108mhz
    SLICE_X73Y96         FDRE                                         r  drawer/a1/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a2/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.468ns  (logic 0.320ns (12.948%)  route 2.149ns (87.052%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.149     2.423    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X79Y96         LUT4 (Prop_lut4_I2_O)        0.045     2.468 r  VGA/hsync/valid_i_1/O
                         net (fo=1, routed)           0.000     2.468    drawer/a2/valid_reg_11
    SLICE_X79Y96         FDRE                                         r  drawer/a2/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.872    -0.801    drawer/a2/clk108mhz
    SLICE_X79Y96         FDRE                                         r  drawer/a2/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.320ns (12.557%)  route 2.225ns (87.443%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.225     2.500    spaceship/CPU_RESETN_IBUF
    SLICE_X79Y91         LUT5 (Prop_lut5_I2_O)        0.045     2.545 r  spaceship/pos_y[0]_i_1/O
                         net (fo=1, routed)           0.000     2.545    spaceship/pos_y[0]_i_1_n_0
    SLICE_X79Y91         FDRE                                         r  spaceship/pos_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.871    -0.802    spaceship/clk108mhz
    SLICE_X79Y91         FDRE                                         r  spaceship/pos_y_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.320ns (12.557%)  route 2.225ns (87.443%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.225     2.500    spaceship/CPU_RESETN_IBUF
    SLICE_X79Y91         LUT4 (Prop_lut4_I1_O)        0.045     2.545 r  spaceship/pos_y[1]_i_1/O
                         net (fo=1, routed)           0.000     2.545    spaceship/pos_y[1]_i_1_n_0
    SLICE_X79Y91         FDRE                                         r  spaceship/pos_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.871    -0.802    spaceship/clk108mhz
    SLICE_X79Y91         FDRE                                         r  spaceship/pos_y_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.320ns (12.557%)  route 2.225ns (87.443%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=60, routed)          2.225     2.500    spaceship/CPU_RESETN_IBUF
    SLICE_X79Y91         LUT4 (Prop_lut4_I1_O)        0.045     2.545 r  spaceship/pos_y[4]_i_1/O
                         net (fo=1, routed)           0.000     2.545    spaceship/pos_y[4]_i_1_n_0
    SLICE_X79Y91         FDRE                                         r  spaceship/pos_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.871    -0.802    spaceship/clk108mhz
    SLICE_X79Y91         FDRE                                         r  spaceship/pos_y_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            microphone/sampler/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.691ns  (logic 0.502ns (18.674%)  route 2.188ns (81.326%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=28, routed)          1.748     1.993    microphone/sampler/SW_IBUF[0]
    SLICE_X88Y96         LUT5 (Prop_lut5_I2_O)        0.044     2.037 r  microphone/sampler/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.037    microphone/sampler/count0_carry__2_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.087     2.124 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           0.203     2.327    microphone/sampler/count0_carry__2_n_3
    SLICE_X88Y98         LUT2 (Prop_lut2_I0_O)        0.126     2.453 r  microphone/sampler/count[0]_i_1__6/O
                         net (fo=27, routed)          0.237     2.691    microphone/sampler/count[0]_i_1__6_n_0
    SLICE_X87Y93         FDRE                                         r  microphone/sampler/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.879    -0.794    microphone/sampler/clk108mhz
    SLICE_X87Y93         FDRE                                         r  microphone/sampler/count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            microphone/sampler/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.691ns  (logic 0.502ns (18.674%)  route 2.188ns (81.326%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=28, routed)          1.748     1.993    microphone/sampler/SW_IBUF[0]
    SLICE_X88Y96         LUT5 (Prop_lut5_I2_O)        0.044     2.037 r  microphone/sampler/count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.037    microphone/sampler/count0_carry__2_i_1_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.087     2.124 r  microphone/sampler/count0_carry__2/CO[0]
                         net (fo=2, routed)           0.203     2.327    microphone/sampler/count0_carry__2_n_3
    SLICE_X88Y98         LUT2 (Prop_lut2_I0_O)        0.126     2.453 r  microphone/sampler/count[0]_i_1__6/O
                         net (fo=27, routed)          0.237     2.691    microphone/sampler/count[0]_i_1__6_n_0
    SLICE_X87Y93         FDRE                                         r  microphone/sampler/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=615, routed)         0.879    -0.794    microphone/sampler/clk108mhz
    SLICE_X87Y93         FDRE                                         r  microphone/sampler/count_reg[11]/C





