<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>tester_loopback_capture_AXI_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ">99999985</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH">7</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN">tester_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">S_AXI_ARESETN</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.FREQ_HZ">99999985</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.CLK_DOMAIN">tester_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>loopback_capture_AXI</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 04 20:53:17 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:10cf4a00</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>tester_loopback_capture_AXI_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Nov 05 22:34:47 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:10cf4a00</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>loopback_capture_AXI</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 04 20:53:17 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c3d7ac50</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>tester_loopback_capture_AXI_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Nov 05 22:34:47 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c3d7ac50</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Nov 05 22:37:11 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:10cf4a00</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk640</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk160</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk40</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>link_data_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>link_data_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>delay_init</spirit:name>
        <spirit:displayName>Delay Init</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.delay_init">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">7</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/24af/src/deserializer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/24af/src/loopback_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/24af/src/prbs15.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/24af/src/prbs15_byte.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/24af/src/prbs15_byteber.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/24af/src/register_handshake.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/24af/src/loopback_capture_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../loopback_capture/loopback_capture.srcs/sources_1/imports/hdl/deserializer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../loopback_capture/loopback_capture.srcs/sources_1/new/loopback_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../loopback_capture/loopback_capture.srcs/sources_1/imports/src/prbs15.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../loopback_capture/loopback_capture.srcs/sources_1/imports/src/prbs15_byte.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../loopback_capture/loopback_capture.srcs/sources_1/imports/src/prbs15_byteber.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../loopback_capture/loopback_capture.srcs/sources_1/imports/hdl/register_handshake.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../loopback_capture/loopback_capture.srcs/sources_1/new/loopback_capture_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/tester_loopback_capture_AXI_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/24af/src/deserializer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/24af/src/loopback_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/24af/src/prbs15.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/24af/src/prbs15_byte.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/24af/src/prbs15_byteber.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/24af/src/register_handshake.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/24af/src/loopback_capture_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../loopback_capture/loopback_capture.srcs/sources_1/imports/hdl/deserializer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../loopback_capture/loopback_capture.srcs/sources_1/new/loopback_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../loopback_capture/loopback_capture.srcs/sources_1/imports/src/prbs15.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../loopback_capture/loopback_capture.srcs/sources_1/imports/src/prbs15_byte.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../loopback_capture/loopback_capture.srcs/sources_1/imports/src/prbs15_byteber.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../loopback_capture/loopback_capture.srcs/sources_1/imports/hdl/register_handshake.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../loopback_capture/loopback_capture.srcs/sources_1/new/loopback_capture_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/tester_loopback_capture_AXI_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>tester_loopback_capture_AXI_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>tester_loopback_capture_AXI_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>tester_loopback_capture_AXI_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>tester_loopback_capture_AXI_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>tester_loopback_capture_AXI_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>loopback_capture_AXI_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>delay_init</spirit:name>
      <spirit:displayName>Delay Init</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.delay_init">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">tester_loopback_capture_AXI_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>loopback_capture_AXI_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa6601a_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385be0ac_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be5f3f3_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b93851_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5284a85c_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fcc4c8e_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c603dc0_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ecc9173_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1699fb8c_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc34573_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc2c631_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23349c8d_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156e4451_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a38061f_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6343d007_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@735981a9_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7666a5_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1649ae59_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624dee01_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262a4446_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cab555e_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266b9180_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0b8552_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91a554a_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73646479_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4d5584_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2568d137_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c5369f_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1703b6fb_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d75c258_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4c030e_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa53e23_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73885d27_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b25d8b7_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f354bf_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775bbe2e_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34129dae_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15aa92ac_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2cc232_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394d6321_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257f552c_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f44527_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5d6caa_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5df601_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62deea40_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151b8774_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a28848e_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786ca38e_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3495631d_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fbff9_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c358f0d_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c29646_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a08c73c_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747926a5_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335c1e5f_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df85450_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1157ead0_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1aa3fb_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18833a45_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a835ccf_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445158f7_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8109bb_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@163dadfb_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b634d5_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790899e5_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f36c4f6_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc3731a_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebc05c9_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158a7ee5_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9859615_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11579250_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38da6aeb_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb74a0_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7458130a_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5bd8e8_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b49f861_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c632f4_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268b04b3_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eadc55b_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a821559_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b4b244_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca80837_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ba9a7_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6dae94_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70709753_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1665a5b_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d67ec5_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8a57d3_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de1760b_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13758aee_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2689b0f6_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c629551_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47654595_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e109b4d_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c684a1_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e0c170_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6a255_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220cfb47_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775b0f0e_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c234b2_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e799b0d_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd6afde_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75326a69_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1557295c_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c0cb28_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556461ae_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103615ad_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780ebe63_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c40dee_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3a8198_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c99f5b_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@113876a5_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f27aec_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387a4294_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@afd0549_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743c057b_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f36025_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf6219f_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6078839a_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10459523_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab660c5_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d743c2f_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2545b130_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37bdcb7f_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5600c567_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0bb30d_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60323c6b_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4ffdb6_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad5a914_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2278f18b_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab6f5e9_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/loopback_capture</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c873e378"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="871a59ce"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="91493198"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="002021dc"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6e6528c5"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ffd6646e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
