	component avlon_MM_slave is
		port (
			clk                    : in  std_logic                      := 'X';             -- clk
			reset                  : in  std_logic                      := 'X';             -- reset
			avs_writedata          : in  std_logic_vector(127 downto 0) := (others => 'X'); -- writedata
			avs_beginbursttransfer : in  std_logic                      := 'X';             -- beginbursttransfer
			avs_burstcount         : in  std_logic_vector(9 downto 0)   := (others => 'X'); -- burstcount
			avs_readdata           : out std_logic_vector(127 downto 0);                    -- readdata
			avs_address            : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- address
			avs_waitrequest        : out std_logic;                                         -- waitrequest
			avs_write              : in  std_logic                      := 'X';             -- write
			avs_read               : in  std_logic                      := 'X';             -- read
			avs_readdatavalid      : out std_logic                                          -- readdatavalid
		);
	end component avlon_MM_slave;

