// Seed: 2248415240
module module_0 (
    id_1
);
  input wire id_1;
  always @(id_1 == id_1) id_2(id_1, id_1, 1'd0 - 1'b0, -1, id_2, id_2 ? 1 : (-1));
endmodule
module module_1 #(
    parameter id_1 = 32'd24
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output supply0 id_3;
  input wire id_2;
  input wire _id_1;
  always_latch @(1 or id_1) begin : LABEL_0
    #1;
  end
  module_0 modCall_1 (id_2);
  parameter [-1 : id_1] id_6 = {-1, -1, 1};
  assign id_3 = (-1'b0) * id_6 == id_2;
  wire [1 : -1  != 'b0] id_7;
endmodule
