# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment1.srcs/sources_1/imports/Downloads/rx_mod_rtl.vhd" \
"../../../../Assignment1.srcs/sources_1/imports/Downloads/clk_divider.vhd" \
"../../../../Assignment1.srcs/sources_1/new/bram_ctrl2.vhd" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" \
"../../../../Assignment1.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \

# Do not sort compile order
nosort
