<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>dp8390reg.h source code [netbsd/sys/dev/ic/dp8390reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="dp8390_ring "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/dp8390reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='dp8390reg.h.html'>dp8390reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: dp8390reg.h,v 1.9 2012/10/14 13:38:13 phx Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * National Semiconductor DS8390 NIC register definitions.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright (C) 1993, David Greenman.  This software may be used, modified,</i></td></tr>
<tr><th id="7">7</th><td><i> * copied, distributed, and sold, in both source and binary form provided that</i></td></tr>
<tr><th id="8">8</th><td><i> * the above copyright and these terms are retained.  Under no circumstances is</i></td></tr>
<tr><th id="9">9</th><td><i> * the author responsible for the proper functioning of this software, nor does</i></td></tr>
<tr><th id="10">10</th><td><i> * the author assume any responsibility for damages incurred with its use.</i></td></tr>
<tr><th id="11">11</th><td><i> */</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><i>/*</i></td></tr>
<tr><th id="14">14</th><td><i> * Page 0 register offsets</i></td></tr>
<tr><th id="15">15</th><td><i> */</i></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/ED_P0_CR" data-ref="_M/ED_P0_CR">ED_P0_CR</dfn>	0x00	/* Command Register */</u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/ED_P0_CLDA0" data-ref="_M/ED_P0_CLDA0">ED_P0_CLDA0</dfn>	0x01	/* Current Local DMA Addr low (read) */</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/ED_P0_PSTART" data-ref="_M/ED_P0_PSTART">ED_P0_PSTART</dfn>	0x01	/* Page Start register (write) */</u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/ED_P0_CLDA1" data-ref="_M/ED_P0_CLDA1">ED_P0_CLDA1</dfn>	0x02	/* Current Local DMA Addr high (read) */</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/ED_P0_PSTOP" data-ref="_M/ED_P0_PSTOP">ED_P0_PSTOP</dfn>	0x02	/* Page Stop register (write) */</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/ED_P0_BNRY" data-ref="_M/ED_P0_BNRY">ED_P0_BNRY</dfn>	0x03	/* Boundary Pointer */</u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/ED_P0_TSR" data-ref="_M/ED_P0_TSR">ED_P0_TSR</dfn>	0x04	/* Transmit Status Register (read) */</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/ED_P0_TPSR" data-ref="_M/ED_P0_TPSR">ED_P0_TPSR</dfn>	0x04	/* Transmit Page Start (write) */</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/ED_P0_NCR" data-ref="_M/ED_P0_NCR">ED_P0_NCR</dfn>	0x05	/* Number of Collisions Reg (read) */</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/ED_P0_TBCR0" data-ref="_M/ED_P0_TBCR0">ED_P0_TBCR0</dfn>	0x05	/* Transmit Byte count, low (write) */</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/ED_P0_FIFO" data-ref="_M/ED_P0_FIFO">ED_P0_FIFO</dfn>	0x06	/* FIFO register (read) */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/ED_P0_TBCR1" data-ref="_M/ED_P0_TBCR1">ED_P0_TBCR1</dfn>	0x06	/* Transmit Byte count, high (write) */</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/ED_P0_ISR" data-ref="_M/ED_P0_ISR">ED_P0_ISR</dfn>	0x07	/* Interrupt Status Register */</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/ED_P0_CRDA0" data-ref="_M/ED_P0_CRDA0">ED_P0_CRDA0</dfn>	0x08	/* Current Remote DMA Addr low (read) */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/ED_P0_RSAR0" data-ref="_M/ED_P0_RSAR0">ED_P0_RSAR0</dfn>	0x08	/* Remote Start Address low (write) */</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/ED_P0_CRDA1" data-ref="_M/ED_P0_CRDA1">ED_P0_CRDA1</dfn>	0x09	/* Current Remote DMA Addr high (read) */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/ED_P0_RSAR1" data-ref="_M/ED_P0_RSAR1">ED_P0_RSAR1</dfn>	0x09	/* Remote Start Address high (write) */</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/ED_P0_RBCR0" data-ref="_M/ED_P0_RBCR0">ED_P0_RBCR0</dfn>	0x0a	/* Remote Byte Count low (write) */</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/ED_P0_RBCR1" data-ref="_M/ED_P0_RBCR1">ED_P0_RBCR1</dfn>	0x0b	/* Remote Byte Count high (write) */</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/ED_P0_RSR" data-ref="_M/ED_P0_RSR">ED_P0_RSR</dfn>	0x0c	/* Receive Status (read) */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/ED_P0_RCR" data-ref="_M/ED_P0_RCR">ED_P0_RCR</dfn>	0x0c	/* Receive Configuration Reg (write) */</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/ED_P0_CNTR0" data-ref="_M/ED_P0_CNTR0">ED_P0_CNTR0</dfn>	0x0d	/* frame alignment error counter (read) */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/ED_P0_TCR" data-ref="_M/ED_P0_TCR">ED_P0_TCR</dfn>	0x0d	/* Transmit Configuration Reg (write) */</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/ED_P0_CNTR1" data-ref="_M/ED_P0_CNTR1">ED_P0_CNTR1</dfn>	0x0e	/* CRC error counter (read) */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/ED_P0_DCR" data-ref="_M/ED_P0_DCR">ED_P0_DCR</dfn>	0x0e	/* Data Configuration Reg (write) */</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/ED_P0_CNTR2" data-ref="_M/ED_P0_CNTR2">ED_P0_CNTR2</dfn>	0x0f	/* missed packet counter (read) */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/ED_P0_IMR" data-ref="_M/ED_P0_IMR">ED_P0_IMR</dfn>	0x0f	/* Interrupt Mask Register (write) */</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/*</i></td></tr>
<tr><th id="60">60</th><td><i> * Page 1 register offsets</i></td></tr>
<tr><th id="61">61</th><td><i> */</i></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/ED_P1_CR" data-ref="_M/ED_P1_CR">ED_P1_CR</dfn>	0x00	/* Command Register */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/ED_P1_PAR0" data-ref="_M/ED_P1_PAR0">ED_P1_PAR0</dfn>	0x01	/* Physical Address Register 0 */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/ED_P1_PAR1" data-ref="_M/ED_P1_PAR1">ED_P1_PAR1</dfn>	0x02	/* Physical Address Register 1 */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/ED_P1_PAR2" data-ref="_M/ED_P1_PAR2">ED_P1_PAR2</dfn>	0x03	/* Physical Address Register 2 */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/ED_P1_PAR3" data-ref="_M/ED_P1_PAR3">ED_P1_PAR3</dfn>	0x04	/* Physical Address Register 3 */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ED_P1_PAR4" data-ref="_M/ED_P1_PAR4">ED_P1_PAR4</dfn>	0x05	/* Physical Address Register 4 */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/ED_P1_PAR5" data-ref="_M/ED_P1_PAR5">ED_P1_PAR5</dfn>	0x06	/* Physical Address Register 5 */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/ED_P1_CURR" data-ref="_M/ED_P1_CURR">ED_P1_CURR</dfn>	0x07	/* Current RX ring-buffer page */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/ED_P1_MAR0" data-ref="_M/ED_P1_MAR0">ED_P1_MAR0</dfn>	0x08	/* Multicast Address Register 0 */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/ED_P1_MAR1" data-ref="_M/ED_P1_MAR1">ED_P1_MAR1</dfn>	0x09	/* Multicast Address Register 1 */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/ED_P1_MAR2" data-ref="_M/ED_P1_MAR2">ED_P1_MAR2</dfn>	0x0a	/* Multicast Address Register 2 */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/ED_P1_MAR3" data-ref="_M/ED_P1_MAR3">ED_P1_MAR3</dfn>	0x0b	/* Multicast Address Register 3 */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/ED_P1_MAR4" data-ref="_M/ED_P1_MAR4">ED_P1_MAR4</dfn>	0x0c	/* Multicast Address Register 4 */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/ED_P1_MAR5" data-ref="_M/ED_P1_MAR5">ED_P1_MAR5</dfn>	0x0d	/* Multicast Address Register 5 */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/ED_P1_MAR6" data-ref="_M/ED_P1_MAR6">ED_P1_MAR6</dfn>	0x0e	/* Multicast Address Register 6 */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/ED_P1_MAR7" data-ref="_M/ED_P1_MAR7">ED_P1_MAR7</dfn>	0x0f	/* Multicast Address Register 7 */</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/*</i></td></tr>
<tr><th id="80">80</th><td><i> * Page 2 register offsets</i></td></tr>
<tr><th id="81">81</th><td><i> */</i></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/ED_P2_CR" data-ref="_M/ED_P2_CR">ED_P2_CR</dfn>	0x00	/* Command Register */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/ED_P2_PSTART" data-ref="_M/ED_P2_PSTART">ED_P2_PSTART</dfn>	0x01	/* Page Start (read) */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/ED_P2_CLDA0" data-ref="_M/ED_P2_CLDA0">ED_P2_CLDA0</dfn>	0x01	/* Current Local DMA Addr 0 (write) */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/ED_P2_PSTOP" data-ref="_M/ED_P2_PSTOP">ED_P2_PSTOP</dfn>	0x02	/* Page Stop (read) */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/ED_P2_CLDA1" data-ref="_M/ED_P2_CLDA1">ED_P2_CLDA1</dfn>	0x02	/* Current Local DMA Addr 1 (write) */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/ED_P2_RNPP" data-ref="_M/ED_P2_RNPP">ED_P2_RNPP</dfn>	0x03	/* Remote Next Packet Pointer */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/ED_P2_TPSR" data-ref="_M/ED_P2_TPSR">ED_P2_TPSR</dfn>	0x04	/* Transmit Page Start (read) */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/ED_P2_LNPP" data-ref="_M/ED_P2_LNPP">ED_P2_LNPP</dfn>	0x05	/* Local Next Packet Pointer */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/ED_P2_ACU" data-ref="_M/ED_P2_ACU">ED_P2_ACU</dfn>	0x06	/* Address Counter Upper */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/ED_P2_ACL" data-ref="_M/ED_P2_ACL">ED_P2_ACL</dfn>	0x07	/* Address Counter Lower */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/ED_P2_RCR" data-ref="_M/ED_P2_RCR">ED_P2_RCR</dfn>	0x0c	/* Receive Configuration Register (read) */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/ED_P2_TCR" data-ref="_M/ED_P2_TCR">ED_P2_TCR</dfn>	0x0d	/* Transmit Configuration Register (read) */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/ED_P2_DCR" data-ref="_M/ED_P2_DCR">ED_P2_DCR</dfn>	0x0e	/* Data Configuration Register (read) */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/ED_P2_IMR" data-ref="_M/ED_P2_IMR">ED_P2_IMR</dfn>	0x0f	/* Interrupt Mask Register (read) */</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>/*</i></td></tr>
<tr><th id="98">98</th><td><i> *		Command Register (CR) definitions</i></td></tr>
<tr><th id="99">99</th><td><i> */</i></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>/*</i></td></tr>
<tr><th id="102">102</th><td><i> * STP: SToP.  Software reset command.  Takes the controller offline.  No</i></td></tr>
<tr><th id="103">103</th><td><i> * packets will be received or transmitted.  Any reception or transmission in</i></td></tr>
<tr><th id="104">104</th><td><i> * progress will continue to completion before entering reset state.  To exit</i></td></tr>
<tr><th id="105">105</th><td><i> * this state, the STP bit must reset and the STA bit must be set.  The</i></td></tr>
<tr><th id="106">106</th><td><i> * software reset has executed only when indicated by the RST bit in the ISR</i></td></tr>
<tr><th id="107">107</th><td><i> * being set.</i></td></tr>
<tr><th id="108">108</th><td><i> */</i></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/ED_CR_STP" data-ref="_M/ED_CR_STP">ED_CR_STP</dfn>	0x01</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/*</i></td></tr>
<tr><th id="112">112</th><td><i> * STA: STArt.  This bit is used to activate the NIC after either power-up, or</i></td></tr>
<tr><th id="113">113</th><td><i> * when the NIC has been put in reset mode by software command or error.</i></td></tr>
<tr><th id="114">114</th><td><i> */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/ED_CR_STA" data-ref="_M/ED_CR_STA">ED_CR_STA</dfn>	0x02</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><i>/*</i></td></tr>
<tr><th id="118">118</th><td><i> * TXP: Transmit Packet.  This bit must be set to indicate transmission of a</i></td></tr>
<tr><th id="119">119</th><td><i> * packet.  TXP is internally reset either after the transmission is completed</i></td></tr>
<tr><th id="120">120</th><td><i> * or aborted.  This bit should be set only after the Transmit Byte Count and</i></td></tr>
<tr><th id="121">121</th><td><i> * Transmit Page Start register have been programmed.</i></td></tr>
<tr><th id="122">122</th><td><i> */</i></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/ED_CR_TXP" data-ref="_M/ED_CR_TXP">ED_CR_TXP</dfn>	0x04</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>/*</i></td></tr>
<tr><th id="126">126</th><td><i> * RD0, RD1, RD2: Remote DMA Command.  These three bits control the operation</i></td></tr>
<tr><th id="127">127</th><td><i> * of the remote DMA channel.  RD2 can be set to abort any remote DMA command</i></td></tr>
<tr><th id="128">128</th><td><i> * in progress.  The Remote Byte Count registers should be cleared when a</i></td></tr>
<tr><th id="129">129</th><td><i> * remote DMA has been aborted.  The Remote Start Addresses are not restored</i></td></tr>
<tr><th id="130">130</th><td><i> * to the starting address if the remote DMA is aborted.</i></td></tr>
<tr><th id="131">131</th><td><i> *</i></td></tr>
<tr><th id="132">132</th><td><i> * RD2 RD1 RD0	function</i></td></tr>
<tr><th id="133">133</th><td><i> *  0   0   0	not allowed</i></td></tr>
<tr><th id="134">134</th><td><i> *  0   0   1	remote read</i></td></tr>
<tr><th id="135">135</th><td><i> *  0   1   0	remote write</i></td></tr>
<tr><th id="136">136</th><td><i> *  0   1   1	send packet</i></td></tr>
<tr><th id="137">137</th><td><i> *  1   X   X	abort</i></td></tr>
<tr><th id="138">138</th><td><i> */</i></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/ED_CR_RD0" data-ref="_M/ED_CR_RD0">ED_CR_RD0</dfn>	0x08</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/ED_CR_RD1" data-ref="_M/ED_CR_RD1">ED_CR_RD1</dfn>	0x10</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/ED_CR_RD2" data-ref="_M/ED_CR_RD2">ED_CR_RD2</dfn>	0x20</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i>/*</i></td></tr>
<tr><th id="144">144</th><td><i> * PS0, PS1: Page Select.  The two bits select which register set or 'page' to</i></td></tr>
<tr><th id="145">145</th><td><i> * access.</i></td></tr>
<tr><th id="146">146</th><td><i> *</i></td></tr>
<tr><th id="147">147</th><td><i> * PS1 PS0  page</i></td></tr>
<tr><th id="148">148</th><td><i> *  0   0   0</i></td></tr>
<tr><th id="149">149</th><td><i> *  0   1   1</i></td></tr>
<tr><th id="150">150</th><td><i> *  1   0   2</i></td></tr>
<tr><th id="151">151</th><td><i> *  1   1   3 (only on chips which have extensions to the dp8390)</i></td></tr>
<tr><th id="152">152</th><td><i> */</i></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/ED_CR_PS0" data-ref="_M/ED_CR_PS0">ED_CR_PS0</dfn>	0x40</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/ED_CR_PS1" data-ref="_M/ED_CR_PS1">ED_CR_PS1</dfn>	0x80</u></td></tr>
<tr><th id="155">155</th><td><i>/* bit encoded aliases */</i></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/ED_CR_PAGE_0" data-ref="_M/ED_CR_PAGE_0">ED_CR_PAGE_0</dfn>	0x00 /* (for consistency) */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/ED_CR_PAGE_1" data-ref="_M/ED_CR_PAGE_1">ED_CR_PAGE_1</dfn>	(ED_CR_PS0)</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/ED_CR_PAGE_2" data-ref="_M/ED_CR_PAGE_2">ED_CR_PAGE_2</dfn>	(ED_CR_PS1)</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/ED_CR_PAGE_3" data-ref="_M/ED_CR_PAGE_3">ED_CR_PAGE_3</dfn>	(ED_CR_PS1|ED_CR_PS0)</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>/*</i></td></tr>
<tr><th id="162">162</th><td><i> *		Interrupt Status Register (ISR) definitions</i></td></tr>
<tr><th id="163">163</th><td><i> */</i></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><i>/*</i></td></tr>
<tr><th id="166">166</th><td><i> * PRX: Packet Received.  Indicates packet received with no errors.</i></td></tr>
<tr><th id="167">167</th><td><i> */</i></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/ED_ISR_PRX" data-ref="_M/ED_ISR_PRX">ED_ISR_PRX</dfn>	0x01</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><i>/*</i></td></tr>
<tr><th id="171">171</th><td><i> * PTX: Packet Transmitted.  Indicates packet transmitted with no errors.</i></td></tr>
<tr><th id="172">172</th><td><i> */</i></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/ED_ISR_PTX" data-ref="_M/ED_ISR_PTX">ED_ISR_PTX</dfn>	0x02</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><i>/*</i></td></tr>
<tr><th id="176">176</th><td><i> * RXE: Receive Error.  Indicates that a packet was received with one or more</i></td></tr>
<tr><th id="177">177</th><td><i> * the following errors: CRC error, frame alignment error, FIFO overrun,</i></td></tr>
<tr><th id="178">178</th><td><i> * missed packet.</i></td></tr>
<tr><th id="179">179</th><td><i> */</i></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/ED_ISR_RXE" data-ref="_M/ED_ISR_RXE">ED_ISR_RXE</dfn>	0x04</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><i>/*</i></td></tr>
<tr><th id="183">183</th><td><i> * TXE: Transmission Error.  Indicates that an attempt to transmit a packet</i></td></tr>
<tr><th id="184">184</th><td><i> * resulted in one or more of the following errors: excessive collisions, FIFO</i></td></tr>
<tr><th id="185">185</th><td><i> * underrun.</i></td></tr>
<tr><th id="186">186</th><td><i> */</i></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/ED_ISR_TXE" data-ref="_M/ED_ISR_TXE">ED_ISR_TXE</dfn>	0x08</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/*</i></td></tr>
<tr><th id="190">190</th><td><i> * OVW: OverWrite.  Indicates a receive ring-buffer overrun.  Incoming network</i></td></tr>
<tr><th id="191">191</th><td><i> * would exceed (has exceeded?) the boundary pointer, resulting in data that</i></td></tr>
<tr><th id="192">192</th><td><i> * was previously received and not yet read from the buffer to be overwritten.</i></td></tr>
<tr><th id="193">193</th><td><i> */</i></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/ED_ISR_OVW" data-ref="_M/ED_ISR_OVW">ED_ISR_OVW</dfn>	0x10</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><i>/*</i></td></tr>
<tr><th id="197">197</th><td><i> * CNT: Counter Overflow.  Set when the MSB of one or more of the Network Tally</i></td></tr>
<tr><th id="198">198</th><td><i> * Counters has been set.</i></td></tr>
<tr><th id="199">199</th><td><i> */</i></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/ED_ISR_CNT" data-ref="_M/ED_ISR_CNT">ED_ISR_CNT</dfn>	0x20</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><i>/*</i></td></tr>
<tr><th id="203">203</th><td><i> * RDC: Remote Data Complete.  Indicates that a Remote DMA operation has</i></td></tr>
<tr><th id="204">204</th><td><i> * completed.</i></td></tr>
<tr><th id="205">205</th><td><i> */</i></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/ED_ISR_RDC" data-ref="_M/ED_ISR_RDC">ED_ISR_RDC</dfn>	0x40</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>/*</i></td></tr>
<tr><th id="209">209</th><td><i> * RST: Reset status.  Set when the NIC enters the reset state and cleared when</i></td></tr>
<tr><th id="210">210</th><td><i> * a Start Command is issued to the CR.  This bit is also set when a receive</i></td></tr>
<tr><th id="211">211</th><td><i> * ring-buffer overrun (OverWrite) occurs and is cleared when one or more</i></td></tr>
<tr><th id="212">212</th><td><i> * packets have been removed from the ring.  This is a read-only bit.</i></td></tr>
<tr><th id="213">213</th><td><i> */</i></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/ED_ISR_RST" data-ref="_M/ED_ISR_RST">ED_ISR_RST</dfn>	0x80</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><i>/*</i></td></tr>
<tr><th id="217">217</th><td><i> *		Interrupt Mask Register (IMR) definitions</i></td></tr>
<tr><th id="218">218</th><td><i> */</i></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><i>/*</i></td></tr>
<tr><th id="221">221</th><td><i> * PRXE: Packet Received interrupt Enable.  If set, a received packet will</i></td></tr>
<tr><th id="222">222</th><td><i> * cause an interrupt.</i></td></tr>
<tr><th id="223">223</th><td><i> */</i></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/ED_IMR_PRXE" data-ref="_M/ED_IMR_PRXE">ED_IMR_PRXE</dfn>	0x01</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i>/*</i></td></tr>
<tr><th id="227">227</th><td><i> * PTXE: Packet Transmit interrupt Enable.  If set, an interrupt is generated</i></td></tr>
<tr><th id="228">228</th><td><i> * when a packet transmission completes.</i></td></tr>
<tr><th id="229">229</th><td><i> */</i></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/ED_IMR_PTXE" data-ref="_M/ED_IMR_PTXE">ED_IMR_PTXE</dfn>	0x02</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><i>/*</i></td></tr>
<tr><th id="233">233</th><td><i> * RXEE: Receive Error interrupt Enable.  If set, an interrupt will occur</i></td></tr>
<tr><th id="234">234</th><td><i> * whenever a packet is received with an error.</i></td></tr>
<tr><th id="235">235</th><td><i> */</i></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/ED_IMR_RXEE" data-ref="_M/ED_IMR_RXEE">ED_IMR_RXEE</dfn> 	0x04</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i>/*</i></td></tr>
<tr><th id="239">239</th><td><i> * TXEE: Transmit Error interrupt Enable.  If set, an interrupt will occur</i></td></tr>
<tr><th id="240">240</th><td><i> * whenever a transmission results in an error.</i></td></tr>
<tr><th id="241">241</th><td><i> */</i></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/ED_IMR_TXEE" data-ref="_M/ED_IMR_TXEE">ED_IMR_TXEE</dfn>	0x08</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i>/*</i></td></tr>
<tr><th id="245">245</th><td><i> * OVWE: OverWrite error interrupt Enable.  If set, an interrupt is generated</i></td></tr>
<tr><th id="246">246</th><td><i> * whenever the receive ring-buffer is overrun.  i.e. when the boundary pointer</i></td></tr>
<tr><th id="247">247</th><td><i> * is exceeded.</i></td></tr>
<tr><th id="248">248</th><td><i> */</i></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/ED_IMR_OVWE" data-ref="_M/ED_IMR_OVWE">ED_IMR_OVWE</dfn>	0x10</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><i>/*</i></td></tr>
<tr><th id="252">252</th><td><i> * CNTE: Counter overflow interrupt Enable.  If set, an interrupt is generated</i></td></tr>
<tr><th id="253">253</th><td><i> * whenever the MSB of one or more of the Network Statistics counters has been</i></td></tr>
<tr><th id="254">254</th><td><i> * set.</i></td></tr>
<tr><th id="255">255</th><td><i> */</i></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/ED_IMR_CNTE" data-ref="_M/ED_IMR_CNTE">ED_IMR_CNTE</dfn>	0x20</u></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><i>/*</i></td></tr>
<tr><th id="259">259</th><td><i> * RDCE: Remote DMA Complete interrupt Enable.  If set, an interrupt is</i></td></tr>
<tr><th id="260">260</th><td><i> * generated when a remote DMA transfer has completed.</i></td></tr>
<tr><th id="261">261</th><td><i> */</i></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/ED_IMR_RDCE" data-ref="_M/ED_IMR_RDCE">ED_IMR_RDCE</dfn>	0x40</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i>/*</i></td></tr>
<tr><th id="265">265</th><td><i> * Bit 7 is unused/reserved.</i></td></tr>
<tr><th id="266">266</th><td><i> */</i></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><i>/*</i></td></tr>
<tr><th id="269">269</th><td><i> *		Data Configuration Register (DCR) definitions</i></td></tr>
<tr><th id="270">270</th><td><i> */</i></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><i>/*</i></td></tr>
<tr><th id="273">273</th><td><i> * WTS: Word Transfer Select.  WTS establishes byte or word transfers for both</i></td></tr>
<tr><th id="274">274</th><td><i> * remote and local DMA transfers</i></td></tr>
<tr><th id="275">275</th><td><i> */</i></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/ED_DCR_WTS" data-ref="_M/ED_DCR_WTS">ED_DCR_WTS</dfn>	0x01</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i>/*</i></td></tr>
<tr><th id="279">279</th><td><i> * BOS: Byte Order Select.  BOS sets the byte order for the host.  Should be 0</i></td></tr>
<tr><th id="280">280</th><td><i> * for 80x86, and 1 for 68000 series processors</i></td></tr>
<tr><th id="281">281</th><td><i> */</i></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/ED_DCR_BOS" data-ref="_M/ED_DCR_BOS">ED_DCR_BOS</dfn>	0x02</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><i>/*</i></td></tr>
<tr><th id="285">285</th><td><i> * LAS: Long Address Select.  When LAS is 1, the contents of the remote DMA</i></td></tr>
<tr><th id="286">286</th><td><i> * registers RSAR0 and RSAR1 are used to provide A16-A31.</i></td></tr>
<tr><th id="287">287</th><td><i> */</i></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/ED_DCR_LAS" data-ref="_M/ED_DCR_LAS">ED_DCR_LAS</dfn>	0x04</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><i>/*</i></td></tr>
<tr><th id="291">291</th><td><i> * LS: Loopback Select.  When 0, loopback mode is selected.  Bits D1 and D2 of</i></td></tr>
<tr><th id="292">292</th><td><i> * the TCR must also be programmed for loopback operation.  When 1, normal</i></td></tr>
<tr><th id="293">293</th><td><i> * operation is selected.</i></td></tr>
<tr><th id="294">294</th><td><i> */</i></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/ED_DCR_LS" data-ref="_M/ED_DCR_LS">ED_DCR_LS</dfn>	0x08</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>/*</i></td></tr>
<tr><th id="298">298</th><td><i> * AR: Auto-initialize Remote.  When 0, data must be removed from ring-buffer</i></td></tr>
<tr><th id="299">299</th><td><i> * under program control.  When 1, remote DMA is automatically initiated and</i></td></tr>
<tr><th id="300">300</th><td><i> * the boundary pointer is automatically updated.</i></td></tr>
<tr><th id="301">301</th><td><i> */</i></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/ED_DCR_AR" data-ref="_M/ED_DCR_AR">ED_DCR_AR</dfn>	0x10</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><i>/*</i></td></tr>
<tr><th id="305">305</th><td><i> * FT0, FT1: Fifo Threshold select.</i></td></tr>
<tr><th id="306">306</th><td><i> *</i></td></tr>
<tr><th id="307">307</th><td><i> * FT1 FT0  Word-width  Byte-width</i></td></tr>
<tr><th id="308">308</th><td><i> *  0   0   1 word      2 bytes</i></td></tr>
<tr><th id="309">309</th><td><i> *  0   1   2 words     4 bytes</i></td></tr>
<tr><th id="310">310</th><td><i> *  1   0   4 words     8 bytes</i></td></tr>
<tr><th id="311">311</th><td><i> *  1   1   8 words     12 bytes</i></td></tr>
<tr><th id="312">312</th><td><i> *</i></td></tr>
<tr><th id="313">313</th><td><i> * During transmission, the FIFO threshold indicates the number of bytes or</i></td></tr>
<tr><th id="314">314</th><td><i> * words that the FIFO has filled from the local DMA before BREQ is asserted.</i></td></tr>
<tr><th id="315">315</th><td><i> * The transmission threshold is 16 bytes minus the receiver threshold.</i></td></tr>
<tr><th id="316">316</th><td><i> */</i></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/ED_DCR_FT0" data-ref="_M/ED_DCR_FT0">ED_DCR_FT0</dfn>	0x20</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/ED_DCR_FT1" data-ref="_M/ED_DCR_FT1">ED_DCR_FT1</dfn>	0x40</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><i>/*</i></td></tr>
<tr><th id="321">321</th><td><i> * bit 7 (0x80) is unused/reserved</i></td></tr>
<tr><th id="322">322</th><td><i> */</i></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><i>/*</i></td></tr>
<tr><th id="325">325</th><td><i> *		Transmit Configuration Register (TCR) definitions</i></td></tr>
<tr><th id="326">326</th><td><i> */</i></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><i>/*</i></td></tr>
<tr><th id="329">329</th><td><i> * CRC: Inhibit CRC.  If 0, CRC will be appended by the transmitter, if 0, CRC</i></td></tr>
<tr><th id="330">330</th><td><i> * is not appended by the transmitter.</i></td></tr>
<tr><th id="331">331</th><td><i> */</i></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/ED_TCR_CRC" data-ref="_M/ED_TCR_CRC">ED_TCR_CRC</dfn>	0x01</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i>/*</i></td></tr>
<tr><th id="335">335</th><td><i> * LB0, LB1: Loopback control.  These two bits set the type of loopback that is</i></td></tr>
<tr><th id="336">336</th><td><i> * to be performed.</i></td></tr>
<tr><th id="337">337</th><td><i> *</i></td></tr>
<tr><th id="338">338</th><td><i> * LB1 LB0		mode</i></td></tr>
<tr><th id="339">339</th><td><i> *  0   0		0 - normal operation (DCR_LS = 0)</i></td></tr>
<tr><th id="340">340</th><td><i> *  0   1		1 - internal loopback (DCR_LS = 0)</i></td></tr>
<tr><th id="341">341</th><td><i> *  1   0		2 - external loopback (DCR_LS = 1)</i></td></tr>
<tr><th id="342">342</th><td><i> *  1   1		3 - external loopback (DCR_LS = 0)</i></td></tr>
<tr><th id="343">343</th><td><i> */</i></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/ED_TCR_LB0" data-ref="_M/ED_TCR_LB0">ED_TCR_LB0</dfn>	0x02</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/ED_TCR_LB1" data-ref="_M/ED_TCR_LB1">ED_TCR_LB1</dfn>	0x04</u></td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><i>/*</i></td></tr>
<tr><th id="348">348</th><td><i> * ATD: Auto Transmit Disable.  Clear for normal operation.  When set, allows</i></td></tr>
<tr><th id="349">349</th><td><i> * another station to disable the NIC's transmitter by transmitting to a</i></td></tr>
<tr><th id="350">350</th><td><i> * multicast address hashing to bit 62.  Reception of a multicast address</i></td></tr>
<tr><th id="351">351</th><td><i> * hashing to bit 63 enables the transmitter.</i></td></tr>
<tr><th id="352">352</th><td><i> */</i></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/ED_TCR_ATD" data-ref="_M/ED_TCR_ATD">ED_TCR_ATD</dfn>	0x08</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><i>/*</i></td></tr>
<tr><th id="356">356</th><td><i> * OFST: Collision Offset enable.  This bit when set modifies the backoff</i></td></tr>
<tr><th id="357">357</th><td><i> * algorithm to allow prioritization of nodes.</i></td></tr>
<tr><th id="358">358</th><td><i> */</i></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/ED_TCR_OFST" data-ref="_M/ED_TCR_OFST">ED_TCR_OFST</dfn>	0x10</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><i>/*</i></td></tr>
<tr><th id="362">362</th><td><i> * bits 5, 6, and 7 are unused/reserved</i></td></tr>
<tr><th id="363">363</th><td><i> */</i></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><i>/*</i></td></tr>
<tr><th id="366">366</th><td><i> *		Transmit Status Register (TSR) definitions</i></td></tr>
<tr><th id="367">367</th><td><i> */</i></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><i>/*</i></td></tr>
<tr><th id="370">370</th><td><i> * PTX: Packet Transmitted.  Indicates successful transmission of packet.</i></td></tr>
<tr><th id="371">371</th><td><i> */</i></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/ED_TSR_PTX" data-ref="_M/ED_TSR_PTX">ED_TSR_PTX</dfn>	0x01</u></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><i>/*</i></td></tr>
<tr><th id="375">375</th><td><i> * bit 1 (0x02) is unused/reserved</i></td></tr>
<tr><th id="376">376</th><td><i> */</i></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><i>/*</i></td></tr>
<tr><th id="379">379</th><td><i> * COL: Transmit Collided.  Indicates that the transmission collided at least</i></td></tr>
<tr><th id="380">380</th><td><i> * once with another station on the network.</i></td></tr>
<tr><th id="381">381</th><td><i> */</i></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/ED_TSR_COL" data-ref="_M/ED_TSR_COL">ED_TSR_COL</dfn>	0x04</u></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><i>/*</i></td></tr>
<tr><th id="385">385</th><td><i> * ABT: Transmit aborted.  Indicates that the transmission was aborted due to</i></td></tr>
<tr><th id="386">386</th><td><i> * excessive collisions.</i></td></tr>
<tr><th id="387">387</th><td><i> */</i></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/ED_TSR_ABT" data-ref="_M/ED_TSR_ABT">ED_TSR_ABT</dfn>	0x08</u></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><i>/*</i></td></tr>
<tr><th id="391">391</th><td><i> * CRS: Carrier Sense Lost.  Indicates that carrier was lost during the</i></td></tr>
<tr><th id="392">392</th><td><i> * transmission of the packet.  (Transmission is not aborted because of a loss</i></td></tr>
<tr><th id="393">393</th><td><i> * of carrier).</i></td></tr>
<tr><th id="394">394</th><td><i> */</i></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/ED_TSR_CRS" data-ref="_M/ED_TSR_CRS">ED_TSR_CRS</dfn>	0x10</u></td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><i>/*</i></td></tr>
<tr><th id="398">398</th><td><i> * FU: FIFO Underrun.  Indicates that the NIC wasn't able to access bus/</i></td></tr>
<tr><th id="399">399</th><td><i> * transmission memory before the FIFO emptied.  Transmission of the packet was</i></td></tr>
<tr><th id="400">400</th><td><i> * aborted.</i></td></tr>
<tr><th id="401">401</th><td><i> */</i></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/ED_TSR_FU" data-ref="_M/ED_TSR_FU">ED_TSR_FU</dfn>	0x20</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><i>/*</i></td></tr>
<tr><th id="405">405</th><td><i> * CDH: CD Heartbeat.  Indicates that the collision detection circuitry isn't</i></td></tr>
<tr><th id="406">406</th><td><i> * working correctly during a collision heartbeat test.</i></td></tr>
<tr><th id="407">407</th><td><i> */</i></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/ED_TSR_CDH" data-ref="_M/ED_TSR_CDH">ED_TSR_CDH</dfn>	0x40</u></td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><i>/*</i></td></tr>
<tr><th id="411">411</th><td><i> * OWC: Out of Window Collision: Indicates that a collision occurred after a</i></td></tr>
<tr><th id="412">412</th><td><i> * slot time (51.2us).  The transmission is rescheduled just as in normal</i></td></tr>
<tr><th id="413">413</th><td><i> * collisions.</i></td></tr>
<tr><th id="414">414</th><td><i> */</i></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/ED_TSR_OWC" data-ref="_M/ED_TSR_OWC">ED_TSR_OWC</dfn>	0x80</u></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><i>/*</i></td></tr>
<tr><th id="418">418</th><td><i> *		Receiver Configuration Register (RCR) definitions</i></td></tr>
<tr><th id="419">419</th><td><i> */</i></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><i>/*</i></td></tr>
<tr><th id="422">422</th><td><i> * SEP: Save Errored Packets.  If 0, error packets are discarded.  If set to 1,</i></td></tr>
<tr><th id="423">423</th><td><i> * packets with CRC and frame errors are not discarded.</i></td></tr>
<tr><th id="424">424</th><td><i> */</i></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/ED_RCR_SEP" data-ref="_M/ED_RCR_SEP">ED_RCR_SEP</dfn>	0x01</u></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><i>/*</i></td></tr>
<tr><th id="428">428</th><td><i> * AR: Accept Runt packet.  If 0, packet with less than 64 byte are discarded.</i></td></tr>
<tr><th id="429">429</th><td><i> * If set to 1, packets with less than 64 byte are not discarded.</i></td></tr>
<tr><th id="430">430</th><td><i> */</i></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/ED_RCR_AR" data-ref="_M/ED_RCR_AR">ED_RCR_AR</dfn>	0x02</u></td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><i>/*</i></td></tr>
<tr><th id="434">434</th><td><i> * AB: Accept Broadcast.  If set, packets sent to the broadcast address will be</i></td></tr>
<tr><th id="435">435</th><td><i> * accepted.</i></td></tr>
<tr><th id="436">436</th><td><i> */</i></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/ED_RCR_AB" data-ref="_M/ED_RCR_AB">ED_RCR_AB</dfn>	0x04</u></td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><i>/*</i></td></tr>
<tr><th id="440">440</th><td><i> * AM: Accept Multicast.  If set, packets sent to a multicast address are</i></td></tr>
<tr><th id="441">441</th><td><i> * checked for a match in the hashing array.  If clear, multicast packets are</i></td></tr>
<tr><th id="442">442</th><td><i> * ignored.</i></td></tr>
<tr><th id="443">443</th><td><i> */</i></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/ED_RCR_AM" data-ref="_M/ED_RCR_AM">ED_RCR_AM</dfn>	0x08</u></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><i>/*</i></td></tr>
<tr><th id="447">447</th><td><i> * PRO: Promiscuous Physical.  If set, all packets with a physical addresses</i></td></tr>
<tr><th id="448">448</th><td><i> * are accepted.  If clear, a physical destination address must match this</i></td></tr>
<tr><th id="449">449</th><td><i> * station's address.  Note: for full promiscuous mode, RCR_AB and RCR_AM must</i></td></tr>
<tr><th id="450">450</th><td><i> * also be set.  In addition, the multicast hashing array must be set to all</i></td></tr>
<tr><th id="451">451</th><td><i> * 1's so that all multicast addresses are accepted.</i></td></tr>
<tr><th id="452">452</th><td><i> */</i></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/ED_RCR_PRO" data-ref="_M/ED_RCR_PRO">ED_RCR_PRO</dfn>	0x10</u></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><i>/*</i></td></tr>
<tr><th id="456">456</th><td><i> * MON: Monitor Mode.  If set, packets will be checked for good CRC and</i></td></tr>
<tr><th id="457">457</th><td><i> * framing, but are not stored in the ring-buffer.  If clear, packets are</i></td></tr>
<tr><th id="458">458</th><td><i> * stored (normal operation).</i></td></tr>
<tr><th id="459">459</th><td><i> */</i></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/ED_RCR_MON" data-ref="_M/ED_RCR_MON">ED_RCR_MON</dfn>	0x20</u></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><i>/*</i></td></tr>
<tr><th id="463">463</th><td><i> * INTT: Interrupt Trigger Mode.  Must be set if AX88190.</i></td></tr>
<tr><th id="464">464</th><td><i> */</i></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/ED_RCR_INTT" data-ref="_M/ED_RCR_INTT">ED_RCR_INTT</dfn>	0x40</u></td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><i>/*</i></td></tr>
<tr><th id="468">468</th><td><i> * Bit 7 is unused/reserved.</i></td></tr>
<tr><th id="469">469</th><td><i> */</i></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><i>/*</i></td></tr>
<tr><th id="472">472</th><td><i> *		Receiver Status Register (RSR) definitions</i></td></tr>
<tr><th id="473">473</th><td><i> */</i></td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><i>/*</i></td></tr>
<tr><th id="476">476</th><td><i> * PRX: Packet Received without error.</i></td></tr>
<tr><th id="477">477</th><td><i> */</i></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/ED_RSR_PRX" data-ref="_M/ED_RSR_PRX">ED_RSR_PRX</dfn>	0x01</u></td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><i>/*</i></td></tr>
<tr><th id="481">481</th><td><i> * CRC: CRC error.  Indicates that a packet has a CRC error.  Also set for</i></td></tr>
<tr><th id="482">482</th><td><i> * frame alignment errors.</i></td></tr>
<tr><th id="483">483</th><td><i> */</i></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/ED_RSR_CRC" data-ref="_M/ED_RSR_CRC">ED_RSR_CRC</dfn>	0x02</u></td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><i>/*</i></td></tr>
<tr><th id="487">487</th><td><i> * FAE: Frame Alignment Error.  Indicates that the incoming packet did not end</i></td></tr>
<tr><th id="488">488</th><td><i> * on a byte boundary and the CRC did not match at the last byte boundary.</i></td></tr>
<tr><th id="489">489</th><td><i> */</i></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/ED_RSR_FAE" data-ref="_M/ED_RSR_FAE">ED_RSR_FAE</dfn>	0x04</u></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><i>/*</i></td></tr>
<tr><th id="493">493</th><td><i> * FO: FIFO Overrun.  Indicates that the FIFO was not serviced (during local</i></td></tr>
<tr><th id="494">494</th><td><i> * DMA) causing it to overrun.  Reception of the packet is aborted.</i></td></tr>
<tr><th id="495">495</th><td><i> */</i></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/ED_RSR_FO" data-ref="_M/ED_RSR_FO">ED_RSR_FO</dfn>	0x08</u></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><i>/*</i></td></tr>
<tr><th id="499">499</th><td><i> * MPA: Missed Packet.  Indicates that the received packet couldn't be stored</i></td></tr>
<tr><th id="500">500</th><td><i> * in the ring-buffer because of insufficient buffer space (exceeding the</i></td></tr>
<tr><th id="501">501</th><td><i> * boundary pointer), or because the transfer to the ring-buffer was inhibited</i></td></tr>
<tr><th id="502">502</th><td><i> * by RCR_MON - monitor mode.</i></td></tr>
<tr><th id="503">503</th><td><i> */</i></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/ED_RSR_MPA" data-ref="_M/ED_RSR_MPA">ED_RSR_MPA</dfn>	0x10</u></td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><i>/*</i></td></tr>
<tr><th id="507">507</th><td><i> * PHY: Physical address.  If 0, the packet received was sent to a physical</i></td></tr>
<tr><th id="508">508</th><td><i> * address.  If 1, the packet was accepted because of a multicast/broadcast</i></td></tr>
<tr><th id="509">509</th><td><i> * address match.</i></td></tr>
<tr><th id="510">510</th><td><i> */</i></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/ED_RSR_PHY" data-ref="_M/ED_RSR_PHY">ED_RSR_PHY</dfn>	0x20</u></td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><i>/*</i></td></tr>
<tr><th id="514">514</th><td><i> * DIS: Receiver Disabled.  Set to indicate that the receiver has entered</i></td></tr>
<tr><th id="515">515</th><td><i> * monitor mode.  Cleared when the receiver exits monitor mode.</i></td></tr>
<tr><th id="516">516</th><td><i> */</i></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/ED_RSR_DIS" data-ref="_M/ED_RSR_DIS">ED_RSR_DIS</dfn>	0x40</u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><i>/*</i></td></tr>
<tr><th id="520">520</th><td><i> * DFR: Deferring.  Set to indicate a 'jabber' condition.  The CRS and COL</i></td></tr>
<tr><th id="521">521</th><td><i> * inputs are active, and the transceiver has set the CD line as a result of</i></td></tr>
<tr><th id="522">522</th><td><i> * the jabber.</i></td></tr>
<tr><th id="523">523</th><td><i> */</i></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/ED_RSR_DFR" data-ref="_M/ED_RSR_DFR">ED_RSR_DFR</dfn>	0x80</u></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><i>/*</i></td></tr>
<tr><th id="527">527</th><td><i> * receive ring descriptor</i></td></tr>
<tr><th id="528">528</th><td><i> *</i></td></tr>
<tr><th id="529">529</th><td><i> * The National Semiconductor DS8390 Network interface controller uses the</i></td></tr>
<tr><th id="530">530</th><td><i> * following receive ring headers.  The way this works is that the memory on</i></td></tr>
<tr><th id="531">531</th><td><i> * the interface card is chopped up into 256 bytes blocks.  A contiguous</i></td></tr>
<tr><th id="532">532</th><td><i> * portion of those blocks are marked for receive packets by setting start and</i></td></tr>
<tr><th id="533">533</th><td><i> * end block #'s in the NIC.  For each packet that is put into the receive</i></td></tr>
<tr><th id="534">534</th><td><i> * ring, one of these headers (4 bytes each) is tacked onto the front.   The</i></td></tr>
<tr><th id="535">535</th><td><i> * first byte is a copy of the receiver status register at the time the packet</i></td></tr>
<tr><th id="536">536</th><td><i> * was received.</i></td></tr>
<tr><th id="537">537</th><td><i> */</i></td></tr>
<tr><th id="538">538</th><td><b>struct</b> <dfn class="type def" id="dp8390_ring" title='dp8390_ring' data-ref="dp8390_ring" data-ref-filename="dp8390_ring">dp8390_ring</dfn>	{</td></tr>
<tr><th id="539">539</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="dp8390_ring::rsr" title='dp8390_ring::rsr' data-ref="dp8390_ring::rsr" data-ref-filename="dp8390_ring..rsr">rsr</dfn>;		<i>/* receiver status */</i></td></tr>
<tr><th id="540">540</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="dp8390_ring::next_packet" title='dp8390_ring::next_packet' data-ref="dp8390_ring::next_packet" data-ref-filename="dp8390_ring..next_packet">next_packet</dfn>;	<i>/* pointer to next packet */</i></td></tr>
<tr><th id="541">541</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="dp8390_ring::count" title='dp8390_ring::count' data-ref="dp8390_ring::count" data-ref-filename="dp8390_ring..count">count</dfn>;		<i>/* bytes in packet (length + 4) */</i></td></tr>
<tr><th id="542">542</th><td>};</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><i>/*</i></td></tr>
<tr><th id="545">545</th><td><i> * Common constants</i></td></tr>
<tr><th id="546">546</th><td><i> */</i></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/ED_PAGE_SIZE" data-ref="_M/ED_PAGE_SIZE">ED_PAGE_SIZE</dfn>		256	/* Size of RAM pages in bytes */</u></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/ED_PAGE_MASK" data-ref="_M/ED_PAGE_MASK">ED_PAGE_MASK</dfn>		255</u></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/ED_PAGE_SHIFT" data-ref="_M/ED_PAGE_SHIFT">ED_PAGE_SHIFT</dfn>		8</u></td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/ED_TXBUF_SIZE" data-ref="_M/ED_TXBUF_SIZE">ED_TXBUF_SIZE</dfn>		6	/* Size of TX buffer in pages */</u></td></tr>
<tr><th id="552">552</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ax88190.c.html'>netbsd/sys/dev/ic/ax88190.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
