
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=neorv32_cpu_cp_fpu><h1 id="entity-neorv32_cpu_cp_fpu">Entity: neorv32_cpu_cp_fpu</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 1175 170"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="465,0 480,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="230" height="150" fill="black" x="480" y="15"></rect><rect id="SvgjsRect1007" width="226" height="145" fill="#fdfd96" x="482" y="17"></rect><text id="SvgjsText1008" font-family="Helvetica" x="460" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="495" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1012" x1="465" y1="30" x2="480" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="460" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="495" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   rstn_i </tspan></text><line id="SvgjsLine1017" x1="465" y1="50" x2="480" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="460" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(ctrl_width_c-1 downto 0) </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="495" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   ctrl_i </tspan></text><line id="SvgjsLine1022" x1="465" y1="70" x2="480" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="460" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="495" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   start_i </tspan></text><line id="SvgjsLine1027" x1="465" y1="90" x2="480" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="460" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(1 downto 0) </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="495" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   cmp_i </tspan></text><line id="SvgjsLine1032" x1="465" y1="110" x2="480" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="460" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="495" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   rs1_i </tspan></text><line id="SvgjsLine1037" x1="465" y1="130" x2="480" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="460" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="495" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   rs2_i </tspan></text><line id="SvgjsLine1042" x1="465" y1="150" x2="480" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1043" font-family="Helvetica" x="730" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1044" dy="26" x="730" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1045" font-family="Helvetica" x="695" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="695" svgjs:data="{&quot;newLined&quot;:true}">   res_o </tspan></text><line id="SvgjsLine1047" x1="710" y1="30" x2="725" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1048" font-family="Helvetica" x="730" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1049" dy="26" x="730" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(4 downto 0) </tspan></text><text id="SvgjsText1050" font-family="Helvetica" x="695" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="695" svgjs:data="{&quot;newLined&quot;:true}">   fflags_o </tspan></text><line id="SvgjsLine1052" x1="710" y1="50" x2="725" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1053" font-family="Helvetica" x="730" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1054" dy="26" x="730" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1055" font-family="Helvetica" x="695" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="695" svgjs:data="{&quot;newLined&quot;:true}">   valid_o </tspan></text><line id="SvgjsLine1057" x1="710" y1="70" x2="725" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>in</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>rstn_i</td>
<td>in</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>ctrl_i</td>
<td>in</td>
<td>std_ulogic_vector(ctrl_width_c-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>start_i</td>
<td>in</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>cmp_i</td>
<td>in</td>
<td>std_ulogic_vector(1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>rs1_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>rs2_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>res_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>fflags_o</td>
<td>out</td>
<td>std_ulogic_vector(4 downto 0)</td>
<td></td>
</tr>
<tr>
<td>valid_o</td>
<td>out</td>
<td>std_ulogic</td>
<td></td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cmd</td>
<td>cmd_t</td>
<td></td>
</tr>
<tr>
<td>funct_ff</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td></td>
</tr>
<tr>
<td>ctrl_engine</td>
<td>ctrl_engine_t</td>
<td></td>
</tr>
<tr>
<td>op_data</td>
<td>op_data_t</td>
<td></td>
</tr>
<tr>
<td>op_class</td>
<td>op_class_t</td>
<td></td>
</tr>
<tr>
<td>fpu_operands</td>
<td>fpu_operands_t</td>
<td></td>
</tr>
<tr>
<td>cmp_ff</td>
<td>std_ulogic_vector(01 downto 0)</td>
<td></td>
</tr>
<tr>
<td>comp_equal_ff</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>comp_less_ff</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>fu_classify</td>
<td>fu_interface_t</td>
<td></td>
</tr>
<tr>
<td>fu_compare</td>
<td>fu_interface_t</td>
<td></td>
</tr>
<tr>
<td>fu_sign_inject</td>
<td>fu_interface_t</td>
<td></td>
</tr>
<tr>
<td>fu_min_max</td>
<td>fu_interface_t</td>
<td></td>
</tr>
<tr>
<td>fu_conv_f2i</td>
<td>fu_interface_t</td>
<td></td>
</tr>
<tr>
<td>fu_addsub</td>
<td>fu_interface_t</td>
<td></td>
</tr>
<tr>
<td>fu_mul</td>
<td>fu_interface_t</td>
<td></td>
</tr>
<tr>
<td>fu_core_done</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>fu_conv_i2f</td>
<td>fu_i2f_interface_t</td>
<td></td>
</tr>
<tr>
<td>multiplier</td>
<td>multiplier_t</td>
<td></td>
</tr>
<tr>
<td>addsub</td>
<td>addsub_t</td>
<td></td>
</tr>
<tr>
<td>normalizer</td>
<td>normalizer_t</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>op_class_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"000"</td>
<td></td>
</tr>
<tr>
<td>op_comp_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"001"</td>
<td></td>
</tr>
<tr>
<td>op_i2f_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"010"</td>
<td></td>
</tr>
<tr>
<td>op_f2i_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"011"</td>
<td></td>
</tr>
<tr>
<td>op_sgnj_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"100"</td>
<td></td>
</tr>
<tr>
<td>op_minmax_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"101"</td>
<td></td>
</tr>
<tr>
<td>op_addsub_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"110"</td>
<td></td>
</tr>
<tr>
<td>op_mul_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"111"</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="types">Types</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cmd_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ctrl_state_t</td>
<td>(S_IDLE, S_BUSY)</td>
<td></td>
</tr>
<tr>
<td>ctrl_engine_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>op_data_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>op_class_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>fpu_operands_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>fu_interface_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>fu_i2f_interface_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>multiplier_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>addsub_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>normalizer_t</td>
<td></td>
<td></td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li><p>number_classifier: <em>( op_data )</em></p></li>
<li><p>control_engine_fsm: <em>( rstn_i, clk_i )</em></p></li>
<li><p>float_comparator: <em>( rstn_i, clk_i )</em></p></li>
<li><p>float_comparison: <em>( fpu_operands, ctrl_i, comp_equal_ff, comp_less_ff )</em></p></li>
<li><p>min_max_select: <em>( fpu_operands, comp_less_ff, fu_compare, ctrl_i )</em></p></li>
<li><p>sign_injector: <em>( ctrl_i, fpu_operands )</em></p></li>
<li><p>convert_i2f: <em>( rstn_i, clk_i )</em></p></li>
<li><p>multiplier_core: <em>( rstn_i, clk_i )</em></p></li>
<li><p>multiplier_class_core: <em>( rstn_i, clk_i )</em></p></li>
<li><p>adder_subtractor_core: <em>( rstn_i, clk_i )</em></p></li>
<li><p>adder_subtractor_class_core: <em>( rstn_i, clk_i )</em></p></li>
<li><p>normalizer_input_select: <em>( funct_ff, addsub, multiplier, fu_conv_i2f )</em></p></li>
<li><p>output_gate: <em>( rstn_i, clk_i )</em></p></li>
</ul><h2 id="instantiations">Instantiations</h2>
<ul>
<li>neorv32_cpu_cp_fpu_f2i_inst: neorv32_cpu_cp_fpu_f2i</li>
<li>neorv32_cpu_cp_fpu_normalizer_inst: neorv32_cpu_cp_fpu_normalizer</li>
</ul><br><br><br><br><br><br>