Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 15:53:37 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_gen/UniformILPNew/fir_gen_UniformILPNew_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 Delay1No_instance/Y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.764ns (24.590%)  route 2.343ns (75.410%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 6.533 - 4.000 ) 
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 0.921ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.836ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=2488, routed)        2.131     3.082    Delay1No_instance/clk_IBUF_BUFG
    SLICE_X127Y348       FDCE                                         r  Delay1No_instance/Y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y348       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.161 r  Delay1No_instance/Y_reg[10]/Q
                         net (fo=4, routed)           0.468     3.629    Delay1No_instance/Q[10]
    SLICE_X121Y348       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.717 r  Delay1No_instance/geqOp_carry_i_11/O
                         net (fo=1, routed)           0.022     3.739    Add_0_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X121Y348       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.898 r  Add_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.924    Add_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X121Y349       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.939 r  Add_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.965    Add_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X121Y350       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.017 r  Add_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.239     4.256    Delay1No_instance/CO[0]
    SLICE_X122Y352       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     4.354 r  Delay1No_instance/shiftedFracY_d1[32]_i_5/O
                         net (fo=3, routed)           0.200     4.554    Delay1No_instance/Add_0_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X121Y351       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     4.644 r  Delay1No_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.204     4.848    Delay1No_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X121Y352       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     4.900 r  Delay1No_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.447     5.347    Delay1No1_instance/shiftVal__5[0]
    SLICE_X117Y347       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     5.382 r  Delay1No1_instance/shiftedFracY_d1[30]_i_2/O
                         net (fo=6, routed)           0.408     5.790    Delay1No1_instance/shiftedFracY_d1_reg[38][13]
    SLICE_X122Y343       LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.096     5.886 r  Delay1No1_instance/shiftedFracY_d1[42]_i_1/O
                         net (fo=1, routed)           0.303     6.189    Add_0_impl_instance/FPAddSubOp_instance/Y_reg[26]_2
    SLICE_X120Y342       FDRE                                         r  Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=2488, routed)        1.873     6.533    Add_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X120Y342       FDRE                                         r  Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/C
                         clock pessimism              0.438     6.971    
                         clock uncertainty           -0.035     6.936    
    SLICE_X120Y342       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.961    Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]
  -------------------------------------------------------------------
                         required time                          6.961    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  0.772    




