// Seed: 2927124661
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input wire id_2,
    output wand id_3,
    output supply0 id_4,
    input wire id_5,
    input uwire id_6,
    output supply0 id_7,
    output tri id_8,
    output wire id_9,
    output supply1 id_10
);
  always @(id_2 or posedge 1) $display(id_5);
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    output tri1 id_3,
    output supply1 id_4,
    input wand id_5,
    output uwire id_6
);
  assign id_6 = 1'b0 == id_1 ? 1 : 1;
  module_0(
      id_3, id_2, id_5, id_2, id_3, id_0, id_1, id_4, id_2, id_4, id_3
  );
  always @(negedge 1'd0);
endmodule
