

================================================================
== Synthesis Summary Report of 'matrix_mul'
================================================================
+ General Information: 
    * Date:           Wed Oct 19 22:51:13 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        Matrix_Mul
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+----------+-----------+------------+-----+
    |                     Modules                     | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |           |          |           |            |     |
    |                     & Loops                     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |    DSP   |     FF    |     LUT    | URAM|
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+----------+-----------+------------+-----+
    |+ matrix_mul*                                    |     -|  0.38|    86034|  8.603e+05|         -|    81936|      -|  dataflow|  160 (57%)|  96 (43%)|  8855 (8%)|  5402 (10%)|    -|
    | + read_data_A                                   |     -|  1.95|     4098|  4.098e+04|         -|     4098|      -|        no|          -|         -|   16 (~0%)|   315 (~0%)|    -|
    |  o read_A                                       |     -|  7.30|     4096|  4.096e+04|         1|        1|   4096|       yes|          -|         -|          -|           -|    -|
    | + read_data_B                                   |     -|  1.95|     4098|  4.098e+04|         -|     4098|      -|        no|          -|         -|   16 (~0%)|   1003 (1%)|    -|
    |  o read_B                                       |     -|  7.30|     4096|  4.096e+04|         1|        1|   4096|       yes|          -|         -|          -|           -|    -|
    | + block_MM                                      |     -|  0.38|    81935|  8.194e+05|         -|    81935|      -|        no|   32 (11%)|  96 (43%)|  8745 (8%)|   3488 (6%)|    -|
    |  + block_MM_Pipeline_1                          |     -|  1.73|    16386|  1.639e+05|         -|    16386|      -|        no|          -|         -|   17 (~0%)|    60 (~0%)|    -|
    |   o Loop 1                                      |     -|  7.30|    16384|  1.638e+05|         1|        1|  16384|       yes|          -|         -|          -|           -|    -|
    |  + block_MM_Pipeline_block_mul_VITIS_LOOP_84_1  |     -|  0.38|    65545|  6.554e+05|         -|    65545|      -|        no|          -|  96 (43%)|  8720 (8%)|   3124 (5%)|    -|
    |   o block_mul_VITIS_LOOP_84_1                   |     -|  7.30|    65543|  6.554e+05|         9|        1|  65536|       yes|          -|         -|          -|           -|    -|
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| As        | both          | 128   | 1     | 1   | 16    | 1     | 1      | 16    | 1     | 1      |
| Bs        | both          | 128   | 1     | 1   | 16    | 1     | 1      | 16    | 1     | 1      |
| Cs        | both          | 128   | 1     | 1   | 16    | 1     | 1      | 16    | 1     | 1      |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------------------------------------------+
| Argument | Direction | Datatype                                            |
+----------+-----------+-----------------------------------------------------+
| As       | in        | stream<hls::axis<hls::vector<int, 4>, 1, 1, 1>, 0>* |
| Bs       | in        | stream<hls::axis<hls::vector<int, 4>, 1, 1, 1>, 0>* |
| Cs       | out       | stream<hls::axis<hls::vector<int, 4>, 1, 1, 1>, 0>* |
+----------+-----------+-----------------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| As       | As           | interface |
| Bs       | Bs           | interface |
| Cs       | Cs           | interface |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                            | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + matrix_mul                                    | 96  |        |             |     |        |         |
|  + read_data_A                                  | 0   |        |             |     |        |         |
|    s_4_fu_330_p2                                | -   |        | s_4         | add | fabric | 0       |
|  + read_data_B                                  | 0   |        |             |     |        |         |
|    s_2_fu_930_p2                                | -   |        | s_2         | add | fabric | 0       |
|  + block_MM                                     | 96  |        |             |     |        |         |
|   + block_MM_Pipeline_1                         | 0   |        |             |     |        |         |
|     empty_23_fu_116_p2                          | -   |        | empty_23    | add | fabric | 0       |
|   + block_MM_Pipeline_block_mul_VITIS_LOOP_84_1 | 96  |        |             |     |        |         |
|     add_ln83_1_fu_835_p2                        | -   |        | add_ln83_1  | add | fabric | 0       |
|     add_ln83_fu_847_p2                          | -   |        | add_ln83    | add | fabric | 0       |
|     add_ln91_32_fu_925_p2                       | -   |        | add_ln91_32 | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U85                      | 3   |        | mul_ln91    | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U73                      | 3   |        | mul_ln91_1  | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U74                      | 3   |        | mul_ln91_2  | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U86                      | 3   |        | mul_ln91_3  | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U93                      | 3   |        | mul_ln91_4  | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U94                      | 3   |        | mul_ln91_5  | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U95                      | 3   |        | mul_ln91_6  | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U75                      | 3   |        | mul_ln91_7  | mul | auto   | 1       |
|     add_ln91_fu_1197_p2                         | -   |        | add_ln91    | add | fabric | 0       |
|     add_ln91_1_fu_1201_p2                       | -   |        | add_ln91_1  | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U87                      | 3   |        | mul_ln91_8  | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U76                      | 3   |        | mul_ln91_9  | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U77                      | 3   |        | mul_ln91_10 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U88                      | 3   |        | mul_ln91_11 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U96                      | 3   |        | mul_ln91_12 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U97                      | 3   |        | mul_ln91_13 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U98                      | 3   |        | mul_ln91_14 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U78                      | 3   |        | mul_ln91_15 | mul | auto   | 1       |
|     add_ln91_8_fu_1216_p2                       | -   |        | add_ln91_8  | add | fabric | 0       |
|     add_ln91_9_fu_1220_p2                       | -   |        | add_ln91_9  | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U89                      | 3   |        | mul_ln91_16 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U79                      | 3   |        | mul_ln91_17 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U80                      | 3   |        | mul_ln91_18 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U90                      | 3   |        | mul_ln91_19 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U99                      | 3   |        | mul_ln91_20 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U100                     | 3   |        | mul_ln91_21 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U101                     | 3   |        | mul_ln91_22 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U81                      | 3   |        | mul_ln91_23 | mul | auto   | 1       |
|     add_ln91_16_fu_1235_p2                      | -   |        | add_ln91_16 | add | fabric | 0       |
|     add_ln91_17_fu_1239_p2                      | -   |        | add_ln91_17 | add | fabric | 0       |
|     mul_32s_32s_32_2_1_U91                      | 3   |        | mul_ln91_24 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U82                      | 3   |        | mul_ln91_25 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U83                      | 3   |        | mul_ln91_26 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U92                      | 3   |        | mul_ln91_27 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U102                     | 3   |        | mul_ln91_28 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U103                     | 3   |        | mul_ln91_29 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U104                     | 3   |        | mul_ln91_30 | mul | auto   | 1       |
|     mul_32s_32s_32_2_1_U84                      | 3   |        | mul_ln91_31 | mul | auto   | 1       |
|     add_ln91_24_fu_1254_p2                      | -   |        | add_ln91_24 | add | fabric | 0       |
|     add_ln91_25_fu_1258_p2                      | -   |        | add_ln91_25 | add | fabric | 0       |
|     s_5_fu_941_p2                               | -   |        | s_5         | add | fabric | 0       |
+-------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + matrix_mul | 160  | 0    |        |          |         |      |         |
|   A_U        | 8    | -    |        | A        | ram_1p  | auto | 1       |
|   A_1_U      | 8    | -    |        | A_1      | ram_1p  | auto | 1       |
|   A_2_U      | 8    | -    |        | A_2      | ram_1p  | auto | 1       |
|   A_3_U      | 8    | -    |        | A_3      | ram_1p  | auto | 1       |
|   A_4_U      | 8    | -    |        | A_4      | ram_1p  | auto | 1       |
|   A_5_U      | 8    | -    |        | A_5      | ram_1p  | auto | 1       |
|   A_6_U      | 8    | -    |        | A_6      | ram_1p  | auto | 1       |
|   A_7_U      | 8    | -    |        | A_7      | ram_1p  | auto | 1       |
|   B_U        | 2    | -    |        | B        | ram_1p  | auto | 1       |
|   B_1_U      | 2    | -    |        | B_1      | ram_1p  | auto | 1       |
|   B_2_U      | 2    | -    |        | B_2      | ram_1p  | auto | 1       |
|   B_3_U      | 2    | -    |        | B_3      | ram_1p  | auto | 1       |
|   B_4_U      | 2    | -    |        | B_4      | ram_1p  | auto | 1       |
|   B_5_U      | 2    | -    |        | B_5      | ram_1p  | auto | 1       |
|   B_6_U      | 2    | -    |        | B_6      | ram_1p  | auto | 1       |
|   B_7_U      | 2    | -    |        | B_7      | ram_1p  | auto | 1       |
|   B_8_U      | 2    | -    |        | B_8      | ram_1p  | auto | 1       |
|   B_9_U      | 2    | -    |        | B_9      | ram_1p  | auto | 1       |
|   B_10_U     | 2    | -    |        | B_10     | ram_1p  | auto | 1       |
|   B_11_U     | 2    | -    |        | B_11     | ram_1p  | auto | 1       |
|   B_12_U     | 2    | -    |        | B_12     | ram_1p  | auto | 1       |
|   B_13_U     | 2    | -    |        | B_13     | ram_1p  | auto | 1       |
|   B_14_U     | 2    | -    |        | B_14     | ram_1p  | auto | 1       |
|   B_15_U     | 2    | -    |        | B_15     | ram_1p  | auto | 1       |
|   B_16_U     | 2    | -    |        | B_16     | ram_1p  | auto | 1       |
|   B_17_U     | 2    | -    |        | B_17     | ram_1p  | auto | 1       |
|   B_18_U     | 2    | -    |        | B_18     | ram_1p  | auto | 1       |
|   B_19_U     | 2    | -    |        | B_19     | ram_1p  | auto | 1       |
|   B_20_U     | 2    | -    |        | B_20     | ram_1p  | auto | 1       |
|   B_21_U     | 2    | -    |        | B_21     | ram_1p  | auto | 1       |
|   B_22_U     | 2    | -    |        | B_22     | ram_1p  | auto | 1       |
|   B_23_U     | 2    | -    |        | B_23     | ram_1p  | auto | 1       |
|   B_24_U     | 2    | -    |        | B_24     | ram_1p  | auto | 1       |
|   B_25_U     | 2    | -    |        | B_25     | ram_1p  | auto | 1       |
|   B_26_U     | 2    | -    |        | B_26     | ram_1p  | auto | 1       |
|   B_27_U     | 2    | -    |        | B_27     | ram_1p  | auto | 1       |
|   B_28_U     | 2    | -    |        | B_28     | ram_1p  | auto | 1       |
|   B_29_U     | 2    | -    |        | B_29     | ram_1p  | auto | 1       |
|   B_30_U     | 2    | -    |        | B_30     | ram_1p  | auto | 1       |
|   B_31_U     | 2    | -    |        | B_31     | ram_1p  | auto | 1       |
|  + block_MM  | 32   | 0    |        |          |         |      |         |
|    C_U       | 8    | -    |        | C        | ram_s2p | auto | 1       |
|    C_1_U     | 8    | -    |        | C_1      | ram_s2p | auto | 1       |
|    C_2_U     | 8    | -    |        | C_2      | ram_s2p | auto | 1       |
|    C_3_U     | 8    | -    |        | C_3      | ram_s2p | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------------+---------------------------------------------------+
| Type            | Options                               | Location                                          |
+-----------------+---------------------------------------+---------------------------------------------------+
| interface       | mode=s_axilite port=return            | Matrix_Mul/matrix_mul.cpp:5 in matrix_mul, return |
| interface       | mode=axis register both port=As       | Matrix_Mul/matrix_mul.cpp:6 in matrix_mul, As     |
| interface       | mode=axis register both port=Bs       | Matrix_Mul/matrix_mul.cpp:7 in matrix_mul, Bs     |
| interface       | mode=axis register both port=Cs       | Matrix_Mul/matrix_mul.cpp:8 in matrix_mul, Cs     |
| array_partition | variable=A type=cyclic factor=8 dim=2 | Matrix_Mul/matrix_mul.cpp:12 in matrix_mul, A     |
| array_partition | variable=B type=cyclic factor=8 dim=1 | Matrix_Mul/matrix_mul.cpp:13 in matrix_mul, B     |
| array_partition | variable=B type=cyclic factor=4 dim=2 | Matrix_Mul/matrix_mul.cpp:14 in matrix_mul, B     |
| dataflow        |                                       | Matrix_Mul/matrix_mul.cpp:16 in matrix_mul        |
| pipeline        | II=1                                  | Matrix_Mul/matrix_mul.cpp:30 in read_data_a       |
| pipeline        | II=1                                  | Matrix_Mul/matrix_mul.cpp:53 in read_data_b       |
| array_partition | variable=C type=cyclic factor=4 dim=2 | Matrix_Mul/matrix_mul.cpp:74 in block_mm, C       |
| pipeline        | II=1                                  | Matrix_Mul/matrix_mul.cpp:85 in block_mm          |
+-----------------+---------------------------------------+---------------------------------------------------+


