//Verilog instantiation template

df1_ddr3_ip _inst (.ddr3_ipcore_addr(), .ddr3_ipcore_cmd(), .ddr3_ipcore_cmd_burst_cnt(), 
            .ddr3_ipcore_data_mask(), .ddr3_ipcore_em_ddr_addr(), .ddr3_ipcore_em_ddr_ba(), 
            .ddr3_ipcore_em_ddr_cke(), .ddr3_ipcore_em_ddr_clk(), .ddr3_ipcore_em_ddr_cs_n(), 
            .ddr3_ipcore_em_ddr_data(), .ddr3_ipcore_em_ddr_dm(), .ddr3_ipcore_em_ddr_dqs(), 
            .ddr3_ipcore_em_ddr_odt(), .ddr3_ipcore_read_data(), .ddr3_ipcore_write_data(), 
            .ddr3_ipcore_clk_in(), .ddr3_ipcore_clocking_good(), .ddr3_ipcore_cmd_rdy(), 
            .ddr3_ipcore_cmd_valid(), .ddr3_ipcore_datain_rdy(), .ddr3_ipcore_em_ddr_cas_n(), 
            .ddr3_ipcore_em_ddr_ras_n(), .ddr3_ipcore_em_ddr_reset_n(), 
            .ddr3_ipcore_em_ddr_we_n(), .ddr3_ipcore_init_done(), .ddr3_ipcore_init_start(), 
            .ddr3_ipcore_mem_rst_n(), .ddr3_ipcore_ofly_burst_len(), .ddr3_ipcore_read_data_valid(), 
            .ddr3_ipcore_rst_n(), .ddr3_ipcore_rt_err(), .ddr3_ipcore_sclk_out(), 
            .ddr3_ipcore_wl_err());