// Seed: 1028305247
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wire id_18;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    input  uwire id_2,
    input  wor   id_3,
    output tri0  id_4,
    input  wor   id_5,
    input  wire  id_6,
    input  uwire id_7,
    input  tri0  id_8,
    input  tri1  id_9,
    input  tri0  id_10,
    input  uwire id_11,
    output wire  id_12,
    input  tri0  id_13,
    input  uwire id_14
);
  assign id_4 = 1;
  assign id_1 = 1;
  logic [7:0] id_16;
  id_17 :
  assert property (@(id_13 & 1) ~1 + id_5)
  else begin : LABEL_0
    id_1 <= 1;
  end
  assign id_16[1] = 1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
