<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.3 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7a100t_0" gui_info="dashboard1=hw_ila_1[xc7a100t_0/hw_ila_1/Settings=ILA_SETTINGS_1;xc7a100t_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7a100t_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7a100t_0/hw_ila_1/Status=ILA_STATUS_1;xc7a100t_0/hw_ila_1/Waveform=ILA_WAVE_1;],dashboard2=hw_vios[xc7a100t_0/hw_vio_1=VIO_PROBES_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7a100t_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/system_ila_0/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/system_ila_0/inst/net_slot_2_axis_tvalid" gui_info=""/>
    <Object name="design_1_i/system_ila_0/inst/net_slot_5_axis_tvalid" gui_info="Trigger Setup=0"/>
    <Object name="design_1_i/vio_0_probe_out0" gui_info="hw_vios/hw_vio_1=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[23:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : fpga1_deployment_sou_0_o_test_axis : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : fpga1_deployment_sou_0_o_test_axis : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : fpga1_deployment_sou_0_o_test_axis : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : fpga1_deployment_sou_0_o_test_axis : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[23:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : one_dimension_dct_0_o_axis : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : one_dimension_dct_0_o_axis : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : one_dimension_dct_0_o_axis : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : one_dimension_dct_0_o_axis : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[15:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_2 : quantizer_0_o_axis : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_2 : fpga1_deployment_rec_0_o_result_axis : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe11[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_2 : fpga1_deployment_rec_0_o_result_axis : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_2 : quantizer_0_o_axis : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_2 : fpga1_deployment_rec_0_o_result_axis : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe12[15:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_3 : zig_zag_0_o_axis : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe15[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_3 : zig_zag_0_o_axis : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe14[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_3 : zig_zag_0_o_axis : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe13[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_3 : zig_zag_0_o_axis : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="BINARY"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe16[15:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_4 : one_dimension_dct_0_o_axis : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe19[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_4 : one_dimension_dct_0_o_axis : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe18[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_4 : one_dimension_dct_0_o_axis : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe17[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_4 : one_dimension_dct_0_o_axis : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe20[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_5 : fpga1_deployment_rec_0_o_result_axis : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe22[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_5 : fpga1_deployment_rec_0_o_result_axis : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b1"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe21[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_5 : fpga1_deployment_rec_0_o_result_axis : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b1"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_5_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/vio_0_probe_out0"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
