Protel Design System Design Rule Check
PCB File : C:\Users\thekenu\Documents\UBC(GitHub)\UBC Rocket\2017-Payload-Ozone-PCB\Altium\2017_Ozone.PcbDoc
Date     : 13/04/2017
Time     : 12:14:14 PM

WARNING: Your board contains 1 shelved polygon - copper connectivity will not be reported correctly. Unshelve polygons and re-run DRC check before  producing manufacturing outputs.
   Polygon named: GND In net GND On Bottom Layer

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (GND) on Bottom Layer 
Rule Violations :1

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (16.2mm,33.2mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (30.7mm,63mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (37.3mm,52.7mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (32.9mm,18.2mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (37.4mm,14.8mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (25.27mm,39.03mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (14.65mm,18.15mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (37.2mm,63.5mm) from Top Layer to Bottom Layer 
Rule Violations :8

Processing Rule : Silk to Silk (Clearance=0.25mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.1mm) (IsPad),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.25mm) (All),(All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=100mm) (Prefered=0mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.3mm) (Max=10mm) (All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Track (30.895mm,18.2mm)(32.9mm,18.2mm) on Top Layer And Track (37.4mm,12.1mm)(37.4mm,14.8mm) on Top Layer 
Rule Violations :1

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.25mm) (Conductor Width=0.25mm) (Air Gap=0.25mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.25mm) (Max=10mm) (Preferred=0.25mm) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.15mm) (All),(All)
Rule Violations :0

Processing Rule : Silk primitive without silk layer
Rule Violations :0


Violations Detected : 10
Time Elapsed        : 00:00:02