\useformat{publication}


\newWorkInProgress{icml20ji}
{Programmable Neural Network Trojan for Pre-Trained Feature Extractor}
{\makeme{Yu Ji}, Zixin Liu, Xing Hu, Peiqi Wang, Youhui Zhang}
{International Conference on Machine Learning}
{ICML}
{2020}

\newUnderReview{nature20ji}
{A System Hierarchy for Brain-inspired Computing -- Enlighted by Modern Computers}
{Youhui Zhang, Peng Qu, \makeme{Yu Ji}, Weihao Zhang, Guangrong Gao, Guanrui Wang, Sen Song, Guoqi Li, Wenguang Chen, Weimin Zheng, Feng Chen, Jing Pei, Rong Zhao, Mingguo Zhao, Luping Shi}
{Nature}
{Nature}
{2020}

\newUnderReview{ijcai20wang}
{QGAN: Quantized Generative Adversarial Networks}
{Peiqi Wang, Dongsheng Wang, \makeme{Yu Ji}, Xinfeng Xie, Haoxuan Song, Xuxin Liu, Yongqiang Lyu, Yuan Xie}
{International Joint Conference on Artificial Intelligence}
{IJCAI}
{2020}

\newUnderReview{tc20ji}
{A Reduced Architecture for ReRAM-based Neural Network Accelerator and Its Software Stack}
{\makeme{Yu Ji}, Zixin Liu, Youhui Zhang}
{Transcations on Computers}
{TC}
{2020}

\newConference{asplos20hu}
{DeepSniffer: a DNN Model Extraction Framework based on Learning Architectural Hints}
{Xing Hu, Ling Liang, Shuangchen Li, Lei Deng, Pengfei Zuo, \makeme{Yu Ji}, Xinfeng Xie, Yufei Ding, Chang Liu, Timothy Sherwood, Yuan Xie}
{International Conference on Architectural Support for Programming Languages and Operating System}
{ASPLOS}
{2020}{3}

\newConference{asplos19ji}
{FPSA: A Full System Stack Solution for Reconfigurable ReRAM-based NN Accelerator Architecture}
{\makeme{Yu Ji}, Youyang Zhang, Xinfeng Xie, Shuangchen Li, Peiqi Wang, Xing Hu, Youhui Zhang, Yuan Xie}
{International Conference on Architectural Support for Programming Languages and Operating System}
{ASPLOS}
{2019}{4}

\newConference{date19zhao}
{Memory Trojan Attack on Neural Network Accelerators}
{Yang Zhao, Xing Hu, Shuangchen Li, Jing Ye, Lei Deng, \makeme{Yu Ji}, Jiangyu Xu, Dong Wu, Yuan Xie}
{Design, Automation and Test in Europe Conference}
{DATE}
{2019}{3}

\newPatent{p19tetris}
{Neural network structure pruning method, pruning device and electronic equipment}
{Youhui Zhang, \makeme{Yu Ji}}
{CN109948794A}
{2019}{2}{18}

\newJournal{cal19xie}
{NNBench-X: Benchmarking and Understanding Neural Network Workloads for Accelerator Designs}
{Xinfeng Xie, Xing Hu, Peng Gu, Shuangchen Li, \makeme{Yu Ji}, Yuan Xie}
{Computer Architecture Letters}
{CAL}
{2019}{2}
{18}{1}{38--42}

\newJournal{jcrd19liu}
{Training and Software Simulation for ReRAM-Based LSTM Neural Network Acceleration}
{He Liu, \makeme{Yu Ji}, Jianhui Han, Youhui Zhang, Weimin Zheng}
{Journal of Computer Research and Development}
{JCRD}
{2019}{1}
{56}{6}{1182--1191}

\newConference{neurips18ji}
{TETRIS: TilE-matching the TRemendous Irregular Sparsity}
{\makeme{Yu Ji}, Ling Liang, Lei Deng, Youyang Zhang, Youhui Zhang, Yuan Xie}
{Annual Conference on Neural Information Processing Systems}
{NeurIPS}
{2018}{12}

\newWorkshop{chinasys18ji}
{FPSA: A Full System Stack Solution for Reconfigurable ReRAM-based NN Accelerator Architecture}
{\makeme{Yu Ji}, Youyang Zhang, Xinfeng Xie, Shuangchen Li, Peiqi Wang, Xing Hu, Youhui Zhang, Yuan Xie}
{ChinaSys Workshop}
{ChinaSys}
{2018}{12}

\newJournal{access18liang}
{Crossbar-Aware Neural Network Pruning}
{Ling Liang, Lei Deng, Yueling Zeng, Xing Hu, \makeme{Yu Ji}, Xin Ma, Guoqi Li, Yuan Xie}
{IEEE Access}
{IEEE Access}
{2018}{10}
{6}{}{58324--58337}

\newConference{dac18wang}
{SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory}
{Peiqi Wang, \makeme{Yu Ji}, Chi Hong, Yongqiang Lyu, Dongsheng Wang, Yuan Xie}
{Annual Design Automation Conference}
{DAC}
{2018}{6}

\newConference{asplos18ji}
{Bridge the Gap between Neural Networks and Neuromorphic Hardware with a Neural Network Compiler}
{\makeme{Yu Ji}, Youhui Zhang, Wenguang Chen, Yuan Xie}
{International Conference on Architectural Support for Programming Languages and Operating Systems}
{ASPLOS}
{2018}{3}

\newWorkshop{nvmw18ji}
{Bridge the Gap between Neural Networks and Neuromorphic Hardware with a Neural Network Compiler}
{\makeme{Yu Ji}, Youhui Zhang, Wenguang Chen, Yuan Xie}
{Annual Non-Volatile Memories Workshop}
{NVMW}
{2018}{3}

\newWorkshop{nvmw18wang}
{SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory}
{Peiqi Wang, \makeme{Yu Ji}, Chi Hong, Yongqiang Lyu, Dongsheng Wang, Yuan Xie}
{Annual Non-Volatile Memories Workshop}
{NVMW}
{2018}{3}

\newPatent{p19encoding}
{Weight coding method for neural network, computing apparatus, and hardware system}
{Youhui Zhang, \makeme{Yu Ji}, Youyang Zhang}
{WO2019127363A1, CN109791626A}
{2017}{12}{29}

\newPatent{p19compress}
{Neural network model block compression method, training method, computing device and system}
{Youhui Zhang, \makeme{Yu Ji}, Youyang Zhang}
{WO2019127362A1, CN109791628A}
{2017}{12}{29}

\newWorkshop{chinasys17ji}
{Bridge the Gap between Neural Networks and Neuromorphic Hardware with a Neural Network Compiler}
{\makeme{Yu Ji}, Youhui Zhang, Wenguang Chen, Yuan Xie}
{ChinaSys Workshop}
{ChinaSys}
{2017}{12}

\newPoster{pact17ji}
{POSTER: Bridge the Gap Between Neural Networks and Neuromophic Hardware}
{\makeme{Yu Ji}, Youhui Zhang, Wenguang Chen, Yuan Xie}
{International Conference on Parallel Architectures and Compilation Techniques}
{PACT}
{2017}{9}

\newConference{ica3pp16ji}
{Optimized Mapping Spiking Neural Networks onto Network-on-Chip}
{\makeme{Yu Ji}, Youhui Zhang, He Liu, Weimin Zheng}
{International Conference on Algorithms and Architectures for Parallel Processing}
{ICA3PP}
{2016}{12}

\newWorkshop{chinasys16ji}
{NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints}
{\makeme{Yu Ji}, Youhui Zhang, Shuangchen Li, Ping Chi, Cihang Jiang, Peng Qu, Yuan Xie, Wenguang Chen}
{ChinaSys Workshop}
{ChinaSys}
{2016}{10}

\newConference{micro16ji}
{NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints}
{\makeme{Yu Ji}, Youhui Zhang, Shuangchen Li, Ping Chi, Cihang Jiang, Peng Qu, Yuan Xie, Wenguang Chen}
{International Symposium on Microarchitecture}
{MICRO}
{2016}{10}

\newConference{cases16zhang}
{Neural network transformation under hardware constraints}
{Youhui Zhang, \makeme{Yu Ji}, Wenguang Chen, Yuan Xie}
{International Conference on Compilers, Architectures and Synthesis for Embedded Systems}
{CASES}
{2016}{10}

\newPatent{p16compile}
{Hardware neural network conversion method, computing device, software and hardware cooperative system}
{Youhui Zhang, \makeme{Yu Ji}}
{CN106650922B}
{2016}{9}{29}
{2019}{5}{3}

\newPatent{p16compile2}
{Hardware neural network conversion method, computing device, compiling method and neural network software and hardware collaboration system}
{Youhui Zhang, \makeme{Yu Ji}}
{WO2018058426A1}
{2016}{9}{29}

\newPatent{p16sim}
{The simulator of neuromorphic chip}
{Youhui Zhang, Cihang Jiang, \makeme{Yu Ji}}
{CN106201651A}
{2016}{6}{29}

\newJournal{jcst16ji}
{Modelling Spiking Neural Network from the Architecture Evaluation Perspective}
{\makeme{Yu Ji}, Youhui Zhang, Weimin Zheng}
{Journal of Computer Science and Technology}
{JCST}
{2016}{1}
{31}{1}{50--59}

\newPatent{p15map}
{Network-on-chip method for mapping resource based on neural network dynamic feature}
{Youhui Zhang, \makeme{Yu Ji}, Wenguang Chen, Luping Shi}
{CN105469143B}
{2015}{11}{13}
{2017}{12}{19}