simSeconds 0.05170278835600001
simTicks 51702669493.475006
finalTick 21426187053050.32
simFreq 1000001000000.0
hostSeconds 198.71740388
hostTickRate 265328300.040452
hostMemory 52601199.08362
simInsts 110000129.41726401
simOps 115822168.00782399
hostInstRate 573956.823385
hostOpRate 603568.5451749999
system.clk_domain.clock 1000.0010000000001
system.cpu_clk_domain.clock 500.00050000000005
system.cpu_voltage_domain.voltage 1.0000010000000001
system.l2.demandHits::switch_cpus.inst 470954.99078600004
system.l2.demandHits::switch_cpus.data 581336.373879
system.l2.demandHits::total 1052291.3646650002
system.l2.overallHits::switch_cpus.inst 470954.99078600004
system.l2.overallHits::switch_cpus.data 581336.373879
system.l2.overallHits::total 1052291.3646650002
system.l2.demandMisses::cpu.inst 2.866763
system.l2.demandMisses::cpu.data 3.3499320000000004
system.l2.demandMisses::switch_cpus.inst 1513.842456
system.l2.demandMisses::switch_cpus.data 202158.58460699997
system.l2.demandMisses::total 203672.42706300004
system.l2.overallMisses::cpu.inst 2.866763
system.l2.overallMisses::cpu.data 3.3499320000000004
system.l2.overallMisses::switch_cpus.inst 1513.842456
system.l2.overallMisses::switch_cpus.data 202158.58460699997
system.l2.overallMisses::total 203672.42706300004
system.l2.demandMissLatency::switch_cpus.inst 130022889.54149999
system.l2.demandMissLatency::switch_cpus.data 17531947326.656498
system.l2.demandMissLatency::total 17661970216.198
system.l2.overallMissLatency::switch_cpus.inst 130022889.54149999
system.l2.overallMissLatency::switch_cpus.data 17531947326.656498
system.l2.overallMissLatency::total 17661970216.198
system.l2.demandAccesses::cpu.inst 2.866763
system.l2.demandAccesses::cpu.data 3.3499320000000004
system.l2.demandAccesses::switch_cpus.inst 472468.83324199996
system.l2.demandAccesses::switch_cpus.data 783494.958486
system.l2.demandAccesses::total 1255963.7917280002
system.l2.overallAccesses::cpu.inst 2.866763
system.l2.overallAccesses::cpu.data 3.3499320000000004
system.l2.overallAccesses::switch_cpus.inst 472468.83324199996
system.l2.overallAccesses::switch_cpus.data 783494.958486
system.l2.overallAccesses::total 1255963.7917280002
system.l2.demandMissRate::cpu.inst 1.0000010000000001
system.l2.demandMissRate::cpu.data 0.88289
system.l2.demandMissRate::switch_cpus.inst 0.0030474575059999997
system.l2.demandMissRate::switch_cpus.data 0.261916081608
system.l2.demandMissRate::total 0.17176830303600005
system.l2.overallMissRate::cpu.inst 1.0000010000000001
system.l2.overallMissRate::cpu.data 0.88289
system.l2.overallMissRate::switch_cpus.inst 0.0030474575059999997
system.l2.overallMissRate::switch_cpus.data 0.261916081608
system.l2.overallMissRate::total 0.17176830303600005
system.l2.demandAvgMissLatency::switch_cpus.inst 85008.53301797877
system.l2.demandAvgMissLatency::switch_cpus.data 85828.76044426253
system.l2.demandAvgMissLatency::total 85820.91788210286
system.l2.overallAvgMissLatency::switch_cpus.inst 85008.53301797877
system.l2.overallAvgMissLatency::switch_cpus.data 85828.76044426253
system.l2.overallAvgMissLatency::total 85820.91788210286
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 72307.575264
system.l2.writebacks::total 72307.575264
system.l2.demandMshrMisses::switch_cpus.inst 1513.842456
system.l2.demandMshrMisses::switch_cpus.data 202158.58460699997
system.l2.demandMshrMisses::total 203672.42706300004
system.l2.overallMshrMisses::switch_cpus.inst 1513.842456
system.l2.overallMshrMisses::switch_cpus.data 202158.58460699997
system.l2.overallMshrMisses::total 203672.42706300004
system.l2.demandMshrMissLatency::switch_cpus.inst 114884453.43364199
system.l2.demandMshrMissLatency::switch_cpus.data 15510360484.796501
system.l2.demandMshrMissLatency::total 15625244938.23014
system.l2.overallMshrMissLatency::switch_cpus.inst 114884453.43364199
system.l2.overallMshrMissLatency::switch_cpus.data 15510360484.796501
system.l2.overallMshrMissLatency::total 15625244938.23014
system.l2.demandMshrMissRate::switch_cpus.inst 0.0030474575059999997
system.l2.demandMshrMissRate::switch_cpus.data 0.261916081608
system.l2.demandMshrMissRate::total 0.17176830303600005
system.l2.overallMshrMissRate::switch_cpus.inst 0.0030474575059999997
system.l2.overallMshrMissRate::switch_cpus.data 0.261916081608
system.l2.overallMshrMissRate::total 0.17176830303600005
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 75008.51773776121
system.l2.demandAvgMshrMissLatency::switch_cpus.data 75828.7215817939
system.l2.demandAvgMshrMissLatency::total 75820.87896975412
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 75008.51773776121
system.l2.overallAvgMshrMissLatency::switch_cpus.data 75828.7215817939
system.l2.overallAvgMshrMissLatency::total 75820.87896975412
system.l2.replacements 190005.36823300002
system.l2.ReadCleanReq.hits::switch_cpus.inst 470954.99078600004
system.l2.ReadCleanReq.hits::total 470954.99078600004
system.l2.ReadCleanReq.misses::cpu.inst 2.866763
system.l2.ReadCleanReq.misses::switch_cpus.inst 1513.842456
system.l2.ReadCleanReq.misses::total 1513.842456
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 130022889.54149999
system.l2.ReadCleanReq.missLatency::total 130022889.54149999
system.l2.ReadCleanReq.accesses::cpu.inst 2.866763
system.l2.ReadCleanReq.accesses::switch_cpus.inst 472468.83324199996
system.l2.ReadCleanReq.accesses::total 472468.83324199996
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000010000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0030474575059999997
system.l2.ReadCleanReq.missRate::total 0.0030474575059999997
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 85008.53301797877
system.l2.ReadCleanReq.avgMissLatency::total 85008.53301797877
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1513.842456
system.l2.ReadCleanReq.mshrMisses::total 1513.842456
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 114884453.43364199
system.l2.ReadCleanReq.mshrMissLatency::total 114884453.43364199
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0030474575059999997
system.l2.ReadCleanReq.mshrMissRate::total 0.0030474575059999997
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 75008.51773776121
system.l2.ReadCleanReq.avgMshrMissLatency::total 75008.51773776121
system.l2.ReadExReq.hits::switch_cpus.data 142651.02208099997
system.l2.ReadExReq.hits::total 142651.02208099997
system.l2.ReadExReq.misses::cpu.data 0.8730719999999998
system.l2.ReadExReq.misses::switch_cpus.data 73913.485603
system.l2.ReadExReq.misses::total 73913.485603
system.l2.ReadExReq.missLatency::switch_cpus.data 6343702950.086999
system.l2.ReadExReq.missLatency::total 6343702950.086999
system.l2.ReadExReq.accesses::cpu.data 0.8730719999999998
system.l2.ReadExReq.accesses::switch_cpus.data 216564.50768400004
system.l2.ReadExReq.accesses::total 216564.50768400004
system.l2.ReadExReq.missRate::cpu.data 0.32959299999999997
system.l2.ReadExReq.missRate::switch_cpus.data 0.286942703151
system.l2.ReadExReq.missRate::total 0.286942703151
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 86637.91794097962
system.l2.ReadExReq.avgMissLatency::total 86637.91794097962
system.l2.ReadExReq.mshrMisses::switch_cpus.data 73913.485603
system.l2.ReadExReq.mshrMisses::total 73913.485603
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 5604569202.057001
system.l2.ReadExReq.mshrMissLatency::total 5604569202.057001
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.286942703151
system.l2.ReadExReq.mshrMissRate::total 0.286942703151
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 76637.91556938094
system.l2.ReadExReq.avgMshrMissLatency::total 76637.91556938094
system.l2.ReadSharedReq.hits::switch_cpus.data 438685.35179799993
system.l2.ReadSharedReq.hits::total 438685.35179799993
system.l2.ReadSharedReq.misses::cpu.data 2.47686
system.l2.ReadSharedReq.misses::switch_cpus.data 128245.09900399999
system.l2.ReadSharedReq.misses::total 128245.09900399999
system.l2.ReadSharedReq.missLatency::switch_cpus.data 11188244376.569498
system.l2.ReadSharedReq.missLatency::total 11188244376.569498
system.l2.ReadSharedReq.accesses::cpu.data 2.47686
system.l2.ReadSharedReq.accesses::switch_cpus.data 566930.4508020001
system.l2.ReadSharedReq.accesses::total 566930.4508020001
system.l2.ReadSharedReq.missRate::cpu.data 0.8148679999999999
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.23764989005999998
system.l2.ReadSharedReq.missRate::total 0.23764989005999998
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 86502.66031339849
system.l2.ReadSharedReq.avgMissLatency::total 86502.66031339849
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 128245.09900399999
system.l2.ReadSharedReq.mshrMisses::total 128245.09900399999
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 9905791282.739498
system.l2.ReadSharedReq.mshrMissLatency::total 9905791282.739498
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.23764989005999998
system.l2.ReadSharedReq.mshrMissRate::total 0.23764989005999998
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 76502.61797681153
system.l2.ReadSharedReq.avgMshrMissLatency::total 76502.61797681153
system.l2.WritebackClean.hits::writebacks 472405.4778180001
system.l2.WritebackClean.hits::total 472405.4778180001
system.l2.WritebackClean.accesses::writebacks 472405.4778180001
system.l2.WritebackClean.accesses::total 472405.4778180001
system.l2.WritebackDirty.hits::writebacks 323927.86604399997
system.l2.WritebackDirty.hits::total 323927.86604399997
system.l2.WritebackDirty.accesses::writebacks 323927.86604399997
system.l2.WritebackDirty.accesses::total 323927.86604399997
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 51702669493.475006
system.l2.tags.tagsInUse 30753.003105439413
system.l2.tags.totalRefs 2755853.710806
system.l2.tags.sampledRefs 222774.69483
system.l2.tags.avgRefs 12.655901221594
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.1841274033109999
system.l2.tags.occupancies::cpu.data 1.5591576550530002
system.l2.tags.occupancies::switch_cpus.inst 582.463083138397
system.l2.tags.occupancies::switch_cpus.data 29964.009586215416
system.l2.tags.avgOccs::cpu.inst 3.6231475999999995e-05
system.l2.tags.avgOccs::cpu.data 4.7713969999999995e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.017775441902000002
system.l2.tags.avgOccs::switch_cpus.data 0.914428964108
system.l2.tags.avgOccs::total 0.9385072808560001
system.l2.tags.occupanciesTaskId::1024 32767.887605000004
system.l2.tags.ageTaskId_1024::0 52.197233
system.l2.tags.ageTaskId_1024::1 355.585002
system.l2.tags.ageTaskId_1024::2 3501.216418
system.l2.tags.ageTaskId_1024::3 19840.441537
system.l2.tags.ratioOccsTaskId::1024 0.999996529401
system.l2.tags.tagAccesses 20312552.586183004
system.l2.tags.dataAccesses 20312552.586183004
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 51702669493.475006
system.mem_ctrls.avgPriority_writebacks::samples 72307.575264
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1513.842456
system.mem_ctrls.avgPriority_switch_cpus.data::samples 202131.093016
system.mem_ctrls.priorityMinLatency 1.875001875e-08
system.mem_ctrls.priorityMaxLatency 0.0056785808196475
system.mem_ctrls.numReadWriteTurnArounds 4386.070211
system.mem_ctrls.numWriteReadTurnArounds 4386.111586
system.mem_ctrls.numStayReadState 472715.7314980001
system.mem_ctrls.numStayWriteState 68030.07886200001
system.mem_ctrls.readReqs 203672.40883000006
system.mem_ctrls.writeReqs 72307.575264
system.mem_ctrls.readBursts 203672.40883000006
system.mem_ctrls.writeBursts 72307.575264
system.mem_ctrls.servicedByWrQ 27.473358000000005
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.7776244100000005
system.mem_ctrls.avgWrQLen 23.359904580000002
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 203672.40883000006
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 72307.575264
system.mem_ctrls.rdQLenPdf::0 97362.560118
system.mem_ctrls.rdQLenPdf::1 56864.388895000004
system.mem_ctrls.rdQLenPdf::2 32093.141199
system.mem_ctrls.rdQLenPdf::3 17302.976369999997
system.mem_ctrls.rdQLenPdf::4 20.690065
system.mem_ctrls.rdQLenPdf::5 1.178825
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.583451
system.mem_ctrls.wrQLenPdf::1 0.583451
system.mem_ctrls.wrQLenPdf::2 0.583451
system.mem_ctrls.wrQLenPdf::3 0.583451
system.mem_ctrls.wrQLenPdf::4 0.583451
system.mem_ctrls.wrQLenPdf::5 0.583451
system.mem_ctrls.wrQLenPdf::6 0.583451
system.mem_ctrls.wrQLenPdf::7 0.583451
system.mem_ctrls.wrQLenPdf::8 0.583451
system.mem_ctrls.wrQLenPdf::9 0.583451
system.mem_ctrls.wrQLenPdf::10 0.583451
system.mem_ctrls.wrQLenPdf::11 0.652876
system.mem_ctrls.wrQLenPdf::12 0.652876
system.mem_ctrls.wrQLenPdf::13 0.652876
system.mem_ctrls.wrQLenPdf::14 0.652876
system.mem_ctrls.wrQLenPdf::15 763.7033220000001
system.mem_ctrls.wrQLenPdf::16 801.8086030000001
system.mem_ctrls.wrQLenPdf::17 2512.0853089999996
system.mem_ctrls.wrQLenPdf::18 3694.41604
system.mem_ctrls.wrQLenPdf::19 4278.203231
system.mem_ctrls.wrQLenPdf::20 4467.953977
system.mem_ctrls.wrQLenPdf::21 4523.132915
system.mem_ctrls.wrQLenPdf::22 4517.642008999999
system.mem_ctrls.wrQLenPdf::23 4510.820106
system.mem_ctrls.wrQLenPdf::24 4524.149749
system.mem_ctrls.wrQLenPdf::25 4553.35594
system.mem_ctrls.wrQLenPdf::26 4604.691971
system.mem_ctrls.wrQLenPdf::27 4594.102882000001
system.mem_ctrls.wrQLenPdf::28 4668.748821
system.mem_ctrls.wrQLenPdf::29 5148.676791
system.mem_ctrls.wrQLenPdf::30 4579.86365
system.mem_ctrls.wrQLenPdf::31 5029.233018999999
system.mem_ctrls.wrQLenPdf::32 4496.589239000001
system.mem_ctrls.wrQLenPdf::33 23.251804999999997
system.mem_ctrls.wrQLenPdf::34 4.472661
system.mem_ctrls.wrQLenPdf::35 1.258067
system.mem_ctrls.wrQLenPdf::36 0.10589
system.mem_ctrls.wrQLenPdf::37 0.10589
system.mem_ctrls.wrQLenPdf::38 0.10589
system.mem_ctrls.wrQLenPdf::39 0.068022
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 4386.111586
system.mem_ctrls.rdPerTurnAround::mean 221.347739914222
system.mem_ctrls.rdPerTurnAround::gmean 113.36706974948102
system.mem_ctrls.rdPerTurnAround::stdev 771.046298994073
system.mem_ctrls.rdPerTurnAround::0-1023 2173.083813
system.mem_ctrls.rdPerTurnAround::20480-21503 0.204067
system.mem_ctrls.rdPerTurnAround::total 4386.111586
system.mem_ctrls.wrPerTurnAround::samples 4386.070211
system.mem_ctrls.wrPerTurnAround::mean 16.709396387461
system.mem_ctrls.wrPerTurnAround::gmean 16.671478079515
system.mem_ctrls.wrPerTurnAround::stdev 1.1588803568969999
system.mem_ctrls.wrPerTurnAround::16 3545.04206
system.mem_ctrls.wrPerTurnAround::17 51.55832
system.mem_ctrls.wrPerTurnAround::18 472.932084
system.mem_ctrls.wrPerTurnAround::total 4386.070211
system.mem_ctrls.bytesReadWrQ 1758.2949120000003
system.mem_ctrls.bytesReadSys 13035034.165120004
system.mem_ctrls.bytesWrittenSys 4627684.816896
system.mem_ctrls.avgRdBWSys 240937489.04849175
system.mem_ctrls.avgWrBWSys 82810073.27309258
system.mem_ctrls.totGap 51701710060.53351
system.mem_ctrls.avgGap 300673.62728524
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 96885.917184
system.mem_ctrls.requestorReadBytes::switch_cpus.data 12936389.953024
system.mem_ctrls.requestorWriteBytes::writebacks 4626563.648448
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1750301.8437685068
system.mem_ctrls.requestorReadRate::switch_cpus.data 239153056.83547294
system.mem_ctrls.requestorWriteRate::writebacks 82787417.09137374
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1513.842456
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 202158.566374
system.mem_ctrls.requestorWriteAccesses::writebacks 72307.575264
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 52584844.695499994
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 7175047146.055
system.mem_ctrls.requestorWriteTotalLat::writebacks 1152280357812.7212
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 33848.43777938
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 34618.08383335
system.mem_ctrls.requestorWriteAvgLat::writebacks 126620987.11145397
system.mem_ctrls.dram.bytesRead::cpu.inst 183.472832
system.mem_ctrls.dram.bytesRead::cpu.data 214.39564800000002
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 96885.917184
system.mem_ctrls.dram.bytesRead::switch_cpus.data 12938155.473728
system.mem_ctrls.dram.bytesRead::total 13035041.390912002
system.mem_ctrls.dram.bytesInstRead::cpu.inst 183.472832
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 96885.917184
system.mem_ctrls.dram.bytesInstRead::total 96885.917184
system.mem_ctrls.dram.bytesWritten::writebacks 4627684.816896
system.mem_ctrls.dram.bytesWritten::total 4627684.816896
system.mem_ctrls.dram.numReads::cpu.inst 2.866763
system.mem_ctrls.dram.numReads::cpu.data 3.3499320000000004
system.mem_ctrls.dram.numReads::switch_cpus.inst 1513.842456
system.mem_ctrls.dram.numReads::switch_cpus.data 202158.679277
system.mem_ctrls.dram.numReads::total 203672.52173300003
system.mem_ctrls.dram.numWrites::writebacks 72307.575264
system.mem_ctrls.dram.numWrites::total 72307.575264
system.mem_ctrls.dram.bwRead::cpu.inst 36324.164276
system.mem_ctrls.dram.bwRead::cpu.data 41303.35552900001
system.mem_ctrls.dram.bwRead::switch_cpus.inst 1750301.9266559999
system.mem_ctrls.dram.bwRead::switch_cpus.data 239187375.38624698
system.mem_ctrls.dram.bwRead::total 240937677.273632
system.mem_ctrls.dram.bwInstRead::cpu.inst 36324.164276
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 1750301.9266559999
system.mem_ctrls.dram.bwInstRead::total 1750301.9266559999
system.mem_ctrls.dram.bwWrite::writebacks 82810073.367074
system.mem_ctrls.dram.bwWrite::total 82810073.367074
system.mem_ctrls.dram.bwTotal::writebacks 82810073.367074
system.mem_ctrls.dram.bwTotal::cpu.inst 36324.164276
system.mem_ctrls.dram.bwTotal::cpu.data 41303.35552900001
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 1750301.9266559999
system.mem_ctrls.dram.bwTotal::switch_cpus.data 239187375.38624698
system.mem_ctrls.dram.bwTotal::total 323747750.564971
system.mem_ctrls.dram.readBursts 203644.935472
system.mem_ctrls.dram.writeBursts 72290.057007
system.mem_ctrls.dram.perBankRdBursts::0 12432.300291
system.mem_ctrls.dram.perBankRdBursts::1 12742.556427
system.mem_ctrls.dram.perBankRdBursts::2 12405.556068
system.mem_ctrls.dram.perBankRdBursts::3 12943.005700999998
system.mem_ctrls.dram.perBankRdBursts::4 12475.124542
system.mem_ctrls.dram.perBankRdBursts::5 12711.652874000001
system.mem_ctrls.dram.perBankRdBursts::6 12826.121014
system.mem_ctrls.dram.perBankRdBursts::7 12897.350875000002
system.mem_ctrls.dram.perBankRdBursts::8 12488.74415
system.mem_ctrls.dram.perBankRdBursts::9 13310.152721999999
system.mem_ctrls.dram.perBankRdBursts::10 12707.508038
system.mem_ctrls.dram.perBankRdBursts::11 12946.557433
system.mem_ctrls.dram.perBankRdBursts::12 12539.008195
system.mem_ctrls.dram.perBankRdBursts::13 12967.689240000002
system.mem_ctrls.dram.perBankRdBursts::14 12350.086836
system.mem_ctrls.dram.perBankRdBursts::15 12901.521066000001
system.mem_ctrls.dram.perBankWrBursts::0 4304.7479
system.mem_ctrls.dram.perBankWrBursts::1 4361.841496999999
system.mem_ctrls.dram.perBankWrBursts::2 4485.874542
system.mem_ctrls.dram.perBankWrBursts::3 4687.221423999999
system.mem_ctrls.dram.perBankWrBursts::4 4650.839038
system.mem_ctrls.dram.perBankWrBursts::5 4465.761674
system.mem_ctrls.dram.perBankWrBursts::6 4573.901427
system.mem_ctrls.dram.perBankWrBursts::7 4515.196865000001
system.mem_ctrls.dram.perBankWrBursts::8 4506.407999
system.mem_ctrls.dram.perBankWrBursts::9 4836.172310999999
system.mem_ctrls.dram.perBankWrBursts::10 4513.149993
system.mem_ctrls.dram.perBankWrBursts::11 4516.618193
system.mem_ctrls.dram.perBankWrBursts::12 4476.617105
system.mem_ctrls.dram.perBankWrBursts::13 4590.192244
system.mem_ctrls.dram.perBankWrBursts::14 4351.94188
system.mem_ctrls.dram.perBankWrBursts::15 4453.572915000001
system.mem_ctrls.dram.totQLat 3409289450.6505
system.mem_ctrls.dram.totBusLat 1018224677.36
system.mem_ctrls.dram.totMemAccLat 7227631990.750499
system.mem_ctrls.dram.avgQLat 15866.821791790002
system.mem_ctrls.dram.avgBusLat 5000.005000000001
system.mem_ctrls.dram.avgMemAccLat 34616.84054179
system.mem_ctrls.dram.readRowHits 152896.07802400002
system.mem_ctrls.dram.writeRowHits 48209.23557
system.mem_ctrls.dram.readRowHitRate 74.50451644000002
system.mem_ctrls.dram.writeRowHitRate 71.1452626
system.mem_ctrls.dram.bytesPerActivate::samples 74829.859098
system.mem_ctrls.dram.bytesPerActivate::mean 237.73865678198104
system.mem_ctrls.dram.bytesPerActivate::gmean 164.249539442444
system.mem_ctrls.dram.bytesPerActivate::stdev 226.7875899534
system.mem_ctrls.dram.bytesPerActivate::0-127 25671.165451
system.mem_ctrls.dram.bytesPerActivate::128-255 24107.553617000005
system.mem_ctrls.dram.bytesPerActivate::256-383 9328.804836
system.mem_ctrls.dram.bytesPerActivate::384-511 7753.5308079999995
system.mem_ctrls.dram.bytesPerActivate::512-639 1740.923078
system.mem_ctrls.dram.bytesPerActivate::640-767 1335.899012
system.mem_ctrls.dram.bytesPerActivate::768-895 1016.2077690000001
system.mem_ctrls.dram.bytesPerActivate::896-1023 695.997734
system.mem_ctrls.dram.bytesPerActivate::1024-1151 3179.7767930000005
system.mem_ctrls.dram.bytesPerActivate::total 74829.859098
system.mem_ctrls.dram.dramBytesRead 13033275.870208
system.mem_ctrls.dram.dramBytesWritten 4626563.648448
system.mem_ctrls.dram.avgRdBW 240.903358757303
system.mem_ctrls.dram.avgWrBW 82.787417049014
system.mem_ctrls.dram.peakBW 12800.0128
system.mem_ctrls.dram.busUtil 2.5280607799999997
system.mem_ctrls.dram.busUtilRead 1.88216905
system.mem_ctrls.dram.busUtilWrite 0.64763788
system.mem_ctrls.dram.pageHitRate 72.87602077
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 51702669493.475006
system.mem_ctrls.dram.rank0.actEnergy 264759519.96354002
system.mem_ctrls.dram.rank0.preEnergy 140722886.41455
system.mem_ctrls.dram.rank0.readEnergy 724236388.03488
system.mem_ctrls.dram.rank0.writeEnergy 188156906.39574
system.mem_ctrls.dram.rank0.refreshEnergy 4081338936.85128
system.mem_ctrls.dram.rank0.actBackEnergy 12908940726.047344
system.mem_ctrls.dram.rank0.preBackEnergy 8983141587.93552
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 27291296951.642853
system.mem_ctrls.dram.rank0.averagePower 525.847402707513
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 23213673279.60325
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1726446327.8895001
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 26762549885.98225
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 269524091.85786
system.mem_ctrls.dram.rank1.preEnergy 143256008.37636
system.mem_ctrls.dram.rank1.readEnergy 729788451.2352
system.mem_ctrls.dram.rank1.writeEnergy 189196975.2033
system.mem_ctrls.dram.rank1.refreshEnergy 4081338936.85128
system.mem_ctrls.dram.rank1.actBackEnergy 13010920879.280008
system.mem_ctrls.dram.rank1.preBackEnergy 8897263564.16064
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 27321288906.96465
system.mem_ctrls.dram.rank1.averagePower 526.385159270071
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 22989091717.90575
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1726446327.8895001
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 26987131447.679752
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 51702669493.475006
system.membus.transDist::ReadResp 129759.151839
system.membus.transDist::WritebackDirty 72307.575264
system.membus.transDist::CleanEvict 116994.436323
system.membus.transDist::ReadExReq 73913.485603
system.membus.transDist::ReadExResp 73913.37480299998
system.membus.transDist::ReadSharedReq 129758.92322699999
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 597434.179356
system.membus.pktCount::total 597434.179356
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 17662726.521984003
system.membus.pktSize::total 17662726.521984003
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 204459.641127
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 204459.641127
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 204459.641127
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 51702669493.475006
system.membus.reqLayer0.occupancy 725237206.5220001
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 1071724581.5645001
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 393761.652714
system.membus.snoop_filter.hitSingleRequests 189302.01158700002
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 103405340.39158098
system.switch_cpus.cpi 1.033788557612
system.switch_cpus.ipc 0.9807373061240001
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 106383325.30172698
system.switch_cpus.instsIssued 107005557.70111899
system.switch_cpus.squashedInstsIssued 7494.602920999999
system.switch_cpus.squashedInstsExamined 1083428.759021
system.switch_cpus.squashedOperandsExamined 816223.930908
system.switch_cpus.numIssuedDist::samples 101237134.78672199
system.switch_cpus.numIssuedDist::mean 1.067608545083
system.switch_cpus.numIssuedDist::stdev 1.177098750033
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 44021548.91755
system.switch_cpus.numIssuedDist::1 26989554.538133003
system.switch_cpus.numIssuedDist::2 13544042.5839
system.switch_cpus.numIssuedDist::3 14724173.502737999
system.switch_cpus.numIssuedDist::4 1340694.3889030004
system.switch_cpus.numIssuedDist::5 392193.07895199995
system.switch_cpus.numIssuedDist::6 155388.010427
system.switch_cpus.numIssuedDist::7 56991.654914000006
system.switch_cpus.numIssuedDist::8 12548.111204999997
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.000008000000001
system.switch_cpus.numIssuedDist::total 101237134.78672199
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 27287.748449000002
system.switch_cpus.statFuBusy::IntDiv 17814.032498999997
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 1019.5088049999999
system.switch_cpus.statFuBusy::SimdAddAcc 962.15383
system.switch_cpus.statFuBusy::SimdAlu 291.38187
system.switch_cpus.statFuBusy::SimdCmp 6302.310721000001
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 3.1606019999999995
system.switch_cpus.statFuBusy::SimdMult 152.59563299999996
system.switch_cpus.statFuBusy::SimdMultAcc 1461.839097
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 1259.088221
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 87484.63902
system.switch_cpus.statFuBusy::MemWrite 3218.4652870000004
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 78859.31417900001
system.switch_cpus.statIssuedInstType_0::IntAlu 50224681.65275001
system.switch_cpus.statIssuedInstType_0::IntMult 1048909.1073919998
system.switch_cpus.statIssuedInstType_0::IntDiv 33659.992658999996
system.switch_cpus.statIssuedInstType_0::FloatAdd 15485.707509
system.switch_cpus.statIssuedInstType_0::FloatCmp 17.20197
system.switch_cpus.statIssuedInstType_0::FloatCvt 8371.596338000001
system.switch_cpus.statIssuedInstType_0::FloatMult 2558.5516510000007
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 4719.553199
system.switch_cpus.statIssuedInstType_0::FloatDiv 32.339434
system.switch_cpus.statIssuedInstType_0::FloatMisc 499866.5362780001
system.switch_cpus.statIssuedInstType_0::FloatSqrt 3.1318339999999996
system.switch_cpus.statIssuedInstType_0::SimdAdd 9095099.152286
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 2963027.0745389997
system.switch_cpus.statIssuedInstType_0::SimdAlu 5642567.040590999
system.switch_cpus.statIssuedInstType_0::SimdCmp 1864118.30676
system.switch_cpus.statIssuedInstType_0::SimdCvt 2921.7748500000002
system.switch_cpus.statIssuedInstType_0::SimdMisc 1158325.468238
system.switch_cpus.statIssuedInstType_0::SimdMult 981248.453088
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 1001780.913702
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 2265015.1898009996
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 2485.774649
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 1.8127649999999997
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 1.1016840000000003
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20868008.217907
system.switch_cpus.statIssuedInstType_0::MemWrite 9243792.735066
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 107005557.70111899
system.switch_cpus.issueRate 1.047556070327
system.switch_cpus.fuBusy 147256.924034
system.switch_cpus.fuBusyRate 0.001372704739
system.switch_cpus.intInstQueueReads 244200157.07453507
system.switch_cpus.intInstQueueWrites 72486524.085534
system.switch_cpus.intInstQueueWakeupAccesses 70864595.66961801
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 71202845.46045598
system.switch_cpus.vecInstQueueWrites 34980238.89598699
system.switch_cpus.vecInstQueueWakeupAccesses 34928083.386507995
system.switch_cpus.intAluAccesses 71514639.873954
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 35559315.437020004
system.switch_cpus.numSquashedInsts 207970.27128400002
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 410919.84858700004
system.switch_cpus.idleCycles 2168205.6048589996
system.switch_cpus.MemDepUnit__0.insertedLoads 20001434.361831002
system.switch_cpus.MemDepUnit__0.insertedStores 9268747.017948002
system.switch_cpus.MemDepUnit__0.conflictingLoads 1619980.558531
system.switch_cpus.MemDepUnit__0.conflictingStores 3.690752
system.switch_cpus.MemDepUnit__0.MDPLookups 3335152.6921159998
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 16666281.669714998
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 1371514.9301629998
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 217081.2089
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 572505.743315
system.switch_cpus.branchPred.lookups_0::CallDirect 162624.210439
system.switch_cpus.branchPred.lookups_0::CallIndirect 422756.14907299995
system.switch_cpus.branchPred.lookups_0::DirectCond 6113739.222799
system.switch_cpus.branchPred.lookups_0::DirectUncond 816422.095599
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 26787.124287000006
system.switch_cpus.branchPred.lookups_0::total 8114834.545511998
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 14458.045069999998
system.switch_cpus.branchPred.squashes_0::CallDirect 13586.622664
system.switch_cpus.branchPred.squashes_0::CallIndirect 13746.287551
system.switch_cpus.branchPred.squashes_0::DirectCond 214357.03229999996
system.switch_cpus.branchPred.squashes_0::DirectUncond 25347.625311
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 2787.2191780000003
system.switch_cpus.branchPred.squashes_0::total 284282.83207400003
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 2.388497
system.switch_cpus.branchPred.corrected_0::CallDirect 4274.383927
system.switch_cpus.branchPred.corrected_0::CallIndirect 14616.767254999997
system.switch_cpus.branchPred.corrected_0::DirectCond 174320.43248700004
system.switch_cpus.branchPred.corrected_0::DirectUncond 4153.438469000001
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 711.1584760000001
system.switch_cpus.branchPred.corrected_0::total 198078.56911099996
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 558047.6933370001
system.switch_cpus.branchPred.committed_0::CallDirect 149037.587775
system.switch_cpus.branchPred.committed_0::CallIndirect 409009.9947620001
system.switch_cpus.branchPred.committed_0::DirectCond 5899381.656835001
system.switch_cpus.branchPred.committed_0::DirectUncond 791074.31601
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 23999.905109
system.switch_cpus.branchPred.committed_0::total 7830551.153828
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 1.621317
system.switch_cpus.branchPred.mispredicted_0::CallDirect 3812.4605729999994
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 14378.58179
system.switch_cpus.branchPred.mispredicted_0::DirectCond 171904.10119299998
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 3980.6259890000006
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 707.139537
system.switch_cpus.branchPred.mispredicted_0::total 194784.53039899998
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3430130.3020890006
system.switch_cpus.branchPred.targetProvider_0::BTB 3684923.607874
system.switch_cpus.branchPred.targetProvider_0::RAS 572504.258743
system.switch_cpus.branchPred.targetProvider_0::Indirect 427276.376806
system.switch_cpus.branchPred.targetProvider_0::total 8114834.545511998
system.switch_cpus.branchPred.targetWrong_0::NoBranch 118353.47408800002
system.switch_cpus.branchPred.targetWrong_0::Return 78721.42117
system.switch_cpus.branchPred.targetWrong_0::CallDirect 0.9789599999999998
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 1002.694893
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 198078.56911099996
system.switch_cpus.branchPred.condPredicted 6113739.222799
system.switch_cpus.branchPred.condPredictedTaken 2744827.225061001
system.switch_cpus.branchPred.condIncorrect 198078.56911099996
system.switch_cpus.branchPred.predTakenBTBMiss 23160.52445
system.switch_cpus.branchPred.NotTakenMispredicted 119357.14794100002
system.switch_cpus.branchPred.TakenMispredicted 78721.42117
system.switch_cpus.branchPred.BTBLookups 8114834.545511998
system.switch_cpus.branchPred.BTBUpdates 104026.833713
system.switch_cpus.branchPred.BTBHits 5495367.995479999
system.switch_cpus.branchPred.BTBHitRatio 0.6741217759079999
system.switch_cpus.branchPred.BTBMispredicted 25666.033971999997
system.switch_cpus.branchPred.indirectLookups 449543.27335999993
system.switch_cpus.branchPred.indirectHits 427276.376806
system.switch_cpus.branchPred.indirectMisses 22266.896554
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 572505.743315
system.switch_cpus.branchPred.btb.lookups::CallDirect 162624.210439
system.switch_cpus.branchPred.btb.lookups::CallIndirect 422756.14907299995
system.switch_cpus.branchPred.btb.lookups::DirectCond 6113739.222799
system.switch_cpus.branchPred.btb.lookups::DirectUncond 816422.095599
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 26787.124287000006
system.switch_cpus.branchPred.btb.lookups::total 8114834.545511998
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 572505.743315
system.switch_cpus.branchPred.btb.misses::CallDirect 4758.615523
system.switch_cpus.branchPred.btb.misses::CallIndirect 422756.14907299995
system.switch_cpus.branchPred.btb.misses::DirectCond 1588047.512863
system.switch_cpus.branchPred.btb.misses::DirectUncond 4611.404971
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 26787.124287000006
system.switch_cpus.branchPred.btb.misses::total 2619466.550032
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 4274.383927
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 95599.01131699998
system.switch_cpus.branchPred.btb.updates::DirectUncond 4153.438469000001
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 104026.833713
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 4274.383927
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 95599.01131699998
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 4153.438469000001
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 104026.833713
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 51702669493.475006
system.switch_cpus.branchPred.indirectBranchPred.lookups 449543.27335999993
system.switch_cpus.branchPred.indirectBranchPred.hits 427276.376806
system.switch_cpus.branchPred.indirectBranchPred.misses 22266.896554
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 15327.925731000001
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 464871.199091
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 599838.4045819999
system.switch_cpus.branchPred.ras.pops 599838.6535299999
system.switch_cpus.branchPred.ras.squashes 41790.955285
system.switch_cpus.branchPred.ras.used 558047.6933370001
system.switch_cpus.branchPred.ras.correct 558046.0720200001
system.switch_cpus.branchPred.ras.incorrect 1.621317
system.switch_cpus.commit.commitSquashedInsts 1085212.377237
system.switch_cpus.commit.branchMispredicts 189660.97044800004
system.switch_cpus.commit.numCommittedDist::samples 100802828.58605
system.switch_cpus.commit.numCommittedDist::mean 1.0556936855860002
system.switch_cpus.commit.numCommittedDist::stdev 1.1591386949179998
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 45505125.359288
system.switch_cpus.commit.numCommittedDist::1 25760482.117314
system.switch_cpus.commit.numCommittedDist::2 9048421.193801
system.switch_cpus.commit.numCommittedDist::3 20488799.915647
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.000003
system.switch_cpus.commit.numCommittedDist::total 100802828.58605
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 558047.5825370001
system.switch_cpus.commit.committedInstType_0::No_OpClass 78845.177409
system.switch_cpus.commit.committedInstType_0::IntAlu 49773653.440283
system.switch_cpus.commit.committedInstType_0::IntMult 1024690.9916959997
system.switch_cpus.commit.committedInstType_0::IntDiv 33653.508086
system.switch_cpus.commit.committedInstType_0::FloatAdd 15471.673124
system.switch_cpus.commit.committedInstType_0::FloatCmp 15.492995
system.switch_cpus.commit.committedInstType_0::FloatCvt 8352.338957
system.switch_cpus.commit.committedInstType_0::FloatMult 2557.696814
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 4719.036368
system.switch_cpus.commit.committedInstType_0::FloatDiv 18.163399000000002
system.switch_cpus.commit.committedInstType_0::FloatMisc 497572.84431599994
system.switch_cpus.commit.committedInstType_0::FloatSqrt 3.1318339999999996
system.switch_cpus.commit.committedInstType_0::SimdAdd 9094674.764951002
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 2962865.563169
system.switch_cpus.commit.committedInstType_0::SimdAlu 5642448.493464
system.switch_cpus.commit.committedInstType_0::SimdCmp 1864010.142497
system.switch_cpus.commit.committedInstType_0::SimdCvt 2902.347035
system.switch_cpus.commit.committedInstType_0::SimdMisc 1156876.3179799998
system.switch_cpus.commit.committedInstType_0::SimdMult 981002.8437130001
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 1001607.686799
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 2264847.670401
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 2485.238183
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 1.8127649999999997
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 1.1016840000000003
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19699114.938876
system.switch_cpus.commit.committedInstType_0::MemWrite 9211331.835059
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105323724.25185698
system.switch_cpus.commit.commitEligibleSamples 20488799.915647
system.switch_cpus.commit.memOrderViolationEvents 0.866762
system.switch_cpus.commit.PNDLoadViolations 12604.431477
system.switch_cpus.commitStats0.numInsts 100023915.24489203
system.switch_cpus.commitStats0.numOps 105323724.25185698
system.switch_cpus.commitStats0.numInstsNotNOP 100000099.70196201
system.switch_cpus.commitStats0.numOpsNotNOP 105299908.70892699
system.switch_cpus.commitStats0.cpi 1.033788557612
system.switch_cpus.commitStats0.ipc 0.9807373061240001
system.switch_cpus.commitStats0.numMemRefs 28910446.773935
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 75742116.6828
system.switch_cpus.commitStats0.numLoadInsts 19699114.938876
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 9211331.835059
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 34922343.385901995
system.switch_cpus.commitStats0.committedInstType::No_OpClass 78845.177409
system.switch_cpus.commitStats0.committedInstType::IntAlu 49773653.440283
system.switch_cpus.commitStats0.committedInstType::IntMult 1024690.9916959997
system.switch_cpus.commitStats0.committedInstType::IntDiv 33653.508086
system.switch_cpus.commitStats0.committedInstType::FloatAdd 15471.673124
system.switch_cpus.commitStats0.committedInstType::FloatCmp 15.492995
system.switch_cpus.commitStats0.committedInstType::FloatCvt 8352.338957
system.switch_cpus.commitStats0.committedInstType::FloatMult 2557.696814
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 4719.036368
system.switch_cpus.commitStats0.committedInstType::FloatDiv 18.163399000000002
system.switch_cpus.commitStats0.committedInstType::FloatMisc 497572.84431599994
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 3.1318339999999996
system.switch_cpus.commitStats0.committedInstType::SimdAdd 9094674.764951002
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 2962865.563169
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5642448.493464
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1864010.142497
system.switch_cpus.commitStats0.committedInstType::SimdCvt 2902.347035
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1156876.3179799998
system.switch_cpus.commitStats0.committedInstType::SimdMult 981002.8437130001
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 1001607.686799
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 2264847.670401
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 2485.238183
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 1.8127649999999997
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 1.1016840000000003
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19699114.938876
system.switch_cpus.commitStats0.committedInstType::MemWrite 9211331.835059
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105323724.25185698
system.switch_cpus.commitStats0.committedControl::IsControl 7830551.323534001
system.switch_cpus.commitStats0.committedControl::IsDirectControl 6839493.730326
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 991057.593208
system.switch_cpus.commitStats0.committedControl::IsCondControl 5899381.740286
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1931169.583248
system.switch_cpus.commitStats0.committedControl::IsCall 558047.5825370001
system.switch_cpus.commitStats0.committedControl::IsReturn 558047.6933370001
system.switch_cpus.decode.idleCycles 35862231.077959
system.switch_cpus.decode.blockedCycles 14239106.23503
system.switch_cpus.decode.runCycles 49118049.77869701
system.switch_cpus.decode.unblockCycles 1815434.772882
system.switch_cpus.decode.squashCycles 202312.922154
system.switch_cpus.decode.branchResolved 3665492.4302399997
system.switch_cpus.decode.branchMispred 8552.896306
system.switch_cpus.decode.decodedInsts 107142893.82822596
system.switch_cpus.decode.squashedInsts 6701.158212
system.switch_cpus.executeStats0.numInsts 106797588.248911
system.switch_cpus.executeStats0.numNop 23850.700805
system.switch_cpus.executeStats0.numBranches 7897489.029355002
system.switch_cpus.executeStats0.numLoadInsts 20797890.082553998
system.switch_cpus.executeStats0.numStoreInsts 9235257.463716
system.switch_cpus.executeStats0.instRate 1.045592725245
system.switch_cpus.executeStats0.numCCRegReads 20521567.432665
system.switch_cpus.executeStats0.numCCRegWrites 20133785.123362
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 107955959.41922998
system.switch_cpus.executeStats0.numIntRegWrites 52339959.84722
system.switch_cpus.executeStats0.numMemRefs 30033147.546269998
system.switch_cpus.executeStats0.numMiscRegReads 75322775.38807899
system.switch_cpus.executeStats0.numMiscRegWrites 36525.463730999996
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 125921.59031200001
system.switch_cpus.executeStats0.numVecPredRegWrites 39884.040655
system.switch_cpus.executeStats0.numVecRegReads 51756760.592379004
system.switch_cpus.executeStats0.numVecRegWrites 32469255.280024998
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4684704.243422999
system.switch_cpus.fetch.cycles 62813628.391433015
system.switch_cpus.fetch.squashCycles 421481.48909999995
system.switch_cpus.fetch.miscStallCycles 11.89835
system.switch_cpus.fetch.pendingTrapStallCycles 95.81571
system.switch_cpus.fetch.cacheLines 29089184.255303998
system.switch_cpus.fetch.icacheSquashes 88930.557043
system.switch_cpus.fetch.nisnDist::samples 101237134.78672199
system.switch_cpus.fetch.nisnDist::mean 1.074332055613
system.switch_cpus.fetch.nisnDist::stdev 1.2301996547529999
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 48472437.229358
system.switch_cpus.fetch.nisnDist::1 23294301.664008003
system.switch_cpus.fetch.nisnDist::2 4000139.0518790004
system.switch_cpus.fetch.nisnDist::3 25470256.841477003
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.000003
system.switch_cpus.fetch.nisnDist::total 101237134.78672199
system.switch_cpus.fetchStats0.numInsts 102297903.610054
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 1.002262938181
system.switch_cpus.fetchStats0.numBranches 8114834.545511998
system.switch_cpus.fetchStats0.branchRate 0.07993065850700001
system.switch_cpus.fetchStats0.icacheStallCycles 38212656.635847
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 202312.922154
system.switch_cpus.iew.blockCycles 1308066.8578430002
system.switch_cpus.iew.unblockCycles 1478188.84791
system.switch_cpus.iew.dispatchedInsts 106407184.05654301
system.switch_cpus.iew.dispSquashedInsts 103324.29180400001
system.switch_cpus.iew.dispLoadInsts 20001434.361831002
system.switch_cpus.iew.dispStoreInsts 9268747.017948002
system.switch_cpus.iew.dispNonSpecInsts 8.054011
system.switch_cpus.iew.iqFullEvents 4858.578289
system.switch_cpus.iew.lsqFullEvents 1453383.1134779998
system.switch_cpus.iew.predictedTakenIncorrect 82107.930554
system.switch_cpus.iew.predictedNotTakenIncorrect 113282.66950000002
system.switch_cpus.iew.branchMispredicts 195390.60005399998
system.switch_cpus.iew.instsToCommit 105811211.36921899
system.switch_cpus.iew.writebackCount 105792679.05612601
system.switch_cpus.iew.producerInst 37391655.810271
system.switch_cpus.iew.consumerInst 53959759.435934
system.switch_cpus.iew.wbRate 1.036022225039
system.switch_cpus.iew.wbFanout 0.6962545082480002
system.switch_cpus.lsq0.forwLoads 81051.82706299999
system.switch_cpus.lsq0.squashedLoads 302321.88789400004
system.switch_cpus.lsq0.ignoredResponses 247.12698899999998
system.switch_cpus.lsq0.memOrderViolation 13199.123537000001
system.switch_cpus.lsq0.squashedStores 57414.997748999995
system.switch_cpus.lsq0.rescheduledLoads 16135.932784999999
system.switch_cpus.lsq0.blockedByCache 143093.536736
system.switch_cpus.lsq0.loadToUse::samples 19670907.592130996
system.switch_cpus.lsq0.loadToUse::mean 7.450420300004001
system.switch_cpus.lsq0.loadToUse::stdev 29.840769331518004
system.switch_cpus.lsq0.loadToUse::0-9 18625515.505432
system.switch_cpus.lsq0.loadToUse::10-19 110599.854056
system.switch_cpus.lsq0.loadToUse::20-29 523504.481502
system.switch_cpus.lsq0.loadToUse::30-39 40569.292988
system.switch_cpus.lsq0.loadToUse::40-49 14003.590827000002
system.switch_cpus.lsq0.loadToUse::50-59 9166.295011
system.switch_cpus.lsq0.loadToUse::60-69 6498.893152000001
system.switch_cpus.lsq0.loadToUse::70-79 5860.244782000001
system.switch_cpus.lsq0.loadToUse::80-89 6660.743183
system.switch_cpus.lsq0.loadToUse::90-99 8942.285472
system.switch_cpus.lsq0.loadToUse::100-109 12959.065447
system.switch_cpus.lsq0.loadToUse::110-119 14675.798003000002
system.switch_cpus.lsq0.loadToUse::120-129 17894.39865
system.switch_cpus.lsq0.loadToUse::130-139 23461.987024
system.switch_cpus.lsq0.loadToUse::140-149 57563.974083
system.switch_cpus.lsq0.loadToUse::150-159 21343.712364
system.switch_cpus.lsq0.loadToUse::160-169 18041.426463000003
system.switch_cpus.lsq0.loadToUse::170-179 28875.342291000004
system.switch_cpus.lsq0.loadToUse::180-189 14321.730868000002
system.switch_cpus.lsq0.loadToUse::190-199 10223.960766
system.switch_cpus.lsq0.loadToUse::200-209 12849.046977000002
system.switch_cpus.lsq0.loadToUse::210-219 4460.071323
system.switch_cpus.lsq0.loadToUse::220-229 2312.4243680000004
system.switch_cpus.lsq0.loadToUse::230-239 2371.1926139999996
system.switch_cpus.lsq0.loadToUse::240-249 2844.7564410000005
system.switch_cpus.lsq0.loadToUse::250-259 3480.0148840000006
system.switch_cpus.lsq0.loadToUse::260-269 5083.273201
system.switch_cpus.lsq0.loadToUse::270-279 4870.812062999999
system.switch_cpus.lsq0.loadToUse::280-289 5959.489973000001
system.switch_cpus.lsq0.loadToUse::290-299 6058.153380999998
system.switch_cpus.lsq0.loadToUse::overflows 49935.774542
system.switch_cpus.lsq0.loadToUse::min_value 1.281207
system.switch_cpus.lsq0.loadToUse::max_value 1606.424875
system.switch_cpus.lsq0.loadToUse::total 19670907.592130996
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 51702669493.475006
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 51702669493.475006
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 51702669493.475006
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 51702669493.475006
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 51702669493.475006
system.switch_cpus.rename.squashCycles 202312.922154
system.switch_cpus.rename.idleCycles 36386321.518479005
system.switch_cpus.rename.blockCycles 5820964.273342001
system.switch_cpus.rename.serializeStallCycles 2168.5880679999996
system.switch_cpus.rename.runCycles 50178833.658458
system.switch_cpus.rename.unblockCycles 8646533.826220999
system.switch_cpus.rename.renamedInsts 106882751.87604101
system.switch_cpus.rename.ROBFullEvents 194078.38423800003
system.switch_cpus.rename.IQFullEvents 1068888.259138
system.switch_cpus.rename.LQFullEvents 1440030.5588389998
system.switch_cpus.rename.SQFullEvents 4566633.980394
system.switch_cpus.rename.fullRegistersEvents 1098043.687715
system.switch_cpus.rename.renamedOperands 111616132.96072999
system.switch_cpus.rename.lookups 256106417.384955
system.switch_cpus.rename.intLookups 108062328.946276
system.switch_cpus.rename.vecLookups 51783695.588455
system.switch_cpus.rename.vecPredLookups 79843.78763600001
system.switch_cpus.rename.committedMaps 109807852.58611701
system.switch_cpus.rename.undoneMaps 1808282.120075
system.switch_cpus.rename.serializing 51.289699999999996
system.switch_cpus.rename.tempSerializing 4.801553999999999
system.switch_cpus.rename.skidInsts 3304674.7407
system.switch_cpus.rob.reads 186722893.19768798
system.switch_cpus.rob.writes 213252391.98937598
system.switch_cpus.rob.squashedLoads 307414.030841
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 58056.038043
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000099.70196201
system.switch_cpus.thread_0.numOps 105299908.70892699
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1039399.415882
system.tol2bus.transDist::WritebackDirty 396235.44130800007
system.tol2bus.transDist::WritebackClean 472405.592825
system.tol2bus.transDist::CleanEvict 578053.6156070001
system.tol2bus.transDist::ReadExReq 216564.50768400004
system.tol2bus.transDist::ReadExResp 216564.396884
system.tol2bus.transDist::ReadCleanReq 472468.83324199996
system.tol2bus.transDist::ReadSharedReq 566930.4508020001
system.tol2bus.pktCount::total 3770194.2285789996
system.tol2bus.pktSize::total 131347025.38464
system.tol2bus.snoops 190005.36823300002
system.tol2bus.snoopTraffic 4627684.816896
system.tol2bus.snoopFanout::samples 1446757.8312499998
system.tol2bus.snoopFanout::mean 0.000557359164
system.tol2bus.snoopFanout::stdev 0.022990415788999997
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1446054.005459
system.tol2bus.snoopFanout::1 703.825791
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0000010000000001
system.tol2bus.snoopFanout::total 1446757.8312499998
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 51702669493.475006
system.tol2bus.reqLayer0.occupancy 2053054331.131
system.tol2bus.reqLayer0.utilization 0.035554100000000005
system.tol2bus.respLayer0.occupancy 709314941.464817
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 1175754693.3190339
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2513441.744524
system.tol2bus.snoop_filter.hitSingleRequests 1256689.281507
system.tol2bus.snoop_filter.hitMultiRequests 0.230014
system.tol2bus.snoop_filter.totSnoops 703.595777
system.tol2bus.snoop_filter.hitSingleSnoops 703.595777
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000010000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.InvalidateReq.misses::switch_cpus.data 787.232297
system.l2.InvalidateReq.misses::total 787.232297
system.l2.InvalidateReq.accesses::switch_cpus.data 788.671289
system.l2.InvalidateReq.accesses::total 788.671289
system.l2.InvalidateReq.missRate::switch_cpus.data 0.9774093021
system.l2.InvalidateReq.missRate::total 0.9774093021
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 787.232297
system.l2.InvalidateReq.mshrMisses::total 787.232297
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 15005350.246000003
system.l2.InvalidateReq.mshrMissLatency::total 15005350.246000003
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.9774093021
system.l2.InvalidateReq.mshrMissRate::total 0.9774093021
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 18801.094622064556
system.l2.InvalidateReq.avgMshrMissLatency::total 18801.094622064556
system.l2.tags.occupancies::writebacks 204.20444624283
system.l2.tags.avgOccs::writebacks 0.006231918265
system.l2.tags.ageTaskId_1024::4 9023.238439
system.mem_ctrls.rdPerTurnAround::0-127 730.626524
system.mem_ctrls.rdPerTurnAround::128-255 20.600231
system.mem_ctrls.rdPerTurnAround::256-383 4.314154
system.mem_ctrls.rdPerTurnAround::384-511 1.561008
system.mem_ctrls.rdPerTurnAround::512-639 0.8316950000000001
system.mem_ctrls.rdPerTurnAround::640-767 0.495091
system.mem_ctrls.rdPerTurnAround::768-895 0.490182
system.mem_ctrls.rdPerTurnAround::896-1023 0.417952
system.mem_ctrls.rdPerTurnAround::1152-1279 0.208976
system.mem_ctrls.rdPerTurnAround::2432-2559 0.037868
system.mem_ctrls.rdPerTurnAround::2816-2943 0.037868
system.mem_ctrls.wrPerTurnAround::19 194.315943
system.mem_ctrls.wrPerTurnAround::20 83.148804
system.mem_ctrls.wrPerTurnAround::21 36.297395
system.mem_ctrls.wrPerTurnAround::22 1.7251110000000003
system.mem_ctrls.wrPerTurnAround::23 0.42076
system.mem_ctrls.wrPerTurnAround::25 0.10589
system.membus.transDist::InvalidateReq 787.232297
system.switch_cpus.nonSpecInstsAdded 8.054011
system.switch_cpus.squashedNonSpecRemoved 3.252457
system.switch_cpus.commit.commitNonSpecStalls 4.801553999999999
system.tol2bus.transDist::InvalidateReq 788.671289
system.tol2bus.transDist::InvalidateResp 788.671289
system.mem_ctrls.rdPerTurnAround::1024-2047 4.3436189999999995
system.mem_ctrls.rdPerTurnAround::22528-23551 0.056803000000000006
system.mem_ctrls.rdPerTurnAround::24576-25599 0.176018
system.mem_ctrls.rdPerTurnAround::3200-3327 0.023142
system.mem_ctrls.rdPerTurnAround::19456-20479 0.044179
system.mem_ctrls.rdPerTurnAround::1280-1407 0.044179
system.mem_ctrls.rdPerTurnAround::2560-2687 0.044179
system.mem_ctrls.rdPerTurnAround::2048-3071 0.7279089999999999
system.l2.InvalidateReq.hits::switch_cpus.data 1.438992
system.l2.InvalidateReq.hits::total 1.438992
system.mem_ctrls.rdPerTurnAround::4096-5119 0.068022
system.mem_ctrls.rdPerTurnAround::30720-31743 0.068022
system.mem_ctrls.rdPerTurnAround::28672-29695 0.07223
system.mem_ctrls.rdPerTurnAround::0-511 2.8752
system.mem_ctrls.rdPerTurnAround::512-1023 0.7188
system.mem_ctrls.rdPerTurnAround::1024-1535 0.230016
system.mem_ctrls.rdPerTurnAround::1536-2047 0.14376
system.mem_ctrls.rdPerTurnAround::2048-2559 0.028752
system.mem_ctrls.rdPerTurnAround::2560-3071 0.14376
system.mem_ctrls.rdPerTurnAround::4096-4607 0.057504
system.mem_ctrls.rdPerTurnAround::15872-16383 0.028752
system.l2.CleanEvict.mshrMisses::writebacks 0.192146
system.l2.CleanEvict.mshrMisses::total 0.192146
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::5120-6143 0.075035
system.mem_ctrls.rdPerTurnAround::0-63 1392.9867829999998
system.mem_ctrls.rdPerTurnAround::64-127 175.371128
system.mem_ctrls.rdPerTurnAround::128-191 12.685872
system.mem_ctrls.rdPerTurnAround::192-255 4.281917
system.mem_ctrls.rdPerTurnAround::256-319 2.169708
system.mem_ctrls.rdPerTurnAround::320-383 0.7026680000000001
system.mem_ctrls.rdPerTurnAround::384-447 0.545583
system.mem_ctrls.rdPerTurnAround::448-511 0.530858
system.mem_ctrls.rdPerTurnAround::512-575 0.414446
system.mem_ctrls.rdPerTurnAround::960-1023 0.089061
system.mem_ctrls.rdPerTurnAround::1280-1343 0.042076
system.mem_ctrls.rdPerTurnAround::1600-1663 0.110098
system.mem_ctrls.rdPerTurnAround::21504-22527 0.042076
system.mem_ctrls.rdPerTurnAround::576-639 0.288218
system.mem_ctrls.rdPerTurnAround::640-703 0.17812
system.mem_ctrls.rdPerTurnAround::704-767 0.267181
system.mem_ctrls.rdPerTurnAround::768-831 0.089061
system.mem_ctrls.rdPerTurnAround::896-959 0.084152
system.mem_ctrls.rdPerTurnAround::1088-1151 0.204068
system.mem_ctrls.rdPerTurnAround::1408-1471 0.110098
system.mem_ctrls.rdPerTurnAround::1664-1727 0.042076
system.mem_ctrls.wrPerTurnAround::24 0.523844
system.switch_cpus.fetch.icacheWaitRetryStallCycles 4.8303009999999995
system.mem_ctrls.rdPerTurnAround::1792-1855 0.115007
system.mem_ctrls.rdPerTurnAround::3072-4095 0.086255
system.mem_ctrls.rdPerTurnAround::25600-26623 0.086255
system.mem_ctrls.rdPerTurnAround::23552-24575 0.17882199999999998
system.switch_cpus.rename.matLookups 0.47615399999999997
system.mem_ctrls.rdPerTurnAround::1024-1087 0.068022
system.mem_ctrls.rdPerTurnAround::16384-17407 0.042777
system.mem_ctrls.rdPerTurnAround::1024-1151 0.085554
system.mem_ctrls.rdPerTurnAround::1408-1535 0.085554
system.mem_ctrls.rdPerTurnAround::1536-1663 0.042777
system.mem_ctrls.rdPerTurnAround::2304-2431 0.042777
system.mem_ctrls.rdPerTurnAround::2944-3071 0.042777
CPI 1.0340523729453057

Per-Address PND Load Violations:
