// Seed: 191799803
module module_0 (
    input  tri  id_0,
    output wire id_1
);
  wire id_3;
  ;
  logic [7:0] id_4;
  assign id_4[1] = id_4 + id_4 & -1'd0;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd46
) (
    input wor id_0,
    input tri id_1,
    output supply0 id_2,
    input wor id_3,
    output wand id_4[-1 : 1],
    input wand _id_5,
    input supply1 id_6,
    output tri1 id_7,
    input uwire id_8,
    input supply0 id_9,
    input supply0 id_10,
    input supply1 id_11
    , id_13
);
  logic [-1 : id_5] id_14[-1 'd0 : 1];
  ;
  module_0 modCall_1 (
      id_11,
      id_4
  );
endmodule
