Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Mon Jul 24 17:35:32 2023
| Host              : KUNJ running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/top_function_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu065_CIV-ffvc1517
| Speed File        : -1H  PRODUCTION 1.27 12-04-2018
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (70)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (70)
--------------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.999        0.000                      0                 6463        0.088        0.000                      0                 6463        3.914        0.000                       0                  3010  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.999        0.000                      0                 6463        0.088        0.000                      0                 6463        3.914        0.000                       0                  3010  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/visited_1_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/stack_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 2.391ns (59.345%)  route 1.638ns (40.655%))
  Logic Levels:           5  (LUT6=4 RAMS32=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3009, unset)         0.000     0.000    bd_0_i/hls_inst/inst/visited_1_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/visited_1_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      1.558     1.558 r  bd_0_i/hls_inst/inst/visited_1_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=144, unplaced)       0.453     2.011    bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15__1_0[0]
                         LUT6 (Prop_LUT6_I4_O)        0.167     2.178 f  bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_25__1/O
                         net (fo=1, unplaced)         0.248     2.426    bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_25__1_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.224     2.650 f  bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15__1/O
                         net (fo=1, unplaced)         0.271     2.921    bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15__1_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.050     2.971 r  bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_4__1/O
                         net (fo=10, unplaced)        0.343     3.314    bd_0_i/hls_inst/inst/stack_U/ram_reg_0_15_0_0/A1
                         RAMS32 (Prop_RAMS32_ADR1_O)
                                                      0.225     3.539 r  bd_0_i/hls_inst/inst/stack_U/ram_reg_0_15_0_0/SP/O
                         net (fo=1, unplaced)         0.293     3.832    bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/q0_reg[0]_0
                         LUT6 (Prop_LUT6_I5_O)        0.167     3.999 r  bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/q0[0]_i_1__1/O
                         net (fo=1, unplaced)         0.030     4.029    bd_0_i/hls_inst/inst/stack_U/D[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/stack_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3009, unset)         0.000    10.000    bd_0_i/hls_inst/inst/stack_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/stack_U/q0_reg[0]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.063    10.028    bd_0_i/hls_inst/inst/stack_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.028    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  5.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486/add_ln60_reg_895_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486/empty_fu_94_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.063ns (43.839%)  route 0.081ns (56.161%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3009, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486/add_ln60_reg_895_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.048     0.048 r  bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486/add_ln60_reg_895_reg[11]/Q
                         net (fo=1, unplaced)         0.069     0.117    bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486/flow_control_loop_pipe_sequential_init_U/empty_fu_94_reg[31]_0[11]
                         LUT5 (Prop_LUT5_I4_O)        0.015     0.132 r  bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486/flow_control_loop_pipe_sequential_init_U/empty_fu_94[11]_i_1/O
                         net (fo=1, unplaced)         0.012     0.144    bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486/flow_control_loop_pipe_sequential_init_U_n_40
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486/empty_fu_94_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3009, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486/empty_fu_94_reg[11]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486/empty_fu_94_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            2.174         10.000      7.826                bd_0_i/hls_inst/inst/adjacencyList_1_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914                bd_0_i/hls_inst/inst/adjacencyList_1_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914                bd_0_i/hls_inst/inst/adjacencyList_1_U/ram_reg_bram_0/CLKARDCLK



