// Code your testbench here
// or browse Examples
module tb;
  reg a,b,c,d,en;
  wire y1,y2;
  
  initial begin
    en=1;
    a=0; b=0; c=0; d=1; #1;
    a=0; b=0; c=1; d=0; #1;
    a=0; b=1; c=0; d=0; #1;
    a=1; b=0; c=0; d=0; #1;
  end
  
  initial $monitor("a=%b,b=%b,c=%b,d=%b,en=%b,y1=%b,y2=%b",a,b,c,d,en,y1,y2);
  
  encoder a1(.en(en),.a(a),.b(b),.c(c),.d(d),.y1(y1),.y2(y2));
  
endmodule
