+--------------+--------------+--------------+-----+--------------+--------------+-----------------------------------+
|A             |B             |Register      |OP   |Result        |Carry/Overflow|Description                        |
|--------------+--------------+--------------+-----+--------------+--------------+-----------------------------------+
|00001111 ( 15)|10110101 (181)|xxxxxxxx (  x)|00000|11000100 (196)|             0|                        add a and b|
|00101010 ( 42)|00010110 ( 22)|11000100 (196)|00000|01000000 ( 64)|             0|                        add a and b|
|00100110 ( 38)|01100100 (100)|01000000 ( 64)|10000|10100100 (164)|             0|                 add register and b|
|00001010 ( 10)|00000101 (  5)|10100100 (164)|11000|01001000 ( 72)|             1|          add register and register|
|00001010 ( 10)|00000101 (  5)|01001000 ( 72)|00000|00001111 ( 15)|             0|                        add a and b|
|00001010 ( 10)|01111111 (127)|00001111 ( 15)|10000|10001110 (142)|             0|                 add register and b|
|00101010 ( 42)|00000101 (  5)|10001110 (142)|01000|10111000 (184)|             0|                 add a and register|
|11001000 (200)|00001011 ( 11)|10111000 (184)|00001|10111101 (189)|             1|                  subtract b from a|
|00011000 ( 24)|10010110 (150)|10111101 (189)|10001|00100111 ( 39)|             1|           subtract b from register|
|10100110 (166)|11110010 (242)|00100111 ( 39)|00001|10110100 (180)|             0|                  subtract b from a|
|00011100 ( 28)|00001101 ( 13)|10110100 (180)|11001|00000000 (  0)|             1|    subtract register from register|
|11111111 (255)|00001010 ( 10)|00000000 (  0)|00001|11110101 (245)|             1|                  subtract b from a|
|00001010 ( 10)|10000000 (128)|11110101 (245)|10001|01110101 (117)|             1|           subtract b from register|
|11111001 (249)|00000101 (  5)|01110101 (117)|01001|10000100 (132)|             1|           subtract register from a|
|00100101 ( 37)|11011111 (223)|10000100 (132)|00010|01001010 ( 74)|             0|                       shift a left|
|01010010 ( 82)|01111011 (123)|01001010 ( 74)|00010|10100100 (164)|             0|                       shift a left|
|11001001 (201)|01101111 (111)|10100100 (164)|01010|10010010 (146)|             0|                       shift a left|
|10010001 (145)|11111111 (255)|10010010 (146)|00010|00100010 ( 34)|             0|                       shift a left|
|10110001 (177)|10111001 (185)|00100010 ( 34)|00010|01100010 ( 98)|             0|                       shift a left|
|00011010 ( 26)|00010010 ( 18)|01100010 ( 98)|10010|11000100 (196)|             0|                shift register left|
|01011101 ( 93)|00011010 ( 26)|11000100 (196)|01010|10111010 (186)|             0|                       shift a left|
|00101010 ( 42)|01100111 (103)|10111010 (186)|00011|00010101 ( 21)|             0|                      shift a right|
|11111100 (252)|01000010 ( 66)|00010101 ( 21)|00011|01111110 (126)|             0|                      shift a right|
|00110001 ( 49)|10010101 (149)|01111110 (126)|10011|00111111 ( 63)|             0|               shift register right|
|01100100 (100)|01101100 (108)|00111111 ( 63)|00011|00110010 ( 50)|             0|                      shift a right|
|01001111 ( 79)|00010011 ( 19)|00110010 ( 50)|00011|00100111 ( 39)|             0|                      shift a right|
|00100100 ( 36)|01111010 (122)|00100111 ( 39)|10011|00010011 ( 19)|             0|               shift register right|
|01010111 ( 87)|11101001 (233)|00010011 ( 19)|01011|00101011 ( 43)|             0|                      shift a right|
|10110101 (181)|01100111 (103)|00101011 ( 43)|00100|00100101 ( 37)|             0|                        and a and b|
|00101010 ( 42)|01000100 ( 68)|00100101 ( 37)|00100|00000000 (  0)|             0|                        and a and b|
|01010001 ( 81)|00100100 ( 36)|00000000 (  0)|11100|00000000 (  0)|             0|          and register and register|
|01011100 ( 92)|01000000 ( 64)|00000000 (  0)|00100|01000000 ( 64)|             0|                        and a and b|
|11111110 (254)|10010010 (146)|01000000 ( 64)|00100|10010010 (146)|             0|                        and a and b|
|11011000 (216)|00100111 ( 39)|10010010 (146)|10100|00000010 (  2)|             0|                 and register and b|
|10110000 (176)|11001000 (200)|00000010 (  2)|01100|00000000 (  0)|             0|                 and a and register|
|11001100 (204)|00001010 ( 10)|00000000 (  0)|10101|00001010 ( 10)|             0|                  or register and b|
|01010000 ( 80)|00010000 ( 16)|00001010 ( 10)|01101|01011010 ( 90)|             0|                  or a and register|
|11010001 (209)|01101010 (106)|01011010 ( 90)|00101|11111011 (251)|             0|                         or a and b|
|10011011 (155)|01100101 (101)|11111011 (251)|00101|11111111 (255)|             0|                         or a and b|
|11110100 (244)|01100111 (103)|11111111 (255)|00101|11110111 (247)|             0|                         or a and b|
|11101101 (237)|00000111 (  7)|11110111 (247)|10101|11110111 (247)|             0|                  or register and b|
|00001111 ( 15)|01101111 (111)|11110111 (247)|01101|11111111 (255)|             0|                  or a and register|
|10010011 (147)|11010110 (214)|11111111 (255)|00110|01000101 ( 69)|             0|                        xor a and b|
|10001101 (141)|00000001 (  1)|01000101 ( 69)|00110|10001100 (140)|             0|                        xor a and b|
|11111111 (255)|00000000 (  0)|10001100 (140)|10110|10001100 (140)|             0|                 xor register and b|
|01110001 (113)|10110010 (178)|10001100 (140)|00110|11000011 (195)|             0|                        xor a and b|
|00000001 (  1)|00001010 ( 10)|11000011 (195)|00110|00001011 ( 11)|             0|                        xor a and b|
|00011010 ( 26)|00001101 ( 13)|00001011 ( 11)|10110|00000110 (  6)|             0|                 xor register and b|
|10111011 (187)|10100110 (166)|00000110 (  6)|01110|10111101 (189)|             0|                 xor a and register|
|10000101 (133)|00000100 (  4)|10111101 (189)|00111|01111010 (122)|             0|                              not a|
|10001101 (141)|01101010 (106)|01111010 (122)|01111|01110010 (114)|             0|                              not a|
|11011110 (222)|00000110 (  6)|01110010 (114)|00111|00100001 ( 33)|             0|                              not a|
|00010010 ( 18)|00000111 (  7)|00100001 ( 33)|00111|11101101 (237)|             0|                              not a|
|00000000 (  0)|00001010 ( 10)|11101101 (237)|00111|11111111 (255)|             0|                              not a|
|01110001 (113)|11111101 (253)|11111111 (255)|10111|00000000 (  0)|             0|                       not register|
|11111111 (255)|00001010 ( 10)|00000000 (  0)|01111|00000000 (  0)|             0|                              not a|
|11111111 (255)|00001010 ( 10)|00000000 (  0)|00111|00000000 (  0)|             0|                              not a|
