{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507657842632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507657842637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 14:50:42 2017 " "Processing started: Tue Oct 10 14:50:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507657842637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657842637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657842637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507657843058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507657843059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-rtl " "Found design unit 1: Mux2Way-rtl" {  } { { "Mux2Way.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/Mux2Way.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856457 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "Mux2Way.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/Mux2Way.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657856457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-BEHAVIOR " "Found design unit 1: Clock-BEHAVIOR" {  } { { "Clock.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/Clock.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856459 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/Clock.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657856459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControle-rtl " "Found design unit 1: unidadeControle-rtl" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856460 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657856460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-rtl " "Found design unit 1: ula-rtl" {  } { { "ula.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/ula.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856462 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657856462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856463 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657856463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-rtl " "Found design unit 1: registrador-rtl" {  } { { "registrador.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/registrador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856465 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/registrador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657856465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux6Way-rtl " "Found design unit 1: Mux6Way-rtl" {  } { { "Mux6Way.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/Mux6Way.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux6Way " "Found entity 1: Mux6Way" {  } { { "Mux6Way.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/Mux6Way.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657856466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDados-rtl " "Found design unit 1: fluxoDados-rtl" {  } { { "fluxoDados.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/fluxoDados.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856468 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDados " "Found entity 1: fluxoDados" {  } { { "fluxoDados.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/fluxoDados.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657856468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856469 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657856469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDivisor-rtl " "Found design unit 1: clockDivisor-rtl" {  } { { "clockDivisor.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/clockDivisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856470 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDivisor " "Found entity 1: clockDivisor" {  } { { "clockDivisor.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/clockDivisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657856470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivisorfast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivisorfast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDivisorFast-rtl " "Found design unit 1: clockDivisorFast-rtl" {  } { { "clockDivisorFast.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/clockDivisorFast.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856472 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDivisorFast " "Found entity 1: clockDivisorFast" {  } { { "clockDivisorFast.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/clockDivisorFast.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507657856472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657856472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507657856512 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SIG_RESET_CLK TopLevel.vhd(106) " "VHDL Signal Declaration warning at TopLevel.vhd(106): used explicit default value for signal \"SIG_RESET_CLK\" because signal was never assigned a value" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1507657856514 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SIG_APAGA TopLevel.vhd(106) " "VHDL Signal Declaration warning at TopLevel.vhd(106): used explicit default value for signal \"SIG_APAGA\" because signal was never assigned a value" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1507657856514 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SIG_NEG TopLevel.vhd(106) " "VHDL Signal Declaration warning at TopLevel.vhd(106): used explicit default value for signal \"SIG_NEG\" because signal was never assigned a value" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1507657856514 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SIG_OF TopLevel.vhd(106) " "VHDL Signal Declaration warning at TopLevel.vhd(106): used explicit default value for signal \"SIG_OF\" because signal was never assigned a value" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1507657856514 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivisor clockDivisor:CD0 " "Elaborating entity \"clockDivisor\" for hierarchy \"clockDivisor:CD0\"" {  } { { "TopLevel.vhd" "CD0" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507657856515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivisorFast clockDivisorFast:CDF0 " "Elaborating entity \"clockDivisorFast\" for hierarchy \"clockDivisorFast:CDF0\"" {  } { { "TopLevel.vhd" "CDF0" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507657856516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2Way Mux2Way:MUX0 " "Elaborating entity \"Mux2Way\" for hierarchy \"Mux2Way:MUX0\"" {  } { { "TopLevel.vhd" "MUX0" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507657856517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:CFSM " "Elaborating entity \"Clock\" for hierarchy \"Clock:CFSM\"" {  } { { "TopLevel.vhd" "CFSM" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507657856519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxoDados fluxoDados:FD0 " "Elaborating entity \"fluxoDados\" for hierarchy \"fluxoDados:FD0\"" {  } { { "TopLevel.vhd" "FD0" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507657856520 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ONE fluxoDados.vhd(64) " "VHDL Signal Declaration warning at fluxoDados.vhd(64): used explicit default value for signal \"ONE\" because signal was never assigned a value" {  } { { "fluxoDados.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/fluxoDados.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1507657856521 "|TopLevel|fluxoDados:FD0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador fluxoDados:FD0\|registrador:R0 " "Elaborating entity \"registrador\" for hierarchy \"fluxoDados:FD0\|registrador:R0\"" {  } { { "fluxoDados.vhd" "R0" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/fluxoDados.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507657856521 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp registrador.vhd(26) " "Verilog HDL or VHDL warning at registrador.vhd(26): object \"temp\" assigned a value but never read" {  } { { "registrador.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/registrador.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507657856522 "|TopLevel|fluxoDados:FD0|registrador:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux6Way fluxoDados:FD0\|Mux6Way:MUX6WAY0 " "Elaborating entity \"Mux6Way\" for hierarchy \"fluxoDados:FD0\|Mux6Way:MUX6WAY0\"" {  } { { "fluxoDados.vhd" "MUX6WAY0" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/fluxoDados.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507657856523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula fluxoDados:FD0\|ula:ULA0 " "Elaborating entity \"ula\" for hierarchy \"fluxoDados:FD0\|ula:ULA0\"" {  } { { "fluxoDados.vhd" "ULA0" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/fluxoDados.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507657856524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:UC0 " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:UC0\"" {  } { { "TopLevel.vhd" "UC0" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507657856526 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TEMP unidadeControle.vhd(16) " "VHDL Signal Declaration warning at unidadeControle.vhd(16): used implicit default value for signal \"TEMP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1507657856527 "|TopLevel|unidadeControle:UC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_FSM_STATE unidadeControle.vhd(71) " "VHDL Process Statement warning at unidadeControle.vhd(71): signal \"IN_FSM_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507657856527 "|TopLevel|unidadeControle:UC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_FSM_STATE unidadeControle.vhd(73) " "VHDL Process Statement warning at unidadeControle.vhd(73): signal \"IN_FSM_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507657856527 "|TopLevel|unidadeControle:UC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_FSM_STATE unidadeControle.vhd(76) " "VHDL Process Statement warning at unidadeControle.vhd(76): signal \"IN_FSM_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507657856528 "|TopLevel|unidadeControle:UC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_KEY unidadeControle.vhd(78) " "VHDL Process Statement warning at unidadeControle.vhd(78): signal \"IN_KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507657856528 "|TopLevel|unidadeControle:UC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_KEY unidadeControle.vhd(85) " "VHDL Process Statement warning at unidadeControle.vhd(85): signal \"IN_KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507657856528 "|TopLevel|unidadeControle:UC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_KEY unidadeControle.vhd(93) " "VHDL Process Statement warning at unidadeControle.vhd(93): signal \"IN_KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507657856528 "|TopLevel|unidadeControle:UC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_KEY unidadeControle.vhd(100) " "VHDL Process Statement warning at unidadeControle.vhd(100): signal \"IN_KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507657856528 "|TopLevel|unidadeControle:UC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_FSM_STATE unidadeControle.vhd(111) " "VHDL Process Statement warning at unidadeControle.vhd(111): signal \"IN_FSM_STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507657856528 "|TopLevel|unidadeControle:UC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_KEY unidadeControle.vhd(113) " "VHDL Process Statement warning at unidadeControle.vhd(113): signal \"IN_KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507657856528 "|TopLevel|unidadeControle:UC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_KEY unidadeControle.vhd(120) " "VHDL Process Statement warning at unidadeControle.vhd(120): signal \"IN_KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507657856529 "|TopLevel|unidadeControle:UC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_KEY unidadeControle.vhd(128) " "VHDL Process Statement warning at unidadeControle.vhd(128): signal \"IN_KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507657856529 "|TopLevel|unidadeControle:UC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN_KEY unidadeControle.vhd(135) " "VHDL Process Statement warning at unidadeControle.vhd(135): signal \"IN_KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507657856529 "|TopLevel|unidadeControle:UC0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX_SPEED unidadeControle.vhd(24) " "VHDL Process Statement warning at unidadeControle.vhd(24): inferring latch(es) for signal or variable \"MUX_SPEED\", which holds its previous value in one or more paths through the process" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507657856530 "|TopLevel|unidadeControle:UC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_SPEED unidadeControle.vhd(24) " "Inferred latch for \"MUX_SPEED\" at unidadeControle.vhd(24)" {  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657856531 "|TopLevel|unidadeControle:UC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:CONV0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:CONV0\"" {  } { { "TopLevel.vhd" "CONV0" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507657856549 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux2Way:MUX0\|OUT0 " "Found clock multiplexer Mux2Way:MUX0\|OUT0" {  } { { "Mux2Way.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/Mux2Way.vhd" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1507657856838 "|TopLevel|Mux2Way:MUX0|OUT0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1507657856838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:UC0\|MUX_SPEED " "Latch unidadeControle:UC0\|MUX_SPEED has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Clock:CFSM\|fstate.state2 " "Ports ENA and CLR on the latch are fed by the same signal Clock:CFSM\|fstate.state2" {  } { { "Clock.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/Clock.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507657857391 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Clock:CFSM\|fstate.state0 " "Ports ENA and PRE on the latch are fed by the same signal Clock:CFSM\|fstate.state0" {  } { { "Clock.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/Clock.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507657857391 ""}  } { { "unidadeControle.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/unidadeControle.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507657857391 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507657857681 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507657858731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507657858731 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/lucas/OneDrive/Insper/DesignComp/Clock/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507657858834 "|TopLevel|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1507657858834 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "315 " "Implemented 315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507657858836 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507657858836 ""} { "Info" "ICUT_CUT_TM_LCELLS" "250 " "Implemented 250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507657858836 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507657858836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507657858888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 14:50:58 2017 " "Processing ended: Tue Oct 10 14:50:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507657858888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507657858888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507657858888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507657858888 ""}
