<design name="quadratic">
  
  <module type="mult_x" name="multx_inst" router="0">
    
	<parameter name="WIDTH" value="16"/>
	
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	
	<port direction="input" width="16" name="i_x" type="data"/>
	<port direction="input" width="1" name="i_valid_in" type="valid"/>
	<port direction="output" width="1" name="i_ready_out" type="ready"/>
	
	<bundle name="outbun">
		<port direction="output" width="16" name="o_y" type="data"/>
		<port direction="output" width="1" name="o_valid_out" type="valid"/>
		<port direction="output" width="4" name="o_dest_out" type="dst"/>
		<port direction="input" width="1" name="o_ready_in" type="ready"/>
	</bundle>
	
  </module>
  
  <module type="mult_a" name="multa_inst" router="1">
    
	<parameter name="WIDTH" value="16"/>
	
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	
	<bundle name="inbun">
		<port direction="input" width="16" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
	
	<bundle name="outbun">
		<port direction="output" width="16" name="o_y" type="data"/>
		<port direction="output" width="1" name="o_valid_out" type="valid"/>
		<port direction="output" width="4" name="o_dest_out" type="dst"/>
		<port direction="input" width="1" name="o_ready_in" type="ready"/>
	</bundle>
	
  </module>
  <module type="add_c" name="addc_inst" router="2">

	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
    
	<parameter name="WIDTH" value="16"/>
	
	<bundle name="inbun">
		<port direction="input" width="16" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
	
	<port direction="output" width="16" name="o_y" type="data"/>
	<port direction="output" width="1" name="o_valid_out" type="valid"/>
	<port direction="input" width="1" name="o_ready_in" type="ready"/>
	
  </module>
  
  <!-- Must parse modules before connections, can remove that restriction later -->
  
  <!-- Connections -->
  
  <connection start="multx_inst.outbun" end="multa_inst.inbun"/>
  
  <connection start="multa_inst.outbun" end="addc_inst.inbun"/>
  
  
</design>
