From: Eric Robert Peskin <atacs-bugs@shang.elen.utah.edu>
To: MAILER-DAEMON@ee.utah.edu
Subject: Re: Add support for concurrent signal assignment statements from VHDL. (PR#159)
Date: Wed Aug  4 16:51:23 1999

Yup, the new version works.  I have added it to the regression suite.
I will now close this report.
