(function() {
    var type_impls = Object.fromEntries([["lpc11xx",[["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-Reg%3CU,+REG%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/lpc11xx/generic.rs.html#120-162\">Source</a><a href=\"#impl-Reg%3CU,+REG%3E\" class=\"anchor\">§</a><h3 class=\"code-header\">impl&lt;U, REG&gt; <a class=\"struct\" href=\"lpc11xx/generic/struct.Reg.html\" title=\"struct lpc11xx::generic::Reg\">Reg</a>&lt;U, REG&gt;<div class=\"where\">where\n    Self: <a class=\"trait\" href=\"lpc11xx/generic/trait.Readable.html\" title=\"trait lpc11xx::generic::Readable\">Readable</a> + <a class=\"trait\" href=\"lpc11xx/generic/trait.Writable.html\" title=\"trait lpc11xx::generic::Writable\">Writable</a>,\n    U: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.88.0/core/marker/trait.Copy.html\" title=\"trait core::marker::Copy\">Copy</a>,</div></h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.modify\" class=\"method\"><a class=\"src rightside\" href=\"src/lpc11xx/generic.rs.html#143-161\">Source</a><h4 class=\"code-header\">pub fn <a href=\"lpc11xx/generic/struct.Reg.html#tymethod.modify\" class=\"fn\">modify</a>&lt;F&gt;(&amp;self, f: F)<div class=\"where\">where\n    for&lt;'w&gt; F: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.88.0/core/ops/function/trait.FnOnce.html\" title=\"trait core::ops::function::FnOnce\">FnOnce</a>(&amp;<a class=\"struct\" href=\"lpc11xx/generic/struct.R.html\" title=\"struct lpc11xx::generic::R\">R</a>&lt;U, Self&gt;, &amp;'w mut <a class=\"struct\" href=\"lpc11xx/generic/struct.W.html\" title=\"struct lpc11xx::generic::W\">W</a>&lt;U, Self&gt;) -&gt; &amp;'w mut <a class=\"struct\" href=\"lpc11xx/generic/struct.W.html\" title=\"struct lpc11xx::generic::W\">W</a>&lt;U, Self&gt;,</div></h4></section></summary><div class=\"docblock\"><p>Modifies the contents of the register</p>\n<p>E.g. to do a read-modify-write sequence to change parts of a register:</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code>periph.reg.modify(|r, w| <span class=\"kw\">unsafe </span>{ w.bits(\n   r.bits() | <span class=\"number\">3\n</span>) });</code></pre></div>\n<p>or</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code>periph.reg.modify(|<span class=\"kw\">_</span>, w| w\n    .field1().bits(newfield1bits)\n    .field2().set_bit()\n    .field3().variant(VARIANT)\n);</code></pre></div>\n<p>Other fields will have value they had before call <code>modify</code>.</p>\n</div></details></div></details>",0,"lpc11xx::i2c::CONSET","lpc11xx::i2c::STAT","lpc11xx::i2c::DAT","lpc11xx::i2c::ADR0","lpc11xx::i2c::SCLH","lpc11xx::i2c::SCLL","lpc11xx::i2c::CONCLR","lpc11xx::i2c::MMCTRL","lpc11xx::i2c::ADR","lpc11xx::i2c::DATA_BUFFER","lpc11xx::i2c::MASK","lpc11xx::wwdt::WDMOD","lpc11xx::wwdt::WDTC","lpc11xx::wwdt::WDFEED","lpc11xx::wwdt::WDTV","lpc11xx::wwdt::WDWARNINT","lpc11xx::wwdt::WDWINDOW","lpc11xx::uart::RBR","lpc11xx::uart::THR","lpc11xx::uart::DLL","lpc11xx::uart::DLM","lpc11xx::uart::IER","lpc11xx::uart::IIR","lpc11xx::uart::FCR","lpc11xx::uart::LCR","lpc11xx::uart::MCR","lpc11xx::uart::LSR","lpc11xx::uart::MSR","lpc11xx::uart::SCR","lpc11xx::uart::ACR","lpc11xx::uart::FDR","lpc11xx::uart::TER","lpc11xx::uart::RS485CTRL","lpc11xx::uart::RS485ADRMATCH","lpc11xx::uart::RS485DLY","lpc11xx::ct16b0::IR","lpc11xx::ct16b0::TCR","lpc11xx::ct16b0::TC","lpc11xx::ct16b0::PR","lpc11xx::ct16b0::PC","lpc11xx::ct16b0::MCR","lpc11xx::ct16b0::MR","lpc11xx::ct16b0::CCR","lpc11xx::ct16b0::CR","lpc11xx::ct16b0::EMR","lpc11xx::ct16b0::CTCR","lpc11xx::ct16b0::PWMC","lpc11xx::ct32b0::IR","lpc11xx::ct32b0::TCR","lpc11xx::ct32b0::TC","lpc11xx::ct32b0::PR","lpc11xx::ct32b0::PC","lpc11xx::ct32b0::MCR","lpc11xx::ct32b0::MR","lpc11xx::ct32b0::CCR","lpc11xx::ct32b0::CR","lpc11xx::ct32b0::EMR","lpc11xx::ct32b0::CTCR","lpc11xx::ct32b0::PWMC","lpc11xx::adc::CR","lpc11xx::adc::GDR","lpc11xx::adc::STAT","lpc11xx::adc::INTEN","lpc11xx::adc::DR","lpc11xx::pmu::PCON","lpc11xx::pmu::GPREG","lpc11xx::pmu::GPREG4","lpc11xx::flashctrl::FLASHCFG","lpc11xx::flashctrl::FMSSTART","lpc11xx::flashctrl::FMSSTOP","lpc11xx::flashctrl::FMSW0","lpc11xx::flashctrl::FMSW1","lpc11xx::flashctrl::FMSW2","lpc11xx::flashctrl::FMSW3","lpc11xx::flashctrl::FMSTAT","lpc11xx::flashctrl::FMSTATCLR","lpc11xx::spi0::CR0","lpc11xx::spi0::CR1","lpc11xx::spi0::DR","lpc11xx::spi0::SR","lpc11xx::spi0::CPSR","lpc11xx::spi0::IMSC","lpc11xx::spi0::RIS","lpc11xx::spi0::MIS","lpc11xx::spi0::ICR","lpc11xx::iocon::IOCON_PIO2_6","lpc11xx::iocon::IOCON_PIO2_0","lpc11xx::iocon::IOCON_RESET_PIO0_0","lpc11xx::iocon::IOCON_PIO0_1","lpc11xx::iocon::IOCON_PIO1_8","lpc11xx::iocon::IOCON_PIO0_2","lpc11xx::iocon::IOCON_PIO2_7","lpc11xx::iocon::IOCON_PIO2_8","lpc11xx::iocon::IOCON_PIO2_1","lpc11xx::iocon::IOCON_PIO0_3","lpc11xx::iocon::IOCON_PIO0_4","lpc11xx::iocon::IOCON_PIO0_5","lpc11xx::iocon::IOCON_PIO1_9","lpc11xx::iocon::IOCON_PIO3_4","lpc11xx::iocon::IOCON_PIO2_4","lpc11xx::iocon::IOCON_PIO2_5","lpc11xx::iocon::IOCON_PIO3_5","lpc11xx::iocon::IOCON_PIO0_6","lpc11xx::iocon::IOCON_PIO0_7","lpc11xx::iocon::IOCON_PIO2_9","lpc11xx::iocon::IOCON_PIO2_10","lpc11xx::iocon::IOCON_PIO2_2","lpc11xx::iocon::IOCON_PIO0_8","lpc11xx::iocon::IOCON_PIO0_9","lpc11xx::iocon::IOCON_SWCLK_PIO0_10","lpc11xx::iocon::IOCON_PIO1_10","lpc11xx::iocon::IOCON_PIO2_11","lpc11xx::iocon::IOCON_R_PIO0_11","lpc11xx::iocon::IOCON_R_PIO1_0","lpc11xx::iocon::IOCON_R_PIO1_1","lpc11xx::iocon::IOCON_R_PIO1_2","lpc11xx::iocon::IOCON_PIO3_0","lpc11xx::iocon::IOCON_PIO3_1","lpc11xx::iocon::IOCON_PIO2_3","lpc11xx::iocon::IOCON_SWDIO_PIO1_3","lpc11xx::iocon::IOCON_PIO1_4","lpc11xx::iocon::IOCON_PIO1_11","lpc11xx::iocon::IOCON_PIO3_2","lpc11xx::iocon::IOCON_PIO1_5","lpc11xx::iocon::IOCON_PIO1_6","lpc11xx::iocon::IOCON_PIO1_7","lpc11xx::iocon::IOCON_PIO3_3","lpc11xx::iocon::IOCON_SCK0_LOC","lpc11xx::iocon::IOCON_DSR_LOC","lpc11xx::iocon::IOCON_DCD_LOC","lpc11xx::iocon::IOCON_RI_LOC","lpc11xx::iocon::IOCON_SSEL1_LOC","lpc11xx::iocon::IOCON_CT16B0_CAP0_LOC","lpc11xx::iocon::IOCON_SCK1_LOC","lpc11xx::iocon::IOCON_MISO1_LOC","lpc11xx::iocon::IOCON_MOSI1_LOC","lpc11xx::iocon::IOCON_CT32B0_CAP0_LOC","lpc11xx::iocon::IOCON_RXD_LOC","lpc11xx::syscon::SYSMEMREMAP","lpc11xx::syscon::PRESETCTRL","lpc11xx::syscon::SYSPLLCTRL","lpc11xx::syscon::SYSPLLSTAT","lpc11xx::syscon::SYSOSCCTRL","lpc11xx::syscon::WDTOSCCTRL","lpc11xx::syscon::IRCCTRL","lpc11xx::syscon::SYSRSTSTAT","lpc11xx::syscon::SYSPLLCLKSEL","lpc11xx::syscon::SYSPLLCLKUEN","lpc11xx::syscon::MAINCLKSEL","lpc11xx::syscon::MAINCLKUEN","lpc11xx::syscon::SYSAHBCLKDIV","lpc11xx::syscon::SYSAHBCLKCTRL","lpc11xx::syscon::SSP0CLKDIV","lpc11xx::syscon::UARTCLKDIV","lpc11xx::syscon::SSP1CLKDIV","lpc11xx::syscon::WDTCLKSEL","lpc11xx::syscon::WDTCLKUEN","lpc11xx::syscon::WDTCLKDIV","lpc11xx::syscon::CLKOUTCLKSEL","lpc11xx::syscon::CLKOUTUEN","lpc11xx::syscon::CLKOUTCLKDIV","lpc11xx::syscon::PIOPORCAP0","lpc11xx::syscon::PIOPORCAP1","lpc11xx::syscon::BODCTRL","lpc11xx::syscon::SYSTCKCAL","lpc11xx::syscon::NMISRC","lpc11xx::syscon::STARTAPRP0","lpc11xx::syscon::STARTERP0","lpc11xx::syscon::STARTRSRP0CLR","lpc11xx::syscon::STARTSRP0","lpc11xx::syscon::PDSLEEPCFG","lpc11xx::syscon::PDAWAKECFG","lpc11xx::syscon::PDRUNCFG","lpc11xx::syscon::DEVICE_ID","lpc11xx::c_can::CANCNTL","lpc11xx::c_can::CANSTAT","lpc11xx::c_can::CANEC","lpc11xx::c_can::CANBT","lpc11xx::c_can::CANINT","lpc11xx::c_can::CANTEST","lpc11xx::c_can::CANBRPE","lpc11xx::c_can::CANIF_CMDREQ","lpc11xx::c_can::CANIF_CMDMSK_W","lpc11xx::c_can::CANIF_CMDMSK_R","lpc11xx::c_can::CANIF_MSK1","lpc11xx::c_can::CANIF_MSK2","lpc11xx::c_can::CANIF_ARB1","lpc11xx::c_can::CANIF_ARB2","lpc11xx::c_can::CANIF_MCTRL","lpc11xx::c_can::CANIF_DA1","lpc11xx::c_can::CANIF_DA2","lpc11xx::c_can::CANIF_DB1","lpc11xx::c_can::CANIF_DB2","lpc11xx::c_can::CANTXREQ1","lpc11xx::c_can::CANTXREQ2","lpc11xx::c_can::CANND1","lpc11xx::c_can::CANND2","lpc11xx::c_can::CANIR1","lpc11xx::c_can::CANIR2","lpc11xx::c_can::CANMSGV1","lpc11xx::c_can::CANMSGV2","lpc11xx::c_can::CANCLKDIV","lpc11xx::gpio0::DATA","lpc11xx::gpio0::DIR","lpc11xx::gpio0::IS","lpc11xx::gpio0::IBE","lpc11xx::gpio0::IEV","lpc11xx::gpio0::IE","lpc11xx::gpio0::RIS","lpc11xx::gpio0::MIS","lpc11xx::gpio0::IC"],["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-Reg%3CU,+REG%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/lpc11xx/generic.rs.html#26-50\">Source</a><a href=\"#impl-Reg%3CU,+REG%3E\" class=\"anchor\">§</a><h3 class=\"code-header\">impl&lt;U, REG&gt; <a class=\"struct\" href=\"lpc11xx/generic/struct.Reg.html\" title=\"struct lpc11xx::generic::Reg\">Reg</a>&lt;U, REG&gt;<div class=\"where\">where\n    Self: <a class=\"trait\" href=\"lpc11xx/generic/trait.Readable.html\" title=\"trait lpc11xx::generic::Readable\">Readable</a>,\n    U: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.88.0/core/marker/trait.Copy.html\" title=\"trait core::marker::Copy\">Copy</a>,</div></h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.read\" class=\"method\"><a class=\"src rightside\" href=\"src/lpc11xx/generic.rs.html#44-49\">Source</a><h4 class=\"code-header\">pub fn <a href=\"lpc11xx/generic/struct.Reg.html#tymethod.read\" class=\"fn\">read</a>(&amp;self) -&gt; <a class=\"struct\" href=\"lpc11xx/generic/struct.R.html\" title=\"struct lpc11xx::generic::R\">R</a>&lt;U, Self&gt;</h4></section></summary><div class=\"docblock\"><p>Reads the contents of <code>Readable</code> register</p>\n<p>You can read the contents of a register in such way:</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code><span class=\"kw\">let </span>bits = periph.reg.read().bits();</code></pre></div>\n<p>or get the content of a particular field of a register.</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code><span class=\"kw\">let </span>reader = periph.reg.read();\n<span class=\"kw\">let </span>bits = reader.field1().bits();\n<span class=\"kw\">let </span>flag = reader.field2().bit_is_set();</code></pre></div>\n</div></details></div></details>",0,"lpc11xx::i2c::CONSET","lpc11xx::i2c::STAT","lpc11xx::i2c::DAT","lpc11xx::i2c::ADR0","lpc11xx::i2c::SCLH","lpc11xx::i2c::SCLL","lpc11xx::i2c::CONCLR","lpc11xx::i2c::MMCTRL","lpc11xx::i2c::ADR","lpc11xx::i2c::DATA_BUFFER","lpc11xx::i2c::MASK","lpc11xx::wwdt::WDMOD","lpc11xx::wwdt::WDTC","lpc11xx::wwdt::WDFEED","lpc11xx::wwdt::WDTV","lpc11xx::wwdt::WDWARNINT","lpc11xx::wwdt::WDWINDOW","lpc11xx::uart::RBR","lpc11xx::uart::THR","lpc11xx::uart::DLL","lpc11xx::uart::DLM","lpc11xx::uart::IER","lpc11xx::uart::IIR","lpc11xx::uart::FCR","lpc11xx::uart::LCR","lpc11xx::uart::MCR","lpc11xx::uart::LSR","lpc11xx::uart::MSR","lpc11xx::uart::SCR","lpc11xx::uart::ACR","lpc11xx::uart::FDR","lpc11xx::uart::TER","lpc11xx::uart::RS485CTRL","lpc11xx::uart::RS485ADRMATCH","lpc11xx::uart::RS485DLY","lpc11xx::ct16b0::IR","lpc11xx::ct16b0::TCR","lpc11xx::ct16b0::TC","lpc11xx::ct16b0::PR","lpc11xx::ct16b0::PC","lpc11xx::ct16b0::MCR","lpc11xx::ct16b0::MR","lpc11xx::ct16b0::CCR","lpc11xx::ct16b0::CR","lpc11xx::ct16b0::EMR","lpc11xx::ct16b0::CTCR","lpc11xx::ct16b0::PWMC","lpc11xx::ct32b0::IR","lpc11xx::ct32b0::TCR","lpc11xx::ct32b0::TC","lpc11xx::ct32b0::PR","lpc11xx::ct32b0::PC","lpc11xx::ct32b0::MCR","lpc11xx::ct32b0::MR","lpc11xx::ct32b0::CCR","lpc11xx::ct32b0::CR","lpc11xx::ct32b0::EMR","lpc11xx::ct32b0::CTCR","lpc11xx::ct32b0::PWMC","lpc11xx::adc::CR","lpc11xx::adc::GDR","lpc11xx::adc::STAT","lpc11xx::adc::INTEN","lpc11xx::adc::DR","lpc11xx::pmu::PCON","lpc11xx::pmu::GPREG","lpc11xx::pmu::GPREG4","lpc11xx::flashctrl::FLASHCFG","lpc11xx::flashctrl::FMSSTART","lpc11xx::flashctrl::FMSSTOP","lpc11xx::flashctrl::FMSW0","lpc11xx::flashctrl::FMSW1","lpc11xx::flashctrl::FMSW2","lpc11xx::flashctrl::FMSW3","lpc11xx::flashctrl::FMSTAT","lpc11xx::flashctrl::FMSTATCLR","lpc11xx::spi0::CR0","lpc11xx::spi0::CR1","lpc11xx::spi0::DR","lpc11xx::spi0::SR","lpc11xx::spi0::CPSR","lpc11xx::spi0::IMSC","lpc11xx::spi0::RIS","lpc11xx::spi0::MIS","lpc11xx::spi0::ICR","lpc11xx::iocon::IOCON_PIO2_6","lpc11xx::iocon::IOCON_PIO2_0","lpc11xx::iocon::IOCON_RESET_PIO0_0","lpc11xx::iocon::IOCON_PIO0_1","lpc11xx::iocon::IOCON_PIO1_8","lpc11xx::iocon::IOCON_PIO0_2","lpc11xx::iocon::IOCON_PIO2_7","lpc11xx::iocon::IOCON_PIO2_8","lpc11xx::iocon::IOCON_PIO2_1","lpc11xx::iocon::IOCON_PIO0_3","lpc11xx::iocon::IOCON_PIO0_4","lpc11xx::iocon::IOCON_PIO0_5","lpc11xx::iocon::IOCON_PIO1_9","lpc11xx::iocon::IOCON_PIO3_4","lpc11xx::iocon::IOCON_PIO2_4","lpc11xx::iocon::IOCON_PIO2_5","lpc11xx::iocon::IOCON_PIO3_5","lpc11xx::iocon::IOCON_PIO0_6","lpc11xx::iocon::IOCON_PIO0_7","lpc11xx::iocon::IOCON_PIO2_9","lpc11xx::iocon::IOCON_PIO2_10","lpc11xx::iocon::IOCON_PIO2_2","lpc11xx::iocon::IOCON_PIO0_8","lpc11xx::iocon::IOCON_PIO0_9","lpc11xx::iocon::IOCON_SWCLK_PIO0_10","lpc11xx::iocon::IOCON_PIO1_10","lpc11xx::iocon::IOCON_PIO2_11","lpc11xx::iocon::IOCON_R_PIO0_11","lpc11xx::iocon::IOCON_R_PIO1_0","lpc11xx::iocon::IOCON_R_PIO1_1","lpc11xx::iocon::IOCON_R_PIO1_2","lpc11xx::iocon::IOCON_PIO3_0","lpc11xx::iocon::IOCON_PIO3_1","lpc11xx::iocon::IOCON_PIO2_3","lpc11xx::iocon::IOCON_SWDIO_PIO1_3","lpc11xx::iocon::IOCON_PIO1_4","lpc11xx::iocon::IOCON_PIO1_11","lpc11xx::iocon::IOCON_PIO3_2","lpc11xx::iocon::IOCON_PIO1_5","lpc11xx::iocon::IOCON_PIO1_6","lpc11xx::iocon::IOCON_PIO1_7","lpc11xx::iocon::IOCON_PIO3_3","lpc11xx::iocon::IOCON_SCK0_LOC","lpc11xx::iocon::IOCON_DSR_LOC","lpc11xx::iocon::IOCON_DCD_LOC","lpc11xx::iocon::IOCON_RI_LOC","lpc11xx::iocon::IOCON_SSEL1_LOC","lpc11xx::iocon::IOCON_CT16B0_CAP0_LOC","lpc11xx::iocon::IOCON_SCK1_LOC","lpc11xx::iocon::IOCON_MISO1_LOC","lpc11xx::iocon::IOCON_MOSI1_LOC","lpc11xx::iocon::IOCON_CT32B0_CAP0_LOC","lpc11xx::iocon::IOCON_RXD_LOC","lpc11xx::syscon::SYSMEMREMAP","lpc11xx::syscon::PRESETCTRL","lpc11xx::syscon::SYSPLLCTRL","lpc11xx::syscon::SYSPLLSTAT","lpc11xx::syscon::SYSOSCCTRL","lpc11xx::syscon::WDTOSCCTRL","lpc11xx::syscon::IRCCTRL","lpc11xx::syscon::SYSRSTSTAT","lpc11xx::syscon::SYSPLLCLKSEL","lpc11xx::syscon::SYSPLLCLKUEN","lpc11xx::syscon::MAINCLKSEL","lpc11xx::syscon::MAINCLKUEN","lpc11xx::syscon::SYSAHBCLKDIV","lpc11xx::syscon::SYSAHBCLKCTRL","lpc11xx::syscon::SSP0CLKDIV","lpc11xx::syscon::UARTCLKDIV","lpc11xx::syscon::SSP1CLKDIV","lpc11xx::syscon::WDTCLKSEL","lpc11xx::syscon::WDTCLKUEN","lpc11xx::syscon::WDTCLKDIV","lpc11xx::syscon::CLKOUTCLKSEL","lpc11xx::syscon::CLKOUTUEN","lpc11xx::syscon::CLKOUTCLKDIV","lpc11xx::syscon::PIOPORCAP0","lpc11xx::syscon::PIOPORCAP1","lpc11xx::syscon::BODCTRL","lpc11xx::syscon::SYSTCKCAL","lpc11xx::syscon::NMISRC","lpc11xx::syscon::STARTAPRP0","lpc11xx::syscon::STARTERP0","lpc11xx::syscon::STARTRSRP0CLR","lpc11xx::syscon::STARTSRP0","lpc11xx::syscon::PDSLEEPCFG","lpc11xx::syscon::PDAWAKECFG","lpc11xx::syscon::PDRUNCFG","lpc11xx::syscon::DEVICE_ID","lpc11xx::c_can::CANCNTL","lpc11xx::c_can::CANSTAT","lpc11xx::c_can::CANEC","lpc11xx::c_can::CANBT","lpc11xx::c_can::CANINT","lpc11xx::c_can::CANTEST","lpc11xx::c_can::CANBRPE","lpc11xx::c_can::CANIF_CMDREQ","lpc11xx::c_can::CANIF_CMDMSK_W","lpc11xx::c_can::CANIF_CMDMSK_R","lpc11xx::c_can::CANIF_MSK1","lpc11xx::c_can::CANIF_MSK2","lpc11xx::c_can::CANIF_ARB1","lpc11xx::c_can::CANIF_ARB2","lpc11xx::c_can::CANIF_MCTRL","lpc11xx::c_can::CANIF_DA1","lpc11xx::c_can::CANIF_DA2","lpc11xx::c_can::CANIF_DB1","lpc11xx::c_can::CANIF_DB2","lpc11xx::c_can::CANTXREQ1","lpc11xx::c_can::CANTXREQ2","lpc11xx::c_can::CANND1","lpc11xx::c_can::CANND2","lpc11xx::c_can::CANIR1","lpc11xx::c_can::CANIR2","lpc11xx::c_can::CANMSGV1","lpc11xx::c_can::CANMSGV2","lpc11xx::c_can::CANCLKDIV","lpc11xx::gpio0::DATA","lpc11xx::gpio0::DIR","lpc11xx::gpio0::IS","lpc11xx::gpio0::IBE","lpc11xx::gpio0::IEV","lpc11xx::gpio0::IE","lpc11xx::gpio0::RIS","lpc11xx::gpio0::MIS","lpc11xx::gpio0::IC"],["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-Reg%3CU,+REG%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/lpc11xx/generic.rs.html#51-63\">Source</a><a href=\"#impl-Reg%3CU,+REG%3E\" class=\"anchor\">§</a><h3 class=\"code-header\">impl&lt;U, REG&gt; <a class=\"struct\" href=\"lpc11xx/generic/struct.Reg.html\" title=\"struct lpc11xx::generic::Reg\">Reg</a>&lt;U, REG&gt;<div class=\"where\">where\n    Self: <a class=\"trait\" href=\"lpc11xx/generic/trait.ResetValue.html\" title=\"trait lpc11xx::generic::ResetValue\">ResetValue</a>&lt;Type = U&gt; + <a class=\"trait\" href=\"lpc11xx/generic/trait.Writable.html\" title=\"trait lpc11xx::generic::Writable\">Writable</a>,\n    U: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.88.0/core/marker/trait.Copy.html\" title=\"trait core::marker::Copy\">Copy</a>,</div></h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.reset\" class=\"method\"><a class=\"src rightside\" href=\"src/lpc11xx/generic.rs.html#60-62\">Source</a><h4 class=\"code-header\">pub fn <a href=\"lpc11xx/generic/struct.Reg.html#tymethod.reset\" class=\"fn\">reset</a>(&amp;self)</h4></section></summary><div class=\"docblock\"><p>Writes the reset value to <code>Writable</code> register</p>\n<p>Resets the register to its initial state</p>\n</div></details></div></details>",0,"lpc11xx::i2c::CONSET","lpc11xx::i2c::STAT","lpc11xx::i2c::DAT","lpc11xx::i2c::ADR0","lpc11xx::i2c::SCLH","lpc11xx::i2c::SCLL","lpc11xx::i2c::CONCLR","lpc11xx::i2c::MMCTRL","lpc11xx::i2c::ADR","lpc11xx::i2c::DATA_BUFFER","lpc11xx::i2c::MASK","lpc11xx::wwdt::WDMOD","lpc11xx::wwdt::WDTC","lpc11xx::wwdt::WDFEED","lpc11xx::wwdt::WDTV","lpc11xx::wwdt::WDWARNINT","lpc11xx::wwdt::WDWINDOW","lpc11xx::uart::RBR","lpc11xx::uart::THR","lpc11xx::uart::DLL","lpc11xx::uart::DLM","lpc11xx::uart::IER","lpc11xx::uart::IIR","lpc11xx::uart::FCR","lpc11xx::uart::LCR","lpc11xx::uart::MCR","lpc11xx::uart::LSR","lpc11xx::uart::MSR","lpc11xx::uart::SCR","lpc11xx::uart::ACR","lpc11xx::uart::FDR","lpc11xx::uart::TER","lpc11xx::uart::RS485CTRL","lpc11xx::uart::RS485ADRMATCH","lpc11xx::uart::RS485DLY","lpc11xx::ct16b0::IR","lpc11xx::ct16b0::TCR","lpc11xx::ct16b0::TC","lpc11xx::ct16b0::PR","lpc11xx::ct16b0::PC","lpc11xx::ct16b0::MCR","lpc11xx::ct16b0::MR","lpc11xx::ct16b0::CCR","lpc11xx::ct16b0::CR","lpc11xx::ct16b0::EMR","lpc11xx::ct16b0::CTCR","lpc11xx::ct16b0::PWMC","lpc11xx::ct32b0::IR","lpc11xx::ct32b0::TCR","lpc11xx::ct32b0::TC","lpc11xx::ct32b0::PR","lpc11xx::ct32b0::PC","lpc11xx::ct32b0::MCR","lpc11xx::ct32b0::MR","lpc11xx::ct32b0::CCR","lpc11xx::ct32b0::CR","lpc11xx::ct32b0::EMR","lpc11xx::ct32b0::CTCR","lpc11xx::ct32b0::PWMC","lpc11xx::adc::CR","lpc11xx::adc::GDR","lpc11xx::adc::STAT","lpc11xx::adc::INTEN","lpc11xx::adc::DR","lpc11xx::pmu::PCON","lpc11xx::pmu::GPREG","lpc11xx::pmu::GPREG4","lpc11xx::flashctrl::FLASHCFG","lpc11xx::flashctrl::FMSSTART","lpc11xx::flashctrl::FMSSTOP","lpc11xx::flashctrl::FMSW0","lpc11xx::flashctrl::FMSW1","lpc11xx::flashctrl::FMSW2","lpc11xx::flashctrl::FMSW3","lpc11xx::flashctrl::FMSTAT","lpc11xx::flashctrl::FMSTATCLR","lpc11xx::spi0::CR0","lpc11xx::spi0::CR1","lpc11xx::spi0::DR","lpc11xx::spi0::SR","lpc11xx::spi0::CPSR","lpc11xx::spi0::IMSC","lpc11xx::spi0::RIS","lpc11xx::spi0::MIS","lpc11xx::spi0::ICR","lpc11xx::iocon::IOCON_PIO2_6","lpc11xx::iocon::IOCON_PIO2_0","lpc11xx::iocon::IOCON_RESET_PIO0_0","lpc11xx::iocon::IOCON_PIO0_1","lpc11xx::iocon::IOCON_PIO1_8","lpc11xx::iocon::IOCON_PIO0_2","lpc11xx::iocon::IOCON_PIO2_7","lpc11xx::iocon::IOCON_PIO2_8","lpc11xx::iocon::IOCON_PIO2_1","lpc11xx::iocon::IOCON_PIO0_3","lpc11xx::iocon::IOCON_PIO0_4","lpc11xx::iocon::IOCON_PIO0_5","lpc11xx::iocon::IOCON_PIO1_9","lpc11xx::iocon::IOCON_PIO3_4","lpc11xx::iocon::IOCON_PIO2_4","lpc11xx::iocon::IOCON_PIO2_5","lpc11xx::iocon::IOCON_PIO3_5","lpc11xx::iocon::IOCON_PIO0_6","lpc11xx::iocon::IOCON_PIO0_7","lpc11xx::iocon::IOCON_PIO2_9","lpc11xx::iocon::IOCON_PIO2_10","lpc11xx::iocon::IOCON_PIO2_2","lpc11xx::iocon::IOCON_PIO0_8","lpc11xx::iocon::IOCON_PIO0_9","lpc11xx::iocon::IOCON_SWCLK_PIO0_10","lpc11xx::iocon::IOCON_PIO1_10","lpc11xx::iocon::IOCON_PIO2_11","lpc11xx::iocon::IOCON_R_PIO0_11","lpc11xx::iocon::IOCON_R_PIO1_0","lpc11xx::iocon::IOCON_R_PIO1_1","lpc11xx::iocon::IOCON_R_PIO1_2","lpc11xx::iocon::IOCON_PIO3_0","lpc11xx::iocon::IOCON_PIO3_1","lpc11xx::iocon::IOCON_PIO2_3","lpc11xx::iocon::IOCON_SWDIO_PIO1_3","lpc11xx::iocon::IOCON_PIO1_4","lpc11xx::iocon::IOCON_PIO1_11","lpc11xx::iocon::IOCON_PIO3_2","lpc11xx::iocon::IOCON_PIO1_5","lpc11xx::iocon::IOCON_PIO1_6","lpc11xx::iocon::IOCON_PIO1_7","lpc11xx::iocon::IOCON_PIO3_3","lpc11xx::iocon::IOCON_SCK0_LOC","lpc11xx::iocon::IOCON_DSR_LOC","lpc11xx::iocon::IOCON_DCD_LOC","lpc11xx::iocon::IOCON_RI_LOC","lpc11xx::iocon::IOCON_SSEL1_LOC","lpc11xx::iocon::IOCON_CT16B0_CAP0_LOC","lpc11xx::iocon::IOCON_SCK1_LOC","lpc11xx::iocon::IOCON_MISO1_LOC","lpc11xx::iocon::IOCON_MOSI1_LOC","lpc11xx::iocon::IOCON_CT32B0_CAP0_LOC","lpc11xx::iocon::IOCON_RXD_LOC","lpc11xx::syscon::SYSMEMREMAP","lpc11xx::syscon::PRESETCTRL","lpc11xx::syscon::SYSPLLCTRL","lpc11xx::syscon::SYSPLLSTAT","lpc11xx::syscon::SYSOSCCTRL","lpc11xx::syscon::WDTOSCCTRL","lpc11xx::syscon::IRCCTRL","lpc11xx::syscon::SYSRSTSTAT","lpc11xx::syscon::SYSPLLCLKSEL","lpc11xx::syscon::SYSPLLCLKUEN","lpc11xx::syscon::MAINCLKSEL","lpc11xx::syscon::MAINCLKUEN","lpc11xx::syscon::SYSAHBCLKDIV","lpc11xx::syscon::SYSAHBCLKCTRL","lpc11xx::syscon::SSP0CLKDIV","lpc11xx::syscon::UARTCLKDIV","lpc11xx::syscon::SSP1CLKDIV","lpc11xx::syscon::WDTCLKSEL","lpc11xx::syscon::WDTCLKUEN","lpc11xx::syscon::WDTCLKDIV","lpc11xx::syscon::CLKOUTCLKSEL","lpc11xx::syscon::CLKOUTUEN","lpc11xx::syscon::CLKOUTCLKDIV","lpc11xx::syscon::PIOPORCAP0","lpc11xx::syscon::PIOPORCAP1","lpc11xx::syscon::BODCTRL","lpc11xx::syscon::SYSTCKCAL","lpc11xx::syscon::NMISRC","lpc11xx::syscon::STARTAPRP0","lpc11xx::syscon::STARTERP0","lpc11xx::syscon::STARTRSRP0CLR","lpc11xx::syscon::STARTSRP0","lpc11xx::syscon::PDSLEEPCFG","lpc11xx::syscon::PDAWAKECFG","lpc11xx::syscon::PDRUNCFG","lpc11xx::syscon::DEVICE_ID","lpc11xx::c_can::CANCNTL","lpc11xx::c_can::CANSTAT","lpc11xx::c_can::CANEC","lpc11xx::c_can::CANBT","lpc11xx::c_can::CANINT","lpc11xx::c_can::CANTEST","lpc11xx::c_can::CANBRPE","lpc11xx::c_can::CANIF_CMDREQ","lpc11xx::c_can::CANIF_CMDMSK_W","lpc11xx::c_can::CANIF_CMDMSK_R","lpc11xx::c_can::CANIF_MSK1","lpc11xx::c_can::CANIF_MSK2","lpc11xx::c_can::CANIF_ARB1","lpc11xx::c_can::CANIF_ARB2","lpc11xx::c_can::CANIF_MCTRL","lpc11xx::c_can::CANIF_DA1","lpc11xx::c_can::CANIF_DA2","lpc11xx::c_can::CANIF_DB1","lpc11xx::c_can::CANIF_DB2","lpc11xx::c_can::CANTXREQ1","lpc11xx::c_can::CANTXREQ2","lpc11xx::c_can::CANND1","lpc11xx::c_can::CANND2","lpc11xx::c_can::CANIR1","lpc11xx::c_can::CANIR2","lpc11xx::c_can::CANMSGV1","lpc11xx::c_can::CANMSGV2","lpc11xx::c_can::CANCLKDIV","lpc11xx::gpio0::DATA","lpc11xx::gpio0::DIR","lpc11xx::gpio0::IS","lpc11xx::gpio0::IBE","lpc11xx::gpio0::IEV","lpc11xx::gpio0::IE","lpc11xx::gpio0::RIS","lpc11xx::gpio0::MIS","lpc11xx::gpio0::IC"],["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-Reg%3CU,+REG%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/lpc11xx/generic.rs.html#64-97\">Source</a><a href=\"#impl-Reg%3CU,+REG%3E\" class=\"anchor\">§</a><h3 class=\"code-header\">impl&lt;U, REG&gt; <a class=\"struct\" href=\"lpc11xx/generic/struct.Reg.html\" title=\"struct lpc11xx::generic::Reg\">Reg</a>&lt;U, REG&gt;<div class=\"where\">where\n    Self: <a class=\"trait\" href=\"lpc11xx/generic/trait.ResetValue.html\" title=\"trait lpc11xx::generic::ResetValue\">ResetValue</a>&lt;Type = U&gt; + <a class=\"trait\" href=\"lpc11xx/generic/trait.Writable.html\" title=\"trait lpc11xx::generic::Writable\">Writable</a>,\n    U: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.88.0/core/marker/trait.Copy.html\" title=\"trait core::marker::Copy\">Copy</a>,</div></h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.write\" class=\"method\"><a class=\"src rightside\" href=\"src/lpc11xx/generic.rs.html#85-96\">Source</a><h4 class=\"code-header\">pub fn <a href=\"lpc11xx/generic/struct.Reg.html#tymethod.write\" class=\"fn\">write</a>&lt;F&gt;(&amp;self, f: F)<div class=\"where\">where\n    F: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.88.0/core/ops/function/trait.FnOnce.html\" title=\"trait core::ops::function::FnOnce\">FnOnce</a>(&amp;mut <a class=\"struct\" href=\"lpc11xx/generic/struct.W.html\" title=\"struct lpc11xx::generic::W\">W</a>&lt;U, Self&gt;) -&gt; &amp;mut <a class=\"struct\" href=\"lpc11xx/generic/struct.W.html\" title=\"struct lpc11xx::generic::W\">W</a>&lt;U, Self&gt;,</div></h4></section></summary><div class=\"docblock\"><p>Writes bits to <code>Writable</code> register</p>\n<p>You can write raw bits into a register:</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code>periph.reg.write(|w| <span class=\"kw\">unsafe </span>{ w.bits(rawbits) });</code></pre></div>\n<p>or write only the fields you need:</p>\n\n<div class=\"example-wrap ignore\"><a href=\"#\" class=\"tooltip\" title=\"This example is not tested\">ⓘ</a><pre class=\"rust rust-example-rendered\"><code>periph.reg.write(|w| w\n    .field1().bits(newfield1bits)\n    .field2().set_bit()\n    .field3().variant(VARIANT)\n);</code></pre></div>\n<p>Other fields will have reset value.</p>\n</div></details></div></details>",0,"lpc11xx::i2c::CONSET","lpc11xx::i2c::STAT","lpc11xx::i2c::DAT","lpc11xx::i2c::ADR0","lpc11xx::i2c::SCLH","lpc11xx::i2c::SCLL","lpc11xx::i2c::CONCLR","lpc11xx::i2c::MMCTRL","lpc11xx::i2c::ADR","lpc11xx::i2c::DATA_BUFFER","lpc11xx::i2c::MASK","lpc11xx::wwdt::WDMOD","lpc11xx::wwdt::WDTC","lpc11xx::wwdt::WDFEED","lpc11xx::wwdt::WDTV","lpc11xx::wwdt::WDWARNINT","lpc11xx::wwdt::WDWINDOW","lpc11xx::uart::RBR","lpc11xx::uart::THR","lpc11xx::uart::DLL","lpc11xx::uart::DLM","lpc11xx::uart::IER","lpc11xx::uart::IIR","lpc11xx::uart::FCR","lpc11xx::uart::LCR","lpc11xx::uart::MCR","lpc11xx::uart::LSR","lpc11xx::uart::MSR","lpc11xx::uart::SCR","lpc11xx::uart::ACR","lpc11xx::uart::FDR","lpc11xx::uart::TER","lpc11xx::uart::RS485CTRL","lpc11xx::uart::RS485ADRMATCH","lpc11xx::uart::RS485DLY","lpc11xx::ct16b0::IR","lpc11xx::ct16b0::TCR","lpc11xx::ct16b0::TC","lpc11xx::ct16b0::PR","lpc11xx::ct16b0::PC","lpc11xx::ct16b0::MCR","lpc11xx::ct16b0::MR","lpc11xx::ct16b0::CCR","lpc11xx::ct16b0::CR","lpc11xx::ct16b0::EMR","lpc11xx::ct16b0::CTCR","lpc11xx::ct16b0::PWMC","lpc11xx::ct32b0::IR","lpc11xx::ct32b0::TCR","lpc11xx::ct32b0::TC","lpc11xx::ct32b0::PR","lpc11xx::ct32b0::PC","lpc11xx::ct32b0::MCR","lpc11xx::ct32b0::MR","lpc11xx::ct32b0::CCR","lpc11xx::ct32b0::CR","lpc11xx::ct32b0::EMR","lpc11xx::ct32b0::CTCR","lpc11xx::ct32b0::PWMC","lpc11xx::adc::CR","lpc11xx::adc::GDR","lpc11xx::adc::STAT","lpc11xx::adc::INTEN","lpc11xx::adc::DR","lpc11xx::pmu::PCON","lpc11xx::pmu::GPREG","lpc11xx::pmu::GPREG4","lpc11xx::flashctrl::FLASHCFG","lpc11xx::flashctrl::FMSSTART","lpc11xx::flashctrl::FMSSTOP","lpc11xx::flashctrl::FMSW0","lpc11xx::flashctrl::FMSW1","lpc11xx::flashctrl::FMSW2","lpc11xx::flashctrl::FMSW3","lpc11xx::flashctrl::FMSTAT","lpc11xx::flashctrl::FMSTATCLR","lpc11xx::spi0::CR0","lpc11xx::spi0::CR1","lpc11xx::spi0::DR","lpc11xx::spi0::SR","lpc11xx::spi0::CPSR","lpc11xx::spi0::IMSC","lpc11xx::spi0::RIS","lpc11xx::spi0::MIS","lpc11xx::spi0::ICR","lpc11xx::iocon::IOCON_PIO2_6","lpc11xx::iocon::IOCON_PIO2_0","lpc11xx::iocon::IOCON_RESET_PIO0_0","lpc11xx::iocon::IOCON_PIO0_1","lpc11xx::iocon::IOCON_PIO1_8","lpc11xx::iocon::IOCON_PIO0_2","lpc11xx::iocon::IOCON_PIO2_7","lpc11xx::iocon::IOCON_PIO2_8","lpc11xx::iocon::IOCON_PIO2_1","lpc11xx::iocon::IOCON_PIO0_3","lpc11xx::iocon::IOCON_PIO0_4","lpc11xx::iocon::IOCON_PIO0_5","lpc11xx::iocon::IOCON_PIO1_9","lpc11xx::iocon::IOCON_PIO3_4","lpc11xx::iocon::IOCON_PIO2_4","lpc11xx::iocon::IOCON_PIO2_5","lpc11xx::iocon::IOCON_PIO3_5","lpc11xx::iocon::IOCON_PIO0_6","lpc11xx::iocon::IOCON_PIO0_7","lpc11xx::iocon::IOCON_PIO2_9","lpc11xx::iocon::IOCON_PIO2_10","lpc11xx::iocon::IOCON_PIO2_2","lpc11xx::iocon::IOCON_PIO0_8","lpc11xx::iocon::IOCON_PIO0_9","lpc11xx::iocon::IOCON_SWCLK_PIO0_10","lpc11xx::iocon::IOCON_PIO1_10","lpc11xx::iocon::IOCON_PIO2_11","lpc11xx::iocon::IOCON_R_PIO0_11","lpc11xx::iocon::IOCON_R_PIO1_0","lpc11xx::iocon::IOCON_R_PIO1_1","lpc11xx::iocon::IOCON_R_PIO1_2","lpc11xx::iocon::IOCON_PIO3_0","lpc11xx::iocon::IOCON_PIO3_1","lpc11xx::iocon::IOCON_PIO2_3","lpc11xx::iocon::IOCON_SWDIO_PIO1_3","lpc11xx::iocon::IOCON_PIO1_4","lpc11xx::iocon::IOCON_PIO1_11","lpc11xx::iocon::IOCON_PIO3_2","lpc11xx::iocon::IOCON_PIO1_5","lpc11xx::iocon::IOCON_PIO1_6","lpc11xx::iocon::IOCON_PIO1_7","lpc11xx::iocon::IOCON_PIO3_3","lpc11xx::iocon::IOCON_SCK0_LOC","lpc11xx::iocon::IOCON_DSR_LOC","lpc11xx::iocon::IOCON_DCD_LOC","lpc11xx::iocon::IOCON_RI_LOC","lpc11xx::iocon::IOCON_SSEL1_LOC","lpc11xx::iocon::IOCON_CT16B0_CAP0_LOC","lpc11xx::iocon::IOCON_SCK1_LOC","lpc11xx::iocon::IOCON_MISO1_LOC","lpc11xx::iocon::IOCON_MOSI1_LOC","lpc11xx::iocon::IOCON_CT32B0_CAP0_LOC","lpc11xx::iocon::IOCON_RXD_LOC","lpc11xx::syscon::SYSMEMREMAP","lpc11xx::syscon::PRESETCTRL","lpc11xx::syscon::SYSPLLCTRL","lpc11xx::syscon::SYSPLLSTAT","lpc11xx::syscon::SYSOSCCTRL","lpc11xx::syscon::WDTOSCCTRL","lpc11xx::syscon::IRCCTRL","lpc11xx::syscon::SYSRSTSTAT","lpc11xx::syscon::SYSPLLCLKSEL","lpc11xx::syscon::SYSPLLCLKUEN","lpc11xx::syscon::MAINCLKSEL","lpc11xx::syscon::MAINCLKUEN","lpc11xx::syscon::SYSAHBCLKDIV","lpc11xx::syscon::SYSAHBCLKCTRL","lpc11xx::syscon::SSP0CLKDIV","lpc11xx::syscon::UARTCLKDIV","lpc11xx::syscon::SSP1CLKDIV","lpc11xx::syscon::WDTCLKSEL","lpc11xx::syscon::WDTCLKUEN","lpc11xx::syscon::WDTCLKDIV","lpc11xx::syscon::CLKOUTCLKSEL","lpc11xx::syscon::CLKOUTUEN","lpc11xx::syscon::CLKOUTCLKDIV","lpc11xx::syscon::PIOPORCAP0","lpc11xx::syscon::PIOPORCAP1","lpc11xx::syscon::BODCTRL","lpc11xx::syscon::SYSTCKCAL","lpc11xx::syscon::NMISRC","lpc11xx::syscon::STARTAPRP0","lpc11xx::syscon::STARTERP0","lpc11xx::syscon::STARTRSRP0CLR","lpc11xx::syscon::STARTSRP0","lpc11xx::syscon::PDSLEEPCFG","lpc11xx::syscon::PDAWAKECFG","lpc11xx::syscon::PDRUNCFG","lpc11xx::syscon::DEVICE_ID","lpc11xx::c_can::CANCNTL","lpc11xx::c_can::CANSTAT","lpc11xx::c_can::CANEC","lpc11xx::c_can::CANBT","lpc11xx::c_can::CANINT","lpc11xx::c_can::CANTEST","lpc11xx::c_can::CANBRPE","lpc11xx::c_can::CANIF_CMDREQ","lpc11xx::c_can::CANIF_CMDMSK_W","lpc11xx::c_can::CANIF_CMDMSK_R","lpc11xx::c_can::CANIF_MSK1","lpc11xx::c_can::CANIF_MSK2","lpc11xx::c_can::CANIF_ARB1","lpc11xx::c_can::CANIF_ARB2","lpc11xx::c_can::CANIF_MCTRL","lpc11xx::c_can::CANIF_DA1","lpc11xx::c_can::CANIF_DA2","lpc11xx::c_can::CANIF_DB1","lpc11xx::c_can::CANIF_DB2","lpc11xx::c_can::CANTXREQ1","lpc11xx::c_can::CANTXREQ2","lpc11xx::c_can::CANND1","lpc11xx::c_can::CANND2","lpc11xx::c_can::CANIR1","lpc11xx::c_can::CANIR2","lpc11xx::c_can::CANMSGV1","lpc11xx::c_can::CANMSGV2","lpc11xx::c_can::CANCLKDIV","lpc11xx::gpio0::DATA","lpc11xx::gpio0::DIR","lpc11xx::gpio0::IS","lpc11xx::gpio0::IBE","lpc11xx::gpio0::IEV","lpc11xx::gpio0::IE","lpc11xx::gpio0::RIS","lpc11xx::gpio0::MIS","lpc11xx::gpio0::IC"],["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-Reg%3CU,+REG%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/lpc11xx/generic.rs.html#98-119\">Source</a><a href=\"#impl-Reg%3CU,+REG%3E\" class=\"anchor\">§</a><h3 class=\"code-header\">impl&lt;U, REG&gt; <a class=\"struct\" href=\"lpc11xx/generic/struct.Reg.html\" title=\"struct lpc11xx::generic::Reg\">Reg</a>&lt;U, REG&gt;<div class=\"where\">where\n    Self: <a class=\"trait\" href=\"lpc11xx/generic/trait.Writable.html\" title=\"trait lpc11xx::generic::Writable\">Writable</a>,\n    U: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.88.0/core/marker/trait.Copy.html\" title=\"trait core::marker::Copy\">Copy</a> + <a class=\"trait\" href=\"https://doc.rust-lang.org/1.88.0/core/default/trait.Default.html\" title=\"trait core::default::Default\">Default</a>,</div></h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.write_with_zero\" class=\"method\"><a class=\"src rightside\" href=\"src/lpc11xx/generic.rs.html#107-118\">Source</a><h4 class=\"code-header\">pub fn <a href=\"lpc11xx/generic/struct.Reg.html#tymethod.write_with_zero\" class=\"fn\">write_with_zero</a>&lt;F&gt;(&amp;self, f: F)<div class=\"where\">where\n    F: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.88.0/core/ops/function/trait.FnOnce.html\" title=\"trait core::ops::function::FnOnce\">FnOnce</a>(&amp;mut <a class=\"struct\" href=\"lpc11xx/generic/struct.W.html\" title=\"struct lpc11xx::generic::W\">W</a>&lt;U, Self&gt;) -&gt; &amp;mut <a class=\"struct\" href=\"lpc11xx/generic/struct.W.html\" title=\"struct lpc11xx::generic::W\">W</a>&lt;U, Self&gt;,</div></h4></section></summary><div class=\"docblock\"><p>Writes Zero to <code>Writable</code> register</p>\n<p>Similar to <code>write</code>, but unused bits will contain 0.</p>\n</div></details></div></details>",0,"lpc11xx::i2c::CONSET","lpc11xx::i2c::STAT","lpc11xx::i2c::DAT","lpc11xx::i2c::ADR0","lpc11xx::i2c::SCLH","lpc11xx::i2c::SCLL","lpc11xx::i2c::CONCLR","lpc11xx::i2c::MMCTRL","lpc11xx::i2c::ADR","lpc11xx::i2c::DATA_BUFFER","lpc11xx::i2c::MASK","lpc11xx::wwdt::WDMOD","lpc11xx::wwdt::WDTC","lpc11xx::wwdt::WDFEED","lpc11xx::wwdt::WDTV","lpc11xx::wwdt::WDWARNINT","lpc11xx::wwdt::WDWINDOW","lpc11xx::uart::RBR","lpc11xx::uart::THR","lpc11xx::uart::DLL","lpc11xx::uart::DLM","lpc11xx::uart::IER","lpc11xx::uart::IIR","lpc11xx::uart::FCR","lpc11xx::uart::LCR","lpc11xx::uart::MCR","lpc11xx::uart::LSR","lpc11xx::uart::MSR","lpc11xx::uart::SCR","lpc11xx::uart::ACR","lpc11xx::uart::FDR","lpc11xx::uart::TER","lpc11xx::uart::RS485CTRL","lpc11xx::uart::RS485ADRMATCH","lpc11xx::uart::RS485DLY","lpc11xx::ct16b0::IR","lpc11xx::ct16b0::TCR","lpc11xx::ct16b0::TC","lpc11xx::ct16b0::PR","lpc11xx::ct16b0::PC","lpc11xx::ct16b0::MCR","lpc11xx::ct16b0::MR","lpc11xx::ct16b0::CCR","lpc11xx::ct16b0::CR","lpc11xx::ct16b0::EMR","lpc11xx::ct16b0::CTCR","lpc11xx::ct16b0::PWMC","lpc11xx::ct32b0::IR","lpc11xx::ct32b0::TCR","lpc11xx::ct32b0::TC","lpc11xx::ct32b0::PR","lpc11xx::ct32b0::PC","lpc11xx::ct32b0::MCR","lpc11xx::ct32b0::MR","lpc11xx::ct32b0::CCR","lpc11xx::ct32b0::CR","lpc11xx::ct32b0::EMR","lpc11xx::ct32b0::CTCR","lpc11xx::ct32b0::PWMC","lpc11xx::adc::CR","lpc11xx::adc::GDR","lpc11xx::adc::STAT","lpc11xx::adc::INTEN","lpc11xx::adc::DR","lpc11xx::pmu::PCON","lpc11xx::pmu::GPREG","lpc11xx::pmu::GPREG4","lpc11xx::flashctrl::FLASHCFG","lpc11xx::flashctrl::FMSSTART","lpc11xx::flashctrl::FMSSTOP","lpc11xx::flashctrl::FMSW0","lpc11xx::flashctrl::FMSW1","lpc11xx::flashctrl::FMSW2","lpc11xx::flashctrl::FMSW3","lpc11xx::flashctrl::FMSTAT","lpc11xx::flashctrl::FMSTATCLR","lpc11xx::spi0::CR0","lpc11xx::spi0::CR1","lpc11xx::spi0::DR","lpc11xx::spi0::SR","lpc11xx::spi0::CPSR","lpc11xx::spi0::IMSC","lpc11xx::spi0::RIS","lpc11xx::spi0::MIS","lpc11xx::spi0::ICR","lpc11xx::iocon::IOCON_PIO2_6","lpc11xx::iocon::IOCON_PIO2_0","lpc11xx::iocon::IOCON_RESET_PIO0_0","lpc11xx::iocon::IOCON_PIO0_1","lpc11xx::iocon::IOCON_PIO1_8","lpc11xx::iocon::IOCON_PIO0_2","lpc11xx::iocon::IOCON_PIO2_7","lpc11xx::iocon::IOCON_PIO2_8","lpc11xx::iocon::IOCON_PIO2_1","lpc11xx::iocon::IOCON_PIO0_3","lpc11xx::iocon::IOCON_PIO0_4","lpc11xx::iocon::IOCON_PIO0_5","lpc11xx::iocon::IOCON_PIO1_9","lpc11xx::iocon::IOCON_PIO3_4","lpc11xx::iocon::IOCON_PIO2_4","lpc11xx::iocon::IOCON_PIO2_5","lpc11xx::iocon::IOCON_PIO3_5","lpc11xx::iocon::IOCON_PIO0_6","lpc11xx::iocon::IOCON_PIO0_7","lpc11xx::iocon::IOCON_PIO2_9","lpc11xx::iocon::IOCON_PIO2_10","lpc11xx::iocon::IOCON_PIO2_2","lpc11xx::iocon::IOCON_PIO0_8","lpc11xx::iocon::IOCON_PIO0_9","lpc11xx::iocon::IOCON_SWCLK_PIO0_10","lpc11xx::iocon::IOCON_PIO1_10","lpc11xx::iocon::IOCON_PIO2_11","lpc11xx::iocon::IOCON_R_PIO0_11","lpc11xx::iocon::IOCON_R_PIO1_0","lpc11xx::iocon::IOCON_R_PIO1_1","lpc11xx::iocon::IOCON_R_PIO1_2","lpc11xx::iocon::IOCON_PIO3_0","lpc11xx::iocon::IOCON_PIO3_1","lpc11xx::iocon::IOCON_PIO2_3","lpc11xx::iocon::IOCON_SWDIO_PIO1_3","lpc11xx::iocon::IOCON_PIO1_4","lpc11xx::iocon::IOCON_PIO1_11","lpc11xx::iocon::IOCON_PIO3_2","lpc11xx::iocon::IOCON_PIO1_5","lpc11xx::iocon::IOCON_PIO1_6","lpc11xx::iocon::IOCON_PIO1_7","lpc11xx::iocon::IOCON_PIO3_3","lpc11xx::iocon::IOCON_SCK0_LOC","lpc11xx::iocon::IOCON_DSR_LOC","lpc11xx::iocon::IOCON_DCD_LOC","lpc11xx::iocon::IOCON_RI_LOC","lpc11xx::iocon::IOCON_SSEL1_LOC","lpc11xx::iocon::IOCON_CT16B0_CAP0_LOC","lpc11xx::iocon::IOCON_SCK1_LOC","lpc11xx::iocon::IOCON_MISO1_LOC","lpc11xx::iocon::IOCON_MOSI1_LOC","lpc11xx::iocon::IOCON_CT32B0_CAP0_LOC","lpc11xx::iocon::IOCON_RXD_LOC","lpc11xx::syscon::SYSMEMREMAP","lpc11xx::syscon::PRESETCTRL","lpc11xx::syscon::SYSPLLCTRL","lpc11xx::syscon::SYSPLLSTAT","lpc11xx::syscon::SYSOSCCTRL","lpc11xx::syscon::WDTOSCCTRL","lpc11xx::syscon::IRCCTRL","lpc11xx::syscon::SYSRSTSTAT","lpc11xx::syscon::SYSPLLCLKSEL","lpc11xx::syscon::SYSPLLCLKUEN","lpc11xx::syscon::MAINCLKSEL","lpc11xx::syscon::MAINCLKUEN","lpc11xx::syscon::SYSAHBCLKDIV","lpc11xx::syscon::SYSAHBCLKCTRL","lpc11xx::syscon::SSP0CLKDIV","lpc11xx::syscon::UARTCLKDIV","lpc11xx::syscon::SSP1CLKDIV","lpc11xx::syscon::WDTCLKSEL","lpc11xx::syscon::WDTCLKUEN","lpc11xx::syscon::WDTCLKDIV","lpc11xx::syscon::CLKOUTCLKSEL","lpc11xx::syscon::CLKOUTUEN","lpc11xx::syscon::CLKOUTCLKDIV","lpc11xx::syscon::PIOPORCAP0","lpc11xx::syscon::PIOPORCAP1","lpc11xx::syscon::BODCTRL","lpc11xx::syscon::SYSTCKCAL","lpc11xx::syscon::NMISRC","lpc11xx::syscon::STARTAPRP0","lpc11xx::syscon::STARTERP0","lpc11xx::syscon::STARTRSRP0CLR","lpc11xx::syscon::STARTSRP0","lpc11xx::syscon::PDSLEEPCFG","lpc11xx::syscon::PDAWAKECFG","lpc11xx::syscon::PDRUNCFG","lpc11xx::syscon::DEVICE_ID","lpc11xx::c_can::CANCNTL","lpc11xx::c_can::CANSTAT","lpc11xx::c_can::CANEC","lpc11xx::c_can::CANBT","lpc11xx::c_can::CANINT","lpc11xx::c_can::CANTEST","lpc11xx::c_can::CANBRPE","lpc11xx::c_can::CANIF_CMDREQ","lpc11xx::c_can::CANIF_CMDMSK_W","lpc11xx::c_can::CANIF_CMDMSK_R","lpc11xx::c_can::CANIF_MSK1","lpc11xx::c_can::CANIF_MSK2","lpc11xx::c_can::CANIF_ARB1","lpc11xx::c_can::CANIF_ARB2","lpc11xx::c_can::CANIF_MCTRL","lpc11xx::c_can::CANIF_DA1","lpc11xx::c_can::CANIF_DA2","lpc11xx::c_can::CANIF_DB1","lpc11xx::c_can::CANIF_DB2","lpc11xx::c_can::CANTXREQ1","lpc11xx::c_can::CANTXREQ2","lpc11xx::c_can::CANND1","lpc11xx::c_can::CANND2","lpc11xx::c_can::CANIR1","lpc11xx::c_can::CANIR2","lpc11xx::c_can::CANMSGV1","lpc11xx::c_can::CANMSGV2","lpc11xx::c_can::CANCLKDIV","lpc11xx::gpio0::DATA","lpc11xx::gpio0::DIR","lpc11xx::gpio0::IS","lpc11xx::gpio0::IBE","lpc11xx::gpio0::IEV","lpc11xx::gpio0::IE","lpc11xx::gpio0::RIS","lpc11xx::gpio0::MIS","lpc11xx::gpio0::IC"],["<section id=\"impl-Send-for-Reg%3CU,+REG%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/lpc11xx/generic.rs.html#25\">Source</a><a href=\"#impl-Send-for-Reg%3CU,+REG%3E\" class=\"anchor\">§</a><h3 class=\"code-header\">impl&lt;U: <a class=\"trait\" href=\"https://doc.rust-lang.org/1.88.0/core/marker/trait.Send.html\" title=\"trait core::marker::Send\">Send</a>, REG&gt; <a class=\"trait\" href=\"https://doc.rust-lang.org/1.88.0/core/marker/trait.Send.html\" title=\"trait core::marker::Send\">Send</a> for <a class=\"struct\" href=\"lpc11xx/generic/struct.Reg.html\" title=\"struct lpc11xx::generic::Reg\">Reg</a>&lt;U, REG&gt;</h3></section>","Send","lpc11xx::i2c::CONSET","lpc11xx::i2c::STAT","lpc11xx::i2c::DAT","lpc11xx::i2c::ADR0","lpc11xx::i2c::SCLH","lpc11xx::i2c::SCLL","lpc11xx::i2c::CONCLR","lpc11xx::i2c::MMCTRL","lpc11xx::i2c::ADR","lpc11xx::i2c::DATA_BUFFER","lpc11xx::i2c::MASK","lpc11xx::wwdt::WDMOD","lpc11xx::wwdt::WDTC","lpc11xx::wwdt::WDFEED","lpc11xx::wwdt::WDTV","lpc11xx::wwdt::WDWARNINT","lpc11xx::wwdt::WDWINDOW","lpc11xx::uart::RBR","lpc11xx::uart::THR","lpc11xx::uart::DLL","lpc11xx::uart::DLM","lpc11xx::uart::IER","lpc11xx::uart::IIR","lpc11xx::uart::FCR","lpc11xx::uart::LCR","lpc11xx::uart::MCR","lpc11xx::uart::LSR","lpc11xx::uart::MSR","lpc11xx::uart::SCR","lpc11xx::uart::ACR","lpc11xx::uart::FDR","lpc11xx::uart::TER","lpc11xx::uart::RS485CTRL","lpc11xx::uart::RS485ADRMATCH","lpc11xx::uart::RS485DLY","lpc11xx::ct16b0::IR","lpc11xx::ct16b0::TCR","lpc11xx::ct16b0::TC","lpc11xx::ct16b0::PR","lpc11xx::ct16b0::PC","lpc11xx::ct16b0::MCR","lpc11xx::ct16b0::MR","lpc11xx::ct16b0::CCR","lpc11xx::ct16b0::CR","lpc11xx::ct16b0::EMR","lpc11xx::ct16b0::CTCR","lpc11xx::ct16b0::PWMC","lpc11xx::ct32b0::IR","lpc11xx::ct32b0::TCR","lpc11xx::ct32b0::TC","lpc11xx::ct32b0::PR","lpc11xx::ct32b0::PC","lpc11xx::ct32b0::MCR","lpc11xx::ct32b0::MR","lpc11xx::ct32b0::CCR","lpc11xx::ct32b0::CR","lpc11xx::ct32b0::EMR","lpc11xx::ct32b0::CTCR","lpc11xx::ct32b0::PWMC","lpc11xx::adc::CR","lpc11xx::adc::GDR","lpc11xx::adc::STAT","lpc11xx::adc::INTEN","lpc11xx::adc::DR","lpc11xx::pmu::PCON","lpc11xx::pmu::GPREG","lpc11xx::pmu::GPREG4","lpc11xx::flashctrl::FLASHCFG","lpc11xx::flashctrl::FMSSTART","lpc11xx::flashctrl::FMSSTOP","lpc11xx::flashctrl::FMSW0","lpc11xx::flashctrl::FMSW1","lpc11xx::flashctrl::FMSW2","lpc11xx::flashctrl::FMSW3","lpc11xx::flashctrl::FMSTAT","lpc11xx::flashctrl::FMSTATCLR","lpc11xx::spi0::CR0","lpc11xx::spi0::CR1","lpc11xx::spi0::DR","lpc11xx::spi0::SR","lpc11xx::spi0::CPSR","lpc11xx::spi0::IMSC","lpc11xx::spi0::RIS","lpc11xx::spi0::MIS","lpc11xx::spi0::ICR","lpc11xx::iocon::IOCON_PIO2_6","lpc11xx::iocon::IOCON_PIO2_0","lpc11xx::iocon::IOCON_RESET_PIO0_0","lpc11xx::iocon::IOCON_PIO0_1","lpc11xx::iocon::IOCON_PIO1_8","lpc11xx::iocon::IOCON_PIO0_2","lpc11xx::iocon::IOCON_PIO2_7","lpc11xx::iocon::IOCON_PIO2_8","lpc11xx::iocon::IOCON_PIO2_1","lpc11xx::iocon::IOCON_PIO0_3","lpc11xx::iocon::IOCON_PIO0_4","lpc11xx::iocon::IOCON_PIO0_5","lpc11xx::iocon::IOCON_PIO1_9","lpc11xx::iocon::IOCON_PIO3_4","lpc11xx::iocon::IOCON_PIO2_4","lpc11xx::iocon::IOCON_PIO2_5","lpc11xx::iocon::IOCON_PIO3_5","lpc11xx::iocon::IOCON_PIO0_6","lpc11xx::iocon::IOCON_PIO0_7","lpc11xx::iocon::IOCON_PIO2_9","lpc11xx::iocon::IOCON_PIO2_10","lpc11xx::iocon::IOCON_PIO2_2","lpc11xx::iocon::IOCON_PIO0_8","lpc11xx::iocon::IOCON_PIO0_9","lpc11xx::iocon::IOCON_SWCLK_PIO0_10","lpc11xx::iocon::IOCON_PIO1_10","lpc11xx::iocon::IOCON_PIO2_11","lpc11xx::iocon::IOCON_R_PIO0_11","lpc11xx::iocon::IOCON_R_PIO1_0","lpc11xx::iocon::IOCON_R_PIO1_1","lpc11xx::iocon::IOCON_R_PIO1_2","lpc11xx::iocon::IOCON_PIO3_0","lpc11xx::iocon::IOCON_PIO3_1","lpc11xx::iocon::IOCON_PIO2_3","lpc11xx::iocon::IOCON_SWDIO_PIO1_3","lpc11xx::iocon::IOCON_PIO1_4","lpc11xx::iocon::IOCON_PIO1_11","lpc11xx::iocon::IOCON_PIO3_2","lpc11xx::iocon::IOCON_PIO1_5","lpc11xx::iocon::IOCON_PIO1_6","lpc11xx::iocon::IOCON_PIO1_7","lpc11xx::iocon::IOCON_PIO3_3","lpc11xx::iocon::IOCON_SCK0_LOC","lpc11xx::iocon::IOCON_DSR_LOC","lpc11xx::iocon::IOCON_DCD_LOC","lpc11xx::iocon::IOCON_RI_LOC","lpc11xx::iocon::IOCON_SSEL1_LOC","lpc11xx::iocon::IOCON_CT16B0_CAP0_LOC","lpc11xx::iocon::IOCON_SCK1_LOC","lpc11xx::iocon::IOCON_MISO1_LOC","lpc11xx::iocon::IOCON_MOSI1_LOC","lpc11xx::iocon::IOCON_CT32B0_CAP0_LOC","lpc11xx::iocon::IOCON_RXD_LOC","lpc11xx::syscon::SYSMEMREMAP","lpc11xx::syscon::PRESETCTRL","lpc11xx::syscon::SYSPLLCTRL","lpc11xx::syscon::SYSPLLSTAT","lpc11xx::syscon::SYSOSCCTRL","lpc11xx::syscon::WDTOSCCTRL","lpc11xx::syscon::IRCCTRL","lpc11xx::syscon::SYSRSTSTAT","lpc11xx::syscon::SYSPLLCLKSEL","lpc11xx::syscon::SYSPLLCLKUEN","lpc11xx::syscon::MAINCLKSEL","lpc11xx::syscon::MAINCLKUEN","lpc11xx::syscon::SYSAHBCLKDIV","lpc11xx::syscon::SYSAHBCLKCTRL","lpc11xx::syscon::SSP0CLKDIV","lpc11xx::syscon::UARTCLKDIV","lpc11xx::syscon::SSP1CLKDIV","lpc11xx::syscon::WDTCLKSEL","lpc11xx::syscon::WDTCLKUEN","lpc11xx::syscon::WDTCLKDIV","lpc11xx::syscon::CLKOUTCLKSEL","lpc11xx::syscon::CLKOUTUEN","lpc11xx::syscon::CLKOUTCLKDIV","lpc11xx::syscon::PIOPORCAP0","lpc11xx::syscon::PIOPORCAP1","lpc11xx::syscon::BODCTRL","lpc11xx::syscon::SYSTCKCAL","lpc11xx::syscon::NMISRC","lpc11xx::syscon::STARTAPRP0","lpc11xx::syscon::STARTERP0","lpc11xx::syscon::STARTRSRP0CLR","lpc11xx::syscon::STARTSRP0","lpc11xx::syscon::PDSLEEPCFG","lpc11xx::syscon::PDAWAKECFG","lpc11xx::syscon::PDRUNCFG","lpc11xx::syscon::DEVICE_ID","lpc11xx::c_can::CANCNTL","lpc11xx::c_can::CANSTAT","lpc11xx::c_can::CANEC","lpc11xx::c_can::CANBT","lpc11xx::c_can::CANINT","lpc11xx::c_can::CANTEST","lpc11xx::c_can::CANBRPE","lpc11xx::c_can::CANIF_CMDREQ","lpc11xx::c_can::CANIF_CMDMSK_W","lpc11xx::c_can::CANIF_CMDMSK_R","lpc11xx::c_can::CANIF_MSK1","lpc11xx::c_can::CANIF_MSK2","lpc11xx::c_can::CANIF_ARB1","lpc11xx::c_can::CANIF_ARB2","lpc11xx::c_can::CANIF_MCTRL","lpc11xx::c_can::CANIF_DA1","lpc11xx::c_can::CANIF_DA2","lpc11xx::c_can::CANIF_DB1","lpc11xx::c_can::CANIF_DB2","lpc11xx::c_can::CANTXREQ1","lpc11xx::c_can::CANTXREQ2","lpc11xx::c_can::CANND1","lpc11xx::c_can::CANND2","lpc11xx::c_can::CANIR1","lpc11xx::c_can::CANIR2","lpc11xx::c_can::CANMSGV1","lpc11xx::c_can::CANMSGV2","lpc11xx::c_can::CANCLKDIV","lpc11xx::gpio0::DATA","lpc11xx::gpio0::DIR","lpc11xx::gpio0::IS","lpc11xx::gpio0::IBE","lpc11xx::gpio0::IEV","lpc11xx::gpio0::IE","lpc11xx::gpio0::RIS","lpc11xx::gpio0::MIS","lpc11xx::gpio0::IC"]]]]);
    if (window.register_type_impls) {
        window.register_type_impls(type_impls);
    } else {
        window.pending_type_impls = type_impls;
    }
})()
//{"start":55,"fragment_lengths":[45610]}