---
layout: default
title: IMMERSE Log
---

[My Schedule](https://jacobdbrown4.github.io/jacob_brown//pages/schedule/)


### Week 3: May 10, 2021

* **Monday**:
  * tools meeting
  * Bootcamp - Python
  * kept working on beginning learning SpyDrNet documentation
  * improved print connections function for netlists
  * read articles for Ethics
* **Tuesday**:
  * finished functions for displaying design information
  * cleaned up Learning SpyDrNet google doc
  * made more edits to mostly spelling in documentation
  * made markdown version of cheat sheet
  * reviewed other SpyDrNet examples in the documentation 
  * finished reading articles for Ethics
* **Wednesday**:
  * added definitions cheat sheet and tips for learning spydrnet to the wiki
  * also learned more markdown as I did that
  * meetings
  * Bootcamp - python
* **Thursday**:
  * added personal website link to CCL website
  * python bootcamp follow up activity - csv_parser
  * learned about is_downto, is_scalar, and lower index from Dallin
  * looked through spydrnet wiki and read all that
* **Friday**:
  * got set up with the spydrnet-shrec repo
  * learned about hierarchal references
  * came up with a list with Ben of starting points for spydrnet-shrec documentation
  * experiment with the TMR tool with Ben
  * Bootcamp - Python

### Week 2: May 3, 2021

* **Monday**:
  * tools meeting
  * bootcamp - VSCode
  * worked on assigned SpyDrNet issues
* **Tuesday**:
  * got started on fixing minor errors in SpyDrNet documentation
  * worked on Issue #130 for SpyDrNet
  * figured out parts of SpyDrNet like instances, references, children, parents
  * tried out SpyDrNet by parsing my FourFunctions project from 220
* **Wednesday**:
  * began documenting things I've done to learn SpyDrNet
  * meetings
  * Bootcamp - make
* **Thursday**:
  * learned more about cables, wires, ports, and pins in SpyDrNet
  * wrote functions to display information about netlists
* **Friday**:
  * continued to learn cables, wires, ports, pins
  * talked to Dallin about inner pins, outer pins, metadata, EDIF.properties and Verilog.properties dictionaries
  * practiced writing various python functions to show connectivity of design
  * Bootcamp - CMake

### Week 1: April 26, 2021
 
* **Monday**:
  * computer setup
  * linux tutorial
* **Tuesday**: 
  * linux tutorial
  * website setup
  * started looking at spydrnet
  * other various computer setup things
* **Wednesday**: 
  * meetings
  * BootCamp - Git
* **Thursday**:
  * learn Git
  * finished website setup
  * ethics outreach reading 
* **Friday**:
  * met with Dallin about SpydrNet
  * learned more SpydrNet
  * ethics outreach reading
  * BootCamp - Github
