set_max_delay 10 -from port* -fall_from clk* -rise_through pin* -fall_to core_clock -ignore_clock_latency -reset_path
