{"Source Block": ["oh/common/dv/oh_simctrl.v@111:131@HdlStmProcess", "\t  $display(\"TEST %0s STARTED\", testname);\n\t  start <= 1'b1; \n       end\n   \n   //STOP SIMULATION ON END\n   always @ (posedge clk1)\n     if(stim_done & test_done)\n       begin\n\t  $display(\"-------------------\");\n\t  if(test_fail)\n\t    $display(\"TEST %0s FAILED\", testname);\n\t  else\n\t    $display(\"TEST %0s PASSED\", testname);\n\t  #100\n\t    $finish;\n       end\n   \n   //#################################\n   // TIMEOUT\n   //#################################\n   initial\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[116, "   always @ (posedge clk1)\n"], [117, "     if(stim_done & test_done)\n"]], "Add": [[117, "   always @ (posedge clk1 or negedge nreset)\n"], [117, "     if(!nreset)\n"], [117, "       test_fail <= 1'b0;\n"], [117, "     else if (test_diff)\n"], [117, "       test_fail <= 1'b1;\n"], [117, "     else if(stim_done & test_done)\n"]]}}