

================================================================
== Vivado HLS Report for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config8_s'
================================================================
* Date:           Fri Jun 27 00:21:55 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.234 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_26_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_26_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 2 'read' 'kernel_window_26_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_window_25_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_25_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 3 'read' 'kernel_window_25_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_window_24_V_read93 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_24_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 4 'read' 'kernel_window_24_V_read93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_window_23_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_23_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 5 'read' 'kernel_window_23_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_window_22_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_22_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 6 'read' 'kernel_window_22_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_window_21_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_21_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 7 'read' 'kernel_window_21_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_window_17_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_17_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 8 'read' 'kernel_window_17_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_window_16_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_16_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 9 'read' 'kernel_window_16_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_window_15_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_15_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 10 'read' 'kernel_window_15_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_window_14_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_14_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 11 'read' 'kernel_window_14_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_window_13_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_13_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 12 'read' 'kernel_window_13_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_window_12_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_12_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 13 'read' 'kernel_window_12_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_window_8_V_read83 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_8_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 14 'read' 'kernel_window_8_V_read83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_window_7_V_read82 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_7_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 15 'read' 'kernel_window_7_V_read82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_window_6_V_read81 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_6_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 16 'read' 'kernel_window_6_V_read81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_window_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_5_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 17 'read' 'kernel_window_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_window_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_4_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 18 'read' 'kernel_window_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_window_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_3_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 19 'read' 'kernel_window_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_2_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 20 'read' 'in_elem_data_2_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_1_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 21 'read' 'in_elem_data_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_0_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:216]   --->   Operation 22 'read' 'in_elem_data_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 23 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.61ns)   --->   "%DataOut_V_72 = call i16 @"_ssdm_op_MemShiftRead.[10 x i16]P"(i16* getelementptr inbounds ([10 x i16]* @line_buffer_Array_V_2_0_0, i64 0, i64 9), i16 %in_elem_data_0_V_read_4, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 24 'memshiftread' 'DataOut_V_72' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 10> <ShiftMem>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%DataOut_V_73 = call i16 @"_ssdm_op_MemShiftRead.[10 x i16]P"(i16* getelementptr inbounds ([10 x i16]* @line_buffer_Array_V_2_1_0, i64 0, i64 9), i16 %DataOut_V_72, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 25 'memshiftread' 'DataOut_V_73' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 10> <ShiftMem>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%DataOut_V_74 = call i16 @"_ssdm_op_MemShiftRead.[10 x i16]P"(i16* getelementptr inbounds ([10 x i16]* @line_buffer_Array_V_2_0_1, i64 0, i64 9), i16 %in_elem_data_1_V_read_4, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 26 'memshiftread' 'DataOut_V_74' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 10> <ShiftMem>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%DataOut_V_75 = call i16 @"_ssdm_op_MemShiftRead.[10 x i16]P"(i16* getelementptr inbounds ([10 x i16]* @line_buffer_Array_V_2_1_1, i64 0, i64 9), i16 %DataOut_V_74, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 27 'memshiftread' 'DataOut_V_75' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 10> <ShiftMem>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%DataOut_V_76 = call i16 @"_ssdm_op_MemShiftRead.[10 x i16]P"(i16* getelementptr inbounds ([10 x i16]* @line_buffer_Array_V_2_0_2, i64 0, i64 9), i16 %in_elem_data_2_V_read_4, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 28 'memshiftread' 'DataOut_V_76' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 10> <ShiftMem>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[10 x i16]P"(i16* getelementptr inbounds ([10 x i16]* @line_buffer_Array_V_2_1_2, i64 0, i64 9), i16 %DataOut_V_76, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 29 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 10> <ShiftMem>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %kernel_window_3_V_read_1, 0" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 30 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_88 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_s, i16 %kernel_window_4_V_read_1, 1" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 31 'insertvalue' 'mrv_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_89 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_88, i16 %kernel_window_5_V_read_1, 2" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 32 'insertvalue' 'mrv_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_90 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_89, i16 %kernel_window_12_V_read_4, 3" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 33 'insertvalue' 'mrv_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_91 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_90, i16 %kernel_window_13_V_read_4, 4" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 34 'insertvalue' 'mrv_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_92 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_91, i16 %kernel_window_14_V_read_4, 5" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 35 'insertvalue' 'mrv_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_93 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_92, i16 %kernel_window_21_V_read_1, 6" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 36 'insertvalue' 'mrv_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_94 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_93, i16 %kernel_window_22_V_read_1, 7" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 37 'insertvalue' 'mrv_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_95 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_94, i16 %kernel_window_23_V_read_1, 8" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 38 'insertvalue' 'mrv_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_95, i16 %kernel_window_6_V_read81, 9" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 39 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %kernel_window_7_V_read82, 10" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 40 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %kernel_window_8_V_read83, 11" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 41 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %DataOut_V_73, 12" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 42 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %DataOut_V_75, 13" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 43 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %DataOut_V, 14" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 44 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %kernel_window_15_V_read_4, 15" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 45 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_15, i16 %kernel_window_16_V_read_4, 16" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 46 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_16, i16 %kernel_window_17_V_read_4, 17" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 47 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_17, i16 %DataOut_V_72, 18" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 48 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_18, i16 %DataOut_V_74, 19" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 49 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_19, i16 %DataOut_V_76, 20" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 50 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_20, i16 %kernel_window_24_V_read93, 21" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 51 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_21, i16 %kernel_window_25_V_read_4, 22" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 52 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_22, i16 %kernel_window_26_V_read_4, 23" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 53 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_23, i16 %in_elem_data_0_V_read_4, 24" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 54 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_24, i16 %in_elem_data_1_V_read_4, 25" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 55 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_25, i16 %in_elem_data_2_V_read_4, 26" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 56 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_26" [firmware/nnet_utils/nnet_conv_stream.h:248]   --->   Operation 57 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_12_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_13_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_14_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_15_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_16_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_17_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_21_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_22_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_23_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_24_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_25_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_26_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_Array_V_2_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_window_26_V_read_4 (read        ) [ 00]
kernel_window_25_V_read_4 (read        ) [ 00]
kernel_window_24_V_read93 (read        ) [ 00]
kernel_window_23_V_read_1 (read        ) [ 00]
kernel_window_22_V_read_1 (read        ) [ 00]
kernel_window_21_V_read_1 (read        ) [ 00]
kernel_window_17_V_read_4 (read        ) [ 00]
kernel_window_16_V_read_4 (read        ) [ 00]
kernel_window_15_V_read_4 (read        ) [ 00]
kernel_window_14_V_read_4 (read        ) [ 00]
kernel_window_13_V_read_4 (read        ) [ 00]
kernel_window_12_V_read_4 (read        ) [ 00]
kernel_window_8_V_read83  (read        ) [ 00]
kernel_window_7_V_read82  (read        ) [ 00]
kernel_window_6_V_read81  (read        ) [ 00]
kernel_window_5_V_read_1  (read        ) [ 00]
kernel_window_4_V_read_1  (read        ) [ 00]
kernel_window_3_V_read_1  (read        ) [ 00]
in_elem_data_2_V_read_4   (read        ) [ 00]
in_elem_data_1_V_read_4   (read        ) [ 00]
in_elem_data_0_V_read_4   (read        ) [ 00]
specpipeline_ln221        (specpipeline) [ 00]
DataOut_V_72              (memshiftread) [ 00]
DataOut_V_73              (memshiftread) [ 00]
DataOut_V_74              (memshiftread) [ 00]
DataOut_V_75              (memshiftread) [ 00]
DataOut_V_76              (memshiftread) [ 00]
DataOut_V                 (memshiftread) [ 00]
mrv_s                     (insertvalue ) [ 00]
mrv_88                    (insertvalue ) [ 00]
mrv_89                    (insertvalue ) [ 00]
mrv_90                    (insertvalue ) [ 00]
mrv_91                    (insertvalue ) [ 00]
mrv_92                    (insertvalue ) [ 00]
mrv_93                    (insertvalue ) [ 00]
mrv_94                    (insertvalue ) [ 00]
mrv_95                    (insertvalue ) [ 00]
mrv_9                     (insertvalue ) [ 00]
mrv_10                    (insertvalue ) [ 00]
mrv_11                    (insertvalue ) [ 00]
mrv_12                    (insertvalue ) [ 00]
mrv_13                    (insertvalue ) [ 00]
mrv_14                    (insertvalue ) [ 00]
mrv_15                    (insertvalue ) [ 00]
mrv_16                    (insertvalue ) [ 00]
mrv_17                    (insertvalue ) [ 00]
mrv_18                    (insertvalue ) [ 00]
mrv_19                    (insertvalue ) [ 00]
mrv_20                    (insertvalue ) [ 00]
mrv_21                    (insertvalue ) [ 00]
mrv_22                    (insertvalue ) [ 00]
mrv_23                    (insertvalue ) [ 00]
mrv_24                    (insertvalue ) [ 00]
mrv_25                    (insertvalue ) [ 00]
mrv_26                    (insertvalue ) [ 00]
ret_ln248                 (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_elem_data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_window_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_window_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_window_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_window_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_window_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_window_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_window_12_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_12_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_window_13_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_13_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_window_14_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_14_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_window_15_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_15_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_window_16_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_16_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_window_17_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_17_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_window_21_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_21_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_window_22_V_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_22_V_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_window_23_V_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_23_V_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_window_24_V_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_24_V_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_window_25_V_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_25_V_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_window_26_V_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_26_V_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="line_buffer_Array_V_2_0_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="line_buffer_Array_V_2_1_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="line_buffer_Array_V_2_0_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="line_buffer_Array_V_2_1_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="line_buffer_Array_V_2_0_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="line_buffer_Array_V_2_1_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[10 x i16]P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="kernel_window_26_V_read_4_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_26_V_read_4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="kernel_window_25_V_read_4_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_25_V_read_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="kernel_window_24_V_read93_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_24_V_read93/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="kernel_window_23_V_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_23_V_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="kernel_window_22_V_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_22_V_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="kernel_window_21_V_read_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_21_V_read_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="kernel_window_17_V_read_4_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_17_V_read_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="kernel_window_16_V_read_4_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_16_V_read_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="kernel_window_15_V_read_4_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_15_V_read_4/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="kernel_window_14_V_read_4_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_14_V_read_4/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="kernel_window_13_V_read_4_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_13_V_read_4/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="kernel_window_12_V_read_4_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_12_V_read_4/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="kernel_window_8_V_read83_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_8_V_read83/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="kernel_window_7_V_read82_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_7_V_read82/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="kernel_window_6_V_read81_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_6_V_read81/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="kernel_window_5_V_read_1_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_5_V_read_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="kernel_window_4_V_read_1_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="kernel_window_3_V_read_1_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="in_elem_data_2_V_read_4_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_2_V_read_4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="in_elem_data_1_V_read_4_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_1_V_read_4/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="in_elem_data_0_V_read_4_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_0_V_read_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="DataOut_V_72_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="0" index="3" bw="1" slack="0"/>
<pin id="215" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_72/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="DataOut_V_73_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="16" slack="0"/>
<pin id="224" dir="0" index="3" bw="1" slack="0"/>
<pin id="225" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_73/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="DataOut_V_74_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="0" index="2" bw="16" slack="0"/>
<pin id="234" dir="0" index="3" bw="1" slack="0"/>
<pin id="235" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_74/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="DataOut_V_75_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="0" index="2" bw="16" slack="0"/>
<pin id="244" dir="0" index="3" bw="1" slack="0"/>
<pin id="245" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_75/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="DataOut_V_76_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="0" index="2" bw="16" slack="0"/>
<pin id="254" dir="0" index="3" bw="1" slack="0"/>
<pin id="255" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_76/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="DataOut_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="0" index="2" bw="16" slack="0"/>
<pin id="264" dir="0" index="3" bw="1" slack="0"/>
<pin id="265" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mrv_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="432" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mrv_88_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="432" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_88/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="mrv_89_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="432" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_89/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mrv_90_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="432" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_90/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mrv_91_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="432" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_91/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mrv_92_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="432" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_92/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="mrv_93_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="432" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_93/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mrv_94_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="432" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_94/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="mrv_95_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="432" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_95/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="mrv_9_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="432" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="mrv_10_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="432" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="mrv_11_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="432" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="mrv_12_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="432" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="mrv_13_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="432" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="mrv_14_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="432" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="mrv_15_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="432" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_15/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="mrv_16_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="432" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_16/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="mrv_17_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="432" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_17/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="mrv_18_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="432" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_18/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="mrv_19_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="432" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_19/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="mrv_20_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="432" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_20/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="mrv_21_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="432" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_21/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="mrv_22_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="432" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_22/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="mrv_23_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="432" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_23/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="mrv_24_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="432" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_24/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="mrv_25_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="432" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="1" index="2" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_25/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="mrv_26_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="432" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="1" index="2" bw="432" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_26/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="40" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="54" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="54" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="54" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="54" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="66" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="68" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="204" pin="2"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="70" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="72" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="210" pin="4"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="70" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="74" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="198" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="70" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="246"><net_src comp="66" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="76" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="230" pin="4"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="256"><net_src comp="66" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="78" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="192" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="70" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="80" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="250" pin="4"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="274"><net_src comp="82" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="186" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="180" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="174" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="150" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="144" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="138" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="114" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="108" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="102" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="168" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="162" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="156" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="220" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="240" pin="4"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="260" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="132" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="126" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="120" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="210" pin="4"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="230" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="250" pin="4"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="96" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="90" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="84" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="204" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="198" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="192" pin="2"/><net_sink comp="426" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_Array_V_2_0_0 | {1 }
	Port: line_buffer_Array_V_2_1_0 | {1 }
	Port: line_buffer_Array_V_2_0_1 | {1 }
	Port: line_buffer_Array_V_2_1_1 | {1 }
	Port: line_buffer_Array_V_2_0_2 | {1 }
	Port: line_buffer_Array_V_2_1_2 | {1 }
 - Input state : 
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : in_elem_data_0_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : in_elem_data_1_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : in_elem_data_2_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_3_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_4_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_5_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_6_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_7_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_8_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_12_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_13_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_14_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_15_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_16_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_17_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_21_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_22_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_23_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_24_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_25_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : kernel_window_26_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : line_buffer_Array_V_2_0_0 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : line_buffer_Array_V_2_1_0 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : line_buffer_Array_V_2_0_1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : line_buffer_Array_V_2_1_1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : line_buffer_Array_V_2_0_2 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config8> : line_buffer_Array_V_2_1_2 | {1 }
  - Chain level:
	State 1
		DataOut_V_73 : 1
		DataOut_V_75 : 1
		DataOut_V : 1
		mrv_88 : 1
		mrv_89 : 2
		mrv_90 : 3
		mrv_91 : 4
		mrv_92 : 5
		mrv_93 : 6
		mrv_94 : 7
		mrv_95 : 8
		mrv_9 : 9
		mrv_10 : 10
		mrv_11 : 11
		mrv_12 : 12
		mrv_13 : 13
		mrv_14 : 14
		mrv_15 : 15
		mrv_16 : 16
		mrv_17 : 17
		mrv_18 : 18
		mrv_19 : 19
		mrv_20 : 20
		mrv_21 : 21
		mrv_22 : 22
		mrv_23 : 23
		mrv_24 : 24
		mrv_25 : 25
		mrv_26 : 26
		ret_ln248 : 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|
| Operation|            Functional Unit            |
|----------|---------------------------------------|
|          |  kernel_window_26_V_read_4_read_fu_84 |
|          |  kernel_window_25_V_read_4_read_fu_90 |
|          |  kernel_window_24_V_read93_read_fu_96 |
|          | kernel_window_23_V_read_1_read_fu_102 |
|          | kernel_window_22_V_read_1_read_fu_108 |
|          | kernel_window_21_V_read_1_read_fu_114 |
|          | kernel_window_17_V_read_4_read_fu_120 |
|          | kernel_window_16_V_read_4_read_fu_126 |
|          | kernel_window_15_V_read_4_read_fu_132 |
|          | kernel_window_14_V_read_4_read_fu_138 |
|   read   | kernel_window_13_V_read_4_read_fu_144 |
|          | kernel_window_12_V_read_4_read_fu_150 |
|          |  kernel_window_8_V_read83_read_fu_156 |
|          |  kernel_window_7_V_read82_read_fu_162 |
|          |  kernel_window_6_V_read81_read_fu_168 |
|          |  kernel_window_5_V_read_1_read_fu_174 |
|          |  kernel_window_4_V_read_1_read_fu_180 |
|          |  kernel_window_3_V_read_1_read_fu_186 |
|          |  in_elem_data_2_V_read_4_read_fu_192  |
|          |  in_elem_data_1_V_read_4_read_fu_198  |
|          |  in_elem_data_0_V_read_4_read_fu_204  |
|----------|---------------------------------------|
|          |          DataOut_V_72_fu_210          |
|          |          DataOut_V_73_fu_220          |
|memshiftread|          DataOut_V_74_fu_230          |
|          |          DataOut_V_75_fu_240          |
|          |          DataOut_V_76_fu_250          |
|          |            DataOut_V_fu_260           |
|----------|---------------------------------------|
|          |              mrv_s_fu_270             |
|          |             mrv_88_fu_276             |
|          |             mrv_89_fu_282             |
|          |             mrv_90_fu_288             |
|          |             mrv_91_fu_294             |
|          |             mrv_92_fu_300             |
|          |             mrv_93_fu_306             |
|          |             mrv_94_fu_312             |
|          |             mrv_95_fu_318             |
|          |              mrv_9_fu_324             |
|          |             mrv_10_fu_330             |
|          |             mrv_11_fu_336             |
|          |             mrv_12_fu_342             |
|insertvalue|             mrv_13_fu_348             |
|          |             mrv_14_fu_354             |
|          |             mrv_15_fu_360             |
|          |             mrv_16_fu_366             |
|          |             mrv_17_fu_372             |
|          |             mrv_18_fu_378             |
|          |             mrv_19_fu_384             |
|          |             mrv_20_fu_390             |
|          |             mrv_21_fu_396             |
|          |             mrv_22_fu_402             |
|          |             mrv_23_fu_408             |
|          |             mrv_24_fu_414             |
|          |             mrv_25_fu_420             |
|          |             mrv_26_fu_426             |
|----------|---------------------------------------|
|   Total  |                                       |
|----------|---------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
