{"timestamp": "2025-08-03T13:17:11.700669", "file_path": "dependencies/testbench_adder_16bit.v", "filename": "testbench_adder_16bit.v", "category": "dependencies", "description": "依赖文件: 用户提供的adder_16bit测试台文件", "size_bytes": 10745}
{"timestamp": "2025-08-03T13:17:27.635240", "file_path": "designs/adder_16bit.v", "filename": "adder_16bit.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1031}
{"timestamp": "2025-08-03T13:18:15.377859", "file_path": "designs/adder_16bit_v1.v", "filename": "adder_16bit_v1.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 186}
{"timestamp": "2025-08-03T13:18:26.663792", "file_path": "testbenches/adder_16bit_tb.v", "filename": "adder_16bit_tb.v", "category": "testbenches", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 3156}
{"timestamp": "2025-08-03T13:18:26.670744", "file_path": "designs/adder_16bit_v2.v", "filename": "adder_16bit_v2.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 2039}
{"timestamp": "2025-08-03T13:19:06.887690", "file_path": "designs/adder_16bit_v3.v", "filename": "adder_16bit_v3.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1164}
{"timestamp": "2025-08-03T13:19:21.612608", "file_path": "testbenches/adder_16bit_tb_v1.v", "filename": "adder_16bit_tb_v1.v", "category": "testbenches", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 3918}
{"timestamp": "2025-08-03T13:19:21.620150", "file_path": "designs/adder_16bit_v4.v", "filename": "adder_16bit_v4.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 2025}
