
*** Running vivado
    with args -log test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Git/spline/myip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/Git/spline/DAQ_Z30/test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Git/spline/DAQ_Z30/test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top test -part xc7z030ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Device 21-403] Loading part xc7z030ffg676-2
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 124544
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1183.234 ; gain = 41.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test' [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:3]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-736-DESKTOP-V402F34/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-736-DESKTOP-V402F34/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-736-DESKTOP-V402F34/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (2#1) [D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-736-DESKTOP-V402F34/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'test' (3#1) [D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1251.277 ; gain = 109.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1251.277 ; gain = 109.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1251.277 ; gain = 109.227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1251.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'my_blk_mem_gen_0'
Finished Parsing XDC File [d:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'my_blk_mem_gen_0'
Parsing XDC File [d:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'my_blk_mem_gen_1'
Finished Parsing XDC File [d:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'my_blk_mem_gen_1'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1369.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1369.652 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1369.652 ; gain = 227.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1369.652 ; gain = 227.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for my_blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for my_blk_mem_gen_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1369.652 ; gain = 227.602
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[0].state_reg' in module 'test'
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[1].state_reg' in module 'test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[0].state_reg' using encoding 'sequential' in module 'test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[1].state_reg' using encoding 'sequential' in module 'test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1369.652 ; gain = 227.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               18 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---Multipliers : 
	              13x58  Multipliers := 2     
	              32x32  Multipliers := 1     
	              13x45  Multipliers := 4     
	              13x32  Multipliers := 6     
	              20x32  Multipliers := 4     
+---RAMs : 
	             120K Bit	(3840 X 32 bit)          RAMs := 1     
	             110K Bit	(3520 X 32 bit)          RAMs := 1     
	               7K Bit	(239 X 32 bit)          RAMs := 4     
	               7K Bit	(240 X 32 bit)          RAMs := 3     
	               6K Bit	(219 X 32 bit)          RAMs := 4     
	               6K Bit	(220 X 32 bit)          RAMs := 3     
	               4K Bit	(240 X 20 bit)          RAMs := 4     
	               4K Bit	(220 X 20 bit)          RAMs := 4     
	               3K Bit	(240 X 14 bit)          RAMs := 1     
	               3K Bit	(220 X 14 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   44 Bit        Muxes := 10    
	   2 Input   32 Bit        Muxes := 30    
	   2 Input   20 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 6     
	   5 Input    8 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 16    
	   5 Input    1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP addr1_reg, operation Mode is: (P+1)'.
DSP Report: register addr1_reg is absorbed into DSP addr1_reg.
DSP Report: operator addr10 is absorbed into DSP addr1_reg.
DSP Report: Generating DSP BLOCK[0].temp2, operation Mode is: C+A:B.
DSP Report: operator BLOCK[0].temp2 is absorbed into DSP BLOCK[0].temp2.
DSP Report: Generating DSP p_6_in, operation Mode is: PCIN+A:B.
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP BLOCK[0].i0, operation Mode is: C+1.
DSP Report: operator BLOCK[0].i0 is absorbed into DSP BLOCK[0].i0.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x6).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B+1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_16_out, operation Mode is: C-A:B.
DSP Report: operator p_16_out is absorbed into DSP p_16_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_11_in, operation Mode is: A:B+1.
DSP Report: operator p_11_in is absorbed into DSP p_11_in.
DSP Report: Generating DSP p_1_in, operation Mode is: PCIN+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: C+A:B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP p_0_out, operation Mode is: PCIN+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_10_out, operation Mode is: C-A:B.
DSP Report: operator p_10_out is absorbed into DSP p_10_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP BLOCK[0].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[0].CntX_reg is absorbed into DSP BLOCK[0].CntX_reg.
DSP Report: operator BLOCK[0].CntX0 is absorbed into DSP BLOCK[0].CntX_reg.
DSP Report: Generating DSP BLOCK[0].temp10, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp10 is absorbed into DSP BLOCK[0].temp10.
DSP Report: operator BLOCK[0].temp10 is absorbed into DSP BLOCK[0].temp10.
DSP Report: Generating DSP BLOCK[0].CntVal1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register BLOCK[0].CntVal1 is absorbed into DSP BLOCK[0].CntVal1.
DSP Report: operator BLOCK[0].temp10 is absorbed into DSP BLOCK[0].CntVal1.
DSP Report: operator BLOCK[0].temp10 is absorbed into DSP BLOCK[0].CntVal1.
DSP Report: Generating DSP BLOCK[0].temp21, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp21 is absorbed into DSP BLOCK[0].temp21.
DSP Report: operator BLOCK[0].temp21 is absorbed into DSP BLOCK[0].temp21.
DSP Report: Generating DSP BLOCK[0].temp21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp21 is absorbed into DSP BLOCK[0].temp21.
DSP Report: operator BLOCK[0].temp21 is absorbed into DSP BLOCK[0].temp21.
DSP Report: Generating DSP BLOCK[0].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: Generating DSP BLOCK[0].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: Generating DSP BLOCK[0].temp20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: Generating DSP BLOCK[0].CntVal1, operation Mode is: C'+A:B.
DSP Report: register BLOCK[0].CntVal1 is absorbed into DSP BLOCK[0].CntVal1.
DSP Report: operator BLOCK[0].CntVal1 is absorbed into DSP BLOCK[0].CntVal1.
DSP Report: Generating DSP BLOCK[0].CntVal1, operation Mode is: PCIN+A:B.
DSP Report: operator BLOCK[0].CntVal1 is absorbed into DSP BLOCK[0].CntVal1.
DSP Report: Generating DSP BLOCK[0].temp32, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp32 is absorbed into DSP BLOCK[0].temp32.
DSP Report: operator BLOCK[0].temp32 is absorbed into DSP BLOCK[0].temp32.
DSP Report: Generating DSP BLOCK[0].temp32, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp32 is absorbed into DSP BLOCK[0].temp32.
DSP Report: operator BLOCK[0].temp32 is absorbed into DSP BLOCK[0].temp32.
DSP Report: Generating DSP BLOCK[0].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: Generating DSP BLOCK[0].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: Generating DSP BLOCK[0].temp31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: Generating DSP BLOCK[0].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: Generating DSP BLOCK[0].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: Generating DSP BLOCK[0].temp30, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: Generating DSP BLOCK[0].CntVal0, operation Mode is: PCIN+A2:B2.
DSP Report: register BLOCK[0].CntVal0 is absorbed into DSP BLOCK[0].CntVal0.
DSP Report: register BLOCK[0].CntVal0 is absorbed into DSP BLOCK[0].CntVal0.
DSP Report: operator BLOCK[0].CntVal0 is absorbed into DSP BLOCK[0].CntVal0.
DSP Report: Generating DSP BLOCK[0].MaxIndex4, operation Mode is: C+A:B.
DSP Report: operator BLOCK[0].MaxIndex4 is absorbed into DSP BLOCK[0].MaxIndex4.
DSP Report: Generating DSP BLOCK[0].MaxIndex_reg, operation Mode is: (PCIN or 0)+A:B.
DSP Report: register BLOCK[0].MaxIndex_reg is absorbed into DSP BLOCK[0].MaxIndex_reg.
DSP Report: operator BLOCK[0].MaxIndex0 is absorbed into DSP BLOCK[0].MaxIndex_reg.
DSP Report: operator BLOCK[0].MaxIndex0 is absorbed into DSP BLOCK[0].MaxIndex_reg.
DSP Report: Generating DSP addr2_reg, operation Mode is: (P+1)'.
DSP Report: register addr2_reg is absorbed into DSP addr2_reg.
DSP Report: operator addr20 is absorbed into DSP addr2_reg.
DSP Report: Generating DSP BLOCK[1].temp2, operation Mode is: C+A:B.
DSP Report: operator BLOCK[1].temp2 is absorbed into DSP BLOCK[1].temp2.
DSP Report: Generating DSP p_6_in, operation Mode is: PCIN+A:B.
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP BLOCK[1].i0, operation Mode is: C+1.
DSP Report: operator BLOCK[1].i0 is absorbed into DSP BLOCK[1].i0.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x6).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B+1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_7_out, operation Mode is: C-A:B.
DSP Report: operator p_7_out is absorbed into DSP p_7_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_3_in, operation Mode is: A:B+1.
DSP Report: operator p_3_in is absorbed into DSP p_3_in.
DSP Report: Generating DSP p_1_in, operation Mode is: PCIN+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: C+A:B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP p_0_out, operation Mode is: PCIN+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_2_out, operation Mode is: C-A:B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP BLOCK[1].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[1].CntX_reg is absorbed into DSP BLOCK[1].CntX_reg.
DSP Report: operator BLOCK[1].CntX0 is absorbed into DSP BLOCK[1].CntX_reg.
DSP Report: Generating DSP BLOCK[1].temp10, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp10 is absorbed into DSP BLOCK[1].temp10.
DSP Report: operator BLOCK[1].temp10 is absorbed into DSP BLOCK[1].temp10.
DSP Report: Generating DSP BLOCK[1].CntVal1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register BLOCK[1].CntVal1 is absorbed into DSP BLOCK[1].CntVal1.
DSP Report: operator BLOCK[1].temp10 is absorbed into DSP BLOCK[1].CntVal1.
DSP Report: operator BLOCK[1].temp10 is absorbed into DSP BLOCK[1].CntVal1.
DSP Report: Generating DSP BLOCK[1].temp21, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp21 is absorbed into DSP BLOCK[1].temp21.
DSP Report: operator BLOCK[1].temp21 is absorbed into DSP BLOCK[1].temp21.
DSP Report: Generating DSP BLOCK[1].temp21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp21 is absorbed into DSP BLOCK[1].temp21.
DSP Report: operator BLOCK[1].temp21 is absorbed into DSP BLOCK[1].temp21.
DSP Report: Generating DSP BLOCK[1].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: Generating DSP BLOCK[1].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: Generating DSP BLOCK[1].temp20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: Generating DSP BLOCK[1].CntVal1, operation Mode is: C'+A:B.
DSP Report: register BLOCK[1].CntVal1 is absorbed into DSP BLOCK[1].CntVal1.
DSP Report: operator BLOCK[1].CntVal1 is absorbed into DSP BLOCK[1].CntVal1.
DSP Report: Generating DSP BLOCK[1].CntVal1, operation Mode is: PCIN+A:B.
DSP Report: operator BLOCK[1].CntVal1 is absorbed into DSP BLOCK[1].CntVal1.
DSP Report: Generating DSP BLOCK[1].temp32, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp32 is absorbed into DSP BLOCK[1].temp32.
DSP Report: operator BLOCK[1].temp32 is absorbed into DSP BLOCK[1].temp32.
DSP Report: Generating DSP BLOCK[1].temp32, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp32 is absorbed into DSP BLOCK[1].temp32.
DSP Report: operator BLOCK[1].temp32 is absorbed into DSP BLOCK[1].temp32.
DSP Report: Generating DSP BLOCK[1].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: Generating DSP BLOCK[1].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: Generating DSP BLOCK[1].temp31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: Generating DSP BLOCK[1].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: Generating DSP BLOCK[1].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: Generating DSP BLOCK[1].temp30, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: Generating DSP BLOCK[1].CntVal0, operation Mode is: PCIN+A2:B2.
DSP Report: register BLOCK[1].CntVal0 is absorbed into DSP BLOCK[1].CntVal0.
DSP Report: register BLOCK[1].CntVal0 is absorbed into DSP BLOCK[1].CntVal0.
DSP Report: operator BLOCK[1].CntVal0 is absorbed into DSP BLOCK[1].CntVal0.
DSP Report: Generating DSP BLOCK[1].MaxIndex4, operation Mode is: C+A:B.
DSP Report: operator BLOCK[1].MaxIndex4 is absorbed into DSP BLOCK[1].MaxIndex4.
DSP Report: Generating DSP BLOCK[1].MaxIndex_reg, operation Mode is: (PCIN or 0)+A:B.
DSP Report: register BLOCK[1].MaxIndex_reg is absorbed into DSP BLOCK[1].MaxIndex_reg.
DSP Report: operator BLOCK[1].MaxIndex0 is absorbed into DSP BLOCK[1].MaxIndex_reg.
DSP Report: operator BLOCK[1].MaxIndex0 is absorbed into DSP BLOCK[1].MaxIndex_reg.
DSP Report: Generating DSP CrossCorrelation[0].j_reg_rep, operation Mode is: (P+1)'.
DSP Report: register CrossCorrelation[0].j_reg_rep is absorbed into DSP CrossCorrelation[0].j_reg_rep.
DSP Report: operator CrossCorrelation[0].j0 is absorbed into DSP CrossCorrelation[0].j_reg_rep.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum2, operation Mode is: C+(A:0x0):B.
DSP Report: operator CrossCorrelation[0].temp_sum2 is absorbed into DSP CrossCorrelation[0].temp_sum2.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum0, operation Mode is: A*B.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum0.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum0.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register CrossCorrelation[0].temp_sum_reg is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum0, operation Mode is: A*B.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum0.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum0.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register CrossCorrelation[0].temp_sum_reg is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: Generating DSP BLOCK[0].i, operation Mode is: (0 or (C:0xf0))+(A:B or 0)+CarryIn.
DSP Report: operator BLOCK[0].i0 is absorbed into DSP BLOCK[0].i.
DSP Report: Generating DSP BLOCK[1].i, operation Mode is: (0 or (C:0xdc))+(A:B or 0)+CarryIn.
DSP Report: operator BLOCK[1].i0 is absorbed into DSP BLOCK[1].i.
INFO: [Synth 8-5784] Optimized 12 bits of RAM "BLOCK[0].Ai_reg" due to constant propagation. Old ram width 32 bits, new ram width 20 bits.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Di_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5784] Optimized 12 bits of RAM "BLOCK[1].Ai_reg" due to constant propagation. Old ram width 32 bits, new ram width 20 bits.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Di_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1369.652 ; gain = 227.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|test        | BLOCK[0].Ai_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[0].Ci_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[0].Bi_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[0].Di_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Ai_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Ci_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Bi_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Di_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------+-----------+----------------------+-----------------------------------------------------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives                                                | 
+------------+----------------------+-----------+----------------------+-----------------------------------------------------------+
|test        | BLOCK[0].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24	RAM64M x 48	                                | 
|test        | BLOCK[0].b_reg       | Implied   | 256 x 20             | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[0].a_reg       | Implied   | 256 x 1              | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[0].c_reg       | Implied   | 256 x 1              | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[0].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[0].y_reg       | Implied   | 256 x 20             | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[0].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[0].m_reg       | Implied   | 256 x 32             | RAM64X1D x 8	RAM64M x 40	                                 | 
|test        | BLOCK[1].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24	RAM64M x 48	                                | 
|test        | BLOCK[1].b_reg       | Implied   | 256 x 20             | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[1].a_reg       | Implied   | 256 x 1              | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[1].c_reg       | Implied   | 256 x 1              | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[1].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[1].y_reg       | Implied   | 256 x 20             | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[1].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[1].m_reg       | Implied   | 256 x 32             | RAM64X1D x 8	RAM64M x 40	                                 | 
+------------+----------------------+-----------+----------------------+-----------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|test        | (P+1)'                             | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|test        | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | PCIN+A:B                           | 30     | 18     | -      | -      | 8      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|test        | C+A:B                              | 30     | 18     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | PCIN-A:B                           | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*(B:0x6)                          | 20     | 4      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | C+A:B+1                            | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(0 or A:B)+CarryIn        | 14     | 18     | 32     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | A:B+1                              | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | PCIN+A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | C+A:B                              | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | PCIN+CarryIn                       | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 0    | 
|test        | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(0 or A:B)+CarryIn        | 12     | 18     | 31     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | C+CarryIn                          | -      | -      | 32     | -      | 33     | -    | -    | 0    | -    | -     | 0    | 0    | 
|test        | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (P+(A:0x0):B)'                     | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|test        | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|test        | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | C'+A:B                             | 14     | 18     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|test        | PCIN+A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | PCIN+A2:B2                         | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|test        | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (PCIN or 0)+A:B                    | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|test        | (P+1)'                             | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 1    | 
|test        | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | PCIN+A:B                           | 30     | 18     | -      | -      | 8      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|test        | C+A:B                              | 30     | 18     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | PCIN-A:B                           | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*(B:0x6)                          | 20     | 4      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | C+A:B+1                            | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(0 or A:B)+CarryIn        | 14     | 18     | 32     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | A:B+1                              | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | PCIN+A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | C+A:B                              | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | PCIN+CarryIn                       | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 0    | 
|test        | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (C or 0)+(0 or A:B)+CarryIn        | 12     | 18     | 31     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | C+CarryIn                          | -      | -      | 32     | -      | 33     | -    | -    | 0    | -    | -     | 0    | 0    | 
|test        | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (P+(A:0x0):B)'                     | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|test        | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|test        | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | C'+A:B                             | 14     | 18     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|test        | PCIN+A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | PCIN+A2:B2                         | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|test        | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (PCIN or 0)+A:B                    | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|test        | (P+1)'                             | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|test        | C+(A:0x0):B                        | 30     | 10     | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|test        | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|test        | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|test        | (0 or (C:0xf0))+(A:B or 0)+CarryIn | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|test        | (0 or (C:0xdc))+(A:B or 0)+CarryIn | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1441.000 ; gain = 298.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1453.465 ; gain = 311.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|test        | BLOCK[0].Ai_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[0].Ci_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[0].Bi_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[0].Di_reg | 239 x 32(READ_FIRST)   | W |   | 239 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Ai_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Ci_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Bi_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|test        | BLOCK[1].Di_reg | 219 x 32(READ_FIRST)   | W |   | 219 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+----------------------+-----------+----------------------+-----------------------------------------------------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives                                                | 
+------------+----------------------+-----------+----------------------+-----------------------------------------------------------+
|test        | BLOCK[0].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24	RAM64M x 48	                                | 
|test        | BLOCK[0].b_reg       | Implied   | 256 x 20             | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[0].a_reg       | Implied   | 256 x 1              | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[0].c_reg       | Implied   | 256 x 1              | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[0].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[0].y_reg       | Implied   | 256 x 20             | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|test        | BLOCK[0].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[0].m_reg       | Implied   | 256 x 32             | RAM64X1D x 8	RAM64M x 40	                                 | 
|test        | BLOCK[1].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24	RAM64M x 48	                                | 
|test        | BLOCK[1].b_reg       | Implied   | 256 x 20             | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[1].a_reg       | Implied   | 256 x 1              | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[1].c_reg       | Implied   | 256 x 1              | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[1].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[1].y_reg       | Implied   | 256 x 20             | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|test        | BLOCK[1].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|test        | BLOCK[1].m_reg       | Implied   | 256 x 32             | RAM64X1D x 8	RAM64M x 40	                                 | 
+------------+----------------------+-----------+----------------------+-----------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance BLOCK[0].Ai_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[0].Ci_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[0].Bi_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[0].Di_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[1].Ai_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[1].Ci_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[1].Bi_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[1].Di_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1530.312 ; gain = 388.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1542.340 ; gain = 400.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1542.340 ; gain = 400.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1542.340 ; gain = 400.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1542.340 ; gain = 400.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1542.340 ; gain = 400.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1542.340 ; gain = 400.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     2|
|3     |BUFG        |     1|
|4     |CARRY4      |  2394|
|5     |DSP48E1     |   110|
|14    |LUT1        |   747|
|15    |LUT2        |   661|
|16    |LUT3        |  7973|
|17    |LUT4        |   876|
|18    |LUT5        |   180|
|19    |LUT6        |   741|
|20    |RAM128X1S   |    44|
|21    |RAM16X1S    |    66|
|22    |RAM32X1S    |    22|
|23    |RAM64M      |   496|
|24    |RAM64X1D    |   128|
|25    |RAM64X1S    |    44|
|26    |RAMB18E1    |     8|
|27    |FDRE        |   235|
|28    |FDSE        |    16|
|29    |IBUF        |     2|
|30    |OBUF        |    96|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1542.340 ; gain = 400.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1542.340 ; gain = 281.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1542.340 ; gain = 400.289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1554.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3312 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'test' is not ideal for floorplanning, since the cellview 'test' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1554.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 800 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 44 instances
  RAM16X1S => RAM32X1S (RAMS32): 66 instances
  RAM32X1S => RAM32X1S (RAMS32): 22 instances
  RAM64M => RAM64M (RAMD64E(x4)): 496 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 128 instances
  RAM64X1S => RAM64X1S (RAMS64E): 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1554.383 ; gain = 412.332
INFO: [Common 17-1381] The checkpoint 'D:/Git/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_synth.rpt -pb test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 20 22:33:58 2024...
