
TechoLabPrj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e54  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  0800a024  0800a024  0001a024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1d8  0800a1d8  000200c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a1d8  0800a1d8  0001a1d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1e0  0800a1e0  000200c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800a1e0  0800a1e0  0001a1e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a1e8  0800a1e8  0001a1e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c4  20000000  0800a1ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004cec  200000c4  0800a2b0  000200c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004db0  0800a2b0  00024db0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ca5d  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000415d  00000000  00000000  0003cb51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001750  00000000  00000000  00040cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015b8  00000000  00000000  00042400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002669e  00000000  00000000  000439b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c114  00000000  00000000  0006a056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e98b9  00000000  00000000  0008616a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016fa23  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064f0  00000000  00000000  0016fa74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000c4 	.word	0x200000c4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a00c 	.word	0x0800a00c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000c8 	.word	0x200000c8
 800020c:	0800a00c 	.word	0x0800a00c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <_ZN6Button12getLastStateEv>:
		}
		void setCurrentState(uint8_t state){
			this->current_button_state = state;
		}

		uint8_t getLastState(){
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
			return this->last_button_state;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	781b      	ldrb	r3, [r3, #0]
		}
 80005d0:	4618      	mov	r0, r3
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <_ZN6Button15getCurrentStateEv>:
		uint8_t getCurrentState(){
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
			return this->current_button_state;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	785b      	ldrb	r3, [r3, #1]
		}
 80005e8:	4618      	mov	r0, r3
 80005ea:	370c      	adds	r7, #12
 80005ec:	46bd      	mov	sp, r7
 80005ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f2:	4770      	bx	lr

080005f4 <_ZN6Button14getButtonEventEv>:
#include "button.h"



const uint8_t* Button::getButtonEvent()
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
	static ButtonEvent events;

	if(getCurrentState() == GPIO_PIN_SET && getLastState() == GPIO_PIN_RESET)
 80005fc:	6878      	ldr	r0, [r7, #4]
 80005fe:	f7ff ffed 	bl	80005dc <_ZN6Button15getCurrentStateEv>
 8000602:	4603      	mov	r3, r0
 8000604:	2b01      	cmp	r3, #1
 8000606:	d107      	bne.n	8000618 <_ZN6Button14getButtonEventEv+0x24>
 8000608:	6878      	ldr	r0, [r7, #4]
 800060a:	f7ff ffdb 	bl	80005c4 <_ZN6Button12getLastStateEv>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d101      	bne.n	8000618 <_ZN6Button14getButtonEventEv+0x24>
 8000614:	2301      	movs	r3, #1
 8000616:	e000      	b.n	800061a <_ZN6Button14getButtonEventEv+0x26>
 8000618:	2300      	movs	r3, #0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d006      	beq.n	800062c <_ZN6Button14getButtonEventEv+0x38>
	{
		this->press_start_time = osKernelGetTickCount();
 800061e:	f005 fe17 	bl	8006250 <osKernelGetTickCount>
 8000622:	4602      	mov	r2, r0
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	609a      	str	r2, [r3, #8]
		return events.butPressed;
 8000628:	4b26      	ldr	r3, [pc, #152]	; (80006c4 <_ZN6Button14getButtonEventEv+0xd0>)
 800062a:	e046      	b.n	80006ba <_ZN6Button14getButtonEventEv+0xc6>
	}

	else if (getCurrentState() == GPIO_PIN_SET && getLastState() == GPIO_PIN_SET)
 800062c:	6878      	ldr	r0, [r7, #4]
 800062e:	f7ff ffd5 	bl	80005dc <_ZN6Button15getCurrentStateEv>
 8000632:	4603      	mov	r3, r0
 8000634:	2b01      	cmp	r3, #1
 8000636:	d107      	bne.n	8000648 <_ZN6Button14getButtonEventEv+0x54>
 8000638:	6878      	ldr	r0, [r7, #4]
 800063a:	f7ff ffc3 	bl	80005c4 <_ZN6Button12getLastStateEv>
 800063e:	4603      	mov	r3, r0
 8000640:	2b01      	cmp	r3, #1
 8000642:	d101      	bne.n	8000648 <_ZN6Button14getButtonEventEv+0x54>
 8000644:	2301      	movs	r3, #1
 8000646:	e000      	b.n	800064a <_ZN6Button14getButtonEventEv+0x56>
 8000648:	2300      	movs	r3, #0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d015      	beq.n	800067a <_ZN6Button14getButtonEventEv+0x86>
	{
		if (osKernelGetTickCount() - this->press_start_time >= HOLD_TIME)
 800064e:	f005 fdff 	bl	8006250 <osKernelGetTickCount>
 8000652:	4602      	mov	r2, r0
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	689b      	ldr	r3, [r3, #8]
 8000658:	1ad3      	subs	r3, r2, r3
 800065a:	f241 3287 	movw	r2, #4999	; 0x1387
 800065e:	4293      	cmp	r3, r2
 8000660:	bf8c      	ite	hi
 8000662:	2301      	movhi	r3, #1
 8000664:	2300      	movls	r3, #0
 8000666:	b2db      	uxtb	r3, r3
 8000668:	2b00      	cmp	r3, #0
 800066a:	d025      	beq.n	80006b8 <_ZN6Button14getButtonEventEv+0xc4>
		{
			this->press_start_time = osKernelGetTickCount();
 800066c:	f005 fdf0 	bl	8006250 <osKernelGetTickCount>
 8000670:	4602      	mov	r2, r0
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	609a      	str	r2, [r3, #8]
			return events.butHeld;
 8000676:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <_ZN6Button14getButtonEventEv+0xd4>)
 8000678:	e01f      	b.n	80006ba <_ZN6Button14getButtonEventEv+0xc6>
		}
	}

	else if (getCurrentState() == GPIO_PIN_RESET && getLastState() == GPIO_PIN_SET)
 800067a:	6878      	ldr	r0, [r7, #4]
 800067c:	f7ff ffae 	bl	80005dc <_ZN6Button15getCurrentStateEv>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d107      	bne.n	8000696 <_ZN6Button14getButtonEventEv+0xa2>
 8000686:	6878      	ldr	r0, [r7, #4]
 8000688:	f7ff ff9c 	bl	80005c4 <_ZN6Button12getLastStateEv>
 800068c:	4603      	mov	r3, r0
 800068e:	2b01      	cmp	r3, #1
 8000690:	d101      	bne.n	8000696 <_ZN6Button14getButtonEventEv+0xa2>
 8000692:	2301      	movs	r3, #1
 8000694:	e000      	b.n	8000698 <_ZN6Button14getButtonEventEv+0xa4>
 8000696:	2300      	movs	r3, #0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d00d      	beq.n	80006b8 <_ZN6Button14getButtonEventEv+0xc4>
	{
		uint32_t press_duration = osKernelGetTickCount() - this->press_start_time;
 800069c:	f005 fdd8 	bl	8006250 <osKernelGetTickCount>
 80006a0:	4602      	mov	r2, r0
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	689b      	ldr	r3, [r3, #8]
 80006a6:	1ad3      	subs	r3, r2, r3
 80006a8:	60fb      	str	r3, [r7, #12]
		if (press_duration < HOLD_TIME)
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	f241 3287 	movw	r2, #4999	; 0x1387
 80006b0:	4293      	cmp	r3, r2
 80006b2:	d801      	bhi.n	80006b8 <_ZN6Button14getButtonEventEv+0xc4>
		{
			return events.butReleased;
 80006b4:	4b05      	ldr	r3, [pc, #20]	; (80006cc <_ZN6Button14getButtonEventEv+0xd8>)
 80006b6:	e000      	b.n	80006ba <_ZN6Button14getButtonEventEv+0xc6>
		}
	}

	return nullptr;
 80006b8:	2300      	movs	r3, #0
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	3710      	adds	r7, #16
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	20000000 	.word	0x20000000
 80006c8:	20000010 	.word	0x20000010
 80006cc:	2000002b 	.word	0x2000002b

080006d0 <_ZL10goToOutputP10DHT_sensor>:
#define lineDown() 		HAL_GPIO_WritePin(sensor->DHT_Port, sensor->DHT_Pin, GPIO_PIN_RESET)
#define lineUp()		HAL_GPIO_WritePin(sensor->DHT_Port, sensor->DHT_Pin, GPIO_PIN_SET)
#define getLine()		(HAL_GPIO_ReadPin(sensor->DHT_Port, sensor->DHT_Pin) == GPIO_PIN_SET)
#define Delay(d)		HAL_Delay(d)

static void goToOutput(DHT_sensor *sensor) {
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b088      	sub	sp, #32
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d8:	f107 030c 	add.w	r3, r7, #12
 80006dc:	2200      	movs	r2, #0
 80006de:	601a      	str	r2, [r3, #0]
 80006e0:	605a      	str	r2, [r3, #4]
 80006e2:	609a      	str	r2, [r3, #8]
 80006e4:	60da      	str	r2, [r3, #12]
 80006e6:	611a      	str	r2, [r3, #16]

  //По умолчанию на линии высокий уровень
  lineUp();
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	6818      	ldr	r0, [r3, #0]
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	889b      	ldrh	r3, [r3, #4]
 80006f0:	2201      	movs	r2, #1
 80006f2:	4619      	mov	r1, r3
 80006f4:	f002 fe2a 	bl	800334c <HAL_GPIO_WritePin>

  //Настройка порта на выход 
  GPIO_InitStruct.Pin = sensor->DHT_Pin;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	889b      	ldrh	r3, [r3, #4]
 80006fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; 	//Открытый сток
 80006fe:	2311      	movs	r3, #17
 8000700:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = sensor->pullUp;		//Подтяжка к питанию
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	79db      	ldrb	r3, [r3, #7]
 8000706:	617b      	str	r3, [r7, #20]

  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; //Высокая скорость работы порта
 8000708:	2302      	movs	r3, #2
 800070a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(sensor->DHT_Port, &GPIO_InitStruct);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	f107 020c 	add.w	r2, r7, #12
 8000714:	4611      	mov	r1, r2
 8000716:	4618      	mov	r0, r3
 8000718:	f002 fc6c 	bl	8002ff4 <HAL_GPIO_Init>
}
 800071c:	bf00      	nop
 800071e:	3720      	adds	r7, #32
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}

08000724 <_ZL9goToInputP10DHT_sensor>:

static void goToInput(DHT_sensor *sensor) {
 8000724:	b580      	push	{r7, lr}
 8000726:	b088      	sub	sp, #32
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072c:	f107 030c 	add.w	r3, r7, #12
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
 8000734:	605a      	str	r2, [r3, #4]
 8000736:	609a      	str	r2, [r3, #8]
 8000738:	60da      	str	r2, [r3, #12]
 800073a:	611a      	str	r2, [r3, #16]

  //Настройка порта на вход 
  GPIO_InitStruct.Pin = sensor->DHT_Pin;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	889b      	ldrh	r3, [r3, #4]
 8000740:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = sensor->pullUp;		//Подтяжка к питанию
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	79db      	ldrb	r3, [r3, #7]
 800074a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(sensor->DHT_Port, &GPIO_InitStruct);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	f107 020c 	add.w	r2, r7, #12
 8000754:	4611      	mov	r1, r2
 8000756:	4618      	mov	r0, r3
 8000758:	f002 fc4c 	bl	8002ff4 <HAL_GPIO_Init>
}
 800075c:	bf00      	nop
 800075e:	3720      	adds	r7, #32
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <_Z11DHT_getDataP10DHT_sensor>:

DHT_data DHT_getData(DHT_sensor *sensor) {
 8000764:	b580      	push	{r7, lr}
 8000766:	b08e      	sub	sp, #56	; 0x38
 8000768:	af00      	add	r7, sp, #0
 800076a:	60f8      	str	r0, [r7, #12]
	DHT_data data = {-128.0f, -128.0f};
 800076c:	4aa3      	ldr	r2, [pc, #652]	; (80009fc <_Z11DHT_getDataP10DHT_sensor+0x298>)
 800076e:	f107 031c 	add.w	r3, r7, #28
 8000772:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000776:	e883 0003 	stmia.w	r3, {r0, r1}
	
	#if DHT_POLLING_CONTROL == 1
	/* Ограничение по частоте опроса датчика */
	//Определение интервала опроса в зависимости от датчика
	uint16_t pollingInterval;
	if (sensor->type == DHT11) {
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	799b      	ldrb	r3, [r3, #6]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d103      	bne.n	800078a <_Z11DHT_getDataP10DHT_sensor+0x26>
		pollingInterval = DHT_POLLING_INTERVAL_DHT11;
 8000782:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000786:	86fb      	strh	r3, [r7, #54]	; 0x36
 8000788:	e002      	b.n	8000790 <_Z11DHT_getDataP10DHT_sensor+0x2c>
	} else {
		pollingInterval = DHT_POLLING_INTERVAL_DHT22;
 800078a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800078e:	86fb      	strh	r3, [r7, #54]	; 0x36
	}

	//Если интервал маленький, то возврат последнего удачного значения
	if ((HAL_GetTick() - sensor->lastPollingTime < pollingInterval) && sensor->lastPollingTime != 0) {
 8000790:	f001 fafa 	bl	8001d88 <HAL_GetTick>
 8000794:	4602      	mov	r2, r0
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	689b      	ldr	r3, [r3, #8]
 800079a:	1ad2      	subs	r2, r2, r3
 800079c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800079e:	429a      	cmp	r2, r3
 80007a0:	d205      	bcs.n	80007ae <_Z11DHT_getDataP10DHT_sensor+0x4a>
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	689b      	ldr	r3, [r3, #8]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <_Z11DHT_getDataP10DHT_sensor+0x4a>
 80007aa:	2301      	movs	r3, #1
 80007ac:	e000      	b.n	80007b0 <_Z11DHT_getDataP10DHT_sensor+0x4c>
 80007ae:	2300      	movs	r3, #0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d00e      	beq.n	80007d2 <_Z11DHT_getDataP10DHT_sensor+0x6e>
		data.hum = sensor->lastHum;
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	691b      	ldr	r3, [r3, #16]
 80007b8:	61fb      	str	r3, [r7, #28]
		data.temp = sensor->lastTemp;
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	68db      	ldr	r3, [r3, #12]
 80007be:	623b      	str	r3, [r7, #32]
		return data;
 80007c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007c4:	f107 021c 	add.w	r2, r7, #28
 80007c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80007cc:	e883 0003 	stmia.w	r3, {r0, r1}
 80007d0:	e183      	b.n	8000ada <_Z11DHT_getDataP10DHT_sensor+0x376>
	}
	sensor->lastPollingTime = HAL_GetTick()+1;
 80007d2:	f001 fad9 	bl	8001d88 <HAL_GetTick>
 80007d6:	4603      	mov	r3, r0
 80007d8:	1c5a      	adds	r2, r3, #1
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	609a      	str	r2, [r3, #8]
	#endif

	/* Запрос данных у датчика */
	//Перевод пина "на выход"
	goToOutput(sensor);
 80007de:	68f8      	ldr	r0, [r7, #12]
 80007e0:	f7ff ff76 	bl	80006d0 <_ZL10goToOutputP10DHT_sensor>
	//Опускание линии данных на 18 мс
	lineDown();
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	6818      	ldr	r0, [r3, #0]
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	889b      	ldrh	r3, [r3, #4]
 80007ec:	2200      	movs	r2, #0
 80007ee:	4619      	mov	r1, r3
 80007f0:	f002 fdac 	bl	800334c <HAL_GPIO_WritePin>
	Delay(18);
 80007f4:	2012      	movs	r0, #18
 80007f6:	f001 fad3 	bl	8001da0 <HAL_Delay>
	//Подъём линии, перевод порта "на вход"
	lineUp();
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	6818      	ldr	r0, [r3, #0]
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	889b      	ldrh	r3, [r3, #4]
 8000802:	2201      	movs	r2, #1
 8000804:	4619      	mov	r1, r3
 8000806:	f002 fda1 	bl	800334c <HAL_GPIO_WritePin>
	goToInput(sensor);
 800080a:	68f8      	ldr	r0, [r7, #12]
 800080c:	f7ff ff8a 	bl	8000724 <_ZL9goToInputP10DHT_sensor>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000810:	b672      	cpsid	i
}
 8000812:	bf00      	nop
	#ifdef DHT_IRQ_CONTROL
	//Выключение прерываний, чтобы ничто не мешало обработке данных
	__disable_irq();
	#endif
	/* Ожидание ответа от датчика */
	uint16_t timeout = 0;
 8000814:	2300      	movs	r3, #0
 8000816:	86bb      	strh	r3, [r7, #52]	; 0x34
	//Ожидание спада
	while(getLine()) {
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	681a      	ldr	r2, [r3, #0]
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	889b      	ldrh	r3, [r3, #4]
 8000820:	4619      	mov	r1, r3
 8000822:	4610      	mov	r0, r2
 8000824:	f002 fd7a 	bl	800331c <HAL_GPIO_ReadPin>
 8000828:	4603      	mov	r3, r0
 800082a:	2b01      	cmp	r3, #1
 800082c:	bf0c      	ite	eq
 800082e:	2301      	moveq	r3, #1
 8000830:	2300      	movne	r3, #0
 8000832:	b2db      	uxtb	r3, r3
 8000834:	2b00      	cmp	r3, #0
 8000836:	d01a      	beq.n	800086e <_Z11DHT_getDataP10DHT_sensor+0x10a>
		timeout++;
 8000838:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800083a:	3301      	adds	r3, #1
 800083c:	86bb      	strh	r3, [r7, #52]	; 0x34
		if (timeout > DHT_TIMEOUT) {
 800083e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000840:	f242 7210 	movw	r2, #10000	; 0x2710
 8000844:	4293      	cmp	r3, r2
 8000846:	d9e7      	bls.n	8000818 <_Z11DHT_getDataP10DHT_sensor+0xb4>
  __ASM volatile ("cpsie i" : : : "memory");
 8000848:	b662      	cpsie	i
}
 800084a:	bf00      	nop
			__enable_irq();
			#endif
			//Если датчик не отозвался, значит его точно нет
			//Обнуление последнего удачного значения, чтобы
			//не получать фантомные значения
			sensor->lastHum = -128.0f;
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 8000852:	611a      	str	r2, [r3, #16]
			sensor->lastTemp = -128.0f;
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 800085a:	60da      	str	r2, [r3, #12]

			return data;
 800085c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000860:	f107 021c 	add.w	r2, r7, #28
 8000864:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000868:	e883 0003 	stmia.w	r3, {r0, r1}
 800086c:	e135      	b.n	8000ada <_Z11DHT_getDataP10DHT_sensor+0x376>
		}
	}
	timeout = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	86bb      	strh	r3, [r7, #52]	; 0x34
	//Ожидание подъёма
	while(!getLine()) {
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	889b      	ldrh	r3, [r3, #4]
 800087a:	4619      	mov	r1, r3
 800087c:	4610      	mov	r0, r2
 800087e:	f002 fd4d 	bl	800331c <HAL_GPIO_ReadPin>
 8000882:	4603      	mov	r3, r0
 8000884:	2b01      	cmp	r3, #1
 8000886:	bf14      	ite	ne
 8000888:	2301      	movne	r3, #1
 800088a:	2300      	moveq	r3, #0
 800088c:	b2db      	uxtb	r3, r3
 800088e:	2b00      	cmp	r3, #0
 8000890:	d01a      	beq.n	80008c8 <_Z11DHT_getDataP10DHT_sensor+0x164>
		timeout++;
 8000892:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000894:	3301      	adds	r3, #1
 8000896:	86bb      	strh	r3, [r7, #52]	; 0x34
		if (timeout > DHT_TIMEOUT) {
 8000898:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800089a:	f242 7210 	movw	r2, #10000	; 0x2710
 800089e:	4293      	cmp	r3, r2
 80008a0:	d9e7      	bls.n	8000872 <_Z11DHT_getDataP10DHT_sensor+0x10e>
  __ASM volatile ("cpsie i" : : : "memory");
 80008a2:	b662      	cpsie	i
}
 80008a4:	bf00      	nop
			__enable_irq();
			#endif
			//Если датчик не отозвался, значит его точно нет
			//Обнуление последнего удачного значения, чтобы
			//не получать фантомные значения
			sensor->lastHum = -128.0f;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 80008ac:	611a      	str	r2, [r3, #16]
			sensor->lastTemp = -128.0f;
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 80008b4:	60da      	str	r2, [r3, #12]

			return data;
 80008b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008ba:	f107 021c 	add.w	r2, r7, #28
 80008be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008c2:	e883 0003 	stmia.w	r3, {r0, r1}
 80008c6:	e108      	b.n	8000ada <_Z11DHT_getDataP10DHT_sensor+0x376>
		}
	}
	timeout = 0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	86bb      	strh	r3, [r7, #52]	; 0x34
	//Ожидание спада
	while(getLine()) {
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	681a      	ldr	r2, [r3, #0]
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	889b      	ldrh	r3, [r3, #4]
 80008d4:	4619      	mov	r1, r3
 80008d6:	4610      	mov	r0, r2
 80008d8:	f002 fd20 	bl	800331c <HAL_GPIO_ReadPin>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b01      	cmp	r3, #1
 80008e0:	bf0c      	ite	eq
 80008e2:	2301      	moveq	r3, #1
 80008e4:	2300      	movne	r3, #0
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d012      	beq.n	8000912 <_Z11DHT_getDataP10DHT_sensor+0x1ae>
		timeout++;
 80008ec:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80008ee:	3301      	adds	r3, #1
 80008f0:	86bb      	strh	r3, [r7, #52]	; 0x34
		if (timeout > DHT_TIMEOUT) {
 80008f2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80008f4:	f242 7210 	movw	r2, #10000	; 0x2710
 80008f8:	4293      	cmp	r3, r2
 80008fa:	d9e7      	bls.n	80008cc <_Z11DHT_getDataP10DHT_sensor+0x168>
  __ASM volatile ("cpsie i" : : : "memory");
 80008fc:	b662      	cpsie	i
}
 80008fe:	bf00      	nop
			#ifdef DHT_IRQ_CONTROL
			__enable_irq();
			#endif
			return data;
 8000900:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000904:	f107 021c 	add.w	r2, r7, #28
 8000908:	e892 0003 	ldmia.w	r2, {r0, r1}
 800090c:	e883 0003 	stmia.w	r3, {r0, r1}
 8000910:	e0e3      	b.n	8000ada <_Z11DHT_getDataP10DHT_sensor+0x376>
		}
	}
	
	/* Чтение ответа от датчика */
	uint8_t rawData[5] = {0,0,0,0,0};
 8000912:	4a3b      	ldr	r2, [pc, #236]	; (8000a00 <_Z11DHT_getDataP10DHT_sensor+0x29c>)
 8000914:	f107 0314 	add.w	r3, r7, #20
 8000918:	e892 0003 	ldmia.w	r2, {r0, r1}
 800091c:	6018      	str	r0, [r3, #0]
 800091e:	3304      	adds	r3, #4
 8000920:	7019      	strb	r1, [r3, #0]
	for(uint8_t a = 0; a < 5; a++) {
 8000922:	2300      	movs	r3, #0
 8000924:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8000928:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800092c:	2b04      	cmp	r3, #4
 800092e:	d86d      	bhi.n	8000a0c <_Z11DHT_getDataP10DHT_sensor+0x2a8>
		for(uint8_t b = 7; b != 255; b--) {
 8000930:	2307      	movs	r3, #7
 8000932:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8000936:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800093a:	2bff      	cmp	r3, #255	; 0xff
 800093c:	d057      	beq.n	80009ee <_Z11DHT_getDataP10DHT_sensor+0x28a>
			uint16_t hT = 0, lT = 0;
 800093e:	2300      	movs	r3, #0
 8000940:	863b      	strh	r3, [r7, #48]	; 0x30
 8000942:	2300      	movs	r3, #0
 8000944:	85fb      	strh	r3, [r7, #46]	; 0x2e
			//Пока линия в низком уровне, инкремент переменной lT
			while(!getLine() && lT != 65535) lT++;
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	889b      	ldrh	r3, [r3, #4]
 800094e:	4619      	mov	r1, r3
 8000950:	4610      	mov	r0, r2
 8000952:	f002 fce3 	bl	800331c <HAL_GPIO_ReadPin>
 8000956:	4603      	mov	r3, r0
 8000958:	2b01      	cmp	r3, #1
 800095a:	d006      	beq.n	800096a <_Z11DHT_getDataP10DHT_sensor+0x206>
 800095c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800095e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000962:	4293      	cmp	r3, r2
 8000964:	d001      	beq.n	800096a <_Z11DHT_getDataP10DHT_sensor+0x206>
 8000966:	2301      	movs	r3, #1
 8000968:	e000      	b.n	800096c <_Z11DHT_getDataP10DHT_sensor+0x208>
 800096a:	2300      	movs	r3, #0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d003      	beq.n	8000978 <_Z11DHT_getDataP10DHT_sensor+0x214>
 8000970:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000972:	3301      	adds	r3, #1
 8000974:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8000976:	e7e6      	b.n	8000946 <_Z11DHT_getDataP10DHT_sensor+0x1e2>
			//Пока линия в высоком уровне, инкремент переменной hT
			timeout = 0;
 8000978:	2300      	movs	r3, #0
 800097a:	86bb      	strh	r3, [r7, #52]	; 0x34
			while(getLine()&& hT != 65535) hT++;
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	681a      	ldr	r2, [r3, #0]
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	889b      	ldrh	r3, [r3, #4]
 8000984:	4619      	mov	r1, r3
 8000986:	4610      	mov	r0, r2
 8000988:	f002 fcc8 	bl	800331c <HAL_GPIO_ReadPin>
 800098c:	4603      	mov	r3, r0
 800098e:	2b01      	cmp	r3, #1
 8000990:	d106      	bne.n	80009a0 <_Z11DHT_getDataP10DHT_sensor+0x23c>
 8000992:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000994:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000998:	4293      	cmp	r3, r2
 800099a:	d001      	beq.n	80009a0 <_Z11DHT_getDataP10DHT_sensor+0x23c>
 800099c:	2301      	movs	r3, #1
 800099e:	e000      	b.n	80009a2 <_Z11DHT_getDataP10DHT_sensor+0x23e>
 80009a0:	2300      	movs	r3, #0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d003      	beq.n	80009ae <_Z11DHT_getDataP10DHT_sensor+0x24a>
 80009a6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80009a8:	3301      	adds	r3, #1
 80009aa:	863b      	strh	r3, [r7, #48]	; 0x30
 80009ac:	e7e6      	b.n	800097c <_Z11DHT_getDataP10DHT_sensor+0x218>
			//Если hT больше lT, то пришла единица
			if(hT > lT) rawData[a] |= (1<<b);
 80009ae:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80009b0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80009b2:	429a      	cmp	r2, r3
 80009b4:	d915      	bls.n	80009e2 <_Z11DHT_getDataP10DHT_sensor+0x27e>
 80009b6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80009ba:	3338      	adds	r3, #56	; 0x38
 80009bc:	443b      	add	r3, r7
 80009be:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80009c2:	b25a      	sxtb	r2, r3
 80009c4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80009c8:	2101      	movs	r1, #1
 80009ca:	fa01 f303 	lsl.w	r3, r1, r3
 80009ce:	b25b      	sxtb	r3, r3
 80009d0:	4313      	orrs	r3, r2
 80009d2:	b25a      	sxtb	r2, r3
 80009d4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80009d8:	b2d2      	uxtb	r2, r2
 80009da:	3338      	adds	r3, #56	; 0x38
 80009dc:	443b      	add	r3, r7
 80009de:	f803 2c24 	strb.w	r2, [r3, #-36]
		for(uint8_t b = 7; b != 255; b--) {
 80009e2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80009e6:	3b01      	subs	r3, #1
 80009e8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80009ec:	e7a3      	b.n	8000936 <_Z11DHT_getDataP10DHT_sensor+0x1d2>
	for(uint8_t a = 0; a < 5; a++) {
 80009ee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80009f2:	3301      	adds	r3, #1
 80009f4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80009f8:	e796      	b.n	8000928 <_Z11DHT_getDataP10DHT_sensor+0x1c4>
 80009fa:	bf00      	nop
 80009fc:	0800a024 	.word	0x0800a024
 8000a00:	0800a02c 	.word	0x0800a02c
 8000a04:	3dcccccd 	.word	0x3dcccccd
 8000a08:	bdcccccd 	.word	0xbdcccccd
  __ASM volatile ("cpsie i" : : : "memory");
 8000a0c:	b662      	cpsie	i
}
 8000a0e:	bf00      	nop
	//Включение прерываний после приёма данных
	__enable_irq();
    #endif

	/* Проверка целостности данных */
	if((uint8_t)(rawData[0] + rawData[1] + rawData[2] + rawData[3]) == rawData[4]) {
 8000a10:	7d3a      	ldrb	r2, [r7, #20]
 8000a12:	7d7b      	ldrb	r3, [r7, #21]
 8000a14:	4413      	add	r3, r2
 8000a16:	b2da      	uxtb	r2, r3
 8000a18:	7dbb      	ldrb	r3, [r7, #22]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	b2da      	uxtb	r2, r3
 8000a1e:	7dfb      	ldrb	r3, [r7, #23]
 8000a20:	4413      	add	r3, r2
 8000a22:	b2da      	uxtb	r2, r3
 8000a24:	7e3b      	ldrb	r3, [r7, #24]
 8000a26:	429a      	cmp	r2, r3
 8000a28:	d149      	bne.n	8000abe <_Z11DHT_getDataP10DHT_sensor+0x35a>
		//Если контрольная сумма совпадает, то конвертация и возврат полученных значений
		if (sensor->type == DHT22) {
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	799b      	ldrb	r3, [r3, #6]
 8000a2e:	2b01      	cmp	r3, #1
 8000a30:	d133      	bne.n	8000a9a <_Z11DHT_getDataP10DHT_sensor+0x336>
			data.hum = (float)(((uint16_t)rawData[0]<<8) | rawData[1])*0.1f;
 8000a32:	7d3b      	ldrb	r3, [r7, #20]
 8000a34:	021b      	lsls	r3, r3, #8
 8000a36:	7d7a      	ldrb	r2, [r7, #21]
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	ee07 3a90 	vmov	s15, r3
 8000a3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a42:	ed1f 7a10 	vldr	s14, [pc, #-64]	; 8000a04 <_Z11DHT_getDataP10DHT_sensor+0x2a0>
 8000a46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a4a:	edc7 7a07 	vstr	s15, [r7, #28]
			//Проверка на отрицательность температуры
			if(!(rawData[2] & (1<<7))) {
 8000a4e:	7dbb      	ldrb	r3, [r7, #22]
 8000a50:	b25b      	sxtb	r3, r3
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	db0e      	blt.n	8000a74 <_Z11DHT_getDataP10DHT_sensor+0x310>
				data.temp = (float)(((uint16_t)rawData[2]<<8) | rawData[3])*0.1f;
 8000a56:	7dbb      	ldrb	r3, [r7, #22]
 8000a58:	021b      	lsls	r3, r3, #8
 8000a5a:	7dfa      	ldrb	r2, [r7, #23]
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	ee07 3a90 	vmov	s15, r3
 8000a62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a66:	ed1f 7a19 	vldr	s14, [pc, #-100]	; 8000a04 <_Z11DHT_getDataP10DHT_sensor+0x2a0>
 8000a6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a6e:	edc7 7a08 	vstr	s15, [r7, #32]
 8000a72:	e012      	b.n	8000a9a <_Z11DHT_getDataP10DHT_sensor+0x336>
			}	else {
				rawData[2] &= ~(1<<7);
 8000a74:	7dbb      	ldrb	r3, [r7, #22]
 8000a76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	75bb      	strb	r3, [r7, #22]
				data.temp = (float)(((uint16_t)rawData[2]<<8) | rawData[3])*-0.1f;
 8000a7e:	7dbb      	ldrb	r3, [r7, #22]
 8000a80:	021b      	lsls	r3, r3, #8
 8000a82:	7dfa      	ldrb	r2, [r7, #23]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	ee07 3a90 	vmov	s15, r3
 8000a8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a8e:	ed1f 7a22 	vldr	s14, [pc, #-136]	; 8000a08 <_Z11DHT_getDataP10DHT_sensor+0x2a4>
 8000a92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a96:	edc7 7a08 	vstr	s15, [r7, #32]
			}
		}
		if (sensor->type == DHT11) {
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	799b      	ldrb	r3, [r3, #6]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d10d      	bne.n	8000abe <_Z11DHT_getDataP10DHT_sensor+0x35a>
			data.hum = (float)rawData[0];
 8000aa2:	7d3b      	ldrb	r3, [r7, #20]
 8000aa4:	ee07 3a90 	vmov	s15, r3
 8000aa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000aac:	edc7 7a07 	vstr	s15, [r7, #28]
			data.temp = (float)rawData[2];
 8000ab0:	7dbb      	ldrb	r3, [r7, #22]
 8000ab2:	ee07 3a90 	vmov	s15, r3
 8000ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000aba:	edc7 7a08 	vstr	s15, [r7, #32]
		}
	}
	
	#if DHT_POLLING_CONTROL == 1
	sensor->lastHum = data.hum;
 8000abe:	69fa      	ldr	r2, [r7, #28]
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	611a      	str	r2, [r3, #16]
	sensor->lastTemp = data.temp;
 8000ac4:	6a3a      	ldr	r2, [r7, #32]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	60da      	str	r2, [r3, #12]
	#endif

	return data;	
 8000aca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ace:	f107 021c 	add.w	r2, r7, #28
 8000ad2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ad6:	e883 0003 	stmia.w	r3, {r0, r1}
}
 8000ada:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ade:	ee07 2a10 	vmov	s14, r2
 8000ae2:	ee07 3a90 	vmov	s15, r3
 8000ae6:	eeb0 0a47 	vmov.f32	s0, s14
 8000aea:	eef0 0a67 	vmov.f32	s1, s15
 8000aee:	3738      	adds	r7, #56	; 0x38
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}

08000af4 <_ZN10PWMControl8unpacketEPhPi>:
 */

#include "PWMControl.h"

void PWMControl::unpacket(uint8_t *packet, int *PWMData)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b085      	sub	sp, #20
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	60f8      	str	r0, [r7, #12]
 8000afc:	60b9      	str	r1, [r7, #8]
 8000afe:	607a      	str	r2, [r7, #4]
	PWMData[0] = (packet[0]-OFFSET_CHAR_TO_INT) * 100 + (packet[1]-OFFSET_CHAR_TO_INT) * 10 + (packet[2]-OFFSET_CHAR_TO_INT);
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	3b30      	subs	r3, #48	; 0x30
 8000b06:	2264      	movs	r2, #100	; 0x64
 8000b08:	fb02 f103 	mul.w	r1, r2, r3
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000b16:	4613      	mov	r3, r2
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	4413      	add	r3, r2
 8000b1c:	005b      	lsls	r3, r3, #1
 8000b1e:	18ca      	adds	r2, r1, r3
 8000b20:	68bb      	ldr	r3, [r7, #8]
 8000b22:	3302      	adds	r3, #2
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	3b30      	subs	r3, #48	; 0x30
 8000b28:	441a      	add	r2, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	601a      	str	r2, [r3, #0]
	PWMData[1] = (packet[3]-OFFSET_CHAR_TO_INT) * 100 + (packet[4]-OFFSET_CHAR_TO_INT) * 10 + (packet[5]-OFFSET_CHAR_TO_INT);
 8000b2e:	68bb      	ldr	r3, [r7, #8]
 8000b30:	3303      	adds	r3, #3
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	3b30      	subs	r3, #48	; 0x30
 8000b36:	2264      	movs	r2, #100	; 0x64
 8000b38:	fb02 f103 	mul.w	r1, r2, r3
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	3304      	adds	r3, #4
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000b46:	4613      	mov	r3, r2
 8000b48:	009b      	lsls	r3, r3, #2
 8000b4a:	4413      	add	r3, r2
 8000b4c:	005b      	lsls	r3, r3, #1
 8000b4e:	4419      	add	r1, r3
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	3305      	adds	r3, #5
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	3304      	adds	r3, #4
 8000b5e:	440a      	add	r2, r1
 8000b60:	601a      	str	r2, [r3, #0]
	PWMData[2] = (packet[6]-OFFSET_CHAR_TO_INT) * 100 + (packet[7]-OFFSET_CHAR_TO_INT) * 10 + (packet[8]-OFFSET_CHAR_TO_INT);
 8000b62:	68bb      	ldr	r3, [r7, #8]
 8000b64:	3306      	adds	r3, #6
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	3b30      	subs	r3, #48	; 0x30
 8000b6a:	2264      	movs	r2, #100	; 0x64
 8000b6c:	fb02 f103 	mul.w	r1, r2, r3
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	3307      	adds	r3, #7
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000b7a:	4613      	mov	r3, r2
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	4413      	add	r3, r2
 8000b80:	005b      	lsls	r3, r3, #1
 8000b82:	4419      	add	r1, r3
 8000b84:	68bb      	ldr	r3, [r7, #8]
 8000b86:	3308      	adds	r3, #8
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	3308      	adds	r3, #8
 8000b92:	440a      	add	r2, r1
 8000b94:	601a      	str	r2, [r3, #0]
}
 8000b96:	bf00      	nop
 8000b98:	3714      	adds	r7, #20
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <_ZN10PWMControl11setPWMValueEP17TIM_HandleTypeDefmi>:

void PWMControl::setPWMValue(TIM_HandleTypeDef *htim, uint32_t channel, int value)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	b085      	sub	sp, #20
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	60f8      	str	r0, [r7, #12]
 8000baa:	60b9      	str	r1, [r7, #8]
 8000bac:	607a      	str	r2, [r7, #4]
 8000bae:	603b      	str	r3, [r7, #0]
	__HAL_TIM_SET_COMPARE(htim, channel, value);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d104      	bne.n	8000bc0 <_ZN10PWMControl11setPWMValueEP17TIM_HandleTypeDefmi+0x1e>
 8000bb6:	68bb      	ldr	r3, [r7, #8]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	683a      	ldr	r2, [r7, #0]
 8000bbc:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000bbe:	e013      	b.n	8000be8 <_ZN10PWMControl11setPWMValueEP17TIM_HandleTypeDefmi+0x46>
	__HAL_TIM_SET_COMPARE(htim, channel, value);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2b04      	cmp	r3, #4
 8000bc4:	d104      	bne.n	8000bd0 <_ZN10PWMControl11setPWMValueEP17TIM_HandleTypeDefmi+0x2e>
 8000bc6:	68bb      	ldr	r3, [r7, #8]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	683a      	ldr	r2, [r7, #0]
 8000bcc:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000bce:	e00b      	b.n	8000be8 <_ZN10PWMControl11setPWMValueEP17TIM_HandleTypeDefmi+0x46>
	__HAL_TIM_SET_COMPARE(htim, channel, value);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2b08      	cmp	r3, #8
 8000bd4:	d104      	bne.n	8000be0 <_ZN10PWMControl11setPWMValueEP17TIM_HandleTypeDefmi+0x3e>
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	683a      	ldr	r2, [r7, #0]
 8000bdc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000bde:	e003      	b.n	8000be8 <_ZN10PWMControl11setPWMValueEP17TIM_HandleTypeDefmi+0x46>
	__HAL_TIM_SET_COMPARE(htim, channel, value);
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	683a      	ldr	r2, [r7, #0]
 8000be6:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000be8:	bf00      	nop
 8000bea:	3714      	adds	r7, #20
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr

08000bf4 <_ZN10RingBuffer5writeEh>:
 */

#include "ringBuffer.h"

bool RingBuffer::write(uint8_t data)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b085      	sub	sp, #20
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	460b      	mov	r3, r1
 8000bfe:	70fb      	strb	r3, [r7, #3]
	uint16_t next_write_index = (write_index + 1) % BUFFER_SIZE;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	3301      	adds	r3, #1
 8000c0a:	425a      	negs	r2, r3
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	b2d2      	uxtb	r2, r2
 8000c10:	bf58      	it	pl
 8000c12:	4253      	negpl	r3, r2
 8000c14:	81fb      	strh	r3, [r7, #14]
	if (next_write_index == read_index) {
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	f8b3 3102 	ldrh.w	r3, [r3, #258]	; 0x102
 8000c1c:	b29b      	uxth	r3, r3
 8000c1e:	89fa      	ldrh	r2, [r7, #14]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	bf0c      	ite	eq
 8000c24:	2301      	moveq	r3, #1
 8000c26:	2300      	movne	r3, #0
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <_ZN10RingBuffer5writeEh+0x3e>
		// Buffer overflow
		return false;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e00c      	b.n	8000c4c <_ZN10RingBuffer5writeEh+0x58>
	}
	buffer[write_index] = data;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000c38:	b29b      	uxth	r3, r3
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	78fa      	ldrb	r2, [r7, #3]
 8000c40:	545a      	strb	r2, [r3, r1]
	write_index = next_write_index;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	89fa      	ldrh	r2, [r7, #14]
 8000c46:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
	return true;
 8000c4a:	2301      	movs	r3, #1
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3714      	adds	r7, #20
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <_ZN6Button12setLastStateEh>:
		volatile TickType_t press_start_time = 0;
		volatile uint32_t last_interrupt_time = 0;
		volatile uint32_t interrupt_time;
		volatile uint32_t press_duration;

		void setLastState(uint8_t state){
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	70fb      	strb	r3, [r7, #3]
			this->last_button_state = state;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	78fa      	ldrb	r2, [r7, #3]
 8000c68:	701a      	strb	r2, [r3, #0]
		}
 8000c6a:	bf00      	nop
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr

08000c76 <_ZN6Button15setCurrentStateEh>:
		void setCurrentState(uint8_t state){
 8000c76:	b480      	push	{r7}
 8000c78:	b083      	sub	sp, #12
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
 8000c7e:	460b      	mov	r3, r1
 8000c80:	70fb      	strb	r3, [r7, #3]
			this->current_button_state = state;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	78fa      	ldrb	r2, [r7, #3]
 8000c86:	705a      	strb	r2, [r3, #1]
		}
 8000c88:	bf00      	nop
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr

08000c94 <_ZN10RingBufferC1Ev>:
    	static const uint16_t BUFFER_SIZE = 256;
    	uint8_t buffer[BUFFER_SIZE];
    	volatile uint16_t write_index;
    	volatile uint16_t read_index;
	public:
    	RingBuffer(): write_index(0), read_index(0) {}
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	4618      	mov	r0, r3
 8000cb0:	370c      	adds	r7, #12
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr

08000cba <_ZN6ButtonC1Ev>:
class Button {
 8000cba:	b480      	push	{r7}
 8000cbc:	b083      	sub	sp, #12
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	701a      	strb	r2, [r3, #0]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2200      	movs	r2, #0
 8000ccc:	705a      	strb	r2, [r3, #1]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	609a      	str	r2, [r3, #8]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4618      	mov	r0, r3
 8000cde:	370c      	adds	r7, #12
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr

08000ce8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	; 0x28
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	80fb      	strh	r3, [r7, #6]

	Button userButton;
 8000cf2:	f107 0310 	add.w	r3, r7, #16
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff ffdf 	bl	8000cba <_ZN6ButtonC1Ev>
	DataButtonPacket packet;

    userButton.last_interrupt_time = 0;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	61fb      	str	r3, [r7, #28]
    userButton.interrupt_time = HAL_GetTick();
 8000d00:	f001 f842 	bl	8001d88 <HAL_GetTick>
 8000d04:	4603      	mov	r3, r0
 8000d06:	623b      	str	r3, [r7, #32]

    if (GPIO_Pin == GPIO_PIN_13) {
 8000d08:	88fb      	ldrh	r3, [r7, #6]
 8000d0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000d0e:	d11f      	bne.n	8000d50 <HAL_GPIO_EXTI_Callback+0x68>
        if (userButton.interrupt_time - userButton.last_interrupt_time > ANTI_BOUNCE_DELAY)
 8000d10:	6a3a      	ldr	r2, [r7, #32]
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	2b64      	cmp	r3, #100	; 0x64
 8000d18:	bf8c      	ite	hi
 8000d1a:	2301      	movhi	r3, #1
 8000d1c:	2300      	movls	r3, #0
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d015      	beq.n	8000d50 <HAL_GPIO_EXTI_Callback+0x68>
        {
        	packet.buttonState = !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000d24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d28:	480b      	ldr	r0, [pc, #44]	; (8000d58 <HAL_GPIO_EXTI_Callback+0x70>)
 8000d2a:	f002 faf7 	bl	800331c <HAL_GPIO_ReadPin>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	bf0c      	ite	eq
 8000d34:	2301      	moveq	r3, #1
 8000d36:	2300      	movne	r3, #0
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	723b      	strb	r3, [r7, #8]
        	osMessageQueuePut(buttonInterruptStateQueue, &packet.buttonState, 0, 0);
 8000d3c:	4b07      	ldr	r3, [pc, #28]	; (8000d5c <HAL_GPIO_EXTI_Callback+0x74>)
 8000d3e:	6818      	ldr	r0, [r3, #0]
 8000d40:	f107 0108 	add.w	r1, r7, #8
 8000d44:	2300      	movs	r3, #0
 8000d46:	2200      	movs	r2, #0
 8000d48:	f005 fc40 	bl	80065cc <osMessageQueuePut>

            userButton.last_interrupt_time = userButton.interrupt_time;
 8000d4c:	6a3b      	ldr	r3, [r7, #32]
 8000d4e:	61fb      	str	r3, [r7, #28]
        }
    }
}
 8000d50:	bf00      	nop
 8000d52:	3728      	adds	r7, #40	; 0x28
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40020800 	.word	0x40020800
 8000d5c:	200000e4 	.word	0x200000e4

08000d60 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a12      	ldr	r2, [pc, #72]	; (8000db8 <HAL_UART_RxCpltCallback+0x58>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d11d      	bne.n	8000dae <HAL_UART_RxCpltCallback+0x4e>
    {
        for (uint8_t i = 0; i < RECEIVE_PWM_PACKET_SIZE; i++)
 8000d72:	2300      	movs	r3, #0
 8000d74:	73fb      	strb	r3, [r7, #15]
 8000d76:	7bfb      	ldrb	r3, [r7, #15]
 8000d78:	2b08      	cmp	r3, #8
 8000d7a:	d80c      	bhi.n	8000d96 <HAL_UART_RxCpltCallback+0x36>
        {
            rxRingbBuffer.write(rxRingbBuffer.dma_rx_buffer[i]);
 8000d7c:	7bfb      	ldrb	r3, [r7, #15]
 8000d7e:	4a0f      	ldr	r2, [pc, #60]	; (8000dbc <HAL_UART_RxCpltCallback+0x5c>)
 8000d80:	4413      	add	r3, r2
 8000d82:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8000d86:	4619      	mov	r1, r3
 8000d88:	480c      	ldr	r0, [pc, #48]	; (8000dbc <HAL_UART_RxCpltCallback+0x5c>)
 8000d8a:	f7ff ff33 	bl	8000bf4 <_ZN10RingBuffer5writeEh>
        for (uint8_t i = 0; i < RECEIVE_PWM_PACKET_SIZE; i++)
 8000d8e:	7bfb      	ldrb	r3, [r7, #15]
 8000d90:	3301      	adds	r3, #1
 8000d92:	73fb      	strb	r3, [r7, #15]
 8000d94:	e7ef      	b.n	8000d76 <HAL_UART_RxCpltCallback+0x16>
        }

        osMessageQueuePut(uartPWMMessageQueue, &rxRingbBuffer.dma_rx_buffer, 0, 0);
 8000d96:	4b0a      	ldr	r3, [pc, #40]	; (8000dc0 <HAL_UART_RxCpltCallback+0x60>)
 8000d98:	6818      	ldr	r0, [r3, #0]
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	4909      	ldr	r1, [pc, #36]	; (8000dc4 <HAL_UART_RxCpltCallback+0x64>)
 8000da0:	f005 fc14 	bl	80065cc <osMessageQueuePut>
        HAL_UART_Receive_DMA(&huart2, rxRingbBuffer.dma_rx_buffer, RECEIVE_PWM_PACKET_SIZE);
 8000da4:	2209      	movs	r2, #9
 8000da6:	4907      	ldr	r1, [pc, #28]	; (8000dc4 <HAL_UART_RxCpltCallback+0x64>)
 8000da8:	4807      	ldr	r0, [pc, #28]	; (8000dc8 <HAL_UART_RxCpltCallback+0x68>)
 8000daa:	f004 f8a0 	bl	8004eee <HAL_UART_Receive_DMA>
    }
}
 8000dae:	bf00      	nop
 8000db0:	3710      	adds	r7, #16
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40004400 	.word	0x40004400
 8000dbc:	200000f0 	.word	0x200000f0
 8000dc0:	200000ec 	.word	0x200000ec
 8000dc4:	200001f4 	.word	0x200001f4
 8000dc8:	20000348 	.word	0x20000348

08000dcc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd0:	f000 ffa4 	bl	8001d1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd4:	f000 f89a 	bl	8000f0c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd8:	f000 faa2 	bl	8001320 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000ddc:	f000 fa6a 	bl	80012b4 <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 8000de0:	f000 f8fe 	bl	8000fe0 <_ZL12MX_ADC1_Initv>
  MX_USART2_UART_Init();
 8000de4:	f000 fa38 	bl	8001258 <_ZL19MX_USART2_UART_Initv>
  MX_TIM3_Init();
 8000de8:	f000 f956 	bl	8001098 <_ZL12MX_TIM3_Initv>
  MX_TIM4_Init();
 8000dec:	f000 f9cc 	bl	8001188 <_ZL12MX_TIM4_Initv>
  MX_IWDG_Init();
 8000df0:	f000 fb06 	bl	8001400 <_Z12MX_IWDG_Initv>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&huart2, rxRingbBuffer.dma_rx_buffer, RECEIVE_PWM_PACKET_SIZE);
 8000df4:	2209      	movs	r2, #9
 8000df6:	492e      	ldr	r1, [pc, #184]	; (8000eb0 <main+0xe4>)
 8000df8:	482e      	ldr	r0, [pc, #184]	; (8000eb4 <main+0xe8>)
 8000dfa:	f004 f878 	bl	8004eee <HAL_UART_Receive_DMA>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000dfe:	2100      	movs	r1, #0
 8000e00:	482d      	ldr	r0, [pc, #180]	; (8000eb8 <main+0xec>)
 8000e02:	f003 f9d5 	bl	80041b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000e06:	2104      	movs	r1, #4
 8000e08:	482b      	ldr	r0, [pc, #172]	; (8000eb8 <main+0xec>)
 8000e0a:	f003 f9d1 	bl	80041b0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000e0e:	2100      	movs	r1, #0
 8000e10:	482a      	ldr	r0, [pc, #168]	; (8000ebc <main+0xf0>)
 8000e12:	f003 f9cd 	bl	80041b0 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000e16:	f005 f9d1 	bl	80061bc <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */

  uartPWMMessageQueue = osMessageQueueNew(QUEUE_SIZE, RECEIVE_PWM_PACKET_SIZE * sizeof(uint8_t), NULL);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2109      	movs	r1, #9
 8000e1e:	200a      	movs	r0, #10
 8000e20:	f005 fb60 	bl	80064e4 <osMessageQueueNew>
 8000e24:	4603      	mov	r3, r0
 8000e26:	4a26      	ldr	r2, [pc, #152]	; (8000ec0 <main+0xf4>)
 8000e28:	6013      	str	r3, [r2, #0]
  sensorMessageQueue = osMessageQueueNew(QUEUE_SIZE, sizeof(DataSensorPacket), NULL);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	2144      	movs	r1, #68	; 0x44
 8000e2e:	200a      	movs	r0, #10
 8000e30:	f005 fb58 	bl	80064e4 <osMessageQueueNew>
 8000e34:	4603      	mov	r3, r0
 8000e36:	4a23      	ldr	r2, [pc, #140]	; (8000ec4 <main+0xf8>)
 8000e38:	6013      	str	r3, [r2, #0]
  buttonInterruptStateQueue = osMessageQueueNew(QUEUE_SIZE, sizeof(DataButtonPacket), NULL);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2108      	movs	r1, #8
 8000e3e:	200a      	movs	r0, #10
 8000e40:	f005 fb50 	bl	80064e4 <osMessageQueueNew>
 8000e44:	4603      	mov	r3, r0
 8000e46:	4a20      	ldr	r2, [pc, #128]	; (8000ec8 <main+0xfc>)
 8000e48:	6013      	str	r3, [r2, #0]
  buttonEventMessadgeQueue = osMessageQueueNew(QUEUE_SIZE, sizeof(DataButtonPacket), NULL);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2108      	movs	r1, #8
 8000e4e:	200a      	movs	r0, #10
 8000e50:	f005 fb48 	bl	80064e4 <osMessageQueueNew>
 8000e54:	4603      	mov	r3, r0
 8000e56:	4a1d      	ldr	r2, [pc, #116]	; (8000ecc <main+0x100>)
 8000e58:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of controlPWMLed */
  controlPWMLedHandle = osThreadNew(controlPWMLedTask, NULL, &controlPWMLed_attributes);
 8000e5a:	4a1d      	ldr	r2, [pc, #116]	; (8000ed0 <main+0x104>)
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	481d      	ldr	r0, [pc, #116]	; (8000ed4 <main+0x108>)
 8000e60:	f005 fa0b 	bl	800627a <osThreadNew>
 8000e64:	4603      	mov	r3, r0
 8000e66:	4a1c      	ldr	r2, [pc, #112]	; (8000ed8 <main+0x10c>)
 8000e68:	6013      	str	r3, [r2, #0]

  /* creation of sensorHandler */
  sensorHandlerHandle = osThreadNew(sensorHandlerTask, NULL, &sensorHandler_attributes);
 8000e6a:	4a1c      	ldr	r2, [pc, #112]	; (8000edc <main+0x110>)
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	481c      	ldr	r0, [pc, #112]	; (8000ee0 <main+0x114>)
 8000e70:	f005 fa03 	bl	800627a <osThreadNew>
 8000e74:	4603      	mov	r3, r0
 8000e76:	4a1b      	ldr	r2, [pc, #108]	; (8000ee4 <main+0x118>)
 8000e78:	6013      	str	r3, [r2, #0]

  /* creation of transmitData */
  transmitSensorDataHandle = osThreadNew(transmitDataTask, NULL, &transmitData_attributes);
 8000e7a:	4a1b      	ldr	r2, [pc, #108]	; (8000ee8 <main+0x11c>)
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	481b      	ldr	r0, [pc, #108]	; (8000eec <main+0x120>)
 8000e80:	f005 f9fb 	bl	800627a <osThreadNew>
 8000e84:	4603      	mov	r3, r0
 8000e86:	4a1a      	ldr	r2, [pc, #104]	; (8000ef0 <main+0x124>)
 8000e88:	6013      	str	r3, [r2, #0]

  /* creation of buttonHandler */
  buttonHandlerHandle = osThreadNew(buttonHandlerTask, NULL, &buttonHandler_attributes);
 8000e8a:	4a1a      	ldr	r2, [pc, #104]	; (8000ef4 <main+0x128>)
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	481a      	ldr	r0, [pc, #104]	; (8000ef8 <main+0x12c>)
 8000e90:	f005 f9f3 	bl	800627a <osThreadNew>
 8000e94:	4603      	mov	r3, r0
 8000e96:	4a19      	ldr	r2, [pc, #100]	; (8000efc <main+0x130>)
 8000e98:	6013      	str	r3, [r2, #0]

  /* creation of buttonTransmitEvent */
  buttonTransmitEventHandle = osThreadNew(buttonTransmitEventTask, NULL, &buttonTransmitEvent_attributes);
 8000e9a:	4a19      	ldr	r2, [pc, #100]	; (8000f00 <main+0x134>)
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4819      	ldr	r0, [pc, #100]	; (8000f04 <main+0x138>)
 8000ea0:	f005 f9eb 	bl	800627a <osThreadNew>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	4a18      	ldr	r2, [pc, #96]	; (8000f08 <main+0x13c>)
 8000ea8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000eaa:	f005 f9ab 	bl	8006204 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000eae:	e7fe      	b.n	8000eae <main+0xe2>
 8000eb0:	200001f4 	.word	0x200001f4
 8000eb4:	20000348 	.word	0x20000348
 8000eb8:	200002b8 	.word	0x200002b8
 8000ebc:	20000300 	.word	0x20000300
 8000ec0:	200000ec 	.word	0x200000ec
 8000ec4:	200000e0 	.word	0x200000e0
 8000ec8:	200000e4 	.word	0x200000e4
 8000ecc:	200000e8 	.word	0x200000e8
 8000ed0:	0800a0d0 	.word	0x0800a0d0
 8000ed4:	08001441 	.word	0x08001441
 8000ed8:	200003ec 	.word	0x200003ec
 8000edc:	0800a0f4 	.word	0x0800a0f4
 8000ee0:	080014b5 	.word	0x080014b5
 8000ee4:	200003f0 	.word	0x200003f0
 8000ee8:	0800a118 	.word	0x0800a118
 8000eec:	0800155d 	.word	0x0800155d
 8000ef0:	200003f4 	.word	0x200003f4
 8000ef4:	0800a13c 	.word	0x0800a13c
 8000ef8:	080015e9 	.word	0x080015e9
 8000efc:	200003f8 	.word	0x200003f8
 8000f00:	0800a160 	.word	0x0800a160
 8000f04:	08001679 	.word	0x08001679
 8000f08:	200003fc 	.word	0x200003fc

08000f0c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b094      	sub	sp, #80	; 0x50
 8000f10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f12:	f107 031c 	add.w	r3, r7, #28
 8000f16:	2234      	movs	r2, #52	; 0x34
 8000f18:	2100      	movs	r1, #0
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f008 fc0e 	bl	800973c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f20:	f107 0308 	add.w	r3, r7, #8
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
 8000f2c:	60da      	str	r2, [r3, #12]
 8000f2e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f30:	2300      	movs	r3, #0
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	4b28      	ldr	r3, [pc, #160]	; (8000fd8 <_Z18SystemClock_Configv+0xcc>)
 8000f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f38:	4a27      	ldr	r2, [pc, #156]	; (8000fd8 <_Z18SystemClock_Configv+0xcc>)
 8000f3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f3e:	6413      	str	r3, [r2, #64]	; 0x40
 8000f40:	4b25      	ldr	r3, [pc, #148]	; (8000fd8 <_Z18SystemClock_Configv+0xcc>)
 8000f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f48:	607b      	str	r3, [r7, #4]
 8000f4a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	603b      	str	r3, [r7, #0]
 8000f50:	4b22      	ldr	r3, [pc, #136]	; (8000fdc <_Z18SystemClock_Configv+0xd0>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f58:	4a20      	ldr	r2, [pc, #128]	; (8000fdc <_Z18SystemClock_Configv+0xd0>)
 8000f5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f5e:	6013      	str	r3, [r2, #0]
 8000f60:	4b1e      	ldr	r3, [pc, #120]	; (8000fdc <_Z18SystemClock_Configv+0xd0>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f68:	603b      	str	r3, [r7, #0]
 8000f6a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f6c:	2302      	movs	r3, #2
 8000f6e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f70:	2301      	movs	r3, #1
 8000f72:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f74:	2310      	movs	r3, #16
 8000f76:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f7c:	f107 031c 	add.w	r3, r7, #28
 8000f80:	4618      	mov	r0, r3
 8000f82:	f002 fd5d 	bl	8003a40 <HAL_RCC_OscConfig>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	bf14      	ite	ne
 8000f8c:	2301      	movne	r3, #1
 8000f8e:	2300      	moveq	r3, #0
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <_Z18SystemClock_Configv+0x8e>
  {
    Error_Handler();
 8000f96:	f000 fbb5 	bl	8001704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f9a:	230f      	movs	r3, #15
 8000f9c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fae:	f107 0308 	add.w	r3, r7, #8
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f002 fa4d 	bl	8003454 <HAL_RCC_ClockConfig>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	bf14      	ite	ne
 8000fc0:	2301      	movne	r3, #1
 8000fc2:	2300      	moveq	r3, #0
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <_Z18SystemClock_Configv+0xc2>
  {
    Error_Handler();
 8000fca:	f000 fb9b 	bl	8001704 <Error_Handler>
  }
}
 8000fce:	bf00      	nop
 8000fd0:	3750      	adds	r7, #80	; 0x50
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40023800 	.word	0x40023800
 8000fdc:	40007000 	.word	0x40007000

08000fe0 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fe6:	463b      	mov	r3, r7
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	605a      	str	r2, [r3, #4]
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ff2:	4b26      	ldr	r3, [pc, #152]	; (800108c <_ZL12MX_ADC1_Initv+0xac>)
 8000ff4:	4a26      	ldr	r2, [pc, #152]	; (8001090 <_ZL12MX_ADC1_Initv+0xb0>)
 8000ff6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ff8:	4b24      	ldr	r3, [pc, #144]	; (800108c <_ZL12MX_ADC1_Initv+0xac>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ffe:	4b23      	ldr	r3, [pc, #140]	; (800108c <_ZL12MX_ADC1_Initv+0xac>)
 8001000:	2200      	movs	r2, #0
 8001002:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001004:	4b21      	ldr	r3, [pc, #132]	; (800108c <_ZL12MX_ADC1_Initv+0xac>)
 8001006:	2200      	movs	r2, #0
 8001008:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800100a:	4b20      	ldr	r3, [pc, #128]	; (800108c <_ZL12MX_ADC1_Initv+0xac>)
 800100c:	2200      	movs	r2, #0
 800100e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001010:	4b1e      	ldr	r3, [pc, #120]	; (800108c <_ZL12MX_ADC1_Initv+0xac>)
 8001012:	2200      	movs	r2, #0
 8001014:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001018:	4b1c      	ldr	r3, [pc, #112]	; (800108c <_ZL12MX_ADC1_Initv+0xac>)
 800101a:	2200      	movs	r2, #0
 800101c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800101e:	4b1b      	ldr	r3, [pc, #108]	; (800108c <_ZL12MX_ADC1_Initv+0xac>)
 8001020:	4a1c      	ldr	r2, [pc, #112]	; (8001094 <_ZL12MX_ADC1_Initv+0xb4>)
 8001022:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001024:	4b19      	ldr	r3, [pc, #100]	; (800108c <_ZL12MX_ADC1_Initv+0xac>)
 8001026:	2200      	movs	r2, #0
 8001028:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800102a:	4b18      	ldr	r3, [pc, #96]	; (800108c <_ZL12MX_ADC1_Initv+0xac>)
 800102c:	2201      	movs	r2, #1
 800102e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001030:	4b16      	ldr	r3, [pc, #88]	; (800108c <_ZL12MX_ADC1_Initv+0xac>)
 8001032:	2200      	movs	r2, #0
 8001034:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001038:	4b14      	ldr	r3, [pc, #80]	; (800108c <_ZL12MX_ADC1_Initv+0xac>)
 800103a:	2201      	movs	r2, #1
 800103c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800103e:	4813      	ldr	r0, [pc, #76]	; (800108c <_ZL12MX_ADC1_Initv+0xac>)
 8001040:	f000 fed2 	bl	8001de8 <HAL_ADC_Init>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	bf14      	ite	ne
 800104a:	2301      	movne	r3, #1
 800104c:	2300      	moveq	r3, #0
 800104e:	b2db      	uxtb	r3, r3
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <_ZL12MX_ADC1_Initv+0x78>
  {
    Error_Handler();
 8001054:	f000 fb56 	bl	8001704 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001058:	2301      	movs	r3, #1
 800105a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800105c:	2301      	movs	r3, #1
 800105e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001060:	2306      	movs	r3, #6
 8001062:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001064:	463b      	mov	r3, r7
 8001066:	4619      	mov	r1, r3
 8001068:	4808      	ldr	r0, [pc, #32]	; (800108c <_ZL12MX_ADC1_Initv+0xac>)
 800106a:	f001 f82f 	bl	80020cc <HAL_ADC_ConfigChannel>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	bf14      	ite	ne
 8001074:	2301      	movne	r3, #1
 8001076:	2300      	moveq	r3, #0
 8001078:	b2db      	uxtb	r3, r3
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <_ZL12MX_ADC1_Initv+0xa2>
  {
    Error_Handler();
 800107e:	f000 fb41 	bl	8001704 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001082:	bf00      	nop
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000210 	.word	0x20000210
 8001090:	40012000 	.word	0x40012000
 8001094:	0f000001 	.word	0x0f000001

08001098 <_ZL12MX_TIM3_Initv>:

  static void MX_TIM3_Init(void)
  {
 8001098:	b580      	push	{r7, lr}
 800109a:	b08a      	sub	sp, #40	; 0x28
 800109c:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM3_Init 0 */

	  /* USER CODE END TIM3_Init 0 */

	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800109e:	f107 0320 	add.w	r3, r7, #32
 80010a2:	2200      	movs	r2, #0
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	605a      	str	r2, [r3, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 80010a8:	1d3b      	adds	r3, r7, #4
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	605a      	str	r2, [r3, #4]
 80010b0:	609a      	str	r2, [r3, #8]
 80010b2:	60da      	str	r2, [r3, #12]
 80010b4:	611a      	str	r2, [r3, #16]
 80010b6:	615a      	str	r2, [r3, #20]
 80010b8:	619a      	str	r2, [r3, #24]

	  /* USER CODE BEGIN TIM3_Init 1 */

	  /* USER CODE END TIM3_Init 1 */
	  htim3.Instance = TIM3;
 80010ba:	4b31      	ldr	r3, [pc, #196]	; (8001180 <_ZL12MX_TIM3_Initv+0xe8>)
 80010bc:	4a31      	ldr	r2, [pc, #196]	; (8001184 <_ZL12MX_TIM3_Initv+0xec>)
 80010be:	601a      	str	r2, [r3, #0]
	  htim3.Init.Prescaler = 0;
 80010c0:	4b2f      	ldr	r3, [pc, #188]	; (8001180 <_ZL12MX_TIM3_Initv+0xe8>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	605a      	str	r2, [r3, #4]
	  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010c6:	4b2e      	ldr	r3, [pc, #184]	; (8001180 <_ZL12MX_TIM3_Initv+0xe8>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	609a      	str	r2, [r3, #8]
	  htim3.Init.Period = 255;
 80010cc:	4b2c      	ldr	r3, [pc, #176]	; (8001180 <_ZL12MX_TIM3_Initv+0xe8>)
 80010ce:	22ff      	movs	r2, #255	; 0xff
 80010d0:	60da      	str	r2, [r3, #12]
	  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010d2:	4b2b      	ldr	r3, [pc, #172]	; (8001180 <_ZL12MX_TIM3_Initv+0xe8>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	611a      	str	r2, [r3, #16]
	  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010d8:	4b29      	ldr	r3, [pc, #164]	; (8001180 <_ZL12MX_TIM3_Initv+0xe8>)
 80010da:	2200      	movs	r2, #0
 80010dc:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80010de:	4828      	ldr	r0, [pc, #160]	; (8001180 <_ZL12MX_TIM3_Initv+0xe8>)
 80010e0:	f003 f816 	bl	8004110 <HAL_TIM_PWM_Init>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	bf14      	ite	ne
 80010ea:	2301      	movne	r3, #1
 80010ec:	2300      	moveq	r3, #0
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <_ZL12MX_TIM3_Initv+0x60>
	  {
	    Error_Handler();
 80010f4:	f000 fb06 	bl	8001704 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f8:	2300      	movs	r3, #0
 80010fa:	623b      	str	r3, [r7, #32]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010fc:	2300      	movs	r3, #0
 80010fe:	627b      	str	r3, [r7, #36]	; 0x24
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001100:	f107 0320 	add.w	r3, r7, #32
 8001104:	4619      	mov	r1, r3
 8001106:	481e      	ldr	r0, [pc, #120]	; (8001180 <_ZL12MX_TIM3_Initv+0xe8>)
 8001108:	f003 fd82 	bl	8004c10 <HAL_TIMEx_MasterConfigSynchronization>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	bf14      	ite	ne
 8001112:	2301      	movne	r3, #1
 8001114:	2300      	moveq	r3, #0
 8001116:	b2db      	uxtb	r3, r3
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <_ZL12MX_TIM3_Initv+0x88>
	  {
	    Error_Handler();
 800111c:	f000 faf2 	bl	8001704 <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001120:	2360      	movs	r3, #96	; 0x60
 8001122:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001128:	2300      	movs	r3, #0
 800112a:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800112c:	2300      	movs	r3, #0
 800112e:	617b      	str	r3, [r7, #20]
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001130:	1d3b      	adds	r3, r7, #4
 8001132:	2200      	movs	r2, #0
 8001134:	4619      	mov	r1, r3
 8001136:	4812      	ldr	r0, [pc, #72]	; (8001180 <_ZL12MX_TIM3_Initv+0xe8>)
 8001138:	f003 fa0a 	bl	8004550 <HAL_TIM_PWM_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	bf14      	ite	ne
 8001142:	2301      	movne	r3, #1
 8001144:	2300      	moveq	r3, #0
 8001146:	b2db      	uxtb	r3, r3
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <_ZL12MX_TIM3_Initv+0xb8>
	  {
	    Error_Handler();
 800114c:	f000 fada 	bl	8001704 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001150:	1d3b      	adds	r3, r7, #4
 8001152:	2204      	movs	r2, #4
 8001154:	4619      	mov	r1, r3
 8001156:	480a      	ldr	r0, [pc, #40]	; (8001180 <_ZL12MX_TIM3_Initv+0xe8>)
 8001158:	f003 f9fa 	bl	8004550 <HAL_TIM_PWM_ConfigChannel>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	bf14      	ite	ne
 8001162:	2301      	movne	r3, #1
 8001164:	2300      	moveq	r3, #0
 8001166:	b2db      	uxtb	r3, r3
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <_ZL12MX_TIM3_Initv+0xd8>
	  {
	    Error_Handler();
 800116c:	f000 faca 	bl	8001704 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM3_Init 2 */

	  /* USER CODE END TIM3_Init 2 */
	  HAL_TIM_MspPostInit(&htim3);
 8001170:	4803      	ldr	r0, [pc, #12]	; (8001180 <_ZL12MX_TIM3_Initv+0xe8>)
 8001172:	f000 fbc7 	bl	8001904 <HAL_TIM_MspPostInit>

  }
 8001176:	bf00      	nop
 8001178:	3728      	adds	r7, #40	; 0x28
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	200002b8 	.word	0x200002b8
 8001184:	40000400 	.word	0x40000400

08001188 <_ZL12MX_TIM4_Initv>:
    * @brief TIM4 Initialization Function
    * @param None
    * @retval None
    */
  static void MX_TIM4_Init(void)
  {
 8001188:	b580      	push	{r7, lr}
 800118a:	b08a      	sub	sp, #40	; 0x28
 800118c:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM4_Init 0 */

    /* USER CODE END TIM4_Init 0 */

    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800118e:	f107 0320 	add.w	r3, r7, #32
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8001198:	1d3b      	adds	r3, r7, #4
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	605a      	str	r2, [r3, #4]
 80011a0:	609a      	str	r2, [r3, #8]
 80011a2:	60da      	str	r2, [r3, #12]
 80011a4:	611a      	str	r2, [r3, #16]
 80011a6:	615a      	str	r2, [r3, #20]
 80011a8:	619a      	str	r2, [r3, #24]

    /* USER CODE BEGIN TIM4_Init 1 */

    /* USER CODE END TIM4_Init 1 */
    htim4.Instance = TIM4;
 80011aa:	4b29      	ldr	r3, [pc, #164]	; (8001250 <_ZL12MX_TIM4_Initv+0xc8>)
 80011ac:	4a29      	ldr	r2, [pc, #164]	; (8001254 <_ZL12MX_TIM4_Initv+0xcc>)
 80011ae:	601a      	str	r2, [r3, #0]
    htim4.Init.Prescaler = 0;
 80011b0:	4b27      	ldr	r3, [pc, #156]	; (8001250 <_ZL12MX_TIM4_Initv+0xc8>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	605a      	str	r2, [r3, #4]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011b6:	4b26      	ldr	r3, [pc, #152]	; (8001250 <_ZL12MX_TIM4_Initv+0xc8>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	609a      	str	r2, [r3, #8]
    htim4.Init.Period = 255;
 80011bc:	4b24      	ldr	r3, [pc, #144]	; (8001250 <_ZL12MX_TIM4_Initv+0xc8>)
 80011be:	22ff      	movs	r2, #255	; 0xff
 80011c0:	60da      	str	r2, [r3, #12]
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011c2:	4b23      	ldr	r3, [pc, #140]	; (8001250 <_ZL12MX_TIM4_Initv+0xc8>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	611a      	str	r2, [r3, #16]
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011c8:	4b21      	ldr	r3, [pc, #132]	; (8001250 <_ZL12MX_TIM4_Initv+0xc8>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80011ce:	4820      	ldr	r0, [pc, #128]	; (8001250 <_ZL12MX_TIM4_Initv+0xc8>)
 80011d0:	f002 ff9e 	bl	8004110 <HAL_TIM_PWM_Init>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	bf14      	ite	ne
 80011da:	2301      	movne	r3, #1
 80011dc:	2300      	moveq	r3, #0
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <_ZL12MX_TIM4_Initv+0x60>
    {
      Error_Handler();
 80011e4:	f000 fa8e 	bl	8001704 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011e8:	2300      	movs	r3, #0
 80011ea:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011ec:	2300      	movs	r3, #0
 80011ee:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80011f0:	f107 0320 	add.w	r3, r7, #32
 80011f4:	4619      	mov	r1, r3
 80011f6:	4816      	ldr	r0, [pc, #88]	; (8001250 <_ZL12MX_TIM4_Initv+0xc8>)
 80011f8:	f003 fd0a 	bl	8004c10 <HAL_TIMEx_MasterConfigSynchronization>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	bf14      	ite	ne
 8001202:	2301      	movne	r3, #1
 8001204:	2300      	moveq	r3, #0
 8001206:	b2db      	uxtb	r3, r3
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <_ZL12MX_TIM4_Initv+0x88>
    {
      Error_Handler();
 800120c:	f000 fa7a 	bl	8001704 <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001210:	2360      	movs	r3, #96	; 0x60
 8001212:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 0;
 8001214:	2300      	movs	r3, #0
 8001216:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001218:	2300      	movs	r3, #0
 800121a:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800121c:	2300      	movs	r3, #0
 800121e:	617b      	str	r3, [r7, #20]
    if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001220:	1d3b      	adds	r3, r7, #4
 8001222:	2200      	movs	r2, #0
 8001224:	4619      	mov	r1, r3
 8001226:	480a      	ldr	r0, [pc, #40]	; (8001250 <_ZL12MX_TIM4_Initv+0xc8>)
 8001228:	f003 f992 	bl	8004550 <HAL_TIM_PWM_ConfigChannel>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	bf14      	ite	ne
 8001232:	2301      	movne	r3, #1
 8001234:	2300      	moveq	r3, #0
 8001236:	b2db      	uxtb	r3, r3
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <_ZL12MX_TIM4_Initv+0xb8>
    {
      Error_Handler();
 800123c:	f000 fa62 	bl	8001704 <Error_Handler>
    }
    /* USER CODE BEGIN TIM4_Init 2 */

    /* USER CODE END TIM4_Init 2 */
    HAL_TIM_MspPostInit(&htim4);
 8001240:	4803      	ldr	r0, [pc, #12]	; (8001250 <_ZL12MX_TIM4_Initv+0xc8>)
 8001242:	f000 fb5f 	bl	8001904 <HAL_TIM_MspPostInit>

  }
 8001246:	bf00      	nop
 8001248:	3728      	adds	r7, #40	; 0x28
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000300 	.word	0x20000300
 8001254:	40000800 	.word	0x40000800

08001258 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800125c:	4b13      	ldr	r3, [pc, #76]	; (80012ac <_ZL19MX_USART2_UART_Initv+0x54>)
 800125e:	4a14      	ldr	r2, [pc, #80]	; (80012b0 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001260:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001262:	4b12      	ldr	r3, [pc, #72]	; (80012ac <_ZL19MX_USART2_UART_Initv+0x54>)
 8001264:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001268:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800126a:	4b10      	ldr	r3, [pc, #64]	; (80012ac <_ZL19MX_USART2_UART_Initv+0x54>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001270:	4b0e      	ldr	r3, [pc, #56]	; (80012ac <_ZL19MX_USART2_UART_Initv+0x54>)
 8001272:	2200      	movs	r2, #0
 8001274:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001276:	4b0d      	ldr	r3, [pc, #52]	; (80012ac <_ZL19MX_USART2_UART_Initv+0x54>)
 8001278:	2200      	movs	r2, #0
 800127a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800127c:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <_ZL19MX_USART2_UART_Initv+0x54>)
 800127e:	220c      	movs	r2, #12
 8001280:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001282:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <_ZL19MX_USART2_UART_Initv+0x54>)
 8001284:	2200      	movs	r2, #0
 8001286:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001288:	4b08      	ldr	r3, [pc, #32]	; (80012ac <_ZL19MX_USART2_UART_Initv+0x54>)
 800128a:	2200      	movs	r2, #0
 800128c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800128e:	4807      	ldr	r0, [pc, #28]	; (80012ac <_ZL19MX_USART2_UART_Initv+0x54>)
 8001290:	f003 fd4e 	bl	8004d30 <HAL_UART_Init>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	bf14      	ite	ne
 800129a:	2301      	movne	r3, #1
 800129c:	2300      	moveq	r3, #0
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 80012a4:	f000 fa2e 	bl	8001704 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20000348 	.word	0x20000348
 80012b0:	40004400 	.word	0x40004400

080012b4 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	607b      	str	r3, [r7, #4]
 80012be:	4b17      	ldr	r3, [pc, #92]	; (800131c <_ZL11MX_DMA_Initv+0x68>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a16      	ldr	r2, [pc, #88]	; (800131c <_ZL11MX_DMA_Initv+0x68>)
 80012c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012c8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ca:	4b14      	ldr	r3, [pc, #80]	; (800131c <_ZL11MX_DMA_Initv+0x68>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	603b      	str	r3, [r7, #0]
 80012da:	4b10      	ldr	r3, [pc, #64]	; (800131c <_ZL11MX_DMA_Initv+0x68>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a0f      	ldr	r2, [pc, #60]	; (800131c <_ZL11MX_DMA_Initv+0x68>)
 80012e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b0d      	ldr	r3, [pc, #52]	; (800131c <_ZL11MX_DMA_Initv+0x68>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012ee:	603b      	str	r3, [r7, #0]
 80012f0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2105      	movs	r1, #5
 80012f6:	2010      	movs	r0, #16
 80012f8:	f001 fa50 	bl	800279c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80012fc:	2010      	movs	r0, #16
 80012fe:	f001 fa69 	bl	80027d4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001302:	2200      	movs	r2, #0
 8001304:	2105      	movs	r1, #5
 8001306:	2038      	movs	r0, #56	; 0x38
 8001308:	f001 fa48 	bl	800279c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800130c:	2038      	movs	r0, #56	; 0x38
 800130e:	f001 fa61 	bl	80027d4 <HAL_NVIC_EnableIRQ>
}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40023800 	.word	0x40023800

08001320 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b08a      	sub	sp, #40	; 0x28
 8001324:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001326:	f107 0314 	add.w	r3, r7, #20
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]
 8001334:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	613b      	str	r3, [r7, #16]
 800133a:	4b2e      	ldr	r3, [pc, #184]	; (80013f4 <_ZL12MX_GPIO_Initv+0xd4>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	4a2d      	ldr	r2, [pc, #180]	; (80013f4 <_ZL12MX_GPIO_Initv+0xd4>)
 8001340:	f043 0304 	orr.w	r3, r3, #4
 8001344:	6313      	str	r3, [r2, #48]	; 0x30
 8001346:	4b2b      	ldr	r3, [pc, #172]	; (80013f4 <_ZL12MX_GPIO_Initv+0xd4>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	f003 0304 	and.w	r3, r3, #4
 800134e:	613b      	str	r3, [r7, #16]
 8001350:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	4b27      	ldr	r3, [pc, #156]	; (80013f4 <_ZL12MX_GPIO_Initv+0xd4>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	4a26      	ldr	r2, [pc, #152]	; (80013f4 <_ZL12MX_GPIO_Initv+0xd4>)
 800135c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001360:	6313      	str	r3, [r2, #48]	; 0x30
 8001362:	4b24      	ldr	r3, [pc, #144]	; (80013f4 <_ZL12MX_GPIO_Initv+0xd4>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	60bb      	str	r3, [r7, #8]
 8001372:	4b20      	ldr	r3, [pc, #128]	; (80013f4 <_ZL12MX_GPIO_Initv+0xd4>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	4a1f      	ldr	r2, [pc, #124]	; (80013f4 <_ZL12MX_GPIO_Initv+0xd4>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	6313      	str	r3, [r2, #48]	; 0x30
 800137e:	4b1d      	ldr	r3, [pc, #116]	; (80013f4 <_ZL12MX_GPIO_Initv+0xd4>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	60bb      	str	r3, [r7, #8]
 8001388:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	607b      	str	r3, [r7, #4]
 800138e:	4b19      	ldr	r3, [pc, #100]	; (80013f4 <_ZL12MX_GPIO_Initv+0xd4>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	4a18      	ldr	r2, [pc, #96]	; (80013f4 <_ZL12MX_GPIO_Initv+0xd4>)
 8001394:	f043 0302 	orr.w	r3, r3, #2
 8001398:	6313      	str	r3, [r2, #48]	; 0x30
 800139a:	4b16      	ldr	r3, [pc, #88]	; (80013f4 <_ZL12MX_GPIO_Initv+0xd4>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	607b      	str	r3, [r7, #4]
 80013a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80013a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80013ac:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80013b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013b6:	f107 0314 	add.w	r3, r7, #20
 80013ba:	4619      	mov	r1, r3
 80013bc:	480e      	ldr	r0, [pc, #56]	; (80013f8 <_ZL12MX_GPIO_Initv+0xd8>)
 80013be:	f001 fe19 	bl	8002ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80013c2:	2380      	movs	r3, #128	; 0x80
 80013c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c6:	2300      	movs	r3, #0
 80013c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ce:	f107 0314 	add.w	r3, r7, #20
 80013d2:	4619      	mov	r1, r3
 80013d4:	4809      	ldr	r0, [pc, #36]	; (80013fc <_ZL12MX_GPIO_Initv+0xdc>)
 80013d6:	f001 fe0d 	bl	8002ff4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80013da:	2200      	movs	r2, #0
 80013dc:	2105      	movs	r1, #5
 80013de:	2028      	movs	r0, #40	; 0x28
 80013e0:	f001 f9dc 	bl	800279c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013e4:	2028      	movs	r0, #40	; 0x28
 80013e6:	f001 f9f5 	bl	80027d4 <HAL_NVIC_EnableIRQ>

}
 80013ea:	bf00      	nop
 80013ec:	3728      	adds	r7, #40	; 0x28
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40023800 	.word	0x40023800
 80013f8:	40020800 	.word	0x40020800
 80013fc:	40020400 	.word	0x40020400

08001400 <_Z12MX_IWDG_Initv>:


void MX_IWDG_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  hiwdg.Instance = IWDG;
 8001404:	4b0c      	ldr	r3, [pc, #48]	; (8001438 <_Z12MX_IWDG_Initv+0x38>)
 8001406:	4a0d      	ldr	r2, [pc, #52]	; (800143c <_Z12MX_IWDG_Initv+0x3c>)
 8001408:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 800140a:	4b0b      	ldr	r3, [pc, #44]	; (8001438 <_Z12MX_IWDG_Initv+0x38>)
 800140c:	2204      	movs	r2, #4
 800140e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 999;
 8001410:	4b09      	ldr	r3, [pc, #36]	; (8001438 <_Z12MX_IWDG_Initv+0x38>)
 8001412:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001416:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001418:	4807      	ldr	r0, [pc, #28]	; (8001438 <_Z12MX_IWDG_Initv+0x38>)
 800141a:	f001 ffc9 	bl	80033b0 <HAL_IWDG_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	bf14      	ite	ne
 8001424:	2301      	movne	r3, #1
 8001426:	2300      	moveq	r3, #0
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <_Z12MX_IWDG_Initv+0x32>
  {
	Error_Handler();
 800142e:	f000 f969 	bl	8001704 <Error_Handler>
  }

}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000204 	.word	0x20000204
 800143c:	40003000 	.word	0x40003000

08001440 <_Z17controlPWMLedTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_controlPWMLedTask */
void controlPWMLedTask(void *argument)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b08a      	sub	sp, #40	; 0x28
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
    PWMControl LEDControl;
    int LEDData[3];
  /* Infinite loop */
  for(;;)
  {
      if (osMessageQueueGet(uartPWMMessageQueue, &packet, NULL, osWaitForever) == osOK)
 8001448:	4b17      	ldr	r3, [pc, #92]	; (80014a8 <_Z17controlPWMLedTaskPv+0x68>)
 800144a:	6818      	ldr	r0, [r3, #0]
 800144c:	f107 011c 	add.w	r1, r7, #28
 8001450:	f04f 33ff 	mov.w	r3, #4294967295
 8001454:	2200      	movs	r2, #0
 8001456:	f005 f919 	bl	800668c <osMessageQueueGet>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	bf0c      	ite	eq
 8001460:	2301      	moveq	r3, #1
 8001462:	2300      	movne	r3, #0
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2b00      	cmp	r3, #0
 8001468:	d0ee      	beq.n	8001448 <_Z17controlPWMLedTaskPv+0x8>
      {
    	  LEDControl.unpacket(packet, LEDData);
 800146a:	f107 020c 	add.w	r2, r7, #12
 800146e:	f107 011c 	add.w	r1, r7, #28
 8001472:	f107 0318 	add.w	r3, r7, #24
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff fb3c 	bl	8000af4 <_ZN10PWMControl8unpacketEPhPi>
    	  LEDControl.setPWMValue(&htim3, TIM_CHANNEL_1, LEDData[0]);
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	f107 0018 	add.w	r0, r7, #24
 8001482:	2200      	movs	r2, #0
 8001484:	4909      	ldr	r1, [pc, #36]	; (80014ac <_Z17controlPWMLedTaskPv+0x6c>)
 8001486:	f7ff fb8c 	bl	8000ba2 <_ZN10PWMControl11setPWMValueEP17TIM_HandleTypeDefmi>
    	  LEDControl.setPWMValue(&htim3, TIM_CHANNEL_2, LEDData[1]);
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	f107 0018 	add.w	r0, r7, #24
 8001490:	2204      	movs	r2, #4
 8001492:	4906      	ldr	r1, [pc, #24]	; (80014ac <_Z17controlPWMLedTaskPv+0x6c>)
 8001494:	f7ff fb85 	bl	8000ba2 <_ZN10PWMControl11setPWMValueEP17TIM_HandleTypeDefmi>
    	  LEDControl.setPWMValue(&htim4, TIM_CHANNEL_1, LEDData[2]);
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	f107 0018 	add.w	r0, r7, #24
 800149e:	2200      	movs	r2, #0
 80014a0:	4903      	ldr	r1, [pc, #12]	; (80014b0 <_Z17controlPWMLedTaskPv+0x70>)
 80014a2:	f7ff fb7e 	bl	8000ba2 <_ZN10PWMControl11setPWMValueEP17TIM_HandleTypeDefmi>
      if (osMessageQueueGet(uartPWMMessageQueue, &packet, NULL, osWaitForever) == osOK)
 80014a6:	e7cf      	b.n	8001448 <_Z17controlPWMLedTaskPv+0x8>
 80014a8:	200000ec 	.word	0x200000ec
 80014ac:	200002b8 	.word	0x200002b8
 80014b0:	20000300 	.word	0x20000300

080014b4 <_Z17sensorHandlerTaskPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_sensorHandlerTask */
void sensorHandlerTask(void *argument)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b096      	sub	sp, #88	; 0x58
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
	DataSensorPacket packet;

  /* Infinite loop */
  for(;;)
  {
	  DHT_data d = DHT_getData(&livingRoom);
 80014bc:	4821      	ldr	r0, [pc, #132]	; (8001544 <_Z17sensorHandlerTaskPv+0x90>)
 80014be:	f7ff f951 	bl	8000764 <_Z11DHT_getDataP10DHT_sensor>
 80014c2:	eeb0 7a40 	vmov.f32	s14, s0
 80014c6:	eef0 7a60 	vmov.f32	s15, s1
 80014ca:	ed87 7a03 	vstr	s14, [r7, #12]
 80014ce:	edc7 7a04 	vstr	s15, [r7, #16]
	  sprintf(packet.sensorData, "Temperature %d C, Humidity %d%%", static_cast<uint8_t> (d.temp), static_cast<uint8_t> (d.hum));
 80014d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80014d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014da:	edc7 7a00 	vstr	s15, [r7]
 80014de:	783b      	ldrb	r3, [r7, #0]
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	461a      	mov	r2, r3
 80014e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80014e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014ec:	edc7 7a00 	vstr	s15, [r7]
 80014f0:	783b      	ldrb	r3, [r7, #0]
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	f107 0014 	add.w	r0, r7, #20
 80014f8:	4913      	ldr	r1, [pc, #76]	; (8001548 <_Z17sensorHandlerTaskPv+0x94>)
 80014fa:	f008 f927 	bl	800974c <siprintf>

	  HAL_ADC_Start_DMA(&hadc1, packet.adcValue, 1);
 80014fe:	f107 0314 	add.w	r3, r7, #20
 8001502:	3334      	adds	r3, #52	; 0x34
 8001504:	2201      	movs	r2, #1
 8001506:	4619      	mov	r1, r3
 8001508:	4810      	ldr	r0, [pc, #64]	; (800154c <_Z17sensorHandlerTaskPv+0x98>)
 800150a:	f000 fcb1 	bl	8001e70 <HAL_ADC_Start_DMA>
	  sprintf(packet.ADCData, "ADC: %d\n", static_cast<uint16_t> (packet.adcValue[0]));
 800150e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001510:	b29b      	uxth	r3, r3
 8001512:	461a      	mov	r2, r3
 8001514:	f107 0314 	add.w	r3, r7, #20
 8001518:	3338      	adds	r3, #56	; 0x38
 800151a:	490d      	ldr	r1, [pc, #52]	; (8001550 <_Z17sensorHandlerTaskPv+0x9c>)
 800151c:	4618      	mov	r0, r3
 800151e:	f008 f915 	bl	800974c <siprintf>

	  osMessageQueuePut(sensorMessageQueue, &packet, 0, osWaitForever);
 8001522:	4b0c      	ldr	r3, [pc, #48]	; (8001554 <_Z17sensorHandlerTaskPv+0xa0>)
 8001524:	6818      	ldr	r0, [r3, #0]
 8001526:	f107 0114 	add.w	r1, r7, #20
 800152a:	f04f 33ff 	mov.w	r3, #4294967295
 800152e:	2200      	movs	r2, #0
 8001530:	f005 f84c 	bl	80065cc <osMessageQueuePut>

	  HAL_IWDG_Refresh(&hiwdg);
 8001534:	4808      	ldr	r0, [pc, #32]	; (8001558 <_Z17sensorHandlerTaskPv+0xa4>)
 8001536:	f001 ff7d 	bl	8003434 <HAL_IWDG_Refresh>

	  osDelay(SENSOR_TASK_DELAY_MS);
 800153a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800153e:	f004 ff2e 	bl	800639e <osDelay>
  }
 8001542:	e7bb      	b.n	80014bc <_Z17sensorHandlerTaskPv+0x8>
 8001544:	2000003c 	.word	0x2000003c
 8001548:	0800a08c 	.word	0x0800a08c
 800154c:	20000210 	.word	0x20000210
 8001550:	0800a0ac 	.word	0x0800a0ac
 8001554:	200000e0 	.word	0x200000e0
 8001558:	20000204 	.word	0x20000204

0800155c <_Z16transmitDataTaskPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_transmitDataTask */
void transmitDataTask(void *argument)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b094      	sub	sp, #80	; 0x50
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  DataSensorPacket packet;

  /* Infinite loop */
  for(;;)
  {
	  if (osMessageQueueGet(sensorMessageQueue, &packet, NULL, osWaitForever) == osOK)
 8001564:	4b1d      	ldr	r3, [pc, #116]	; (80015dc <_Z16transmitDataTaskPv+0x80>)
 8001566:	6818      	ldr	r0, [r3, #0]
 8001568:	f107 010c 	add.w	r1, r7, #12
 800156c:	f04f 33ff 	mov.w	r3, #4294967295
 8001570:	2200      	movs	r2, #0
 8001572:	f005 f88b 	bl	800668c <osMessageQueueGet>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	bf0c      	ite	eq
 800157c:	2301      	moveq	r3, #1
 800157e:	2300      	movne	r3, #0
 8001580:	b2db      	uxtb	r3, r3
 8001582:	2b00      	cmp	r3, #0
 8001584:	d0ee      	beq.n	8001564 <_Z16transmitDataTaskPv+0x8>
	  {
		  osMutexAcquire(uartMutex, osWaitForever);
 8001586:	4b16      	ldr	r3, [pc, #88]	; (80015e0 <_Z16transmitDataTaskPv+0x84>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f04f 31ff 	mov.w	r1, #4294967295
 800158e:	4618      	mov	r0, r3
 8001590:	f004 ff20 	bl	80063d4 <osMutexAcquire>
		  HAL_UART_Transmit(&huart2, (uint8_t*)packet.ADCData, strlen(packet.ADCData), 0xFF);
 8001594:	f107 030c 	add.w	r3, r7, #12
 8001598:	3338      	adds	r3, #56	; 0x38
 800159a:	4618      	mov	r0, r3
 800159c:	f7fe fe38 	bl	8000210 <strlen>
 80015a0:	4603      	mov	r3, r0
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	f107 030c 	add.w	r3, r7, #12
 80015a8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80015ac:	23ff      	movs	r3, #255	; 0xff
 80015ae:	480d      	ldr	r0, [pc, #52]	; (80015e4 <_Z16transmitDataTaskPv+0x88>)
 80015b0:	f003 fc0b 	bl	8004dca <HAL_UART_Transmit>
	      HAL_UART_Transmit(&huart2, (uint8_t*)packet.sensorData, strlen(packet.sensorData), 0xFF);
 80015b4:	f107 030c 	add.w	r3, r7, #12
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7fe fe29 	bl	8000210 <strlen>
 80015be:	4603      	mov	r3, r0
 80015c0:	b29a      	uxth	r2, r3
 80015c2:	f107 010c 	add.w	r1, r7, #12
 80015c6:	23ff      	movs	r3, #255	; 0xff
 80015c8:	4806      	ldr	r0, [pc, #24]	; (80015e4 <_Z16transmitDataTaskPv+0x88>)
 80015ca:	f003 fbfe 	bl	8004dca <HAL_UART_Transmit>
	      osMutexRelease(uartMutex);
 80015ce:	4b04      	ldr	r3, [pc, #16]	; (80015e0 <_Z16transmitDataTaskPv+0x84>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f004 ff49 	bl	800646a <osMutexRelease>
	  if (osMessageQueueGet(sensorMessageQueue, &packet, NULL, osWaitForever) == osOK)
 80015d8:	e7c4      	b.n	8001564 <_Z16transmitDataTaskPv+0x8>
 80015da:	bf00      	nop
 80015dc:	200000e0 	.word	0x200000e0
 80015e0:	20000200 	.word	0x20000200
 80015e4:	20000348 	.word	0x20000348

080015e8 <_Z17buttonHandlerTaskPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_buttonHandlerTask */
void buttonHandlerTask(void *argument)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b08a      	sub	sp, #40	; 0x28
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN buttonHandlerTask */

	DataButtonPacket packet;
	Button userButton;
 80015f0:	f107 0308 	add.w	r3, r7, #8
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff fb60 	bl	8000cba <_ZN6ButtonC1Ev>

  /* Infinite loop */
  for(;;)
  {
	 if(osMessageQueueGet(buttonInterruptStateQueue, &packet, NULL, 0) == osOK)
 80015fa:	4b1d      	ldr	r3, [pc, #116]	; (8001670 <_Z17buttonHandlerTaskPv+0x88>)
 80015fc:	6818      	ldr	r0, [r3, #0]
 80015fe:	f107 0120 	add.w	r1, r7, #32
 8001602:	2300      	movs	r3, #0
 8001604:	2200      	movs	r2, #0
 8001606:	f005 f841 	bl	800668c <osMessageQueueGet>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	bf0c      	ite	eq
 8001610:	2301      	moveq	r3, #1
 8001612:	2300      	movne	r3, #0
 8001614:	b2db      	uxtb	r3, r3
 8001616:	2b00      	cmp	r3, #0
 8001618:	d008      	beq.n	800162c <_Z17buttonHandlerTaskPv+0x44>
	 {
		 userButton.setCurrentState(packet.buttonState);
 800161a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800161e:	461a      	mov	r2, r3
 8001620:	f107 0308 	add.w	r3, r7, #8
 8001624:	4611      	mov	r1, r2
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff fb25 	bl	8000c76 <_ZN6Button15setCurrentStateEh>
	 }

	 packet.event = userButton.getButtonEvent();
 800162c:	f107 0308 	add.w	r3, r7, #8
 8001630:	4618      	mov	r0, r3
 8001632:	f7fe ffdf 	bl	80005f4 <_ZN6Button14getButtonEventEv>
 8001636:	4603      	mov	r3, r0
 8001638:	627b      	str	r3, [r7, #36]	; 0x24
	 if(packet.event)
 800163a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800163c:	2b00      	cmp	r3, #0
 800163e:	d008      	beq.n	8001652 <_Z17buttonHandlerTaskPv+0x6a>
	 {
		 osMessageQueuePut(buttonEventMessadgeQueue, &packet, 0, osWaitForever);
 8001640:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <_Z17buttonHandlerTaskPv+0x8c>)
 8001642:	6818      	ldr	r0, [r3, #0]
 8001644:	f107 0120 	add.w	r1, r7, #32
 8001648:	f04f 33ff 	mov.w	r3, #4294967295
 800164c:	2200      	movs	r2, #0
 800164e:	f004 ffbd 	bl	80065cc <osMessageQueuePut>
	 }
	 userButton.setLastState(userButton.getCurrentState());
 8001652:	f107 0308 	add.w	r3, r7, #8
 8001656:	4618      	mov	r0, r3
 8001658:	f7fe ffc0 	bl	80005dc <_ZN6Button15getCurrentStateEv>
 800165c:	4603      	mov	r3, r0
 800165e:	461a      	mov	r2, r3
 8001660:	f107 0308 	add.w	r3, r7, #8
 8001664:	4611      	mov	r1, r2
 8001666:	4618      	mov	r0, r3
 8001668:	f7ff faf6 	bl	8000c58 <_ZN6Button12setLastStateEh>
	 if(osMessageQueueGet(buttonInterruptStateQueue, &packet, NULL, 0) == osOK)
 800166c:	e7c5      	b.n	80015fa <_Z17buttonHandlerTaskPv+0x12>
 800166e:	bf00      	nop
 8001670:	200000e4 	.word	0x200000e4
 8001674:	200000e8 	.word	0x200000e8

08001678 <_Z23buttonTransmitEventTaskPv>:
}


/* USER CODE END Header_buttonTransmitEventTask */
void buttonTransmitEventTask(void *argument)
{
 8001678:	b590      	push	{r4, r7, lr}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
	DataButtonPacket packet;

	/* Infinite loop */
	for(;;)
	{
		if(osMessageQueueGet(buttonEventMessadgeQueue, &packet, NULL, osWaitForever) == osOK)
 8001680:	4b14      	ldr	r3, [pc, #80]	; (80016d4 <_Z23buttonTransmitEventTaskPv+0x5c>)
 8001682:	6818      	ldr	r0, [r3, #0]
 8001684:	f107 0108 	add.w	r1, r7, #8
 8001688:	f04f 33ff 	mov.w	r3, #4294967295
 800168c:	2200      	movs	r2, #0
 800168e:	f004 fffd 	bl	800668c <osMessageQueueGet>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	bf0c      	ite	eq
 8001698:	2301      	moveq	r3, #1
 800169a:	2300      	movne	r3, #0
 800169c:	b2db      	uxtb	r3, r3
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d0ee      	beq.n	8001680 <_Z23buttonTransmitEventTaskPv+0x8>
		{
			osMutexAcquire(uartMutex, osWaitForever);
 80016a2:	4b0d      	ldr	r3, [pc, #52]	; (80016d8 <_Z23buttonTransmitEventTaskPv+0x60>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f04f 31ff 	mov.w	r1, #4294967295
 80016aa:	4618      	mov	r0, r3
 80016ac:	f004 fe92 	bl	80063d4 <osMutexAcquire>
			HAL_UART_Transmit(&huart2, packet.event, strlen((const char*)packet.event), 0xFF);
 80016b0:	68fc      	ldr	r4, [r7, #12]
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7fe fdab 	bl	8000210 <strlen>
 80016ba:	4603      	mov	r3, r0
 80016bc:	b29a      	uxth	r2, r3
 80016be:	23ff      	movs	r3, #255	; 0xff
 80016c0:	4621      	mov	r1, r4
 80016c2:	4806      	ldr	r0, [pc, #24]	; (80016dc <_Z23buttonTransmitEventTaskPv+0x64>)
 80016c4:	f003 fb81 	bl	8004dca <HAL_UART_Transmit>
			osMutexRelease(uartMutex);
 80016c8:	4b03      	ldr	r3, [pc, #12]	; (80016d8 <_Z23buttonTransmitEventTaskPv+0x60>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f004 fecc 	bl	800646a <osMutexRelease>
		if(osMessageQueueGet(buttonEventMessadgeQueue, &packet, NULL, osWaitForever) == osOK)
 80016d2:	e7d5      	b.n	8001680 <_Z23buttonTransmitEventTaskPv+0x8>
 80016d4:	200000e8 	.word	0x200000e8
 80016d8:	20000200 	.word	0x20000200
 80016dc:	20000348 	.word	0x20000348

080016e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a04      	ldr	r2, [pc, #16]	; (8001700 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d101      	bne.n	80016f6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80016f2:	f000 fb35 	bl	8001d60 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40010000 	.word	0x40010000

08001704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001708:	b672      	cpsid	i
}
 800170a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800170c:	e7fe      	b.n	800170c <Error_Handler+0x8>
	...

08001710 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	6039      	str	r1, [r7, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2b01      	cmp	r3, #1
 800171e:	d107      	bne.n	8001730 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001726:	4293      	cmp	r3, r2
 8001728:	d102      	bne.n	8001730 <_Z41__static_initialization_and_destruction_0ii+0x20>
osMessageQueueId_t sensorMessageQueue;
osMessageQueueId_t buttonInterruptStateQueue;
osMessageQueueId_t buttonEventMessadgeQueue;
osMessageQueueId_t uartPWMMessageQueue;

RingBuffer rxRingbBuffer;
 800172a:	4803      	ldr	r0, [pc, #12]	; (8001738 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 800172c:	f7ff fab2 	bl	8000c94 <_ZN10RingBufferC1Ev>
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	200000f0 	.word	0x200000f0

0800173c <_GLOBAL__sub_I_sensorMessageQueue>:
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
 8001740:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001744:	2001      	movs	r0, #1
 8001746:	f7ff ffe3 	bl	8001710 <_Z41__static_initialization_and_destruction_0ii>
 800174a:	bd80      	pop	{r7, pc}

0800174c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	607b      	str	r3, [r7, #4]
 8001756:	4b12      	ldr	r3, [pc, #72]	; (80017a0 <HAL_MspInit+0x54>)
 8001758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800175a:	4a11      	ldr	r2, [pc, #68]	; (80017a0 <HAL_MspInit+0x54>)
 800175c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001760:	6453      	str	r3, [r2, #68]	; 0x44
 8001762:	4b0f      	ldr	r3, [pc, #60]	; (80017a0 <HAL_MspInit+0x54>)
 8001764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001766:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800176a:	607b      	str	r3, [r7, #4]
 800176c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	603b      	str	r3, [r7, #0]
 8001772:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <HAL_MspInit+0x54>)
 8001774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001776:	4a0a      	ldr	r2, [pc, #40]	; (80017a0 <HAL_MspInit+0x54>)
 8001778:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800177c:	6413      	str	r3, [r2, #64]	; 0x40
 800177e:	4b08      	ldr	r3, [pc, #32]	; (80017a0 <HAL_MspInit+0x54>)
 8001780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001786:	603b      	str	r3, [r7, #0]
 8001788:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800178a:	2200      	movs	r2, #0
 800178c:	210f      	movs	r1, #15
 800178e:	f06f 0001 	mvn.w	r0, #1
 8001792:	f001 f803 	bl	800279c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40023800 	.word	0x40023800

080017a4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b08a      	sub	sp, #40	; 0x28
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ac:	f107 0314 	add.w	r3, r7, #20
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	60da      	str	r2, [r3, #12]
 80017ba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a2f      	ldr	r2, [pc, #188]	; (8001880 <HAL_ADC_MspInit+0xdc>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d157      	bne.n	8001876 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	613b      	str	r3, [r7, #16]
 80017ca:	4b2e      	ldr	r3, [pc, #184]	; (8001884 <HAL_ADC_MspInit+0xe0>)
 80017cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ce:	4a2d      	ldr	r2, [pc, #180]	; (8001884 <HAL_ADC_MspInit+0xe0>)
 80017d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017d4:	6453      	str	r3, [r2, #68]	; 0x44
 80017d6:	4b2b      	ldr	r3, [pc, #172]	; (8001884 <HAL_ADC_MspInit+0xe0>)
 80017d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017de:	613b      	str	r3, [r7, #16]
 80017e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	60fb      	str	r3, [r7, #12]
 80017e6:	4b27      	ldr	r3, [pc, #156]	; (8001884 <HAL_ADC_MspInit+0xe0>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	4a26      	ldr	r2, [pc, #152]	; (8001884 <HAL_ADC_MspInit+0xe0>)
 80017ec:	f043 0301 	orr.w	r3, r3, #1
 80017f0:	6313      	str	r3, [r2, #48]	; 0x30
 80017f2:	4b24      	ldr	r3, [pc, #144]	; (8001884 <HAL_ADC_MspInit+0xe0>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80017fe:	2302      	movs	r3, #2
 8001800:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001802:	2303      	movs	r3, #3
 8001804:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180a:	f107 0314 	add.w	r3, r7, #20
 800180e:	4619      	mov	r1, r3
 8001810:	481d      	ldr	r0, [pc, #116]	; (8001888 <HAL_ADC_MspInit+0xe4>)
 8001812:	f001 fbef 	bl	8002ff4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001816:	4b1d      	ldr	r3, [pc, #116]	; (800188c <HAL_ADC_MspInit+0xe8>)
 8001818:	4a1d      	ldr	r2, [pc, #116]	; (8001890 <HAL_ADC_MspInit+0xec>)
 800181a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800181c:	4b1b      	ldr	r3, [pc, #108]	; (800188c <HAL_ADC_MspInit+0xe8>)
 800181e:	2200      	movs	r2, #0
 8001820:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001822:	4b1a      	ldr	r3, [pc, #104]	; (800188c <HAL_ADC_MspInit+0xe8>)
 8001824:	2200      	movs	r2, #0
 8001826:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001828:	4b18      	ldr	r3, [pc, #96]	; (800188c <HAL_ADC_MspInit+0xe8>)
 800182a:	2200      	movs	r2, #0
 800182c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800182e:	4b17      	ldr	r3, [pc, #92]	; (800188c <HAL_ADC_MspInit+0xe8>)
 8001830:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001834:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001836:	4b15      	ldr	r3, [pc, #84]	; (800188c <HAL_ADC_MspInit+0xe8>)
 8001838:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800183c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800183e:	4b13      	ldr	r3, [pc, #76]	; (800188c <HAL_ADC_MspInit+0xe8>)
 8001840:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001844:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001846:	4b11      	ldr	r3, [pc, #68]	; (800188c <HAL_ADC_MspInit+0xe8>)
 8001848:	f44f 7280 	mov.w	r2, #256	; 0x100
 800184c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800184e:	4b0f      	ldr	r3, [pc, #60]	; (800188c <HAL_ADC_MspInit+0xe8>)
 8001850:	2200      	movs	r2, #0
 8001852:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001854:	4b0d      	ldr	r3, [pc, #52]	; (800188c <HAL_ADC_MspInit+0xe8>)
 8001856:	2200      	movs	r2, #0
 8001858:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800185a:	480c      	ldr	r0, [pc, #48]	; (800188c <HAL_ADC_MspInit+0xe8>)
 800185c:	f000 ffc8 	bl	80027f0 <HAL_DMA_Init>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001866:	f7ff ff4d 	bl	8001704 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a07      	ldr	r2, [pc, #28]	; (800188c <HAL_ADC_MspInit+0xe8>)
 800186e:	639a      	str	r2, [r3, #56]	; 0x38
 8001870:	4a06      	ldr	r2, [pc, #24]	; (800188c <HAL_ADC_MspInit+0xe8>)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001876:	bf00      	nop
 8001878:	3728      	adds	r7, #40	; 0x28
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40012000 	.word	0x40012000
 8001884:	40023800 	.word	0x40023800
 8001888:	40020000 	.word	0x40020000
 800188c:	20000258 	.word	0x20000258
 8001890:	40026410 	.word	0x40026410

08001894 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a15      	ldr	r2, [pc, #84]	; (80018f8 <HAL_TIM_PWM_MspInit+0x64>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d10e      	bne.n	80018c4 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	60fb      	str	r3, [r7, #12]
 80018aa:	4b14      	ldr	r3, [pc, #80]	; (80018fc <HAL_TIM_PWM_MspInit+0x68>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ae:	4a13      	ldr	r2, [pc, #76]	; (80018fc <HAL_TIM_PWM_MspInit+0x68>)
 80018b0:	f043 0302 	orr.w	r3, r3, #2
 80018b4:	6413      	str	r3, [r2, #64]	; 0x40
 80018b6:	4b11      	ldr	r3, [pc, #68]	; (80018fc <HAL_TIM_PWM_MspInit+0x68>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	f003 0302 	and.w	r3, r3, #2
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80018c2:	e012      	b.n	80018ea <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM4)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a0d      	ldr	r2, [pc, #52]	; (8001900 <HAL_TIM_PWM_MspInit+0x6c>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d10d      	bne.n	80018ea <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	4b0a      	ldr	r3, [pc, #40]	; (80018fc <HAL_TIM_PWM_MspInit+0x68>)
 80018d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d6:	4a09      	ldr	r2, [pc, #36]	; (80018fc <HAL_TIM_PWM_MspInit+0x68>)
 80018d8:	f043 0304 	orr.w	r3, r3, #4
 80018dc:	6413      	str	r3, [r2, #64]	; 0x40
 80018de:	4b07      	ldr	r3, [pc, #28]	; (80018fc <HAL_TIM_PWM_MspInit+0x68>)
 80018e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e2:	f003 0304 	and.w	r3, r3, #4
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
}
 80018ea:	bf00      	nop
 80018ec:	3714      	adds	r7, #20
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	40000400 	.word	0x40000400
 80018fc:	40023800 	.word	0x40023800
 8001900:	40000800 	.word	0x40000800

08001904 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b08a      	sub	sp, #40	; 0x28
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
 800191a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a24      	ldr	r2, [pc, #144]	; (80019b4 <HAL_TIM_MspPostInit+0xb0>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d11e      	bne.n	8001964 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	613b      	str	r3, [r7, #16]
 800192a:	4b23      	ldr	r3, [pc, #140]	; (80019b8 <HAL_TIM_MspPostInit+0xb4>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	4a22      	ldr	r2, [pc, #136]	; (80019b8 <HAL_TIM_MspPostInit+0xb4>)
 8001930:	f043 0302 	orr.w	r3, r3, #2
 8001934:	6313      	str	r3, [r2, #48]	; 0x30
 8001936:	4b20      	ldr	r3, [pc, #128]	; (80019b8 <HAL_TIM_MspPostInit+0xb4>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	f003 0302 	and.w	r3, r3, #2
 800193e:	613b      	str	r3, [r7, #16]
 8001940:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001942:	2330      	movs	r3, #48	; 0x30
 8001944:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001946:	2302      	movs	r3, #2
 8001948:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194a:	2300      	movs	r3, #0
 800194c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194e:	2300      	movs	r3, #0
 8001950:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001952:	2302      	movs	r3, #2
 8001954:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001956:	f107 0314 	add.w	r3, r7, #20
 800195a:	4619      	mov	r1, r3
 800195c:	4817      	ldr	r0, [pc, #92]	; (80019bc <HAL_TIM_MspPostInit+0xb8>)
 800195e:	f001 fb49 	bl	8002ff4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001962:	e022      	b.n	80019aa <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM4)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a15      	ldr	r2, [pc, #84]	; (80019c0 <HAL_TIM_MspPostInit+0xbc>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d11d      	bne.n	80019aa <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	4b11      	ldr	r3, [pc, #68]	; (80019b8 <HAL_TIM_MspPostInit+0xb4>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	4a10      	ldr	r2, [pc, #64]	; (80019b8 <HAL_TIM_MspPostInit+0xb4>)
 8001978:	f043 0302 	orr.w	r3, r3, #2
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
 800197e:	4b0e      	ldr	r3, [pc, #56]	; (80019b8 <HAL_TIM_MspPostInit+0xb4>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800198a:	2340      	movs	r3, #64	; 0x40
 800198c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198e:	2302      	movs	r3, #2
 8001990:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001996:	2300      	movs	r3, #0
 8001998:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800199a:	2302      	movs	r3, #2
 800199c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800199e:	f107 0314 	add.w	r3, r7, #20
 80019a2:	4619      	mov	r1, r3
 80019a4:	4805      	ldr	r0, [pc, #20]	; (80019bc <HAL_TIM_MspPostInit+0xb8>)
 80019a6:	f001 fb25 	bl	8002ff4 <HAL_GPIO_Init>
}
 80019aa:	bf00      	nop
 80019ac:	3728      	adds	r7, #40	; 0x28
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40000400 	.word	0x40000400
 80019b8:	40023800 	.word	0x40023800
 80019bc:	40020400 	.word	0x40020400
 80019c0:	40000800 	.word	0x40000800

080019c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b08a      	sub	sp, #40	; 0x28
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	605a      	str	r2, [r3, #4]
 80019d6:	609a      	str	r2, [r3, #8]
 80019d8:	60da      	str	r2, [r3, #12]
 80019da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a34      	ldr	r2, [pc, #208]	; (8001ab4 <HAL_UART_MspInit+0xf0>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d161      	bne.n	8001aaa <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	613b      	str	r3, [r7, #16]
 80019ea:	4b33      	ldr	r3, [pc, #204]	; (8001ab8 <HAL_UART_MspInit+0xf4>)
 80019ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ee:	4a32      	ldr	r2, [pc, #200]	; (8001ab8 <HAL_UART_MspInit+0xf4>)
 80019f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f4:	6413      	str	r3, [r2, #64]	; 0x40
 80019f6:	4b30      	ldr	r3, [pc, #192]	; (8001ab8 <HAL_UART_MspInit+0xf4>)
 80019f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019fe:	613b      	str	r3, [r7, #16]
 8001a00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	4b2c      	ldr	r3, [pc, #176]	; (8001ab8 <HAL_UART_MspInit+0xf4>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	4a2b      	ldr	r2, [pc, #172]	; (8001ab8 <HAL_UART_MspInit+0xf4>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	6313      	str	r3, [r2, #48]	; 0x30
 8001a12:	4b29      	ldr	r3, [pc, #164]	; (8001ab8 <HAL_UART_MspInit+0xf4>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a1e:	230c      	movs	r3, #12
 8001a20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a22:	2302      	movs	r3, #2
 8001a24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a2e:	2307      	movs	r3, #7
 8001a30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	4619      	mov	r1, r3
 8001a38:	4820      	ldr	r0, [pc, #128]	; (8001abc <HAL_UART_MspInit+0xf8>)
 8001a3a:	f001 fadb 	bl	8002ff4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001a3e:	4b20      	ldr	r3, [pc, #128]	; (8001ac0 <HAL_UART_MspInit+0xfc>)
 8001a40:	4a20      	ldr	r2, [pc, #128]	; (8001ac4 <HAL_UART_MspInit+0x100>)
 8001a42:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001a44:	4b1e      	ldr	r3, [pc, #120]	; (8001ac0 <HAL_UART_MspInit+0xfc>)
 8001a46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a4a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a4c:	4b1c      	ldr	r3, [pc, #112]	; (8001ac0 <HAL_UART_MspInit+0xfc>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a52:	4b1b      	ldr	r3, [pc, #108]	; (8001ac0 <HAL_UART_MspInit+0xfc>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a58:	4b19      	ldr	r3, [pc, #100]	; (8001ac0 <HAL_UART_MspInit+0xfc>)
 8001a5a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a5e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a60:	4b17      	ldr	r3, [pc, #92]	; (8001ac0 <HAL_UART_MspInit+0xfc>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a66:	4b16      	ldr	r3, [pc, #88]	; (8001ac0 <HAL_UART_MspInit+0xfc>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001a6c:	4b14      	ldr	r3, [pc, #80]	; (8001ac0 <HAL_UART_MspInit+0xfc>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a72:	4b13      	ldr	r3, [pc, #76]	; (8001ac0 <HAL_UART_MspInit+0xfc>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a78:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <HAL_UART_MspInit+0xfc>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001a7e:	4810      	ldr	r0, [pc, #64]	; (8001ac0 <HAL_UART_MspInit+0xfc>)
 8001a80:	f000 feb6 	bl	80027f0 <HAL_DMA_Init>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8001a8a:	f7ff fe3b 	bl	8001704 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a0b      	ldr	r2, [pc, #44]	; (8001ac0 <HAL_UART_MspInit+0xfc>)
 8001a92:	639a      	str	r2, [r3, #56]	; 0x38
 8001a94:	4a0a      	ldr	r2, [pc, #40]	; (8001ac0 <HAL_UART_MspInit+0xfc>)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	2105      	movs	r1, #5
 8001a9e:	2026      	movs	r0, #38	; 0x26
 8001aa0:	f000 fe7c 	bl	800279c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001aa4:	2026      	movs	r0, #38	; 0x26
 8001aa6:	f000 fe95 	bl	80027d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001aaa:	bf00      	nop
 8001aac:	3728      	adds	r7, #40	; 0x28
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40004400 	.word	0x40004400
 8001ab8:	40023800 	.word	0x40023800
 8001abc:	40020000 	.word	0x40020000
 8001ac0:	2000038c 	.word	0x2000038c
 8001ac4:	40026088 	.word	0x40026088

08001ac8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b08c      	sub	sp, #48	; 0x30
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60bb      	str	r3, [r7, #8]
 8001adc:	4b2e      	ldr	r3, [pc, #184]	; (8001b98 <HAL_InitTick+0xd0>)
 8001ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae0:	4a2d      	ldr	r2, [pc, #180]	; (8001b98 <HAL_InitTick+0xd0>)
 8001ae2:	f043 0301 	orr.w	r3, r3, #1
 8001ae6:	6453      	str	r3, [r2, #68]	; 0x44
 8001ae8:	4b2b      	ldr	r3, [pc, #172]	; (8001b98 <HAL_InitTick+0xd0>)
 8001aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aec:	f003 0301 	and.w	r3, r3, #1
 8001af0:	60bb      	str	r3, [r7, #8]
 8001af2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001af4:	f107 020c 	add.w	r2, r7, #12
 8001af8:	f107 0310 	add.w	r3, r7, #16
 8001afc:	4611      	mov	r1, r2
 8001afe:	4618      	mov	r0, r3
 8001b00:	f001 fdc2 	bl	8003688 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001b04:	f001 fdac 	bl	8003660 <HAL_RCC_GetPCLK2Freq>
 8001b08:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b0c:	4a23      	ldr	r2, [pc, #140]	; (8001b9c <HAL_InitTick+0xd4>)
 8001b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b12:	0c9b      	lsrs	r3, r3, #18
 8001b14:	3b01      	subs	r3, #1
 8001b16:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001b18:	4b21      	ldr	r3, [pc, #132]	; (8001ba0 <HAL_InitTick+0xd8>)
 8001b1a:	4a22      	ldr	r2, [pc, #136]	; (8001ba4 <HAL_InitTick+0xdc>)
 8001b1c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001b1e:	4b20      	ldr	r3, [pc, #128]	; (8001ba0 <HAL_InitTick+0xd8>)
 8001b20:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b24:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001b26:	4a1e      	ldr	r2, [pc, #120]	; (8001ba0 <HAL_InitTick+0xd8>)
 8001b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001b2c:	4b1c      	ldr	r3, [pc, #112]	; (8001ba0 <HAL_InitTick+0xd8>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b32:	4b1b      	ldr	r3, [pc, #108]	; (8001ba0 <HAL_InitTick+0xd8>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b38:	4b19      	ldr	r3, [pc, #100]	; (8001ba0 <HAL_InitTick+0xd8>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001b3e:	4818      	ldr	r0, [pc, #96]	; (8001ba0 <HAL_InitTick+0xd8>)
 8001b40:	f002 fa1c 	bl	8003f7c <HAL_TIM_Base_Init>
 8001b44:	4603      	mov	r3, r0
 8001b46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001b4a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d11b      	bne.n	8001b8a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001b52:	4813      	ldr	r0, [pc, #76]	; (8001ba0 <HAL_InitTick+0xd8>)
 8001b54:	f002 fa6c 	bl	8004030 <HAL_TIM_Base_Start_IT>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001b5e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d111      	bne.n	8001b8a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001b66:	2019      	movs	r0, #25
 8001b68:	f000 fe34 	bl	80027d4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b0f      	cmp	r3, #15
 8001b70:	d808      	bhi.n	8001b84 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001b72:	2200      	movs	r2, #0
 8001b74:	6879      	ldr	r1, [r7, #4]
 8001b76:	2019      	movs	r0, #25
 8001b78:	f000 fe10 	bl	800279c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b7c:	4a0a      	ldr	r2, [pc, #40]	; (8001ba8 <HAL_InitTick+0xe0>)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6013      	str	r3, [r2, #0]
 8001b82:	e002      	b.n	8001b8a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001b8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3730      	adds	r7, #48	; 0x30
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	431bde83 	.word	0x431bde83
 8001ba0:	20000400 	.word	0x20000400
 8001ba4:	40010000 	.word	0x40010000
 8001ba8:	20000054 	.word	0x20000054

08001bac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bb0:	e7fe      	b.n	8001bb0 <NMI_Handler+0x4>

08001bb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bb6:	e7fe      	b.n	8001bb6 <HardFault_Handler+0x4>

08001bb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bbc:	e7fe      	b.n	8001bbc <MemManage_Handler+0x4>

08001bbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bc2:	e7fe      	b.n	8001bc2 <BusFault_Handler+0x4>

08001bc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bc8:	e7fe      	b.n	8001bc8 <UsageFault_Handler+0x4>

08001bca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001bdc:	4802      	ldr	r0, [pc, #8]	; (8001be8 <DMA1_Stream5_IRQHandler+0x10>)
 8001bde:	f000 ff9f 	bl	8002b20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	2000038c 	.word	0x2000038c

08001bec <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bf0:	4802      	ldr	r0, [pc, #8]	; (8001bfc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001bf2:	f002 fba5 	bl	8004340 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20000400 	.word	0x20000400

08001c00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c04:	4802      	ldr	r0, [pc, #8]	; (8001c10 <USART2_IRQHandler+0x10>)
 8001c06:	f003 f9a3 	bl	8004f50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000348 	.word	0x20000348

08001c14 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001c18:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001c1c:	f001 fbb0 	bl	8003380 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c20:	bf00      	nop
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c28:	4802      	ldr	r0, [pc, #8]	; (8001c34 <DMA2_Stream0_IRQHandler+0x10>)
 8001c2a:	f000 ff79 	bl	8002b20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000258 	.word	0x20000258

08001c38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c40:	4a14      	ldr	r2, [pc, #80]	; (8001c94 <_sbrk+0x5c>)
 8001c42:	4b15      	ldr	r3, [pc, #84]	; (8001c98 <_sbrk+0x60>)
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c4c:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <_sbrk+0x64>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d102      	bne.n	8001c5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c54:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <_sbrk+0x64>)
 8001c56:	4a12      	ldr	r2, [pc, #72]	; (8001ca0 <_sbrk+0x68>)
 8001c58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c5a:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <_sbrk+0x64>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4413      	add	r3, r2
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d207      	bcs.n	8001c78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c68:	f007 fd30 	bl	80096cc <__errno>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	220c      	movs	r2, #12
 8001c70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c72:	f04f 33ff 	mov.w	r3, #4294967295
 8001c76:	e009      	b.n	8001c8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c78:	4b08      	ldr	r3, [pc, #32]	; (8001c9c <_sbrk+0x64>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c7e:	4b07      	ldr	r3, [pc, #28]	; (8001c9c <_sbrk+0x64>)
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4413      	add	r3, r2
 8001c86:	4a05      	ldr	r2, [pc, #20]	; (8001c9c <_sbrk+0x64>)
 8001c88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3718      	adds	r7, #24
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	20020000 	.word	0x20020000
 8001c98:	00000400 	.word	0x00000400
 8001c9c:	20000448 	.word	0x20000448
 8001ca0:	20004db0 	.word	0x20004db0

08001ca4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ca8:	4b06      	ldr	r3, [pc, #24]	; (8001cc4 <SystemInit+0x20>)
 8001caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cae:	4a05      	ldr	r2, [pc, #20]	; (8001cc4 <SystemInit+0x20>)
 8001cb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cb8:	bf00      	nop
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	e000ed00 	.word	0xe000ed00

08001cc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d00 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ccc:	480d      	ldr	r0, [pc, #52]	; (8001d04 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001cce:	490e      	ldr	r1, [pc, #56]	; (8001d08 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001cd0:	4a0e      	ldr	r2, [pc, #56]	; (8001d0c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cd4:	e002      	b.n	8001cdc <LoopCopyDataInit>

08001cd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cda:	3304      	adds	r3, #4

08001cdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ce0:	d3f9      	bcc.n	8001cd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ce2:	4a0b      	ldr	r2, [pc, #44]	; (8001d10 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ce4:	4c0b      	ldr	r4, [pc, #44]	; (8001d14 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ce6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ce8:	e001      	b.n	8001cee <LoopFillZerobss>

08001cea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cec:	3204      	adds	r2, #4

08001cee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cf0:	d3fb      	bcc.n	8001cea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001cf2:	f7ff ffd7 	bl	8001ca4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cf6:	f007 fcef 	bl	80096d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cfa:	f7ff f867 	bl	8000dcc <main>
  bx  lr    
 8001cfe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d08:	200000c4 	.word	0x200000c4
  ldr r2, =_sidata
 8001d0c:	0800a1ec 	.word	0x0800a1ec
  ldr r2, =_sbss
 8001d10:	200000c4 	.word	0x200000c4
  ldr r4, =_ebss
 8001d14:	20004db0 	.word	0x20004db0

08001d18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d18:	e7fe      	b.n	8001d18 <ADC_IRQHandler>
	...

08001d1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d20:	4b0e      	ldr	r3, [pc, #56]	; (8001d5c <HAL_Init+0x40>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a0d      	ldr	r2, [pc, #52]	; (8001d5c <HAL_Init+0x40>)
 8001d26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d2c:	4b0b      	ldr	r3, [pc, #44]	; (8001d5c <HAL_Init+0x40>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a0a      	ldr	r2, [pc, #40]	; (8001d5c <HAL_Init+0x40>)
 8001d32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d38:	4b08      	ldr	r3, [pc, #32]	; (8001d5c <HAL_Init+0x40>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a07      	ldr	r2, [pc, #28]	; (8001d5c <HAL_Init+0x40>)
 8001d3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d44:	2003      	movs	r0, #3
 8001d46:	f000 fd1e 	bl	8002786 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d4a:	200f      	movs	r0, #15
 8001d4c:	f7ff febc 	bl	8001ac8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d50:	f7ff fcfc 	bl	800174c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40023c00 	.word	0x40023c00

08001d60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d64:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <HAL_IncTick+0x20>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	461a      	mov	r2, r3
 8001d6a:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <HAL_IncTick+0x24>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4413      	add	r3, r2
 8001d70:	4a04      	ldr	r2, [pc, #16]	; (8001d84 <HAL_IncTick+0x24>)
 8001d72:	6013      	str	r3, [r2, #0]
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	20000058 	.word	0x20000058
 8001d84:	2000044c 	.word	0x2000044c

08001d88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d8c:	4b03      	ldr	r3, [pc, #12]	; (8001d9c <HAL_GetTick+0x14>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	2000044c 	.word	0x2000044c

08001da0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001da8:	f7ff ffee 	bl	8001d88 <HAL_GetTick>
 8001dac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db8:	d005      	beq.n	8001dc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dba:	4b0a      	ldr	r3, [pc, #40]	; (8001de4 <HAL_Delay+0x44>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dc6:	bf00      	nop
 8001dc8:	f7ff ffde 	bl	8001d88 <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	68fa      	ldr	r2, [r7, #12]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d8f7      	bhi.n	8001dc8 <HAL_Delay+0x28>
  {
  }
}
 8001dd8:	bf00      	nop
 8001dda:	bf00      	nop
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20000058 	.word	0x20000058

08001de8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001df0:	2300      	movs	r3, #0
 8001df2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e033      	b.n	8001e66 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d109      	bne.n	8001e1a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7ff fccc 	bl	80017a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1e:	f003 0310 	and.w	r3, r3, #16
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d118      	bne.n	8001e58 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001e2e:	f023 0302 	bic.w	r3, r3, #2
 8001e32:	f043 0202 	orr.w	r2, r3, #2
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f000 fa78 	bl	8002330 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2200      	movs	r2, #0
 8001e44:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4a:	f023 0303 	bic.w	r3, r3, #3
 8001e4e:	f043 0201 	orr.w	r2, r3, #1
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	641a      	str	r2, [r3, #64]	; 0x40
 8001e56:	e001      	b.n	8001e5c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
	...

08001e70 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	60f8      	str	r0, [r7, #12]
 8001e78:	60b9      	str	r1, [r7, #8]
 8001e7a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d101      	bne.n	8001e8e <HAL_ADC_Start_DMA+0x1e>
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	e0e9      	b.n	8002062 <HAL_ADC_Start_DMA+0x1f2>
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2201      	movs	r2, #1
 8001e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f003 0301 	and.w	r3, r3, #1
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d018      	beq.n	8001ed6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	689a      	ldr	r2, [r3, #8]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f042 0201 	orr.w	r2, r2, #1
 8001eb2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001eb4:	4b6d      	ldr	r3, [pc, #436]	; (800206c <HAL_ADC_Start_DMA+0x1fc>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a6d      	ldr	r2, [pc, #436]	; (8002070 <HAL_ADC_Start_DMA+0x200>)
 8001eba:	fba2 2303 	umull	r2, r3, r2, r3
 8001ebe:	0c9a      	lsrs	r2, r3, #18
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	4413      	add	r3, r2
 8001ec6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001ec8:	e002      	b.n	8001ed0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	3b01      	subs	r3, #1
 8001ece:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d1f9      	bne.n	8001eca <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ee4:	d107      	bne.n	8001ef6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ef4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	f040 80a1 	bne.w	8002048 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001f0e:	f023 0301 	bic.w	r3, r3, #1
 8001f12:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d007      	beq.n	8001f38 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f30:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f44:	d106      	bne.n	8001f54 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4a:	f023 0206 	bic.w	r2, r3, #6
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	645a      	str	r2, [r3, #68]	; 0x44
 8001f52:	e002      	b.n	8001f5a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2200      	movs	r2, #0
 8001f58:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f62:	4b44      	ldr	r3, [pc, #272]	; (8002074 <HAL_ADC_Start_DMA+0x204>)
 8001f64:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f6a:	4a43      	ldr	r2, [pc, #268]	; (8002078 <HAL_ADC_Start_DMA+0x208>)
 8001f6c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f72:	4a42      	ldr	r2, [pc, #264]	; (800207c <HAL_ADC_Start_DMA+0x20c>)
 8001f74:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f7a:	4a41      	ldr	r2, [pc, #260]	; (8002080 <HAL_ADC_Start_DMA+0x210>)
 8001f7c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001f86:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	685a      	ldr	r2, [r3, #4]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001f96:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689a      	ldr	r2, [r3, #8]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fa6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	334c      	adds	r3, #76	; 0x4c
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	68ba      	ldr	r2, [r7, #8]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f000 fcc8 	bl	800294c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f003 031f 	and.w	r3, r3, #31
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d12a      	bne.n	800201e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a2d      	ldr	r2, [pc, #180]	; (8002084 <HAL_ADC_Start_DMA+0x214>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d015      	beq.n	8001ffe <HAL_ADC_Start_DMA+0x18e>
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a2c      	ldr	r2, [pc, #176]	; (8002088 <HAL_ADC_Start_DMA+0x218>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d105      	bne.n	8001fe8 <HAL_ADC_Start_DMA+0x178>
 8001fdc:	4b25      	ldr	r3, [pc, #148]	; (8002074 <HAL_ADC_Start_DMA+0x204>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f003 031f 	and.w	r3, r3, #31
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d00a      	beq.n	8001ffe <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a27      	ldr	r2, [pc, #156]	; (800208c <HAL_ADC_Start_DMA+0x21c>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d136      	bne.n	8002060 <HAL_ADC_Start_DMA+0x1f0>
 8001ff2:	4b20      	ldr	r3, [pc, #128]	; (8002074 <HAL_ADC_Start_DMA+0x204>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f003 0310 	and.w	r3, r3, #16
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d130      	bne.n	8002060 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d129      	bne.n	8002060 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	689a      	ldr	r2, [r3, #8]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800201a:	609a      	str	r2, [r3, #8]
 800201c:	e020      	b.n	8002060 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a18      	ldr	r2, [pc, #96]	; (8002084 <HAL_ADC_Start_DMA+0x214>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d11b      	bne.n	8002060 <HAL_ADC_Start_DMA+0x1f0>
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d114      	bne.n	8002060 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	689a      	ldr	r2, [r3, #8]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002044:	609a      	str	r2, [r3, #8]
 8002046:	e00b      	b.n	8002060 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204c:	f043 0210 	orr.w	r2, r3, #16
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002058:	f043 0201 	orr.w	r2, r3, #1
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	3718      	adds	r7, #24
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20000050 	.word	0x20000050
 8002070:	431bde83 	.word	0x431bde83
 8002074:	40012300 	.word	0x40012300
 8002078:	08002529 	.word	0x08002529
 800207c:	080025e3 	.word	0x080025e3
 8002080:	080025ff 	.word	0x080025ff
 8002084:	40012000 	.word	0x40012000
 8002088:	40012100 	.word	0x40012100
 800208c:	40012200 	.word	0x40012200

08002090 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80020c0:	bf00      	nop
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b085      	sub	sp, #20
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80020d6:	2300      	movs	r3, #0
 80020d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d101      	bne.n	80020e8 <HAL_ADC_ConfigChannel+0x1c>
 80020e4:	2302      	movs	r3, #2
 80020e6:	e113      	b.n	8002310 <HAL_ADC_ConfigChannel+0x244>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2b09      	cmp	r3, #9
 80020f6:	d925      	bls.n	8002144 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	68d9      	ldr	r1, [r3, #12]
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	b29b      	uxth	r3, r3
 8002104:	461a      	mov	r2, r3
 8002106:	4613      	mov	r3, r2
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	4413      	add	r3, r2
 800210c:	3b1e      	subs	r3, #30
 800210e:	2207      	movs	r2, #7
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	43da      	mvns	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	400a      	ands	r2, r1
 800211c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	68d9      	ldr	r1, [r3, #12]
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	b29b      	uxth	r3, r3
 800212e:	4618      	mov	r0, r3
 8002130:	4603      	mov	r3, r0
 8002132:	005b      	lsls	r3, r3, #1
 8002134:	4403      	add	r3, r0
 8002136:	3b1e      	subs	r3, #30
 8002138:	409a      	lsls	r2, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	430a      	orrs	r2, r1
 8002140:	60da      	str	r2, [r3, #12]
 8002142:	e022      	b.n	800218a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6919      	ldr	r1, [r3, #16]
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	b29b      	uxth	r3, r3
 8002150:	461a      	mov	r2, r3
 8002152:	4613      	mov	r3, r2
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	4413      	add	r3, r2
 8002158:	2207      	movs	r2, #7
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	43da      	mvns	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	400a      	ands	r2, r1
 8002166:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	6919      	ldr	r1, [r3, #16]
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	689a      	ldr	r2, [r3, #8]
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	b29b      	uxth	r3, r3
 8002178:	4618      	mov	r0, r3
 800217a:	4603      	mov	r3, r0
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	4403      	add	r3, r0
 8002180:	409a      	lsls	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	430a      	orrs	r2, r1
 8002188:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	2b06      	cmp	r3, #6
 8002190:	d824      	bhi.n	80021dc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685a      	ldr	r2, [r3, #4]
 800219c:	4613      	mov	r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	4413      	add	r3, r2
 80021a2:	3b05      	subs	r3, #5
 80021a4:	221f      	movs	r2, #31
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	43da      	mvns	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	400a      	ands	r2, r1
 80021b2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	b29b      	uxth	r3, r3
 80021c0:	4618      	mov	r0, r3
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685a      	ldr	r2, [r3, #4]
 80021c6:	4613      	mov	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	4413      	add	r3, r2
 80021cc:	3b05      	subs	r3, #5
 80021ce:	fa00 f203 	lsl.w	r2, r0, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	430a      	orrs	r2, r1
 80021d8:	635a      	str	r2, [r3, #52]	; 0x34
 80021da:	e04c      	b.n	8002276 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	2b0c      	cmp	r3, #12
 80021e2:	d824      	bhi.n	800222e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685a      	ldr	r2, [r3, #4]
 80021ee:	4613      	mov	r3, r2
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	4413      	add	r3, r2
 80021f4:	3b23      	subs	r3, #35	; 0x23
 80021f6:	221f      	movs	r2, #31
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	43da      	mvns	r2, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	400a      	ands	r2, r1
 8002204:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	b29b      	uxth	r3, r3
 8002212:	4618      	mov	r0, r3
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	685a      	ldr	r2, [r3, #4]
 8002218:	4613      	mov	r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	4413      	add	r3, r2
 800221e:	3b23      	subs	r3, #35	; 0x23
 8002220:	fa00 f203 	lsl.w	r2, r0, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	430a      	orrs	r2, r1
 800222a:	631a      	str	r2, [r3, #48]	; 0x30
 800222c:	e023      	b.n	8002276 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	4613      	mov	r3, r2
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	4413      	add	r3, r2
 800223e:	3b41      	subs	r3, #65	; 0x41
 8002240:	221f      	movs	r2, #31
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	43da      	mvns	r2, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	400a      	ands	r2, r1
 800224e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	b29b      	uxth	r3, r3
 800225c:	4618      	mov	r0, r3
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	685a      	ldr	r2, [r3, #4]
 8002262:	4613      	mov	r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	4413      	add	r3, r2
 8002268:	3b41      	subs	r3, #65	; 0x41
 800226a:	fa00 f203 	lsl.w	r2, r0, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002276:	4b29      	ldr	r3, [pc, #164]	; (800231c <HAL_ADC_ConfigChannel+0x250>)
 8002278:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a28      	ldr	r2, [pc, #160]	; (8002320 <HAL_ADC_ConfigChannel+0x254>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d10f      	bne.n	80022a4 <HAL_ADC_ConfigChannel+0x1d8>
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b12      	cmp	r3, #18
 800228a:	d10b      	bne.n	80022a4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a1d      	ldr	r2, [pc, #116]	; (8002320 <HAL_ADC_ConfigChannel+0x254>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d12b      	bne.n	8002306 <HAL_ADC_ConfigChannel+0x23a>
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a1c      	ldr	r2, [pc, #112]	; (8002324 <HAL_ADC_ConfigChannel+0x258>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d003      	beq.n	80022c0 <HAL_ADC_ConfigChannel+0x1f4>
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2b11      	cmp	r3, #17
 80022be:	d122      	bne.n	8002306 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a11      	ldr	r2, [pc, #68]	; (8002324 <HAL_ADC_ConfigChannel+0x258>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d111      	bne.n	8002306 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022e2:	4b11      	ldr	r3, [pc, #68]	; (8002328 <HAL_ADC_ConfigChannel+0x25c>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a11      	ldr	r2, [pc, #68]	; (800232c <HAL_ADC_ConfigChannel+0x260>)
 80022e8:	fba2 2303 	umull	r2, r3, r2, r3
 80022ec:	0c9a      	lsrs	r2, r3, #18
 80022ee:	4613      	mov	r3, r2
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	4413      	add	r3, r2
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80022f8:	e002      	b.n	8002300 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	3b01      	subs	r3, #1
 80022fe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d1f9      	bne.n	80022fa <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	3714      	adds	r7, #20
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	40012300 	.word	0x40012300
 8002320:	40012000 	.word	0x40012000
 8002324:	10000012 	.word	0x10000012
 8002328:	20000050 	.word	0x20000050
 800232c:	431bde83 	.word	0x431bde83

08002330 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002338:	4b79      	ldr	r3, [pc, #484]	; (8002520 <ADC_Init+0x1f0>)
 800233a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	685a      	ldr	r2, [r3, #4]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	431a      	orrs	r2, r3
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	685a      	ldr	r2, [r3, #4]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002364:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	6859      	ldr	r1, [r3, #4]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	691b      	ldr	r3, [r3, #16]
 8002370:	021a      	lsls	r2, r3, #8
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	430a      	orrs	r2, r1
 8002378:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	685a      	ldr	r2, [r3, #4]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002388:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	6859      	ldr	r1, [r3, #4]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	430a      	orrs	r2, r1
 800239a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	689a      	ldr	r2, [r3, #8]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	6899      	ldr	r1, [r3, #8]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	68da      	ldr	r2, [r3, #12]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	430a      	orrs	r2, r1
 80023bc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c2:	4a58      	ldr	r2, [pc, #352]	; (8002524 <ADC_Init+0x1f4>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d022      	beq.n	800240e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689a      	ldr	r2, [r3, #8]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80023d6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6899      	ldr	r1, [r3, #8]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80023f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	6899      	ldr	r1, [r3, #8]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	430a      	orrs	r2, r1
 800240a:	609a      	str	r2, [r3, #8]
 800240c:	e00f      	b.n	800242e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	689a      	ldr	r2, [r3, #8]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800241c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800242c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689a      	ldr	r2, [r3, #8]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f022 0202 	bic.w	r2, r2, #2
 800243c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	6899      	ldr	r1, [r3, #8]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	7e1b      	ldrb	r3, [r3, #24]
 8002448:	005a      	lsls	r2, r3, #1
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	430a      	orrs	r2, r1
 8002450:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d01b      	beq.n	8002494 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	685a      	ldr	r2, [r3, #4]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800246a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	685a      	ldr	r2, [r3, #4]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800247a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	6859      	ldr	r1, [r3, #4]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002486:	3b01      	subs	r3, #1
 8002488:	035a      	lsls	r2, r3, #13
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	430a      	orrs	r2, r1
 8002490:	605a      	str	r2, [r3, #4]
 8002492:	e007      	b.n	80024a4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	685a      	ldr	r2, [r3, #4]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024a2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80024b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	69db      	ldr	r3, [r3, #28]
 80024be:	3b01      	subs	r3, #1
 80024c0:	051a      	lsls	r2, r3, #20
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	430a      	orrs	r2, r1
 80024c8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	689a      	ldr	r2, [r3, #8]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80024d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	6899      	ldr	r1, [r3, #8]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80024e6:	025a      	lsls	r2, r3, #9
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	430a      	orrs	r2, r1
 80024ee:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	689a      	ldr	r2, [r3, #8]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6899      	ldr	r1, [r3, #8]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	695b      	ldr	r3, [r3, #20]
 800250a:	029a      	lsls	r2, r3, #10
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	430a      	orrs	r2, r1
 8002512:	609a      	str	r2, [r3, #8]
}
 8002514:	bf00      	nop
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	40012300 	.word	0x40012300
 8002524:	0f000001 	.word	0x0f000001

08002528 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002534:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800253e:	2b00      	cmp	r3, #0
 8002540:	d13c      	bne.n	80025bc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d12b      	bne.n	80025b4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002560:	2b00      	cmp	r3, #0
 8002562:	d127      	bne.n	80025b4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800256a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800256e:	2b00      	cmp	r3, #0
 8002570:	d006      	beq.n	8002580 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800257c:	2b00      	cmp	r3, #0
 800257e:	d119      	bne.n	80025b4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f022 0220 	bic.w	r2, r2, #32
 800258e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002594:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d105      	bne.n	80025b4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ac:	f043 0201 	orr.w	r2, r3, #1
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80025b4:	68f8      	ldr	r0, [r7, #12]
 80025b6:	f7ff fd6b 	bl	8002090 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80025ba:	e00e      	b.n	80025da <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c0:	f003 0310 	and.w	r3, r3, #16
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d003      	beq.n	80025d0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80025c8:	68f8      	ldr	r0, [r7, #12]
 80025ca:	f7ff fd75 	bl	80020b8 <HAL_ADC_ErrorCallback>
}
 80025ce:	e004      	b.n	80025da <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	4798      	blx	r3
}
 80025da:	bf00      	nop
 80025dc:	3710      	adds	r7, #16
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}

080025e2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80025e2:	b580      	push	{r7, lr}
 80025e4:	b084      	sub	sp, #16
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025ee:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f7ff fd57 	bl	80020a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025f6:	bf00      	nop
 80025f8:	3710      	adds	r7, #16
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b084      	sub	sp, #16
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800260a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2240      	movs	r2, #64	; 0x40
 8002610:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	f043 0204 	orr.w	r2, r3, #4
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	f7ff fd4a 	bl	80020b8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002624:	bf00      	nop
 8002626:	3710      	adds	r7, #16
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f003 0307 	and.w	r3, r3, #7
 800263a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800263c:	4b0c      	ldr	r3, [pc, #48]	; (8002670 <__NVIC_SetPriorityGrouping+0x44>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002648:	4013      	ands	r3, r2
 800264a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002654:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002658:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800265c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800265e:	4a04      	ldr	r2, [pc, #16]	; (8002670 <__NVIC_SetPriorityGrouping+0x44>)
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	60d3      	str	r3, [r2, #12]
}
 8002664:	bf00      	nop
 8002666:	3714      	adds	r7, #20
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	e000ed00 	.word	0xe000ed00

08002674 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002678:	4b04      	ldr	r3, [pc, #16]	; (800268c <__NVIC_GetPriorityGrouping+0x18>)
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	0a1b      	lsrs	r3, r3, #8
 800267e:	f003 0307 	and.w	r3, r3, #7
}
 8002682:	4618      	mov	r0, r3
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	e000ed00 	.word	0xe000ed00

08002690 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800269a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	db0b      	blt.n	80026ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026a2:	79fb      	ldrb	r3, [r7, #7]
 80026a4:	f003 021f 	and.w	r2, r3, #31
 80026a8:	4907      	ldr	r1, [pc, #28]	; (80026c8 <__NVIC_EnableIRQ+0x38>)
 80026aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ae:	095b      	lsrs	r3, r3, #5
 80026b0:	2001      	movs	r0, #1
 80026b2:	fa00 f202 	lsl.w	r2, r0, r2
 80026b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026ba:	bf00      	nop
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	e000e100 	.word	0xe000e100

080026cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	6039      	str	r1, [r7, #0]
 80026d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	db0a      	blt.n	80026f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	b2da      	uxtb	r2, r3
 80026e4:	490c      	ldr	r1, [pc, #48]	; (8002718 <__NVIC_SetPriority+0x4c>)
 80026e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ea:	0112      	lsls	r2, r2, #4
 80026ec:	b2d2      	uxtb	r2, r2
 80026ee:	440b      	add	r3, r1
 80026f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026f4:	e00a      	b.n	800270c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	b2da      	uxtb	r2, r3
 80026fa:	4908      	ldr	r1, [pc, #32]	; (800271c <__NVIC_SetPriority+0x50>)
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	f003 030f 	and.w	r3, r3, #15
 8002702:	3b04      	subs	r3, #4
 8002704:	0112      	lsls	r2, r2, #4
 8002706:	b2d2      	uxtb	r2, r2
 8002708:	440b      	add	r3, r1
 800270a:	761a      	strb	r2, [r3, #24]
}
 800270c:	bf00      	nop
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr
 8002718:	e000e100 	.word	0xe000e100
 800271c:	e000ed00 	.word	0xe000ed00

08002720 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002720:	b480      	push	{r7}
 8002722:	b089      	sub	sp, #36	; 0x24
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f003 0307 	and.w	r3, r3, #7
 8002732:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	f1c3 0307 	rsb	r3, r3, #7
 800273a:	2b04      	cmp	r3, #4
 800273c:	bf28      	it	cs
 800273e:	2304      	movcs	r3, #4
 8002740:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	3304      	adds	r3, #4
 8002746:	2b06      	cmp	r3, #6
 8002748:	d902      	bls.n	8002750 <NVIC_EncodePriority+0x30>
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	3b03      	subs	r3, #3
 800274e:	e000      	b.n	8002752 <NVIC_EncodePriority+0x32>
 8002750:	2300      	movs	r3, #0
 8002752:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002754:	f04f 32ff 	mov.w	r2, #4294967295
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	43da      	mvns	r2, r3
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	401a      	ands	r2, r3
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002768:	f04f 31ff 	mov.w	r1, #4294967295
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	fa01 f303 	lsl.w	r3, r1, r3
 8002772:	43d9      	mvns	r1, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002778:	4313      	orrs	r3, r2
         );
}
 800277a:	4618      	mov	r0, r3
 800277c:	3724      	adds	r7, #36	; 0x24
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr

08002786 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002786:	b580      	push	{r7, lr}
 8002788:	b082      	sub	sp, #8
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f7ff ff4c 	bl	800262c <__NVIC_SetPriorityGrouping>
}
 8002794:	bf00      	nop
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800279c:	b580      	push	{r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	607a      	str	r2, [r7, #4]
 80027a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027aa:	2300      	movs	r3, #0
 80027ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027ae:	f7ff ff61 	bl	8002674 <__NVIC_GetPriorityGrouping>
 80027b2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	68b9      	ldr	r1, [r7, #8]
 80027b8:	6978      	ldr	r0, [r7, #20]
 80027ba:	f7ff ffb1 	bl	8002720 <NVIC_EncodePriority>
 80027be:	4602      	mov	r2, r0
 80027c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027c4:	4611      	mov	r1, r2
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7ff ff80 	bl	80026cc <__NVIC_SetPriority>
}
 80027cc:	bf00      	nop
 80027ce:	3718      	adds	r7, #24
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	4603      	mov	r3, r0
 80027dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff ff54 	bl	8002690 <__NVIC_EnableIRQ>
}
 80027e8:	bf00      	nop
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027f8:	2300      	movs	r3, #0
 80027fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027fc:	f7ff fac4 	bl	8001d88 <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d101      	bne.n	800280c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e099      	b.n	8002940 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2202      	movs	r2, #2
 8002810:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f022 0201 	bic.w	r2, r2, #1
 800282a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800282c:	e00f      	b.n	800284e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800282e:	f7ff faab 	bl	8001d88 <HAL_GetTick>
 8002832:	4602      	mov	r2, r0
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	2b05      	cmp	r3, #5
 800283a:	d908      	bls.n	800284e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2220      	movs	r2, #32
 8002840:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2203      	movs	r2, #3
 8002846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e078      	b.n	8002940 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0301 	and.w	r3, r3, #1
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1e8      	bne.n	800282e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002864:	697a      	ldr	r2, [r7, #20]
 8002866:	4b38      	ldr	r3, [pc, #224]	; (8002948 <HAL_DMA_Init+0x158>)
 8002868:	4013      	ands	r3, r2
 800286a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800287a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002886:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002892:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a1b      	ldr	r3, [r3, #32]
 8002898:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800289a:	697a      	ldr	r2, [r7, #20]
 800289c:	4313      	orrs	r3, r2
 800289e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a4:	2b04      	cmp	r3, #4
 80028a6:	d107      	bne.n	80028b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b0:	4313      	orrs	r3, r2
 80028b2:	697a      	ldr	r2, [r7, #20]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	697a      	ldr	r2, [r7, #20]
 80028be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	695b      	ldr	r3, [r3, #20]
 80028c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	f023 0307 	bic.w	r3, r3, #7
 80028ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d117      	bne.n	8002912 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e6:	697a      	ldr	r2, [r7, #20]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d00e      	beq.n	8002912 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 fb01 	bl	8002efc <DMA_CheckFifoParam>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d008      	beq.n	8002912 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2240      	movs	r2, #64	; 0x40
 8002904:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2201      	movs	r2, #1
 800290a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800290e:	2301      	movs	r3, #1
 8002910:	e016      	b.n	8002940 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 fab8 	bl	8002e90 <DMA_CalcBaseAndBitshift>
 8002920:	4603      	mov	r3, r0
 8002922:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002928:	223f      	movs	r2, #63	; 0x3f
 800292a:	409a      	lsls	r2, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800293e:	2300      	movs	r3, #0
}
 8002940:	4618      	mov	r0, r3
 8002942:	3718      	adds	r7, #24
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	f010803f 	.word	0xf010803f

0800294c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b086      	sub	sp, #24
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
 8002958:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800295a:	2300      	movs	r3, #0
 800295c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002962:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800296a:	2b01      	cmp	r3, #1
 800296c:	d101      	bne.n	8002972 <HAL_DMA_Start_IT+0x26>
 800296e:	2302      	movs	r3, #2
 8002970:	e040      	b.n	80029f4 <HAL_DMA_Start_IT+0xa8>
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2201      	movs	r2, #1
 8002976:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002980:	b2db      	uxtb	r3, r3
 8002982:	2b01      	cmp	r3, #1
 8002984:	d12f      	bne.n	80029e6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2202      	movs	r2, #2
 800298a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2200      	movs	r2, #0
 8002992:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	68b9      	ldr	r1, [r7, #8]
 800299a:	68f8      	ldr	r0, [r7, #12]
 800299c:	f000 fa4a 	bl	8002e34 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029a4:	223f      	movs	r2, #63	; 0x3f
 80029a6:	409a      	lsls	r2, r3
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f042 0216 	orr.w	r2, r2, #22
 80029ba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d007      	beq.n	80029d4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f042 0208 	orr.w	r2, r2, #8
 80029d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f042 0201 	orr.w	r2, r2, #1
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	e005      	b.n	80029f2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2200      	movs	r2, #0
 80029ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80029ee:	2302      	movs	r3, #2
 80029f0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80029f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3718      	adds	r7, #24
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a08:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a0a:	f7ff f9bd 	bl	8001d88 <HAL_GetTick>
 8002a0e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d008      	beq.n	8002a2e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2280      	movs	r2, #128	; 0x80
 8002a20:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e052      	b.n	8002ad4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f022 0216 	bic.w	r2, r2, #22
 8002a3c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	695a      	ldr	r2, [r3, #20]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a4c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d103      	bne.n	8002a5e <HAL_DMA_Abort+0x62>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d007      	beq.n	8002a6e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f022 0208 	bic.w	r2, r2, #8
 8002a6c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 0201 	bic.w	r2, r2, #1
 8002a7c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a7e:	e013      	b.n	8002aa8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a80:	f7ff f982 	bl	8001d88 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b05      	cmp	r3, #5
 8002a8c:	d90c      	bls.n	8002aa8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2220      	movs	r2, #32
 8002a92:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2203      	movs	r2, #3
 8002a98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e015      	b.n	8002ad4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1e4      	bne.n	8002a80 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aba:	223f      	movs	r2, #63	; 0x3f
 8002abc:	409a      	lsls	r2, r3
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002ad2:	2300      	movs	r3, #0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3710      	adds	r7, #16
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d004      	beq.n	8002afa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2280      	movs	r2, #128	; 0x80
 8002af4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e00c      	b.n	8002b14 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2205      	movs	r2, #5
 8002afe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f022 0201 	bic.w	r2, r2, #1
 8002b10:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b2c:	4b8e      	ldr	r3, [pc, #568]	; (8002d68 <HAL_DMA_IRQHandler+0x248>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a8e      	ldr	r2, [pc, #568]	; (8002d6c <HAL_DMA_IRQHandler+0x24c>)
 8002b32:	fba2 2303 	umull	r2, r3, r2, r3
 8002b36:	0a9b      	lsrs	r3, r3, #10
 8002b38:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b3e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b4a:	2208      	movs	r2, #8
 8002b4c:	409a      	lsls	r2, r3
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	4013      	ands	r3, r2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d01a      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d013      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f022 0204 	bic.w	r2, r2, #4
 8002b72:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b78:	2208      	movs	r2, #8
 8002b7a:	409a      	lsls	r2, r3
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b84:	f043 0201 	orr.w	r2, r3, #1
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b90:	2201      	movs	r2, #1
 8002b92:	409a      	lsls	r2, r3
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	4013      	ands	r3, r2
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d012      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	695b      	ldr	r3, [r3, #20]
 8002ba2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00b      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bae:	2201      	movs	r2, #1
 8002bb0:	409a      	lsls	r2, r3
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bba:	f043 0202 	orr.w	r2, r3, #2
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc6:	2204      	movs	r2, #4
 8002bc8:	409a      	lsls	r2, r3
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d012      	beq.n	8002bf8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0302 	and.w	r3, r3, #2
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d00b      	beq.n	8002bf8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002be4:	2204      	movs	r2, #4
 8002be6:	409a      	lsls	r2, r3
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bf0:	f043 0204 	orr.w	r2, r3, #4
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bfc:	2210      	movs	r2, #16
 8002bfe:	409a      	lsls	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	4013      	ands	r3, r2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d043      	beq.n	8002c90 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0308 	and.w	r3, r3, #8
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d03c      	beq.n	8002c90 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c1a:	2210      	movs	r2, #16
 8002c1c:	409a      	lsls	r2, r3
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d018      	beq.n	8002c62 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d108      	bne.n	8002c50 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d024      	beq.n	8002c90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	4798      	blx	r3
 8002c4e:	e01f      	b.n	8002c90 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d01b      	beq.n	8002c90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	4798      	blx	r3
 8002c60:	e016      	b.n	8002c90 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d107      	bne.n	8002c80 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f022 0208 	bic.w	r2, r2, #8
 8002c7e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d003      	beq.n	8002c90 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c94:	2220      	movs	r2, #32
 8002c96:	409a      	lsls	r2, r3
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f000 808f 	beq.w	8002dc0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0310 	and.w	r3, r3, #16
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 8087 	beq.w	8002dc0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cb6:	2220      	movs	r2, #32
 8002cb8:	409a      	lsls	r2, r3
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	2b05      	cmp	r3, #5
 8002cc8:	d136      	bne.n	8002d38 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f022 0216 	bic.w	r2, r2, #22
 8002cd8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	695a      	ldr	r2, [r3, #20]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ce8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d103      	bne.n	8002cfa <HAL_DMA_IRQHandler+0x1da>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d007      	beq.n	8002d0a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 0208 	bic.w	r2, r2, #8
 8002d08:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d0e:	223f      	movs	r2, #63	; 0x3f
 8002d10:	409a      	lsls	r2, r3
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2201      	movs	r2, #1
 8002d1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d07e      	beq.n	8002e2c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	4798      	blx	r3
        }
        return;
 8002d36:	e079      	b.n	8002e2c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d01d      	beq.n	8002d82 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d10d      	bne.n	8002d70 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d031      	beq.n	8002dc0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	4798      	blx	r3
 8002d64:	e02c      	b.n	8002dc0 <HAL_DMA_IRQHandler+0x2a0>
 8002d66:	bf00      	nop
 8002d68:	20000050 	.word	0x20000050
 8002d6c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d023      	beq.n	8002dc0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	4798      	blx	r3
 8002d80:	e01e      	b.n	8002dc0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d10f      	bne.n	8002db0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f022 0210 	bic.w	r2, r2, #16
 8002d9e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d003      	beq.n	8002dc0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d032      	beq.n	8002e2e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dcc:	f003 0301 	and.w	r3, r3, #1
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d022      	beq.n	8002e1a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2205      	movs	r2, #5
 8002dd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f022 0201 	bic.w	r2, r2, #1
 8002dea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	3301      	adds	r3, #1
 8002df0:	60bb      	str	r3, [r7, #8]
 8002df2:	697a      	ldr	r2, [r7, #20]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d307      	bcc.n	8002e08 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0301 	and.w	r3, r3, #1
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1f2      	bne.n	8002dec <HAL_DMA_IRQHandler+0x2cc>
 8002e06:	e000      	b.n	8002e0a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002e08:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d005      	beq.n	8002e2e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	4798      	blx	r3
 8002e2a:	e000      	b.n	8002e2e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002e2c:	bf00      	nop
    }
  }
}
 8002e2e:	3718      	adds	r7, #24
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b085      	sub	sp, #20
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	60b9      	str	r1, [r7, #8]
 8002e3e:	607a      	str	r2, [r7, #4]
 8002e40:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e50:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	683a      	ldr	r2, [r7, #0]
 8002e58:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	2b40      	cmp	r3, #64	; 0x40
 8002e60:	d108      	bne.n	8002e74 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68ba      	ldr	r2, [r7, #8]
 8002e70:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e72:	e007      	b.n	8002e84 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68ba      	ldr	r2, [r7, #8]
 8002e7a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	60da      	str	r2, [r3, #12]
}
 8002e84:	bf00      	nop
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b085      	sub	sp, #20
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	3b10      	subs	r3, #16
 8002ea0:	4a14      	ldr	r2, [pc, #80]	; (8002ef4 <DMA_CalcBaseAndBitshift+0x64>)
 8002ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea6:	091b      	lsrs	r3, r3, #4
 8002ea8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002eaa:	4a13      	ldr	r2, [pc, #76]	; (8002ef8 <DMA_CalcBaseAndBitshift+0x68>)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	4413      	add	r3, r2
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2b03      	cmp	r3, #3
 8002ebc:	d909      	bls.n	8002ed2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ec6:	f023 0303 	bic.w	r3, r3, #3
 8002eca:	1d1a      	adds	r2, r3, #4
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	659a      	str	r2, [r3, #88]	; 0x58
 8002ed0:	e007      	b.n	8002ee2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002eda:	f023 0303 	bic.w	r3, r3, #3
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3714      	adds	r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	aaaaaaab 	.word	0xaaaaaaab
 8002ef8:	0800a19c 	.word	0x0800a19c

08002efc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b085      	sub	sp, #20
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f04:	2300      	movs	r3, #0
 8002f06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d11f      	bne.n	8002f56 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	2b03      	cmp	r3, #3
 8002f1a:	d856      	bhi.n	8002fca <DMA_CheckFifoParam+0xce>
 8002f1c:	a201      	add	r2, pc, #4	; (adr r2, 8002f24 <DMA_CheckFifoParam+0x28>)
 8002f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f22:	bf00      	nop
 8002f24:	08002f35 	.word	0x08002f35
 8002f28:	08002f47 	.word	0x08002f47
 8002f2c:	08002f35 	.word	0x08002f35
 8002f30:	08002fcb 	.word	0x08002fcb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d046      	beq.n	8002fce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f44:	e043      	b.n	8002fce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f4a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f4e:	d140      	bne.n	8002fd2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f54:	e03d      	b.n	8002fd2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	699b      	ldr	r3, [r3, #24]
 8002f5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f5e:	d121      	bne.n	8002fa4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	2b03      	cmp	r3, #3
 8002f64:	d837      	bhi.n	8002fd6 <DMA_CheckFifoParam+0xda>
 8002f66:	a201      	add	r2, pc, #4	; (adr r2, 8002f6c <DMA_CheckFifoParam+0x70>)
 8002f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f6c:	08002f7d 	.word	0x08002f7d
 8002f70:	08002f83 	.word	0x08002f83
 8002f74:	08002f7d 	.word	0x08002f7d
 8002f78:	08002f95 	.word	0x08002f95
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002f80:	e030      	b.n	8002fe4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d025      	beq.n	8002fda <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f92:	e022      	b.n	8002fda <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f98:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f9c:	d11f      	bne.n	8002fde <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002fa2:	e01c      	b.n	8002fde <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d903      	bls.n	8002fb2 <DMA_CheckFifoParam+0xb6>
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	2b03      	cmp	r3, #3
 8002fae:	d003      	beq.n	8002fb8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002fb0:	e018      	b.n	8002fe4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	73fb      	strb	r3, [r7, #15]
      break;
 8002fb6:	e015      	b.n	8002fe4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fbc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d00e      	beq.n	8002fe2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	73fb      	strb	r3, [r7, #15]
      break;
 8002fc8:	e00b      	b.n	8002fe2 <DMA_CheckFifoParam+0xe6>
      break;
 8002fca:	bf00      	nop
 8002fcc:	e00a      	b.n	8002fe4 <DMA_CheckFifoParam+0xe8>
      break;
 8002fce:	bf00      	nop
 8002fd0:	e008      	b.n	8002fe4 <DMA_CheckFifoParam+0xe8>
      break;
 8002fd2:	bf00      	nop
 8002fd4:	e006      	b.n	8002fe4 <DMA_CheckFifoParam+0xe8>
      break;
 8002fd6:	bf00      	nop
 8002fd8:	e004      	b.n	8002fe4 <DMA_CheckFifoParam+0xe8>
      break;
 8002fda:	bf00      	nop
 8002fdc:	e002      	b.n	8002fe4 <DMA_CheckFifoParam+0xe8>
      break;   
 8002fde:	bf00      	nop
 8002fe0:	e000      	b.n	8002fe4 <DMA_CheckFifoParam+0xe8>
      break;
 8002fe2:	bf00      	nop
    }
  } 
  
  return status; 
 8002fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3714      	adds	r7, #20
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop

08002ff4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b089      	sub	sp, #36	; 0x24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ffe:	2300      	movs	r3, #0
 8003000:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003002:	2300      	movs	r3, #0
 8003004:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003006:	2300      	movs	r3, #0
 8003008:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800300a:	2300      	movs	r3, #0
 800300c:	61fb      	str	r3, [r7, #28]
 800300e:	e165      	b.n	80032dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003010:	2201      	movs	r2, #1
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	fa02 f303 	lsl.w	r3, r2, r3
 8003018:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	697a      	ldr	r2, [r7, #20]
 8003020:	4013      	ands	r3, r2
 8003022:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003024:	693a      	ldr	r2, [r7, #16]
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	429a      	cmp	r2, r3
 800302a:	f040 8154 	bne.w	80032d6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f003 0303 	and.w	r3, r3, #3
 8003036:	2b01      	cmp	r3, #1
 8003038:	d005      	beq.n	8003046 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003042:	2b02      	cmp	r3, #2
 8003044:	d130      	bne.n	80030a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	005b      	lsls	r3, r3, #1
 8003050:	2203      	movs	r2, #3
 8003052:	fa02 f303 	lsl.w	r3, r2, r3
 8003056:	43db      	mvns	r3, r3
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	4013      	ands	r3, r2
 800305c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	68da      	ldr	r2, [r3, #12]
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	005b      	lsls	r3, r3, #1
 8003066:	fa02 f303 	lsl.w	r3, r2, r3
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	4313      	orrs	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	69ba      	ldr	r2, [r7, #24]
 8003074:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800307c:	2201      	movs	r2, #1
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	43db      	mvns	r3, r3
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	4013      	ands	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	091b      	lsrs	r3, r3, #4
 8003092:	f003 0201 	and.w	r2, r3, #1
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	fa02 f303 	lsl.w	r3, r2, r3
 800309c:	69ba      	ldr	r2, [r7, #24]
 800309e:	4313      	orrs	r3, r2
 80030a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f003 0303 	and.w	r3, r3, #3
 80030b0:	2b03      	cmp	r3, #3
 80030b2:	d017      	beq.n	80030e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	2203      	movs	r2, #3
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	43db      	mvns	r3, r3
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	4013      	ands	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	4313      	orrs	r3, r2
 80030dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	69ba      	ldr	r2, [r7, #24]
 80030e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f003 0303 	and.w	r3, r3, #3
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d123      	bne.n	8003138 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	08da      	lsrs	r2, r3, #3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	3208      	adds	r2, #8
 80030f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	f003 0307 	and.w	r3, r3, #7
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	220f      	movs	r2, #15
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	4013      	ands	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	691a      	ldr	r2, [r3, #16]
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	f003 0307 	and.w	r3, r3, #7
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4313      	orrs	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	08da      	lsrs	r2, r3, #3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	3208      	adds	r2, #8
 8003132:	69b9      	ldr	r1, [r7, #24]
 8003134:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	2203      	movs	r2, #3
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	43db      	mvns	r3, r3
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	4013      	ands	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f003 0203 	and.w	r2, r3, #3
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	fa02 f303 	lsl.w	r3, r2, r3
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	4313      	orrs	r3, r2
 8003164:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 80ae 	beq.w	80032d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800317a:	2300      	movs	r3, #0
 800317c:	60fb      	str	r3, [r7, #12]
 800317e:	4b5d      	ldr	r3, [pc, #372]	; (80032f4 <HAL_GPIO_Init+0x300>)
 8003180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003182:	4a5c      	ldr	r2, [pc, #368]	; (80032f4 <HAL_GPIO_Init+0x300>)
 8003184:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003188:	6453      	str	r3, [r2, #68]	; 0x44
 800318a:	4b5a      	ldr	r3, [pc, #360]	; (80032f4 <HAL_GPIO_Init+0x300>)
 800318c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800318e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003192:	60fb      	str	r3, [r7, #12]
 8003194:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003196:	4a58      	ldr	r2, [pc, #352]	; (80032f8 <HAL_GPIO_Init+0x304>)
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	089b      	lsrs	r3, r3, #2
 800319c:	3302      	adds	r3, #2
 800319e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	f003 0303 	and.w	r3, r3, #3
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	220f      	movs	r2, #15
 80031ae:	fa02 f303 	lsl.w	r3, r2, r3
 80031b2:	43db      	mvns	r3, r3
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	4013      	ands	r3, r2
 80031b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a4f      	ldr	r2, [pc, #316]	; (80032fc <HAL_GPIO_Init+0x308>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d025      	beq.n	800320e <HAL_GPIO_Init+0x21a>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a4e      	ldr	r2, [pc, #312]	; (8003300 <HAL_GPIO_Init+0x30c>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d01f      	beq.n	800320a <HAL_GPIO_Init+0x216>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a4d      	ldr	r2, [pc, #308]	; (8003304 <HAL_GPIO_Init+0x310>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d019      	beq.n	8003206 <HAL_GPIO_Init+0x212>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a4c      	ldr	r2, [pc, #304]	; (8003308 <HAL_GPIO_Init+0x314>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d013      	beq.n	8003202 <HAL_GPIO_Init+0x20e>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a4b      	ldr	r2, [pc, #300]	; (800330c <HAL_GPIO_Init+0x318>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d00d      	beq.n	80031fe <HAL_GPIO_Init+0x20a>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a4a      	ldr	r2, [pc, #296]	; (8003310 <HAL_GPIO_Init+0x31c>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d007      	beq.n	80031fa <HAL_GPIO_Init+0x206>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a49      	ldr	r2, [pc, #292]	; (8003314 <HAL_GPIO_Init+0x320>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d101      	bne.n	80031f6 <HAL_GPIO_Init+0x202>
 80031f2:	2306      	movs	r3, #6
 80031f4:	e00c      	b.n	8003210 <HAL_GPIO_Init+0x21c>
 80031f6:	2307      	movs	r3, #7
 80031f8:	e00a      	b.n	8003210 <HAL_GPIO_Init+0x21c>
 80031fa:	2305      	movs	r3, #5
 80031fc:	e008      	b.n	8003210 <HAL_GPIO_Init+0x21c>
 80031fe:	2304      	movs	r3, #4
 8003200:	e006      	b.n	8003210 <HAL_GPIO_Init+0x21c>
 8003202:	2303      	movs	r3, #3
 8003204:	e004      	b.n	8003210 <HAL_GPIO_Init+0x21c>
 8003206:	2302      	movs	r3, #2
 8003208:	e002      	b.n	8003210 <HAL_GPIO_Init+0x21c>
 800320a:	2301      	movs	r3, #1
 800320c:	e000      	b.n	8003210 <HAL_GPIO_Init+0x21c>
 800320e:	2300      	movs	r3, #0
 8003210:	69fa      	ldr	r2, [r7, #28]
 8003212:	f002 0203 	and.w	r2, r2, #3
 8003216:	0092      	lsls	r2, r2, #2
 8003218:	4093      	lsls	r3, r2
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	4313      	orrs	r3, r2
 800321e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003220:	4935      	ldr	r1, [pc, #212]	; (80032f8 <HAL_GPIO_Init+0x304>)
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	089b      	lsrs	r3, r3, #2
 8003226:	3302      	adds	r3, #2
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800322e:	4b3a      	ldr	r3, [pc, #232]	; (8003318 <HAL_GPIO_Init+0x324>)
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	43db      	mvns	r3, r3
 8003238:	69ba      	ldr	r2, [r7, #24]
 800323a:	4013      	ands	r3, r2
 800323c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	4313      	orrs	r3, r2
 8003250:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003252:	4a31      	ldr	r2, [pc, #196]	; (8003318 <HAL_GPIO_Init+0x324>)
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003258:	4b2f      	ldr	r3, [pc, #188]	; (8003318 <HAL_GPIO_Init+0x324>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	43db      	mvns	r3, r3
 8003262:	69ba      	ldr	r2, [r7, #24]
 8003264:	4013      	ands	r3, r2
 8003266:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d003      	beq.n	800327c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	4313      	orrs	r3, r2
 800327a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800327c:	4a26      	ldr	r2, [pc, #152]	; (8003318 <HAL_GPIO_Init+0x324>)
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003282:	4b25      	ldr	r3, [pc, #148]	; (8003318 <HAL_GPIO_Init+0x324>)
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	43db      	mvns	r3, r3
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	4013      	ands	r3, r2
 8003290:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032a6:	4a1c      	ldr	r2, [pc, #112]	; (8003318 <HAL_GPIO_Init+0x324>)
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032ac:	4b1a      	ldr	r3, [pc, #104]	; (8003318 <HAL_GPIO_Init+0x324>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	43db      	mvns	r3, r3
 80032b6:	69ba      	ldr	r2, [r7, #24]
 80032b8:	4013      	ands	r3, r2
 80032ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d003      	beq.n	80032d0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032d0:	4a11      	ldr	r2, [pc, #68]	; (8003318 <HAL_GPIO_Init+0x324>)
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	3301      	adds	r3, #1
 80032da:	61fb      	str	r3, [r7, #28]
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	2b0f      	cmp	r3, #15
 80032e0:	f67f ae96 	bls.w	8003010 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032e4:	bf00      	nop
 80032e6:	bf00      	nop
 80032e8:	3724      	adds	r7, #36	; 0x24
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	40023800 	.word	0x40023800
 80032f8:	40013800 	.word	0x40013800
 80032fc:	40020000 	.word	0x40020000
 8003300:	40020400 	.word	0x40020400
 8003304:	40020800 	.word	0x40020800
 8003308:	40020c00 	.word	0x40020c00
 800330c:	40021000 	.word	0x40021000
 8003310:	40021400 	.word	0x40021400
 8003314:	40021800 	.word	0x40021800
 8003318:	40013c00 	.word	0x40013c00

0800331c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800331c:	b480      	push	{r7}
 800331e:	b085      	sub	sp, #20
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	460b      	mov	r3, r1
 8003326:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	691a      	ldr	r2, [r3, #16]
 800332c:	887b      	ldrh	r3, [r7, #2]
 800332e:	4013      	ands	r3, r2
 8003330:	2b00      	cmp	r3, #0
 8003332:	d002      	beq.n	800333a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003334:	2301      	movs	r3, #1
 8003336:	73fb      	strb	r3, [r7, #15]
 8003338:	e001      	b.n	800333e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800333a:	2300      	movs	r3, #0
 800333c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800333e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003340:	4618      	mov	r0, r3
 8003342:	3714      	adds	r7, #20
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	460b      	mov	r3, r1
 8003356:	807b      	strh	r3, [r7, #2]
 8003358:	4613      	mov	r3, r2
 800335a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800335c:	787b      	ldrb	r3, [r7, #1]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d003      	beq.n	800336a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003362:	887a      	ldrh	r2, [r7, #2]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003368:	e003      	b.n	8003372 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800336a:	887b      	ldrh	r3, [r7, #2]
 800336c:	041a      	lsls	r2, r3, #16
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	619a      	str	r2, [r3, #24]
}
 8003372:	bf00      	nop
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
	...

08003380 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	4603      	mov	r3, r0
 8003388:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800338a:	4b08      	ldr	r3, [pc, #32]	; (80033ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800338c:	695a      	ldr	r2, [r3, #20]
 800338e:	88fb      	ldrh	r3, [r7, #6]
 8003390:	4013      	ands	r3, r2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d006      	beq.n	80033a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003396:	4a05      	ldr	r2, [pc, #20]	; (80033ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003398:	88fb      	ldrh	r3, [r7, #6]
 800339a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800339c:	88fb      	ldrh	r3, [r7, #6]
 800339e:	4618      	mov	r0, r3
 80033a0:	f7fd fca2 	bl	8000ce8 <HAL_GPIO_EXTI_Callback>
  }
}
 80033a4:	bf00      	nop
 80033a6:	3708      	adds	r7, #8
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40013c00 	.word	0x40013c00

080033b0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e034      	b.n	800342c <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80033ca:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f245 5255 	movw	r2, #21845	; 0x5555
 80033d4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	6852      	ldr	r2, [r2, #4]
 80033de:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	6892      	ldr	r2, [r2, #8]
 80033e8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80033ea:	f7fe fccd 	bl	8001d88 <HAL_GetTick>
 80033ee:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80033f0:	e00f      	b.n	8003412 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80033f2:	f7fe fcc9 	bl	8001d88 <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	2b31      	cmp	r3, #49	; 0x31
 80033fe:	d908      	bls.n	8003412 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	f003 0303 	and.w	r3, r3, #3
 800340a:	2b00      	cmp	r3, #0
 800340c:	d001      	beq.n	8003412 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e00c      	b.n	800342c <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	f003 0303 	and.w	r3, r3, #3
 800341c:	2b00      	cmp	r3, #0
 800341e:	d1e8      	bne.n	80033f2 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003428:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003444:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr

08003454 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d101      	bne.n	8003468 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e0cc      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003468:	4b68      	ldr	r3, [pc, #416]	; (800360c <HAL_RCC_ClockConfig+0x1b8>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 030f 	and.w	r3, r3, #15
 8003470:	683a      	ldr	r2, [r7, #0]
 8003472:	429a      	cmp	r2, r3
 8003474:	d90c      	bls.n	8003490 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003476:	4b65      	ldr	r3, [pc, #404]	; (800360c <HAL_RCC_ClockConfig+0x1b8>)
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	b2d2      	uxtb	r2, r2
 800347c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800347e:	4b63      	ldr	r3, [pc, #396]	; (800360c <HAL_RCC_ClockConfig+0x1b8>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 030f 	and.w	r3, r3, #15
 8003486:	683a      	ldr	r2, [r7, #0]
 8003488:	429a      	cmp	r2, r3
 800348a:	d001      	beq.n	8003490 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e0b8      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d020      	beq.n	80034de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0304 	and.w	r3, r3, #4
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d005      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034a8:	4b59      	ldr	r3, [pc, #356]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	4a58      	ldr	r2, [pc, #352]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80034b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0308 	and.w	r3, r3, #8
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d005      	beq.n	80034cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034c0:	4b53      	ldr	r3, [pc, #332]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	4a52      	ldr	r2, [pc, #328]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80034ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034cc:	4b50      	ldr	r3, [pc, #320]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	494d      	ldr	r1, [pc, #308]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d044      	beq.n	8003574 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d107      	bne.n	8003502 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034f2:	4b47      	ldr	r3, [pc, #284]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d119      	bne.n	8003532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e07f      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	2b02      	cmp	r3, #2
 8003508:	d003      	beq.n	8003512 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800350e:	2b03      	cmp	r3, #3
 8003510:	d107      	bne.n	8003522 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003512:	4b3f      	ldr	r3, [pc, #252]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d109      	bne.n	8003532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e06f      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003522:	4b3b      	ldr	r3, [pc, #236]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e067      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003532:	4b37      	ldr	r3, [pc, #220]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f023 0203 	bic.w	r2, r3, #3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	4934      	ldr	r1, [pc, #208]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003540:	4313      	orrs	r3, r2
 8003542:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003544:	f7fe fc20 	bl	8001d88 <HAL_GetTick>
 8003548:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800354a:	e00a      	b.n	8003562 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800354c:	f7fe fc1c 	bl	8001d88 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	f241 3288 	movw	r2, #5000	; 0x1388
 800355a:	4293      	cmp	r3, r2
 800355c:	d901      	bls.n	8003562 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e04f      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003562:	4b2b      	ldr	r3, [pc, #172]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f003 020c 	and.w	r2, r3, #12
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	429a      	cmp	r2, r3
 8003572:	d1eb      	bne.n	800354c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003574:	4b25      	ldr	r3, [pc, #148]	; (800360c <HAL_RCC_ClockConfig+0x1b8>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 030f 	and.w	r3, r3, #15
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	429a      	cmp	r2, r3
 8003580:	d20c      	bcs.n	800359c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003582:	4b22      	ldr	r3, [pc, #136]	; (800360c <HAL_RCC_ClockConfig+0x1b8>)
 8003584:	683a      	ldr	r2, [r7, #0]
 8003586:	b2d2      	uxtb	r2, r2
 8003588:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800358a:	4b20      	ldr	r3, [pc, #128]	; (800360c <HAL_RCC_ClockConfig+0x1b8>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 030f 	and.w	r3, r3, #15
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	429a      	cmp	r2, r3
 8003596:	d001      	beq.n	800359c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e032      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0304 	and.w	r3, r3, #4
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d008      	beq.n	80035ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035a8:	4b19      	ldr	r3, [pc, #100]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	4916      	ldr	r1, [pc, #88]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0308 	and.w	r3, r3, #8
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d009      	beq.n	80035da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035c6:	4b12      	ldr	r3, [pc, #72]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	00db      	lsls	r3, r3, #3
 80035d4:	490e      	ldr	r1, [pc, #56]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80035da:	f000 f887 	bl	80036ec <HAL_RCC_GetSysClockFreq>
 80035de:	4602      	mov	r2, r0
 80035e0:	4b0b      	ldr	r3, [pc, #44]	; (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	091b      	lsrs	r3, r3, #4
 80035e6:	f003 030f 	and.w	r3, r3, #15
 80035ea:	490a      	ldr	r1, [pc, #40]	; (8003614 <HAL_RCC_ClockConfig+0x1c0>)
 80035ec:	5ccb      	ldrb	r3, [r1, r3]
 80035ee:	fa22 f303 	lsr.w	r3, r2, r3
 80035f2:	4a09      	ldr	r2, [pc, #36]	; (8003618 <HAL_RCC_ClockConfig+0x1c4>)
 80035f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80035f6:	4b09      	ldr	r3, [pc, #36]	; (800361c <HAL_RCC_ClockConfig+0x1c8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7fe fa64 	bl	8001ac8 <HAL_InitTick>

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	40023c00 	.word	0x40023c00
 8003610:	40023800 	.word	0x40023800
 8003614:	0800a184 	.word	0x0800a184
 8003618:	20000050 	.word	0x20000050
 800361c:	20000054 	.word	0x20000054

08003620 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003624:	4b03      	ldr	r3, [pc, #12]	; (8003634 <HAL_RCC_GetHCLKFreq+0x14>)
 8003626:	681b      	ldr	r3, [r3, #0]
}
 8003628:	4618      	mov	r0, r3
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	20000050 	.word	0x20000050

08003638 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800363c:	f7ff fff0 	bl	8003620 <HAL_RCC_GetHCLKFreq>
 8003640:	4602      	mov	r2, r0
 8003642:	4b05      	ldr	r3, [pc, #20]	; (8003658 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	0a9b      	lsrs	r3, r3, #10
 8003648:	f003 0307 	and.w	r3, r3, #7
 800364c:	4903      	ldr	r1, [pc, #12]	; (800365c <HAL_RCC_GetPCLK1Freq+0x24>)
 800364e:	5ccb      	ldrb	r3, [r1, r3]
 8003650:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003654:	4618      	mov	r0, r3
 8003656:	bd80      	pop	{r7, pc}
 8003658:	40023800 	.word	0x40023800
 800365c:	0800a194 	.word	0x0800a194

08003660 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003664:	f7ff ffdc 	bl	8003620 <HAL_RCC_GetHCLKFreq>
 8003668:	4602      	mov	r2, r0
 800366a:	4b05      	ldr	r3, [pc, #20]	; (8003680 <HAL_RCC_GetPCLK2Freq+0x20>)
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	0b5b      	lsrs	r3, r3, #13
 8003670:	f003 0307 	and.w	r3, r3, #7
 8003674:	4903      	ldr	r1, [pc, #12]	; (8003684 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003676:	5ccb      	ldrb	r3, [r1, r3]
 8003678:	fa22 f303 	lsr.w	r3, r2, r3
}
 800367c:	4618      	mov	r0, r3
 800367e:	bd80      	pop	{r7, pc}
 8003680:	40023800 	.word	0x40023800
 8003684:	0800a194 	.word	0x0800a194

08003688 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	220f      	movs	r2, #15
 8003696:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003698:	4b12      	ldr	r3, [pc, #72]	; (80036e4 <HAL_RCC_GetClockConfig+0x5c>)
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f003 0203 	and.w	r2, r3, #3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80036a4:	4b0f      	ldr	r3, [pc, #60]	; (80036e4 <HAL_RCC_GetClockConfig+0x5c>)
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80036b0:	4b0c      	ldr	r3, [pc, #48]	; (80036e4 <HAL_RCC_GetClockConfig+0x5c>)
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80036bc:	4b09      	ldr	r3, [pc, #36]	; (80036e4 <HAL_RCC_GetClockConfig+0x5c>)
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	08db      	lsrs	r3, r3, #3
 80036c2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80036ca:	4b07      	ldr	r3, [pc, #28]	; (80036e8 <HAL_RCC_GetClockConfig+0x60>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 020f 	and.w	r2, r3, #15
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	601a      	str	r2, [r3, #0]
}
 80036d6:	bf00      	nop
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	40023800 	.word	0x40023800
 80036e8:	40023c00 	.word	0x40023c00

080036ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036f0:	b0a6      	sub	sp, #152	; 0x98
 80036f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80036f4:	2300      	movs	r3, #0
 80036f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8003700:	2300      	movs	r3, #0
 8003702:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8003706:	2300      	movs	r3, #0
 8003708:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 800370c:	2300      	movs	r3, #0
 800370e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003712:	4bc8      	ldr	r3, [pc, #800]	; (8003a34 <HAL_RCC_GetSysClockFreq+0x348>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f003 030c 	and.w	r3, r3, #12
 800371a:	2b0c      	cmp	r3, #12
 800371c:	f200 817e 	bhi.w	8003a1c <HAL_RCC_GetSysClockFreq+0x330>
 8003720:	a201      	add	r2, pc, #4	; (adr r2, 8003728 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003726:	bf00      	nop
 8003728:	0800375d 	.word	0x0800375d
 800372c:	08003a1d 	.word	0x08003a1d
 8003730:	08003a1d 	.word	0x08003a1d
 8003734:	08003a1d 	.word	0x08003a1d
 8003738:	08003765 	.word	0x08003765
 800373c:	08003a1d 	.word	0x08003a1d
 8003740:	08003a1d 	.word	0x08003a1d
 8003744:	08003a1d 	.word	0x08003a1d
 8003748:	0800376d 	.word	0x0800376d
 800374c:	08003a1d 	.word	0x08003a1d
 8003750:	08003a1d 	.word	0x08003a1d
 8003754:	08003a1d 	.word	0x08003a1d
 8003758:	080038d7 	.word	0x080038d7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800375c:	4bb6      	ldr	r3, [pc, #728]	; (8003a38 <HAL_RCC_GetSysClockFreq+0x34c>)
 800375e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 8003762:	e15f      	b.n	8003a24 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003764:	4bb5      	ldr	r3, [pc, #724]	; (8003a3c <HAL_RCC_GetSysClockFreq+0x350>)
 8003766:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800376a:	e15b      	b.n	8003a24 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800376c:	4bb1      	ldr	r3, [pc, #708]	; (8003a34 <HAL_RCC_GetSysClockFreq+0x348>)
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003774:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003778:	4bae      	ldr	r3, [pc, #696]	; (8003a34 <HAL_RCC_GetSysClockFreq+0x348>)
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d031      	beq.n	80037e8 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003784:	4bab      	ldr	r3, [pc, #684]	; (8003a34 <HAL_RCC_GetSysClockFreq+0x348>)
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	099b      	lsrs	r3, r3, #6
 800378a:	2200      	movs	r2, #0
 800378c:	66bb      	str	r3, [r7, #104]	; 0x68
 800378e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003790:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003796:	663b      	str	r3, [r7, #96]	; 0x60
 8003798:	2300      	movs	r3, #0
 800379a:	667b      	str	r3, [r7, #100]	; 0x64
 800379c:	4ba7      	ldr	r3, [pc, #668]	; (8003a3c <HAL_RCC_GetSysClockFreq+0x350>)
 800379e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80037a2:	462a      	mov	r2, r5
 80037a4:	fb03 f202 	mul.w	r2, r3, r2
 80037a8:	2300      	movs	r3, #0
 80037aa:	4621      	mov	r1, r4
 80037ac:	fb01 f303 	mul.w	r3, r1, r3
 80037b0:	4413      	add	r3, r2
 80037b2:	4aa2      	ldr	r2, [pc, #648]	; (8003a3c <HAL_RCC_GetSysClockFreq+0x350>)
 80037b4:	4621      	mov	r1, r4
 80037b6:	fba1 1202 	umull	r1, r2, r1, r2
 80037ba:	67fa      	str	r2, [r7, #124]	; 0x7c
 80037bc:	460a      	mov	r2, r1
 80037be:	67ba      	str	r2, [r7, #120]	; 0x78
 80037c0:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80037c2:	4413      	add	r3, r2
 80037c4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80037c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80037ca:	2200      	movs	r2, #0
 80037cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80037ce:	65fa      	str	r2, [r7, #92]	; 0x5c
 80037d0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80037d4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80037d8:	f7fc fd72 	bl	80002c0 <__aeabi_uldivmod>
 80037dc:	4602      	mov	r2, r0
 80037de:	460b      	mov	r3, r1
 80037e0:	4613      	mov	r3, r2
 80037e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80037e6:	e064      	b.n	80038b2 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037e8:	4b92      	ldr	r3, [pc, #584]	; (8003a34 <HAL_RCC_GetSysClockFreq+0x348>)
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	099b      	lsrs	r3, r3, #6
 80037ee:	2200      	movs	r2, #0
 80037f0:	653b      	str	r3, [r7, #80]	; 0x50
 80037f2:	657a      	str	r2, [r7, #84]	; 0x54
 80037f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80037fc:	2300      	movs	r3, #0
 80037fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003800:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8003804:	4622      	mov	r2, r4
 8003806:	462b      	mov	r3, r5
 8003808:	f04f 0000 	mov.w	r0, #0
 800380c:	f04f 0100 	mov.w	r1, #0
 8003810:	0159      	lsls	r1, r3, #5
 8003812:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003816:	0150      	lsls	r0, r2, #5
 8003818:	4602      	mov	r2, r0
 800381a:	460b      	mov	r3, r1
 800381c:	4621      	mov	r1, r4
 800381e:	1a51      	subs	r1, r2, r1
 8003820:	6139      	str	r1, [r7, #16]
 8003822:	4629      	mov	r1, r5
 8003824:	eb63 0301 	sbc.w	r3, r3, r1
 8003828:	617b      	str	r3, [r7, #20]
 800382a:	f04f 0200 	mov.w	r2, #0
 800382e:	f04f 0300 	mov.w	r3, #0
 8003832:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003836:	4659      	mov	r1, fp
 8003838:	018b      	lsls	r3, r1, #6
 800383a:	4651      	mov	r1, sl
 800383c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003840:	4651      	mov	r1, sl
 8003842:	018a      	lsls	r2, r1, #6
 8003844:	4651      	mov	r1, sl
 8003846:	ebb2 0801 	subs.w	r8, r2, r1
 800384a:	4659      	mov	r1, fp
 800384c:	eb63 0901 	sbc.w	r9, r3, r1
 8003850:	f04f 0200 	mov.w	r2, #0
 8003854:	f04f 0300 	mov.w	r3, #0
 8003858:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800385c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003860:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003864:	4690      	mov	r8, r2
 8003866:	4699      	mov	r9, r3
 8003868:	4623      	mov	r3, r4
 800386a:	eb18 0303 	adds.w	r3, r8, r3
 800386e:	60bb      	str	r3, [r7, #8]
 8003870:	462b      	mov	r3, r5
 8003872:	eb49 0303 	adc.w	r3, r9, r3
 8003876:	60fb      	str	r3, [r7, #12]
 8003878:	f04f 0200 	mov.w	r2, #0
 800387c:	f04f 0300 	mov.w	r3, #0
 8003880:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003884:	4629      	mov	r1, r5
 8003886:	028b      	lsls	r3, r1, #10
 8003888:	4621      	mov	r1, r4
 800388a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800388e:	4621      	mov	r1, r4
 8003890:	028a      	lsls	r2, r1, #10
 8003892:	4610      	mov	r0, r2
 8003894:	4619      	mov	r1, r3
 8003896:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800389a:	2200      	movs	r2, #0
 800389c:	643b      	str	r3, [r7, #64]	; 0x40
 800389e:	647a      	str	r2, [r7, #68]	; 0x44
 80038a0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80038a4:	f7fc fd0c 	bl	80002c0 <__aeabi_uldivmod>
 80038a8:	4602      	mov	r2, r0
 80038aa:	460b      	mov	r3, r1
 80038ac:	4613      	mov	r3, r2
 80038ae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80038b2:	4b60      	ldr	r3, [pc, #384]	; (8003a34 <HAL_RCC_GetSysClockFreq+0x348>)
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	0c1b      	lsrs	r3, r3, #16
 80038b8:	f003 0303 	and.w	r3, r3, #3
 80038bc:	3301      	adds	r3, #1
 80038be:	005b      	lsls	r3, r3, #1
 80038c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 80038c4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80038c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80038cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80038d4:	e0a6      	b.n	8003a24 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038d6:	4b57      	ldr	r3, [pc, #348]	; (8003a34 <HAL_RCC_GetSysClockFreq+0x348>)
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038e2:	4b54      	ldr	r3, [pc, #336]	; (8003a34 <HAL_RCC_GetSysClockFreq+0x348>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d02a      	beq.n	8003944 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038ee:	4b51      	ldr	r3, [pc, #324]	; (8003a34 <HAL_RCC_GetSysClockFreq+0x348>)
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	099b      	lsrs	r3, r3, #6
 80038f4:	2200      	movs	r2, #0
 80038f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80038f8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80038fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038fc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003900:	2100      	movs	r1, #0
 8003902:	4b4e      	ldr	r3, [pc, #312]	; (8003a3c <HAL_RCC_GetSysClockFreq+0x350>)
 8003904:	fb03 f201 	mul.w	r2, r3, r1
 8003908:	2300      	movs	r3, #0
 800390a:	fb00 f303 	mul.w	r3, r0, r3
 800390e:	4413      	add	r3, r2
 8003910:	4a4a      	ldr	r2, [pc, #296]	; (8003a3c <HAL_RCC_GetSysClockFreq+0x350>)
 8003912:	fba0 1202 	umull	r1, r2, r0, r2
 8003916:	677a      	str	r2, [r7, #116]	; 0x74
 8003918:	460a      	mov	r2, r1
 800391a:	673a      	str	r2, [r7, #112]	; 0x70
 800391c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800391e:	4413      	add	r3, r2
 8003920:	677b      	str	r3, [r7, #116]	; 0x74
 8003922:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003926:	2200      	movs	r2, #0
 8003928:	633b      	str	r3, [r7, #48]	; 0x30
 800392a:	637a      	str	r2, [r7, #52]	; 0x34
 800392c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003930:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003934:	f7fc fcc4 	bl	80002c0 <__aeabi_uldivmod>
 8003938:	4602      	mov	r2, r0
 800393a:	460b      	mov	r3, r1
 800393c:	4613      	mov	r3, r2
 800393e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003942:	e05b      	b.n	80039fc <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003944:	4b3b      	ldr	r3, [pc, #236]	; (8003a34 <HAL_RCC_GetSysClockFreq+0x348>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	099b      	lsrs	r3, r3, #6
 800394a:	2200      	movs	r2, #0
 800394c:	62bb      	str	r3, [r7, #40]	; 0x28
 800394e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003952:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003956:	623b      	str	r3, [r7, #32]
 8003958:	2300      	movs	r3, #0
 800395a:	627b      	str	r3, [r7, #36]	; 0x24
 800395c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003960:	4642      	mov	r2, r8
 8003962:	464b      	mov	r3, r9
 8003964:	f04f 0000 	mov.w	r0, #0
 8003968:	f04f 0100 	mov.w	r1, #0
 800396c:	0159      	lsls	r1, r3, #5
 800396e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003972:	0150      	lsls	r0, r2, #5
 8003974:	4602      	mov	r2, r0
 8003976:	460b      	mov	r3, r1
 8003978:	4641      	mov	r1, r8
 800397a:	ebb2 0a01 	subs.w	sl, r2, r1
 800397e:	4649      	mov	r1, r9
 8003980:	eb63 0b01 	sbc.w	fp, r3, r1
 8003984:	f04f 0200 	mov.w	r2, #0
 8003988:	f04f 0300 	mov.w	r3, #0
 800398c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003990:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003994:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003998:	ebb2 040a 	subs.w	r4, r2, sl
 800399c:	eb63 050b 	sbc.w	r5, r3, fp
 80039a0:	f04f 0200 	mov.w	r2, #0
 80039a4:	f04f 0300 	mov.w	r3, #0
 80039a8:	00eb      	lsls	r3, r5, #3
 80039aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039ae:	00e2      	lsls	r2, r4, #3
 80039b0:	4614      	mov	r4, r2
 80039b2:	461d      	mov	r5, r3
 80039b4:	4643      	mov	r3, r8
 80039b6:	18e3      	adds	r3, r4, r3
 80039b8:	603b      	str	r3, [r7, #0]
 80039ba:	464b      	mov	r3, r9
 80039bc:	eb45 0303 	adc.w	r3, r5, r3
 80039c0:	607b      	str	r3, [r7, #4]
 80039c2:	f04f 0200 	mov.w	r2, #0
 80039c6:	f04f 0300 	mov.w	r3, #0
 80039ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039ce:	4629      	mov	r1, r5
 80039d0:	028b      	lsls	r3, r1, #10
 80039d2:	4621      	mov	r1, r4
 80039d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039d8:	4621      	mov	r1, r4
 80039da:	028a      	lsls	r2, r1, #10
 80039dc:	4610      	mov	r0, r2
 80039de:	4619      	mov	r1, r3
 80039e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80039e4:	2200      	movs	r2, #0
 80039e6:	61bb      	str	r3, [r7, #24]
 80039e8:	61fa      	str	r2, [r7, #28]
 80039ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039ee:	f7fc fc67 	bl	80002c0 <__aeabi_uldivmod>
 80039f2:	4602      	mov	r2, r0
 80039f4:	460b      	mov	r3, r1
 80039f6:	4613      	mov	r3, r2
 80039f8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80039fc:	4b0d      	ldr	r3, [pc, #52]	; (8003a34 <HAL_RCC_GetSysClockFreq+0x348>)
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	0f1b      	lsrs	r3, r3, #28
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8003a0a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003a0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a16:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003a1a:	e003      	b.n	8003a24 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a1c:	4b06      	ldr	r3, [pc, #24]	; (8003a38 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003a1e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003a22:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a24:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3798      	adds	r7, #152	; 0x98
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a32:	bf00      	nop
 8003a34:	40023800 	.word	0x40023800
 8003a38:	00f42400 	.word	0x00f42400
 8003a3c:	017d7840 	.word	0x017d7840

08003a40 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d101      	bne.n	8003a52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e28d      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0301 	and.w	r3, r3, #1
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	f000 8083 	beq.w	8003b66 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003a60:	4b94      	ldr	r3, [pc, #592]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f003 030c 	and.w	r3, r3, #12
 8003a68:	2b04      	cmp	r3, #4
 8003a6a:	d019      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003a6c:	4b91      	ldr	r3, [pc, #580]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003a74:	2b08      	cmp	r3, #8
 8003a76:	d106      	bne.n	8003a86 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003a78:	4b8e      	ldr	r3, [pc, #568]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a84:	d00c      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a86:	4b8b      	ldr	r3, [pc, #556]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003a8e:	2b0c      	cmp	r3, #12
 8003a90:	d112      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a92:	4b88      	ldr	r3, [pc, #544]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a9e:	d10b      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa0:	4b84      	ldr	r3, [pc, #528]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d05b      	beq.n	8003b64 <HAL_RCC_OscConfig+0x124>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d157      	bne.n	8003b64 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e25a      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ac0:	d106      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x90>
 8003ac2:	4b7c      	ldr	r3, [pc, #496]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a7b      	ldr	r2, [pc, #492]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003ac8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003acc:	6013      	str	r3, [r2, #0]
 8003ace:	e01d      	b.n	8003b0c <HAL_RCC_OscConfig+0xcc>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ad8:	d10c      	bne.n	8003af4 <HAL_RCC_OscConfig+0xb4>
 8003ada:	4b76      	ldr	r3, [pc, #472]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a75      	ldr	r2, [pc, #468]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003ae0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ae4:	6013      	str	r3, [r2, #0]
 8003ae6:	4b73      	ldr	r3, [pc, #460]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a72      	ldr	r2, [pc, #456]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003aec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003af0:	6013      	str	r3, [r2, #0]
 8003af2:	e00b      	b.n	8003b0c <HAL_RCC_OscConfig+0xcc>
 8003af4:	4b6f      	ldr	r3, [pc, #444]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a6e      	ldr	r2, [pc, #440]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003afa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003afe:	6013      	str	r3, [r2, #0]
 8003b00:	4b6c      	ldr	r3, [pc, #432]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a6b      	ldr	r2, [pc, #428]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003b06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d013      	beq.n	8003b3c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b14:	f7fe f938 	bl	8001d88 <HAL_GetTick>
 8003b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b1a:	e008      	b.n	8003b2e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b1c:	f7fe f934 	bl	8001d88 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	2b64      	cmp	r3, #100	; 0x64
 8003b28:	d901      	bls.n	8003b2e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e21f      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b2e:	4b61      	ldr	r3, [pc, #388]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d0f0      	beq.n	8003b1c <HAL_RCC_OscConfig+0xdc>
 8003b3a:	e014      	b.n	8003b66 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b3c:	f7fe f924 	bl	8001d88 <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b42:	e008      	b.n	8003b56 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b44:	f7fe f920 	bl	8001d88 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b64      	cmp	r3, #100	; 0x64
 8003b50:	d901      	bls.n	8003b56 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e20b      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b56:	4b57      	ldr	r3, [pc, #348]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d1f0      	bne.n	8003b44 <HAL_RCC_OscConfig+0x104>
 8003b62:	e000      	b.n	8003b66 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0302 	and.w	r3, r3, #2
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d06f      	beq.n	8003c52 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003b72:	4b50      	ldr	r3, [pc, #320]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f003 030c 	and.w	r3, r3, #12
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d017      	beq.n	8003bae <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003b7e:	4b4d      	ldr	r3, [pc, #308]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003b86:	2b08      	cmp	r3, #8
 8003b88:	d105      	bne.n	8003b96 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003b8a:	4b4a      	ldr	r3, [pc, #296]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d00b      	beq.n	8003bae <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b96:	4b47      	ldr	r3, [pc, #284]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003b9e:	2b0c      	cmp	r3, #12
 8003ba0:	d11c      	bne.n	8003bdc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ba2:	4b44      	ldr	r3, [pc, #272]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d116      	bne.n	8003bdc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bae:	4b41      	ldr	r3, [pc, #260]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d005      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x186>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	68db      	ldr	r3, [r3, #12]
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d001      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e1d3      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc6:	4b3b      	ldr	r3, [pc, #236]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	691b      	ldr	r3, [r3, #16]
 8003bd2:	00db      	lsls	r3, r3, #3
 8003bd4:	4937      	ldr	r1, [pc, #220]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bda:	e03a      	b.n	8003c52 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d020      	beq.n	8003c26 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003be4:	4b34      	ldr	r3, [pc, #208]	; (8003cb8 <HAL_RCC_OscConfig+0x278>)
 8003be6:	2201      	movs	r2, #1
 8003be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bea:	f7fe f8cd 	bl	8001d88 <HAL_GetTick>
 8003bee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bf0:	e008      	b.n	8003c04 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bf2:	f7fe f8c9 	bl	8001d88 <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d901      	bls.n	8003c04 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e1b4      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c04:	4b2b      	ldr	r3, [pc, #172]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0302 	and.w	r3, r3, #2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d0f0      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c10:	4b28      	ldr	r3, [pc, #160]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	691b      	ldr	r3, [r3, #16]
 8003c1c:	00db      	lsls	r3, r3, #3
 8003c1e:	4925      	ldr	r1, [pc, #148]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003c20:	4313      	orrs	r3, r2
 8003c22:	600b      	str	r3, [r1, #0]
 8003c24:	e015      	b.n	8003c52 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c26:	4b24      	ldr	r3, [pc, #144]	; (8003cb8 <HAL_RCC_OscConfig+0x278>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c2c:	f7fe f8ac 	bl	8001d88 <HAL_GetTick>
 8003c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c32:	e008      	b.n	8003c46 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c34:	f7fe f8a8 	bl	8001d88 <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d901      	bls.n	8003c46 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e193      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c46:	4b1b      	ldr	r3, [pc, #108]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0302 	and.w	r3, r3, #2
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d1f0      	bne.n	8003c34 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0308 	and.w	r3, r3, #8
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d036      	beq.n	8003ccc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	695b      	ldr	r3, [r3, #20]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d016      	beq.n	8003c94 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c66:	4b15      	ldr	r3, [pc, #84]	; (8003cbc <HAL_RCC_OscConfig+0x27c>)
 8003c68:	2201      	movs	r2, #1
 8003c6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c6c:	f7fe f88c 	bl	8001d88 <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c72:	e008      	b.n	8003c86 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c74:	f7fe f888 	bl	8001d88 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e173      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c86:	4b0b      	ldr	r3, [pc, #44]	; (8003cb4 <HAL_RCC_OscConfig+0x274>)
 8003c88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d0f0      	beq.n	8003c74 <HAL_RCC_OscConfig+0x234>
 8003c92:	e01b      	b.n	8003ccc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c94:	4b09      	ldr	r3, [pc, #36]	; (8003cbc <HAL_RCC_OscConfig+0x27c>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c9a:	f7fe f875 	bl	8001d88 <HAL_GetTick>
 8003c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ca0:	e00e      	b.n	8003cc0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ca2:	f7fe f871 	bl	8001d88 <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d907      	bls.n	8003cc0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e15c      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
 8003cb4:	40023800 	.word	0x40023800
 8003cb8:	42470000 	.word	0x42470000
 8003cbc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cc0:	4b8a      	ldr	r3, [pc, #552]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003cc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cc4:	f003 0302 	and.w	r3, r3, #2
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d1ea      	bne.n	8003ca2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0304 	and.w	r3, r3, #4
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	f000 8097 	beq.w	8003e08 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cde:	4b83      	ldr	r3, [pc, #524]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d10f      	bne.n	8003d0a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cea:	2300      	movs	r3, #0
 8003cec:	60bb      	str	r3, [r7, #8]
 8003cee:	4b7f      	ldr	r3, [pc, #508]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf2:	4a7e      	ldr	r2, [pc, #504]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cf8:	6413      	str	r3, [r2, #64]	; 0x40
 8003cfa:	4b7c      	ldr	r3, [pc, #496]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d02:	60bb      	str	r3, [r7, #8]
 8003d04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d06:	2301      	movs	r3, #1
 8003d08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d0a:	4b79      	ldr	r3, [pc, #484]	; (8003ef0 <HAL_RCC_OscConfig+0x4b0>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d118      	bne.n	8003d48 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d16:	4b76      	ldr	r3, [pc, #472]	; (8003ef0 <HAL_RCC_OscConfig+0x4b0>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a75      	ldr	r2, [pc, #468]	; (8003ef0 <HAL_RCC_OscConfig+0x4b0>)
 8003d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d22:	f7fe f831 	bl	8001d88 <HAL_GetTick>
 8003d26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d28:	e008      	b.n	8003d3c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d2a:	f7fe f82d 	bl	8001d88 <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d901      	bls.n	8003d3c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e118      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d3c:	4b6c      	ldr	r3, [pc, #432]	; (8003ef0 <HAL_RCC_OscConfig+0x4b0>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d0f0      	beq.n	8003d2a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d106      	bne.n	8003d5e <HAL_RCC_OscConfig+0x31e>
 8003d50:	4b66      	ldr	r3, [pc, #408]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d54:	4a65      	ldr	r2, [pc, #404]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003d56:	f043 0301 	orr.w	r3, r3, #1
 8003d5a:	6713      	str	r3, [r2, #112]	; 0x70
 8003d5c:	e01c      	b.n	8003d98 <HAL_RCC_OscConfig+0x358>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	2b05      	cmp	r3, #5
 8003d64:	d10c      	bne.n	8003d80 <HAL_RCC_OscConfig+0x340>
 8003d66:	4b61      	ldr	r3, [pc, #388]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d6a:	4a60      	ldr	r2, [pc, #384]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003d6c:	f043 0304 	orr.w	r3, r3, #4
 8003d70:	6713      	str	r3, [r2, #112]	; 0x70
 8003d72:	4b5e      	ldr	r3, [pc, #376]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d76:	4a5d      	ldr	r2, [pc, #372]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003d78:	f043 0301 	orr.w	r3, r3, #1
 8003d7c:	6713      	str	r3, [r2, #112]	; 0x70
 8003d7e:	e00b      	b.n	8003d98 <HAL_RCC_OscConfig+0x358>
 8003d80:	4b5a      	ldr	r3, [pc, #360]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003d82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d84:	4a59      	ldr	r2, [pc, #356]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003d86:	f023 0301 	bic.w	r3, r3, #1
 8003d8a:	6713      	str	r3, [r2, #112]	; 0x70
 8003d8c:	4b57      	ldr	r3, [pc, #348]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d90:	4a56      	ldr	r2, [pc, #344]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003d92:	f023 0304 	bic.w	r3, r3, #4
 8003d96:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d015      	beq.n	8003dcc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003da0:	f7fd fff2 	bl	8001d88 <HAL_GetTick>
 8003da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003da6:	e00a      	b.n	8003dbe <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003da8:	f7fd ffee 	bl	8001d88 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e0d7      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dbe:	4b4b      	ldr	r3, [pc, #300]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003dc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dc2:	f003 0302 	and.w	r3, r3, #2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d0ee      	beq.n	8003da8 <HAL_RCC_OscConfig+0x368>
 8003dca:	e014      	b.n	8003df6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dcc:	f7fd ffdc 	bl	8001d88 <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dd2:	e00a      	b.n	8003dea <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003dd4:	f7fd ffd8 	bl	8001d88 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d901      	bls.n	8003dea <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e0c1      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dea:	4b40      	ldr	r3, [pc, #256]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d1ee      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003df6:	7dfb      	ldrb	r3, [r7, #23]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d105      	bne.n	8003e08 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dfc:	4b3b      	ldr	r3, [pc, #236]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e00:	4a3a      	ldr	r2, [pc, #232]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003e02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e06:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	f000 80ad 	beq.w	8003f6c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e12:	4b36      	ldr	r3, [pc, #216]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f003 030c 	and.w	r3, r3, #12
 8003e1a:	2b08      	cmp	r3, #8
 8003e1c:	d060      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	699b      	ldr	r3, [r3, #24]
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d145      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e26:	4b33      	ldr	r3, [pc, #204]	; (8003ef4 <HAL_RCC_OscConfig+0x4b4>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e2c:	f7fd ffac 	bl	8001d88 <HAL_GetTick>
 8003e30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e32:	e008      	b.n	8003e46 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e34:	f7fd ffa8 	bl	8001d88 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e093      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e46:	4b29      	ldr	r3, [pc, #164]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1f0      	bne.n	8003e34 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	69da      	ldr	r2, [r3, #28]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	431a      	orrs	r2, r3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e60:	019b      	lsls	r3, r3, #6
 8003e62:	431a      	orrs	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e68:	085b      	lsrs	r3, r3, #1
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	041b      	lsls	r3, r3, #16
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e74:	061b      	lsls	r3, r3, #24
 8003e76:	431a      	orrs	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7c:	071b      	lsls	r3, r3, #28
 8003e7e:	491b      	ldr	r1, [pc, #108]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e84:	4b1b      	ldr	r3, [pc, #108]	; (8003ef4 <HAL_RCC_OscConfig+0x4b4>)
 8003e86:	2201      	movs	r2, #1
 8003e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e8a:	f7fd ff7d 	bl	8001d88 <HAL_GetTick>
 8003e8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e90:	e008      	b.n	8003ea4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e92:	f7fd ff79 	bl	8001d88 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d901      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e064      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ea4:	4b11      	ldr	r3, [pc, #68]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d0f0      	beq.n	8003e92 <HAL_RCC_OscConfig+0x452>
 8003eb0:	e05c      	b.n	8003f6c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eb2:	4b10      	ldr	r3, [pc, #64]	; (8003ef4 <HAL_RCC_OscConfig+0x4b4>)
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb8:	f7fd ff66 	bl	8001d88 <HAL_GetTick>
 8003ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ebe:	e008      	b.n	8003ed2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ec0:	f7fd ff62 	bl	8001d88 <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d901      	bls.n	8003ed2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e04d      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ed2:	4b06      	ldr	r3, [pc, #24]	; (8003eec <HAL_RCC_OscConfig+0x4ac>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1f0      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x480>
 8003ede:	e045      	b.n	8003f6c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	699b      	ldr	r3, [r3, #24]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d107      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e040      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
 8003eec:	40023800 	.word	0x40023800
 8003ef0:	40007000 	.word	0x40007000
 8003ef4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ef8:	4b1f      	ldr	r3, [pc, #124]	; (8003f78 <HAL_RCC_OscConfig+0x538>)
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	699b      	ldr	r3, [r3, #24]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d030      	beq.n	8003f68 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d129      	bne.n	8003f68 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d122      	bne.n	8003f68 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f22:	68fa      	ldr	r2, [r7, #12]
 8003f24:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003f28:	4013      	ands	r3, r2
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f2e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d119      	bne.n	8003f68 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f3e:	085b      	lsrs	r3, r3, #1
 8003f40:	3b01      	subs	r3, #1
 8003f42:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d10f      	bne.n	8003f68 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f52:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d107      	bne.n	8003f68 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f62:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d001      	beq.n	8003f6c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e000      	b.n	8003f6e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3718      	adds	r7, #24
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	40023800 	.word	0x40023800

08003f7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e041      	b.n	8004012 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d106      	bne.n	8003fa8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f000 f839 	bl	800401a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2202      	movs	r2, #2
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3304      	adds	r3, #4
 8003fb8:	4619      	mov	r1, r3
 8003fba:	4610      	mov	r0, r2
 8003fbc:	f000 fbb2 	bl	8004724 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}

0800401a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800401a:	b480      	push	{r7}
 800401c:	b083      	sub	sp, #12
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004022:	bf00      	nop
 8004024:	370c      	adds	r7, #12
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
	...

08004030 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004030:	b480      	push	{r7}
 8004032:	b085      	sub	sp, #20
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800403e:	b2db      	uxtb	r3, r3
 8004040:	2b01      	cmp	r3, #1
 8004042:	d001      	beq.n	8004048 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e04e      	b.n	80040e6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2202      	movs	r2, #2
 800404c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68da      	ldr	r2, [r3, #12]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f042 0201 	orr.w	r2, r2, #1
 800405e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a23      	ldr	r2, [pc, #140]	; (80040f4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d022      	beq.n	80040b0 <HAL_TIM_Base_Start_IT+0x80>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004072:	d01d      	beq.n	80040b0 <HAL_TIM_Base_Start_IT+0x80>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a1f      	ldr	r2, [pc, #124]	; (80040f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d018      	beq.n	80040b0 <HAL_TIM_Base_Start_IT+0x80>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a1e      	ldr	r2, [pc, #120]	; (80040fc <HAL_TIM_Base_Start_IT+0xcc>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d013      	beq.n	80040b0 <HAL_TIM_Base_Start_IT+0x80>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a1c      	ldr	r2, [pc, #112]	; (8004100 <HAL_TIM_Base_Start_IT+0xd0>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d00e      	beq.n	80040b0 <HAL_TIM_Base_Start_IT+0x80>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a1b      	ldr	r2, [pc, #108]	; (8004104 <HAL_TIM_Base_Start_IT+0xd4>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d009      	beq.n	80040b0 <HAL_TIM_Base_Start_IT+0x80>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a19      	ldr	r2, [pc, #100]	; (8004108 <HAL_TIM_Base_Start_IT+0xd8>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d004      	beq.n	80040b0 <HAL_TIM_Base_Start_IT+0x80>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a18      	ldr	r2, [pc, #96]	; (800410c <HAL_TIM_Base_Start_IT+0xdc>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d111      	bne.n	80040d4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f003 0307 	and.w	r3, r3, #7
 80040ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2b06      	cmp	r3, #6
 80040c0:	d010      	beq.n	80040e4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f042 0201 	orr.w	r2, r2, #1
 80040d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040d2:	e007      	b.n	80040e4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f042 0201 	orr.w	r2, r2, #1
 80040e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3714      	adds	r7, #20
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	40010000 	.word	0x40010000
 80040f8:	40000400 	.word	0x40000400
 80040fc:	40000800 	.word	0x40000800
 8004100:	40000c00 	.word	0x40000c00
 8004104:	40010400 	.word	0x40010400
 8004108:	40014000 	.word	0x40014000
 800410c:	40001800 	.word	0x40001800

08004110 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d101      	bne.n	8004122 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e041      	b.n	80041a6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b00      	cmp	r3, #0
 800412c:	d106      	bne.n	800413c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f7fd fbac 	bl	8001894 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2202      	movs	r2, #2
 8004140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	3304      	adds	r3, #4
 800414c:	4619      	mov	r1, r3
 800414e:	4610      	mov	r0, r2
 8004150:	f000 fae8 	bl	8004724 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
	...

080041b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d109      	bne.n	80041d4 <HAL_TIM_PWM_Start+0x24>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	bf14      	ite	ne
 80041cc:	2301      	movne	r3, #1
 80041ce:	2300      	moveq	r3, #0
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	e022      	b.n	800421a <HAL_TIM_PWM_Start+0x6a>
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	2b04      	cmp	r3, #4
 80041d8:	d109      	bne.n	80041ee <HAL_TIM_PWM_Start+0x3e>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	bf14      	ite	ne
 80041e6:	2301      	movne	r3, #1
 80041e8:	2300      	moveq	r3, #0
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	e015      	b.n	800421a <HAL_TIM_PWM_Start+0x6a>
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	2b08      	cmp	r3, #8
 80041f2:	d109      	bne.n	8004208 <HAL_TIM_PWM_Start+0x58>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	bf14      	ite	ne
 8004200:	2301      	movne	r3, #1
 8004202:	2300      	moveq	r3, #0
 8004204:	b2db      	uxtb	r3, r3
 8004206:	e008      	b.n	800421a <HAL_TIM_PWM_Start+0x6a>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b01      	cmp	r3, #1
 8004212:	bf14      	ite	ne
 8004214:	2301      	movne	r3, #1
 8004216:	2300      	moveq	r3, #0
 8004218:	b2db      	uxtb	r3, r3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e07c      	b.n	800431c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d104      	bne.n	8004232 <HAL_TIM_PWM_Start+0x82>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2202      	movs	r2, #2
 800422c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004230:	e013      	b.n	800425a <HAL_TIM_PWM_Start+0xaa>
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	2b04      	cmp	r3, #4
 8004236:	d104      	bne.n	8004242 <HAL_TIM_PWM_Start+0x92>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2202      	movs	r2, #2
 800423c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004240:	e00b      	b.n	800425a <HAL_TIM_PWM_Start+0xaa>
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	2b08      	cmp	r3, #8
 8004246:	d104      	bne.n	8004252 <HAL_TIM_PWM_Start+0xa2>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2202      	movs	r2, #2
 800424c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004250:	e003      	b.n	800425a <HAL_TIM_PWM_Start+0xaa>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2202      	movs	r2, #2
 8004256:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2201      	movs	r2, #1
 8004260:	6839      	ldr	r1, [r7, #0]
 8004262:	4618      	mov	r0, r3
 8004264:	f000 fcae 	bl	8004bc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a2d      	ldr	r2, [pc, #180]	; (8004324 <HAL_TIM_PWM_Start+0x174>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d004      	beq.n	800427c <HAL_TIM_PWM_Start+0xcc>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a2c      	ldr	r2, [pc, #176]	; (8004328 <HAL_TIM_PWM_Start+0x178>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d101      	bne.n	8004280 <HAL_TIM_PWM_Start+0xd0>
 800427c:	2301      	movs	r3, #1
 800427e:	e000      	b.n	8004282 <HAL_TIM_PWM_Start+0xd2>
 8004280:	2300      	movs	r3, #0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d007      	beq.n	8004296 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004294:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a22      	ldr	r2, [pc, #136]	; (8004324 <HAL_TIM_PWM_Start+0x174>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d022      	beq.n	80042e6 <HAL_TIM_PWM_Start+0x136>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042a8:	d01d      	beq.n	80042e6 <HAL_TIM_PWM_Start+0x136>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a1f      	ldr	r2, [pc, #124]	; (800432c <HAL_TIM_PWM_Start+0x17c>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d018      	beq.n	80042e6 <HAL_TIM_PWM_Start+0x136>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a1d      	ldr	r2, [pc, #116]	; (8004330 <HAL_TIM_PWM_Start+0x180>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d013      	beq.n	80042e6 <HAL_TIM_PWM_Start+0x136>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a1c      	ldr	r2, [pc, #112]	; (8004334 <HAL_TIM_PWM_Start+0x184>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d00e      	beq.n	80042e6 <HAL_TIM_PWM_Start+0x136>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a16      	ldr	r2, [pc, #88]	; (8004328 <HAL_TIM_PWM_Start+0x178>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d009      	beq.n	80042e6 <HAL_TIM_PWM_Start+0x136>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a18      	ldr	r2, [pc, #96]	; (8004338 <HAL_TIM_PWM_Start+0x188>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d004      	beq.n	80042e6 <HAL_TIM_PWM_Start+0x136>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a16      	ldr	r2, [pc, #88]	; (800433c <HAL_TIM_PWM_Start+0x18c>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d111      	bne.n	800430a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2b06      	cmp	r3, #6
 80042f6:	d010      	beq.n	800431a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f042 0201 	orr.w	r2, r2, #1
 8004306:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004308:	e007      	b.n	800431a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f042 0201 	orr.w	r2, r2, #1
 8004318:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800431a:	2300      	movs	r3, #0
}
 800431c:	4618      	mov	r0, r3
 800431e:	3710      	adds	r7, #16
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	40010000 	.word	0x40010000
 8004328:	40010400 	.word	0x40010400
 800432c:	40000400 	.word	0x40000400
 8004330:	40000800 	.word	0x40000800
 8004334:	40000c00 	.word	0x40000c00
 8004338:	40014000 	.word	0x40014000
 800433c:	40001800 	.word	0x40001800

08004340 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b082      	sub	sp, #8
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	f003 0302 	and.w	r3, r3, #2
 8004352:	2b02      	cmp	r3, #2
 8004354:	d122      	bne.n	800439c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	f003 0302 	and.w	r3, r3, #2
 8004360:	2b02      	cmp	r3, #2
 8004362:	d11b      	bne.n	800439c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f06f 0202 	mvn.w	r2, #2
 800436c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2201      	movs	r2, #1
 8004372:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	f003 0303 	and.w	r3, r3, #3
 800437e:	2b00      	cmp	r3, #0
 8004380:	d003      	beq.n	800438a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f000 f9b0 	bl	80046e8 <HAL_TIM_IC_CaptureCallback>
 8004388:	e005      	b.n	8004396 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 f9a2 	bl	80046d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f000 f9b3 	bl	80046fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	f003 0304 	and.w	r3, r3, #4
 80043a6:	2b04      	cmp	r3, #4
 80043a8:	d122      	bne.n	80043f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	f003 0304 	and.w	r3, r3, #4
 80043b4:	2b04      	cmp	r3, #4
 80043b6:	d11b      	bne.n	80043f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f06f 0204 	mvn.w	r2, #4
 80043c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2202      	movs	r2, #2
 80043c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d003      	beq.n	80043de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 f986 	bl	80046e8 <HAL_TIM_IC_CaptureCallback>
 80043dc:	e005      	b.n	80043ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 f978 	bl	80046d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 f989 	bl	80046fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	f003 0308 	and.w	r3, r3, #8
 80043fa:	2b08      	cmp	r3, #8
 80043fc:	d122      	bne.n	8004444 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	f003 0308 	and.w	r3, r3, #8
 8004408:	2b08      	cmp	r3, #8
 800440a:	d11b      	bne.n	8004444 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f06f 0208 	mvn.w	r2, #8
 8004414:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2204      	movs	r2, #4
 800441a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	69db      	ldr	r3, [r3, #28]
 8004422:	f003 0303 	and.w	r3, r3, #3
 8004426:	2b00      	cmp	r3, #0
 8004428:	d003      	beq.n	8004432 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 f95c 	bl	80046e8 <HAL_TIM_IC_CaptureCallback>
 8004430:	e005      	b.n	800443e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 f94e 	bl	80046d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 f95f 	bl	80046fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	f003 0310 	and.w	r3, r3, #16
 800444e:	2b10      	cmp	r3, #16
 8004450:	d122      	bne.n	8004498 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	f003 0310 	and.w	r3, r3, #16
 800445c:	2b10      	cmp	r3, #16
 800445e:	d11b      	bne.n	8004498 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f06f 0210 	mvn.w	r2, #16
 8004468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2208      	movs	r2, #8
 800446e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	69db      	ldr	r3, [r3, #28]
 8004476:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800447a:	2b00      	cmp	r3, #0
 800447c:	d003      	beq.n	8004486 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 f932 	bl	80046e8 <HAL_TIM_IC_CaptureCallback>
 8004484:	e005      	b.n	8004492 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f000 f924 	bl	80046d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f000 f935 	bl	80046fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	f003 0301 	and.w	r3, r3, #1
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d10e      	bne.n	80044c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	f003 0301 	and.w	r3, r3, #1
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d107      	bne.n	80044c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f06f 0201 	mvn.w	r2, #1
 80044bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f7fd f90e 	bl	80016e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044ce:	2b80      	cmp	r3, #128	; 0x80
 80044d0:	d10e      	bne.n	80044f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044dc:	2b80      	cmp	r3, #128	; 0x80
 80044de:	d107      	bne.n	80044f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80044e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 fc16 	bl	8004d1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044fa:	2b40      	cmp	r3, #64	; 0x40
 80044fc:	d10e      	bne.n	800451c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004508:	2b40      	cmp	r3, #64	; 0x40
 800450a:	d107      	bne.n	800451c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 f8fa 	bl	8004710 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	f003 0320 	and.w	r3, r3, #32
 8004526:	2b20      	cmp	r3, #32
 8004528:	d10e      	bne.n	8004548 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	f003 0320 	and.w	r3, r3, #32
 8004534:	2b20      	cmp	r3, #32
 8004536:	d107      	bne.n	8004548 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f06f 0220 	mvn.w	r2, #32
 8004540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 fbe0 	bl	8004d08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004548:	bf00      	nop
 800454a:	3708      	adds	r7, #8
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b086      	sub	sp, #24
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800455c:	2300      	movs	r3, #0
 800455e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004566:	2b01      	cmp	r3, #1
 8004568:	d101      	bne.n	800456e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800456a:	2302      	movs	r3, #2
 800456c:	e0ae      	b.n	80046cc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2201      	movs	r2, #1
 8004572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2b0c      	cmp	r3, #12
 800457a:	f200 809f 	bhi.w	80046bc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800457e:	a201      	add	r2, pc, #4	; (adr r2, 8004584 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004584:	080045b9 	.word	0x080045b9
 8004588:	080046bd 	.word	0x080046bd
 800458c:	080046bd 	.word	0x080046bd
 8004590:	080046bd 	.word	0x080046bd
 8004594:	080045f9 	.word	0x080045f9
 8004598:	080046bd 	.word	0x080046bd
 800459c:	080046bd 	.word	0x080046bd
 80045a0:	080046bd 	.word	0x080046bd
 80045a4:	0800463b 	.word	0x0800463b
 80045a8:	080046bd 	.word	0x080046bd
 80045ac:	080046bd 	.word	0x080046bd
 80045b0:	080046bd 	.word	0x080046bd
 80045b4:	0800467b 	.word	0x0800467b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68b9      	ldr	r1, [r7, #8]
 80045be:	4618      	mov	r0, r3
 80045c0:	f000 f950 	bl	8004864 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	699a      	ldr	r2, [r3, #24]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f042 0208 	orr.w	r2, r2, #8
 80045d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	699a      	ldr	r2, [r3, #24]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f022 0204 	bic.w	r2, r2, #4
 80045e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	6999      	ldr	r1, [r3, #24]
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	691a      	ldr	r2, [r3, #16]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	430a      	orrs	r2, r1
 80045f4:	619a      	str	r2, [r3, #24]
      break;
 80045f6:	e064      	b.n	80046c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68b9      	ldr	r1, [r7, #8]
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 f9a0 	bl	8004944 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	699a      	ldr	r2, [r3, #24]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004612:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	699a      	ldr	r2, [r3, #24]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004622:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	6999      	ldr	r1, [r3, #24]
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	691b      	ldr	r3, [r3, #16]
 800462e:	021a      	lsls	r2, r3, #8
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	430a      	orrs	r2, r1
 8004636:	619a      	str	r2, [r3, #24]
      break;
 8004638:	e043      	b.n	80046c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68b9      	ldr	r1, [r7, #8]
 8004640:	4618      	mov	r0, r3
 8004642:	f000 f9f5 	bl	8004a30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	69da      	ldr	r2, [r3, #28]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f042 0208 	orr.w	r2, r2, #8
 8004654:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	69da      	ldr	r2, [r3, #28]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f022 0204 	bic.w	r2, r2, #4
 8004664:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	69d9      	ldr	r1, [r3, #28]
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	691a      	ldr	r2, [r3, #16]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	61da      	str	r2, [r3, #28]
      break;
 8004678:	e023      	b.n	80046c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	68b9      	ldr	r1, [r7, #8]
 8004680:	4618      	mov	r0, r3
 8004682:	f000 fa49 	bl	8004b18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	69da      	ldr	r2, [r3, #28]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004694:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	69da      	ldr	r2, [r3, #28]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	69d9      	ldr	r1, [r3, #28]
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	021a      	lsls	r2, r3, #8
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	430a      	orrs	r2, r1
 80046b8:	61da      	str	r2, [r3, #28]
      break;
 80046ba:	e002      	b.n	80046c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	75fb      	strb	r3, [r7, #23]
      break;
 80046c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80046ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3718      	adds	r7, #24
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046f0:	bf00      	nop
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004704:	bf00      	nop
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr

08004710 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a40      	ldr	r2, [pc, #256]	; (8004838 <TIM_Base_SetConfig+0x114>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d013      	beq.n	8004764 <TIM_Base_SetConfig+0x40>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004742:	d00f      	beq.n	8004764 <TIM_Base_SetConfig+0x40>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a3d      	ldr	r2, [pc, #244]	; (800483c <TIM_Base_SetConfig+0x118>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d00b      	beq.n	8004764 <TIM_Base_SetConfig+0x40>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a3c      	ldr	r2, [pc, #240]	; (8004840 <TIM_Base_SetConfig+0x11c>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d007      	beq.n	8004764 <TIM_Base_SetConfig+0x40>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	4a3b      	ldr	r2, [pc, #236]	; (8004844 <TIM_Base_SetConfig+0x120>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d003      	beq.n	8004764 <TIM_Base_SetConfig+0x40>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	4a3a      	ldr	r2, [pc, #232]	; (8004848 <TIM_Base_SetConfig+0x124>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d108      	bne.n	8004776 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800476a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	68fa      	ldr	r2, [r7, #12]
 8004772:	4313      	orrs	r3, r2
 8004774:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a2f      	ldr	r2, [pc, #188]	; (8004838 <TIM_Base_SetConfig+0x114>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d02b      	beq.n	80047d6 <TIM_Base_SetConfig+0xb2>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004784:	d027      	beq.n	80047d6 <TIM_Base_SetConfig+0xb2>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a2c      	ldr	r2, [pc, #176]	; (800483c <TIM_Base_SetConfig+0x118>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d023      	beq.n	80047d6 <TIM_Base_SetConfig+0xb2>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a2b      	ldr	r2, [pc, #172]	; (8004840 <TIM_Base_SetConfig+0x11c>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d01f      	beq.n	80047d6 <TIM_Base_SetConfig+0xb2>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a2a      	ldr	r2, [pc, #168]	; (8004844 <TIM_Base_SetConfig+0x120>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d01b      	beq.n	80047d6 <TIM_Base_SetConfig+0xb2>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a29      	ldr	r2, [pc, #164]	; (8004848 <TIM_Base_SetConfig+0x124>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d017      	beq.n	80047d6 <TIM_Base_SetConfig+0xb2>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a28      	ldr	r2, [pc, #160]	; (800484c <TIM_Base_SetConfig+0x128>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d013      	beq.n	80047d6 <TIM_Base_SetConfig+0xb2>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4a27      	ldr	r2, [pc, #156]	; (8004850 <TIM_Base_SetConfig+0x12c>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d00f      	beq.n	80047d6 <TIM_Base_SetConfig+0xb2>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	4a26      	ldr	r2, [pc, #152]	; (8004854 <TIM_Base_SetConfig+0x130>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d00b      	beq.n	80047d6 <TIM_Base_SetConfig+0xb2>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a25      	ldr	r2, [pc, #148]	; (8004858 <TIM_Base_SetConfig+0x134>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d007      	beq.n	80047d6 <TIM_Base_SetConfig+0xb2>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	4a24      	ldr	r2, [pc, #144]	; (800485c <TIM_Base_SetConfig+0x138>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d003      	beq.n	80047d6 <TIM_Base_SetConfig+0xb2>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a23      	ldr	r2, [pc, #140]	; (8004860 <TIM_Base_SetConfig+0x13c>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d108      	bne.n	80047e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	68fa      	ldr	r2, [r7, #12]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	68fa      	ldr	r2, [r7, #12]
 80047fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	689a      	ldr	r2, [r3, #8]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a0a      	ldr	r2, [pc, #40]	; (8004838 <TIM_Base_SetConfig+0x114>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d003      	beq.n	800481c <TIM_Base_SetConfig+0xf8>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a0c      	ldr	r2, [pc, #48]	; (8004848 <TIM_Base_SetConfig+0x124>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d103      	bne.n	8004824 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	691a      	ldr	r2, [r3, #16]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	615a      	str	r2, [r3, #20]
}
 800482a:	bf00      	nop
 800482c:	3714      	adds	r7, #20
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	40010000 	.word	0x40010000
 800483c:	40000400 	.word	0x40000400
 8004840:	40000800 	.word	0x40000800
 8004844:	40000c00 	.word	0x40000c00
 8004848:	40010400 	.word	0x40010400
 800484c:	40014000 	.word	0x40014000
 8004850:	40014400 	.word	0x40014400
 8004854:	40014800 	.word	0x40014800
 8004858:	40001800 	.word	0x40001800
 800485c:	40001c00 	.word	0x40001c00
 8004860:	40002000 	.word	0x40002000

08004864 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004864:	b480      	push	{r7}
 8004866:	b087      	sub	sp, #28
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a1b      	ldr	r3, [r3, #32]
 8004872:	f023 0201 	bic.w	r2, r3, #1
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a1b      	ldr	r3, [r3, #32]
 800487e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f023 0303 	bic.w	r3, r3, #3
 800489a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	f023 0302 	bic.w	r3, r3, #2
 80048ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	697a      	ldr	r2, [r7, #20]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a20      	ldr	r2, [pc, #128]	; (800493c <TIM_OC1_SetConfig+0xd8>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d003      	beq.n	80048c8 <TIM_OC1_SetConfig+0x64>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	4a1f      	ldr	r2, [pc, #124]	; (8004940 <TIM_OC1_SetConfig+0xdc>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d10c      	bne.n	80048e2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	f023 0308 	bic.w	r3, r3, #8
 80048ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	697a      	ldr	r2, [r7, #20]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	f023 0304 	bic.w	r3, r3, #4
 80048e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a15      	ldr	r2, [pc, #84]	; (800493c <TIM_OC1_SetConfig+0xd8>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d003      	beq.n	80048f2 <TIM_OC1_SetConfig+0x8e>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a14      	ldr	r2, [pc, #80]	; (8004940 <TIM_OC1_SetConfig+0xdc>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d111      	bne.n	8004916 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004900:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	695b      	ldr	r3, [r3, #20]
 8004906:	693a      	ldr	r2, [r7, #16]
 8004908:	4313      	orrs	r3, r2
 800490a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	693a      	ldr	r2, [r7, #16]
 8004912:	4313      	orrs	r3, r2
 8004914:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	693a      	ldr	r2, [r7, #16]
 800491a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	685a      	ldr	r2, [r3, #4]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	697a      	ldr	r2, [r7, #20]
 800492e:	621a      	str	r2, [r3, #32]
}
 8004930:	bf00      	nop
 8004932:	371c      	adds	r7, #28
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr
 800493c:	40010000 	.word	0x40010000
 8004940:	40010400 	.word	0x40010400

08004944 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004944:	b480      	push	{r7}
 8004946:	b087      	sub	sp, #28
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a1b      	ldr	r3, [r3, #32]
 8004952:	f023 0210 	bic.w	r2, r3, #16
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a1b      	ldr	r3, [r3, #32]
 800495e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004972:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800497a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	021b      	lsls	r3, r3, #8
 8004982:	68fa      	ldr	r2, [r7, #12]
 8004984:	4313      	orrs	r3, r2
 8004986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	f023 0320 	bic.w	r3, r3, #32
 800498e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	011b      	lsls	r3, r3, #4
 8004996:	697a      	ldr	r2, [r7, #20]
 8004998:	4313      	orrs	r3, r2
 800499a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a22      	ldr	r2, [pc, #136]	; (8004a28 <TIM_OC2_SetConfig+0xe4>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d003      	beq.n	80049ac <TIM_OC2_SetConfig+0x68>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4a21      	ldr	r2, [pc, #132]	; (8004a2c <TIM_OC2_SetConfig+0xe8>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d10d      	bne.n	80049c8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	011b      	lsls	r3, r3, #4
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	4313      	orrs	r3, r2
 80049be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049c6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	4a17      	ldr	r2, [pc, #92]	; (8004a28 <TIM_OC2_SetConfig+0xe4>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d003      	beq.n	80049d8 <TIM_OC2_SetConfig+0x94>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a16      	ldr	r2, [pc, #88]	; (8004a2c <TIM_OC2_SetConfig+0xe8>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d113      	bne.n	8004a00 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80049e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	695b      	ldr	r3, [r3, #20]
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	693a      	ldr	r2, [r7, #16]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	693a      	ldr	r2, [r7, #16]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	685a      	ldr	r2, [r3, #4]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	697a      	ldr	r2, [r7, #20]
 8004a18:	621a      	str	r2, [r3, #32]
}
 8004a1a:	bf00      	nop
 8004a1c:	371c      	adds	r7, #28
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	40010000 	.word	0x40010000
 8004a2c:	40010400 	.word	0x40010400

08004a30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b087      	sub	sp, #28
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a1b      	ldr	r3, [r3, #32]
 8004a3e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a1b      	ldr	r3, [r3, #32]
 8004a4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	69db      	ldr	r3, [r3, #28]
 8004a56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f023 0303 	bic.w	r3, r3, #3
 8004a66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	68fa      	ldr	r2, [r7, #12]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	021b      	lsls	r3, r3, #8
 8004a80:	697a      	ldr	r2, [r7, #20]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a21      	ldr	r2, [pc, #132]	; (8004b10 <TIM_OC3_SetConfig+0xe0>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d003      	beq.n	8004a96 <TIM_OC3_SetConfig+0x66>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a20      	ldr	r2, [pc, #128]	; (8004b14 <TIM_OC3_SetConfig+0xe4>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d10d      	bne.n	8004ab2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	021b      	lsls	r3, r3, #8
 8004aa4:	697a      	ldr	r2, [r7, #20]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ab0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a16      	ldr	r2, [pc, #88]	; (8004b10 <TIM_OC3_SetConfig+0xe0>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d003      	beq.n	8004ac2 <TIM_OC3_SetConfig+0x92>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a15      	ldr	r2, [pc, #84]	; (8004b14 <TIM_OC3_SetConfig+0xe4>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d113      	bne.n	8004aea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ac8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	695b      	ldr	r3, [r3, #20]
 8004ad6:	011b      	lsls	r3, r3, #4
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	699b      	ldr	r3, [r3, #24]
 8004ae2:	011b      	lsls	r3, r3, #4
 8004ae4:	693a      	ldr	r2, [r7, #16]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	685a      	ldr	r2, [r3, #4]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	697a      	ldr	r2, [r7, #20]
 8004b02:	621a      	str	r2, [r3, #32]
}
 8004b04:	bf00      	nop
 8004b06:	371c      	adds	r7, #28
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr
 8004b10:	40010000 	.word	0x40010000
 8004b14:	40010400 	.word	0x40010400

08004b18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b087      	sub	sp, #28
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	69db      	ldr	r3, [r3, #28]
 8004b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	021b      	lsls	r3, r3, #8
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	031b      	lsls	r3, r3, #12
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	4a12      	ldr	r2, [pc, #72]	; (8004bbc <TIM_OC4_SetConfig+0xa4>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d003      	beq.n	8004b80 <TIM_OC4_SetConfig+0x68>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	4a11      	ldr	r2, [pc, #68]	; (8004bc0 <TIM_OC4_SetConfig+0xa8>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d109      	bne.n	8004b94 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	695b      	ldr	r3, [r3, #20]
 8004b8c:	019b      	lsls	r3, r3, #6
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	68fa      	ldr	r2, [r7, #12]
 8004b9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	685a      	ldr	r2, [r3, #4]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	693a      	ldr	r2, [r7, #16]
 8004bac:	621a      	str	r2, [r3, #32]
}
 8004bae:	bf00      	nop
 8004bb0:	371c      	adds	r7, #28
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	40010000 	.word	0x40010000
 8004bc0:	40010400 	.word	0x40010400

08004bc4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b087      	sub	sp, #28
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	f003 031f 	and.w	r3, r3, #31
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bdc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6a1a      	ldr	r2, [r3, #32]
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	43db      	mvns	r3, r3
 8004be6:	401a      	ands	r2, r3
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6a1a      	ldr	r2, [r3, #32]
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	f003 031f 	and.w	r3, r3, #31
 8004bf6:	6879      	ldr	r1, [r7, #4]
 8004bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8004bfc:	431a      	orrs	r2, r3
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	621a      	str	r2, [r3, #32]
}
 8004c02:	bf00      	nop
 8004c04:	371c      	adds	r7, #28
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr
	...

08004c10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b085      	sub	sp, #20
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d101      	bne.n	8004c28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c24:	2302      	movs	r3, #2
 8004c26:	e05a      	b.n	8004cde <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2202      	movs	r2, #2
 8004c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	68fa      	ldr	r2, [r7, #12]
 8004c60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a21      	ldr	r2, [pc, #132]	; (8004cec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d022      	beq.n	8004cb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c74:	d01d      	beq.n	8004cb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a1d      	ldr	r2, [pc, #116]	; (8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d018      	beq.n	8004cb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a1b      	ldr	r2, [pc, #108]	; (8004cf4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d013      	beq.n	8004cb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a1a      	ldr	r2, [pc, #104]	; (8004cf8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d00e      	beq.n	8004cb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a18      	ldr	r2, [pc, #96]	; (8004cfc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d009      	beq.n	8004cb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a17      	ldr	r2, [pc, #92]	; (8004d00 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d004      	beq.n	8004cb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a15      	ldr	r2, [pc, #84]	; (8004d04 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d10c      	bne.n	8004ccc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	68ba      	ldr	r2, [r7, #8]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	68ba      	ldr	r2, [r7, #8]
 8004cca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3714      	adds	r7, #20
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop
 8004cec:	40010000 	.word	0x40010000
 8004cf0:	40000400 	.word	0x40000400
 8004cf4:	40000800 	.word	0x40000800
 8004cf8:	40000c00 	.word	0x40000c00
 8004cfc:	40010400 	.word	0x40010400
 8004d00:	40014000 	.word	0x40014000
 8004d04:	40001800 	.word	0x40001800

08004d08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b083      	sub	sp, #12
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d24:	bf00      	nop
 8004d26:	370c      	adds	r7, #12
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr

08004d30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d101      	bne.n	8004d42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e03f      	b.n	8004dc2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d106      	bne.n	8004d5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7fc fe34 	bl	80019c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2224      	movs	r2, #36	; 0x24
 8004d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	68da      	ldr	r2, [r3, #12]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 ff69 	bl	8005c4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	691a      	ldr	r2, [r3, #16]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	695a      	ldr	r2, [r3, #20]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	68da      	ldr	r2, [r3, #12]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004da8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2220      	movs	r2, #32
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2220      	movs	r2, #32
 8004dbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3708      	adds	r7, #8
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	b08a      	sub	sp, #40	; 0x28
 8004dce:	af02      	add	r7, sp, #8
 8004dd0:	60f8      	str	r0, [r7, #12]
 8004dd2:	60b9      	str	r1, [r7, #8]
 8004dd4:	603b      	str	r3, [r7, #0]
 8004dd6:	4613      	mov	r3, r2
 8004dd8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b20      	cmp	r3, #32
 8004de8:	d17c      	bne.n	8004ee4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d002      	beq.n	8004df6 <HAL_UART_Transmit+0x2c>
 8004df0:	88fb      	ldrh	r3, [r7, #6]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d101      	bne.n	8004dfa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e075      	b.n	8004ee6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d101      	bne.n	8004e08 <HAL_UART_Transmit+0x3e>
 8004e04:	2302      	movs	r3, #2
 8004e06:	e06e      	b.n	8004ee6 <HAL_UART_Transmit+0x11c>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2221      	movs	r2, #33	; 0x21
 8004e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e1e:	f7fc ffb3 	bl	8001d88 <HAL_GetTick>
 8004e22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	88fa      	ldrh	r2, [r7, #6]
 8004e28:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	88fa      	ldrh	r2, [r7, #6]
 8004e2e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e38:	d108      	bne.n	8004e4c <HAL_UART_Transmit+0x82>
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	691b      	ldr	r3, [r3, #16]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d104      	bne.n	8004e4c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004e42:	2300      	movs	r3, #0
 8004e44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	61bb      	str	r3, [r7, #24]
 8004e4a:	e003      	b.n	8004e54 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e50:	2300      	movs	r3, #0
 8004e52:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004e5c:	e02a      	b.n	8004eb4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	9300      	str	r3, [sp, #0]
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	2200      	movs	r2, #0
 8004e66:	2180      	movs	r1, #128	; 0x80
 8004e68:	68f8      	ldr	r0, [r7, #12]
 8004e6a:	f000 fc21 	bl	80056b0 <UART_WaitOnFlagUntilTimeout>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d001      	beq.n	8004e78 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e036      	b.n	8004ee6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d10b      	bne.n	8004e96 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	881b      	ldrh	r3, [r3, #0]
 8004e82:	461a      	mov	r2, r3
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e8c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	3302      	adds	r3, #2
 8004e92:	61bb      	str	r3, [r7, #24]
 8004e94:	e007      	b.n	8004ea6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	781a      	ldrb	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	3b01      	subs	r3, #1
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1cf      	bne.n	8004e5e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	9300      	str	r3, [sp, #0]
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	2140      	movs	r1, #64	; 0x40
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f000 fbf1 	bl	80056b0 <UART_WaitOnFlagUntilTimeout>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d001      	beq.n	8004ed8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e006      	b.n	8004ee6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2220      	movs	r2, #32
 8004edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	e000      	b.n	8004ee6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004ee4:	2302      	movs	r3, #2
  }
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3720      	adds	r7, #32
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b084      	sub	sp, #16
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	60f8      	str	r0, [r7, #12]
 8004ef6:	60b9      	str	r1, [r7, #8]
 8004ef8:	4613      	mov	r3, r2
 8004efa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	2b20      	cmp	r3, #32
 8004f06:	d11d      	bne.n	8004f44 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d002      	beq.n	8004f14 <HAL_UART_Receive_DMA+0x26>
 8004f0e:	88fb      	ldrh	r3, [r7, #6]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d101      	bne.n	8004f18 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e016      	b.n	8004f46 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d101      	bne.n	8004f26 <HAL_UART_Receive_DMA+0x38>
 8004f22:	2302      	movs	r3, #2
 8004f24:	e00f      	b.n	8004f46 <HAL_UART_Receive_DMA+0x58>
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2201      	movs	r2, #1
 8004f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004f34:	88fb      	ldrh	r3, [r7, #6]
 8004f36:	461a      	mov	r2, r3
 8004f38:	68b9      	ldr	r1, [r7, #8]
 8004f3a:	68f8      	ldr	r0, [r7, #12]
 8004f3c:	f000 fc26 	bl	800578c <UART_Start_Receive_DMA>
 8004f40:	4603      	mov	r3, r0
 8004f42:	e000      	b.n	8004f46 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004f44:	2302      	movs	r3, #2
  }
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3710      	adds	r7, #16
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
	...

08004f50 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b0ba      	sub	sp, #232	; 0xe8
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	695b      	ldr	r3, [r3, #20]
 8004f72:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004f76:	2300      	movs	r3, #0
 8004f78:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f86:	f003 030f 	and.w	r3, r3, #15
 8004f8a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004f8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d10f      	bne.n	8004fb6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f9a:	f003 0320 	and.w	r3, r3, #32
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d009      	beq.n	8004fb6 <HAL_UART_IRQHandler+0x66>
 8004fa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fa6:	f003 0320 	and.w	r3, r3, #32
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d003      	beq.n	8004fb6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 fd91 	bl	8005ad6 <UART_Receive_IT>
      return;
 8004fb4:	e256      	b.n	8005464 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004fb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	f000 80de 	beq.w	800517c <HAL_UART_IRQHandler+0x22c>
 8004fc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004fc4:	f003 0301 	and.w	r3, r3, #1
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d106      	bne.n	8004fda <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004fcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fd0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	f000 80d1 	beq.w	800517c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004fda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fde:	f003 0301 	and.w	r3, r3, #1
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d00b      	beq.n	8004ffe <HAL_UART_IRQHandler+0xae>
 8004fe6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d005      	beq.n	8004ffe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff6:	f043 0201 	orr.w	r2, r3, #1
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ffe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005002:	f003 0304 	and.w	r3, r3, #4
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00b      	beq.n	8005022 <HAL_UART_IRQHandler+0xd2>
 800500a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800500e:	f003 0301 	and.w	r3, r3, #1
 8005012:	2b00      	cmp	r3, #0
 8005014:	d005      	beq.n	8005022 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501a:	f043 0202 	orr.w	r2, r3, #2
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00b      	beq.n	8005046 <HAL_UART_IRQHandler+0xf6>
 800502e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	2b00      	cmp	r3, #0
 8005038:	d005      	beq.n	8005046 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503e:	f043 0204 	orr.w	r2, r3, #4
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800504a:	f003 0308 	and.w	r3, r3, #8
 800504e:	2b00      	cmp	r3, #0
 8005050:	d011      	beq.n	8005076 <HAL_UART_IRQHandler+0x126>
 8005052:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005056:	f003 0320 	and.w	r3, r3, #32
 800505a:	2b00      	cmp	r3, #0
 800505c:	d105      	bne.n	800506a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800505e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	2b00      	cmp	r3, #0
 8005068:	d005      	beq.n	8005076 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506e:	f043 0208 	orr.w	r2, r3, #8
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800507a:	2b00      	cmp	r3, #0
 800507c:	f000 81ed 	beq.w	800545a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005080:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005084:	f003 0320 	and.w	r3, r3, #32
 8005088:	2b00      	cmp	r3, #0
 800508a:	d008      	beq.n	800509e <HAL_UART_IRQHandler+0x14e>
 800508c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005090:	f003 0320 	and.w	r3, r3, #32
 8005094:	2b00      	cmp	r3, #0
 8005096:	d002      	beq.n	800509e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f000 fd1c 	bl	8005ad6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	695b      	ldr	r3, [r3, #20]
 80050a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050a8:	2b40      	cmp	r3, #64	; 0x40
 80050aa:	bf0c      	ite	eq
 80050ac:	2301      	moveq	r3, #1
 80050ae:	2300      	movne	r3, #0
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ba:	f003 0308 	and.w	r3, r3, #8
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d103      	bne.n	80050ca <HAL_UART_IRQHandler+0x17a>
 80050c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d04f      	beq.n	800516a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 fc24 	bl	8005918 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050da:	2b40      	cmp	r3, #64	; 0x40
 80050dc:	d141      	bne.n	8005162 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	3314      	adds	r3, #20
 80050e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80050ec:	e853 3f00 	ldrex	r3, [r3]
 80050f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80050f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80050f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	3314      	adds	r3, #20
 8005106:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800510a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800510e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005112:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005116:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800511a:	e841 2300 	strex	r3, r2, [r1]
 800511e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005122:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d1d9      	bne.n	80050de <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800512e:	2b00      	cmp	r3, #0
 8005130:	d013      	beq.n	800515a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005136:	4a7d      	ldr	r2, [pc, #500]	; (800532c <HAL_UART_IRQHandler+0x3dc>)
 8005138:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800513e:	4618      	mov	r0, r3
 8005140:	f7fd fccc 	bl	8002adc <HAL_DMA_Abort_IT>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d016      	beq.n	8005178 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800514e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005154:	4610      	mov	r0, r2
 8005156:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005158:	e00e      	b.n	8005178 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 f99a 	bl	8005494 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005160:	e00a      	b.n	8005178 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f000 f996 	bl	8005494 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005168:	e006      	b.n	8005178 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 f992 	bl	8005494 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005176:	e170      	b.n	800545a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005178:	bf00      	nop
    return;
 800517a:	e16e      	b.n	800545a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005180:	2b01      	cmp	r3, #1
 8005182:	f040 814a 	bne.w	800541a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800518a:	f003 0310 	and.w	r3, r3, #16
 800518e:	2b00      	cmp	r3, #0
 8005190:	f000 8143 	beq.w	800541a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005194:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005198:	f003 0310 	and.w	r3, r3, #16
 800519c:	2b00      	cmp	r3, #0
 800519e:	f000 813c 	beq.w	800541a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051a2:	2300      	movs	r3, #0
 80051a4:	60bb      	str	r3, [r7, #8]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	60bb      	str	r3, [r7, #8]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	60bb      	str	r3, [r7, #8]
 80051b6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	695b      	ldr	r3, [r3, #20]
 80051be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051c2:	2b40      	cmp	r3, #64	; 0x40
 80051c4:	f040 80b4 	bne.w	8005330 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80051d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80051d8:	2b00      	cmp	r3, #0
 80051da:	f000 8140 	beq.w	800545e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80051e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80051e6:	429a      	cmp	r2, r3
 80051e8:	f080 8139 	bcs.w	800545e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80051f2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f8:	69db      	ldr	r3, [r3, #28]
 80051fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051fe:	f000 8088 	beq.w	8005312 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	330c      	adds	r3, #12
 8005208:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800520c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005210:	e853 3f00 	ldrex	r3, [r3]
 8005214:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005218:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800521c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005220:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	330c      	adds	r3, #12
 800522a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800522e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005232:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005236:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800523a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800523e:	e841 2300 	strex	r3, r2, [r1]
 8005242:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005246:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1d9      	bne.n	8005202 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	3314      	adds	r3, #20
 8005254:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005256:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005258:	e853 3f00 	ldrex	r3, [r3]
 800525c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800525e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005260:	f023 0301 	bic.w	r3, r3, #1
 8005264:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	3314      	adds	r3, #20
 800526e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005272:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005276:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005278:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800527a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800527e:	e841 2300 	strex	r3, r2, [r1]
 8005282:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005284:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005286:	2b00      	cmp	r3, #0
 8005288:	d1e1      	bne.n	800524e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	3314      	adds	r3, #20
 8005290:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005292:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005294:	e853 3f00 	ldrex	r3, [r3]
 8005298:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800529a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800529c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	3314      	adds	r3, #20
 80052aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80052ae:	66fa      	str	r2, [r7, #108]	; 0x6c
 80052b0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80052b4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80052b6:	e841 2300 	strex	r3, r2, [r1]
 80052ba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80052bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d1e3      	bne.n	800528a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2220      	movs	r2, #32
 80052c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	330c      	adds	r3, #12
 80052d6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052da:	e853 3f00 	ldrex	r3, [r3]
 80052de:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80052e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052e2:	f023 0310 	bic.w	r3, r3, #16
 80052e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	330c      	adds	r3, #12
 80052f0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80052f4:	65ba      	str	r2, [r7, #88]	; 0x58
 80052f6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80052fa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80052fc:	e841 2300 	strex	r3, r2, [r1]
 8005300:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005302:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005304:	2b00      	cmp	r3, #0
 8005306:	d1e3      	bne.n	80052d0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800530c:	4618      	mov	r0, r3
 800530e:	f7fd fb75 	bl	80029fc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800531a:	b29b      	uxth	r3, r3
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	b29b      	uxth	r3, r3
 8005320:	4619      	mov	r1, r3
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f8c0 	bl	80054a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005328:	e099      	b.n	800545e <HAL_UART_IRQHandler+0x50e>
 800532a:	bf00      	nop
 800532c:	080059df 	.word	0x080059df
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005338:	b29b      	uxth	r3, r3
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005344:	b29b      	uxth	r3, r3
 8005346:	2b00      	cmp	r3, #0
 8005348:	f000 808b 	beq.w	8005462 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800534c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005350:	2b00      	cmp	r3, #0
 8005352:	f000 8086 	beq.w	8005462 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	330c      	adds	r3, #12
 800535c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800535e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005360:	e853 3f00 	ldrex	r3, [r3]
 8005364:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005368:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800536c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	330c      	adds	r3, #12
 8005376:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800537a:	647a      	str	r2, [r7, #68]	; 0x44
 800537c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005380:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005382:	e841 2300 	strex	r3, r2, [r1]
 8005386:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005388:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1e3      	bne.n	8005356 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	3314      	adds	r3, #20
 8005394:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005398:	e853 3f00 	ldrex	r3, [r3]
 800539c:	623b      	str	r3, [r7, #32]
   return(result);
 800539e:	6a3b      	ldr	r3, [r7, #32]
 80053a0:	f023 0301 	bic.w	r3, r3, #1
 80053a4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	3314      	adds	r3, #20
 80053ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80053b2:	633a      	str	r2, [r7, #48]	; 0x30
 80053b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80053b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053ba:	e841 2300 	strex	r3, r2, [r1]
 80053be:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80053c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d1e3      	bne.n	800538e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2220      	movs	r2, #32
 80053ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	330c      	adds	r3, #12
 80053da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	e853 3f00 	ldrex	r3, [r3]
 80053e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f023 0310 	bic.w	r3, r3, #16
 80053ea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	330c      	adds	r3, #12
 80053f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80053f8:	61fa      	str	r2, [r7, #28]
 80053fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fc:	69b9      	ldr	r1, [r7, #24]
 80053fe:	69fa      	ldr	r2, [r7, #28]
 8005400:	e841 2300 	strex	r3, r2, [r1]
 8005404:	617b      	str	r3, [r7, #20]
   return(result);
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d1e3      	bne.n	80053d4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800540c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005410:	4619      	mov	r1, r3
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 f848 	bl	80054a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005418:	e023      	b.n	8005462 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800541a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800541e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005422:	2b00      	cmp	r3, #0
 8005424:	d009      	beq.n	800543a <HAL_UART_IRQHandler+0x4ea>
 8005426:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800542a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800542e:	2b00      	cmp	r3, #0
 8005430:	d003      	beq.n	800543a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f000 fae7 	bl	8005a06 <UART_Transmit_IT>
    return;
 8005438:	e014      	b.n	8005464 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800543a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800543e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00e      	beq.n	8005464 <HAL_UART_IRQHandler+0x514>
 8005446:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800544a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800544e:	2b00      	cmp	r3, #0
 8005450:	d008      	beq.n	8005464 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 fb27 	bl	8005aa6 <UART_EndTransmit_IT>
    return;
 8005458:	e004      	b.n	8005464 <HAL_UART_IRQHandler+0x514>
    return;
 800545a:	bf00      	nop
 800545c:	e002      	b.n	8005464 <HAL_UART_IRQHandler+0x514>
      return;
 800545e:	bf00      	nop
 8005460:	e000      	b.n	8005464 <HAL_UART_IRQHandler+0x514>
      return;
 8005462:	bf00      	nop
  }
}
 8005464:	37e8      	adds	r7, #232	; 0xe8
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop

0800546c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005474:	bf00      	nop
 8005476:	370c      	adds	r7, #12
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005480:	b480      	push	{r7}
 8005482:	b083      	sub	sp, #12
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005488:	bf00      	nop
 800548a:	370c      	adds	r7, #12
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr

08005494 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005494:	b480      	push	{r7}
 8005496:	b083      	sub	sp, #12
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800549c:	bf00      	nop
 800549e:	370c      	adds	r7, #12
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr

080054a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
 80054b0:	460b      	mov	r3, r1
 80054b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80054b4:	bf00      	nop
 80054b6:	370c      	adds	r7, #12
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b09c      	sub	sp, #112	; 0x70
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054cc:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d172      	bne.n	80055c2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80054dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054de:	2200      	movs	r2, #0
 80054e0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	330c      	adds	r3, #12
 80054e8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054ec:	e853 3f00 	ldrex	r3, [r3]
 80054f0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80054f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80054fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	330c      	adds	r3, #12
 8005500:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005502:	65ba      	str	r2, [r7, #88]	; 0x58
 8005504:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005506:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005508:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800550a:	e841 2300 	strex	r3, r2, [r1]
 800550e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005510:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1e5      	bne.n	80054e2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005516:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	3314      	adds	r3, #20
 800551c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800551e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005520:	e853 3f00 	ldrex	r3, [r3]
 8005524:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005526:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005528:	f023 0301 	bic.w	r3, r3, #1
 800552c:	667b      	str	r3, [r7, #100]	; 0x64
 800552e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	3314      	adds	r3, #20
 8005534:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005536:	647a      	str	r2, [r7, #68]	; 0x44
 8005538:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800553a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800553c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800553e:	e841 2300 	strex	r3, r2, [r1]
 8005542:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005544:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005546:	2b00      	cmp	r3, #0
 8005548:	d1e5      	bne.n	8005516 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800554a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	3314      	adds	r3, #20
 8005550:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005554:	e853 3f00 	ldrex	r3, [r3]
 8005558:	623b      	str	r3, [r7, #32]
   return(result);
 800555a:	6a3b      	ldr	r3, [r7, #32]
 800555c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005560:	663b      	str	r3, [r7, #96]	; 0x60
 8005562:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	3314      	adds	r3, #20
 8005568:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800556a:	633a      	str	r2, [r7, #48]	; 0x30
 800556c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800556e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005570:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005572:	e841 2300 	strex	r3, r2, [r1]
 8005576:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800557a:	2b00      	cmp	r3, #0
 800557c:	d1e5      	bne.n	800554a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800557e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005580:	2220      	movs	r2, #32
 8005582:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005586:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800558a:	2b01      	cmp	r3, #1
 800558c:	d119      	bne.n	80055c2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800558e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	330c      	adds	r3, #12
 8005594:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	e853 3f00 	ldrex	r3, [r3]
 800559c:	60fb      	str	r3, [r7, #12]
   return(result);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f023 0310 	bic.w	r3, r3, #16
 80055a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80055a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	330c      	adds	r3, #12
 80055ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80055ae:	61fa      	str	r2, [r7, #28]
 80055b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b2:	69b9      	ldr	r1, [r7, #24]
 80055b4:	69fa      	ldr	r2, [r7, #28]
 80055b6:	e841 2300 	strex	r3, r2, [r1]
 80055ba:	617b      	str	r3, [r7, #20]
   return(result);
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d1e5      	bne.n	800558e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d106      	bne.n	80055d8 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055cc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80055ce:	4619      	mov	r1, r3
 80055d0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80055d2:	f7ff ff69 	bl	80054a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80055d6:	e002      	b.n	80055de <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80055d8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80055da:	f7fb fbc1 	bl	8000d60 <HAL_UART_RxCpltCallback>
}
 80055de:	bf00      	nop
 80055e0:	3770      	adds	r7, #112	; 0x70
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b084      	sub	sp, #16
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d108      	bne.n	800560e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005600:	085b      	lsrs	r3, r3, #1
 8005602:	b29b      	uxth	r3, r3
 8005604:	4619      	mov	r1, r3
 8005606:	68f8      	ldr	r0, [r7, #12]
 8005608:	f7ff ff4e 	bl	80054a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800560c:	e002      	b.n	8005614 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800560e:	68f8      	ldr	r0, [r7, #12]
 8005610:	f7ff ff36 	bl	8005480 <HAL_UART_RxHalfCpltCallback>
}
 8005614:	bf00      	nop
 8005616:	3710      	adds	r7, #16
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005624:	2300      	movs	r3, #0
 8005626:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800562c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	695b      	ldr	r3, [r3, #20]
 8005634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005638:	2b80      	cmp	r3, #128	; 0x80
 800563a:	bf0c      	ite	eq
 800563c:	2301      	moveq	r3, #1
 800563e:	2300      	movne	r3, #0
 8005640:	b2db      	uxtb	r3, r3
 8005642:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800564a:	b2db      	uxtb	r3, r3
 800564c:	2b21      	cmp	r3, #33	; 0x21
 800564e:	d108      	bne.n	8005662 <UART_DMAError+0x46>
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d005      	beq.n	8005662 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	2200      	movs	r2, #0
 800565a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800565c:	68b8      	ldr	r0, [r7, #8]
 800565e:	f000 f933 	bl	80058c8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	695b      	ldr	r3, [r3, #20]
 8005668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800566c:	2b40      	cmp	r3, #64	; 0x40
 800566e:	bf0c      	ite	eq
 8005670:	2301      	moveq	r3, #1
 8005672:	2300      	movne	r3, #0
 8005674:	b2db      	uxtb	r3, r3
 8005676:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800567e:	b2db      	uxtb	r3, r3
 8005680:	2b22      	cmp	r3, #34	; 0x22
 8005682:	d108      	bne.n	8005696 <UART_DMAError+0x7a>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d005      	beq.n	8005696 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	2200      	movs	r2, #0
 800568e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005690:	68b8      	ldr	r0, [r7, #8]
 8005692:	f000 f941 	bl	8005918 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569a:	f043 0210 	orr.w	r2, r3, #16
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056a2:	68b8      	ldr	r0, [r7, #8]
 80056a4:	f7ff fef6 	bl	8005494 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056a8:	bf00      	nop
 80056aa:	3710      	adds	r7, #16
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b090      	sub	sp, #64	; 0x40
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	603b      	str	r3, [r7, #0]
 80056bc:	4613      	mov	r3, r2
 80056be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056c0:	e050      	b.n	8005764 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056c8:	d04c      	beq.n	8005764 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80056ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d007      	beq.n	80056e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80056d0:	f7fc fb5a 	bl	8001d88 <HAL_GetTick>
 80056d4:	4602      	mov	r2, r0
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056dc:	429a      	cmp	r2, r3
 80056de:	d241      	bcs.n	8005764 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	330c      	adds	r3, #12
 80056e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ea:	e853 3f00 	ldrex	r3, [r3]
 80056ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80056f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	330c      	adds	r3, #12
 80056fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005700:	637a      	str	r2, [r7, #52]	; 0x34
 8005702:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005704:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005706:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005708:	e841 2300 	strex	r3, r2, [r1]
 800570c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800570e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005710:	2b00      	cmp	r3, #0
 8005712:	d1e5      	bne.n	80056e0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	3314      	adds	r3, #20
 800571a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	e853 3f00 	ldrex	r3, [r3]
 8005722:	613b      	str	r3, [r7, #16]
   return(result);
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	f023 0301 	bic.w	r3, r3, #1
 800572a:	63bb      	str	r3, [r7, #56]	; 0x38
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	3314      	adds	r3, #20
 8005732:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005734:	623a      	str	r2, [r7, #32]
 8005736:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005738:	69f9      	ldr	r1, [r7, #28]
 800573a:	6a3a      	ldr	r2, [r7, #32]
 800573c:	e841 2300 	strex	r3, r2, [r1]
 8005740:	61bb      	str	r3, [r7, #24]
   return(result);
 8005742:	69bb      	ldr	r3, [r7, #24]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d1e5      	bne.n	8005714 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2220      	movs	r2, #32
 800574c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2220      	movs	r2, #32
 8005754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005760:	2303      	movs	r3, #3
 8005762:	e00f      	b.n	8005784 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	4013      	ands	r3, r2
 800576e:	68ba      	ldr	r2, [r7, #8]
 8005770:	429a      	cmp	r2, r3
 8005772:	bf0c      	ite	eq
 8005774:	2301      	moveq	r3, #1
 8005776:	2300      	movne	r3, #0
 8005778:	b2db      	uxtb	r3, r3
 800577a:	461a      	mov	r2, r3
 800577c:	79fb      	ldrb	r3, [r7, #7]
 800577e:	429a      	cmp	r2, r3
 8005780:	d09f      	beq.n	80056c2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005782:	2300      	movs	r3, #0
}
 8005784:	4618      	mov	r0, r3
 8005786:	3740      	adds	r7, #64	; 0x40
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b098      	sub	sp, #96	; 0x60
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	4613      	mov	r3, r2
 8005798:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800579a:	68ba      	ldr	r2, [r7, #8]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	88fa      	ldrh	r2, [r7, #6]
 80057a4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2222      	movs	r2, #34	; 0x22
 80057b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b8:	4a40      	ldr	r2, [pc, #256]	; (80058bc <UART_Start_Receive_DMA+0x130>)
 80057ba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c0:	4a3f      	ldr	r2, [pc, #252]	; (80058c0 <UART_Start_Receive_DMA+0x134>)
 80057c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c8:	4a3e      	ldr	r2, [pc, #248]	; (80058c4 <UART_Start_Receive_DMA+0x138>)
 80057ca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d0:	2200      	movs	r2, #0
 80057d2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80057d4:	f107 0308 	add.w	r3, r7, #8
 80057d8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	3304      	adds	r3, #4
 80057e4:	4619      	mov	r1, r3
 80057e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	88fb      	ldrh	r3, [r7, #6]
 80057ec:	f7fd f8ae 	bl	800294c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80057f0:	2300      	movs	r3, #0
 80057f2:	613b      	str	r3, [r7, #16]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	613b      	str	r3, [r7, #16]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	613b      	str	r3, [r7, #16]
 8005804:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d019      	beq.n	800584a <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	330c      	adds	r3, #12
 800581c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005820:	e853 3f00 	ldrex	r3, [r3]
 8005824:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005826:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005828:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800582c:	65bb      	str	r3, [r7, #88]	; 0x58
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	330c      	adds	r3, #12
 8005834:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005836:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005838:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800583c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800583e:	e841 2300 	strex	r3, r2, [r1]
 8005842:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005844:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005846:	2b00      	cmp	r3, #0
 8005848:	d1e5      	bne.n	8005816 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	3314      	adds	r3, #20
 8005850:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005854:	e853 3f00 	ldrex	r3, [r3]
 8005858:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800585a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800585c:	f043 0301 	orr.w	r3, r3, #1
 8005860:	657b      	str	r3, [r7, #84]	; 0x54
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	3314      	adds	r3, #20
 8005868:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800586a:	63ba      	str	r2, [r7, #56]	; 0x38
 800586c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800586e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005870:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005872:	e841 2300 	strex	r3, r2, [r1]
 8005876:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1e5      	bne.n	800584a <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	3314      	adds	r3, #20
 8005884:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005886:	69bb      	ldr	r3, [r7, #24]
 8005888:	e853 3f00 	ldrex	r3, [r3]
 800588c:	617b      	str	r3, [r7, #20]
   return(result);
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005894:	653b      	str	r3, [r7, #80]	; 0x50
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	3314      	adds	r3, #20
 800589c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800589e:	627a      	str	r2, [r7, #36]	; 0x24
 80058a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a2:	6a39      	ldr	r1, [r7, #32]
 80058a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058a6:	e841 2300 	strex	r3, r2, [r1]
 80058aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80058ac:	69fb      	ldr	r3, [r7, #28]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1e5      	bne.n	800587e <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3760      	adds	r7, #96	; 0x60
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	080054c1 	.word	0x080054c1
 80058c0:	080055e7 	.word	0x080055e7
 80058c4:	0800561d 	.word	0x0800561d

080058c8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b089      	sub	sp, #36	; 0x24
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	330c      	adds	r3, #12
 80058d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	e853 3f00 	ldrex	r3, [r3]
 80058de:	60bb      	str	r3, [r7, #8]
   return(result);
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80058e6:	61fb      	str	r3, [r7, #28]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	330c      	adds	r3, #12
 80058ee:	69fa      	ldr	r2, [r7, #28]
 80058f0:	61ba      	str	r2, [r7, #24]
 80058f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f4:	6979      	ldr	r1, [r7, #20]
 80058f6:	69ba      	ldr	r2, [r7, #24]
 80058f8:	e841 2300 	strex	r3, r2, [r1]
 80058fc:	613b      	str	r3, [r7, #16]
   return(result);
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1e5      	bne.n	80058d0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2220      	movs	r2, #32
 8005908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800590c:	bf00      	nop
 800590e:	3724      	adds	r7, #36	; 0x24
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005918:	b480      	push	{r7}
 800591a:	b095      	sub	sp, #84	; 0x54
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	330c      	adds	r3, #12
 8005926:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005928:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800592a:	e853 3f00 	ldrex	r3, [r3]
 800592e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005932:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005936:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	330c      	adds	r3, #12
 800593e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005940:	643a      	str	r2, [r7, #64]	; 0x40
 8005942:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005944:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005946:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005948:	e841 2300 	strex	r3, r2, [r1]
 800594c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800594e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1e5      	bne.n	8005920 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	3314      	adds	r3, #20
 800595a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595c:	6a3b      	ldr	r3, [r7, #32]
 800595e:	e853 3f00 	ldrex	r3, [r3]
 8005962:	61fb      	str	r3, [r7, #28]
   return(result);
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	f023 0301 	bic.w	r3, r3, #1
 800596a:	64bb      	str	r3, [r7, #72]	; 0x48
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	3314      	adds	r3, #20
 8005972:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005974:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005976:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005978:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800597a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800597c:	e841 2300 	strex	r3, r2, [r1]
 8005980:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1e5      	bne.n	8005954 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800598c:	2b01      	cmp	r3, #1
 800598e:	d119      	bne.n	80059c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	330c      	adds	r3, #12
 8005996:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	e853 3f00 	ldrex	r3, [r3]
 800599e:	60bb      	str	r3, [r7, #8]
   return(result);
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	f023 0310 	bic.w	r3, r3, #16
 80059a6:	647b      	str	r3, [r7, #68]	; 0x44
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	330c      	adds	r3, #12
 80059ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059b0:	61ba      	str	r2, [r7, #24]
 80059b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b4:	6979      	ldr	r1, [r7, #20]
 80059b6:	69ba      	ldr	r2, [r7, #24]
 80059b8:	e841 2300 	strex	r3, r2, [r1]
 80059bc:	613b      	str	r3, [r7, #16]
   return(result);
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d1e5      	bne.n	8005990 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2220      	movs	r2, #32
 80059c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80059d2:	bf00      	nop
 80059d4:	3754      	adds	r7, #84	; 0x54
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr

080059de <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80059de:	b580      	push	{r7, lr}
 80059e0:	b084      	sub	sp, #16
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2200      	movs	r2, #0
 80059f6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059f8:	68f8      	ldr	r0, [r7, #12]
 80059fa:	f7ff fd4b 	bl	8005494 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059fe:	bf00      	nop
 8005a00:	3710      	adds	r7, #16
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}

08005a06 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a06:	b480      	push	{r7}
 8005a08:	b085      	sub	sp, #20
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	2b21      	cmp	r3, #33	; 0x21
 8005a18:	d13e      	bne.n	8005a98 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a22:	d114      	bne.n	8005a4e <UART_Transmit_IT+0x48>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d110      	bne.n	8005a4e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a1b      	ldr	r3, [r3, #32]
 8005a30:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	881b      	ldrh	r3, [r3, #0]
 8005a36:	461a      	mov	r2, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a40:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a1b      	ldr	r3, [r3, #32]
 8005a46:	1c9a      	adds	r2, r3, #2
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	621a      	str	r2, [r3, #32]
 8005a4c:	e008      	b.n	8005a60 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a1b      	ldr	r3, [r3, #32]
 8005a52:	1c59      	adds	r1, r3, #1
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	6211      	str	r1, [r2, #32]
 8005a58:	781a      	ldrb	r2, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	3b01      	subs	r3, #1
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d10f      	bne.n	8005a94 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68da      	ldr	r2, [r3, #12]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a82:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	68da      	ldr	r2, [r3, #12]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a92:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a94:	2300      	movs	r3, #0
 8005a96:	e000      	b.n	8005a9a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005a98:	2302      	movs	r3, #2
  }
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3714      	adds	r7, #20
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr

08005aa6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005aa6:	b580      	push	{r7, lr}
 8005aa8:	b082      	sub	sp, #8
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68da      	ldr	r2, [r3, #12]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005abc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2220      	movs	r2, #32
 8005ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f7ff fcd0 	bl	800546c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3708      	adds	r7, #8
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}

08005ad6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005ad6:	b580      	push	{r7, lr}
 8005ad8:	b08c      	sub	sp, #48	; 0x30
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	2b22      	cmp	r3, #34	; 0x22
 8005ae8:	f040 80ab 	bne.w	8005c42 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005af4:	d117      	bne.n	8005b26 <UART_Receive_IT+0x50>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d113      	bne.n	8005b26 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005afe:	2300      	movs	r3, #0
 8005b00:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b06:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b14:	b29a      	uxth	r2, r3
 8005b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b18:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b1e:	1c9a      	adds	r2, r3, #2
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	629a      	str	r2, [r3, #40]	; 0x28
 8005b24:	e026      	b.n	8005b74 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b38:	d007      	beq.n	8005b4a <UART_Receive_IT+0x74>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d10a      	bne.n	8005b58 <UART_Receive_IT+0x82>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	691b      	ldr	r3, [r3, #16]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d106      	bne.n	8005b58 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	b2da      	uxtb	r2, r3
 8005b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b54:	701a      	strb	r2, [r3, #0]
 8005b56:	e008      	b.n	8005b6a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b64:	b2da      	uxtb	r2, r3
 8005b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b68:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b6e:	1c5a      	adds	r2, r3, #1
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	3b01      	subs	r3, #1
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	687a      	ldr	r2, [r7, #4]
 8005b80:	4619      	mov	r1, r3
 8005b82:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d15a      	bne.n	8005c3e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	68da      	ldr	r2, [r3, #12]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f022 0220 	bic.w	r2, r2, #32
 8005b96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68da      	ldr	r2, [r3, #12]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ba6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	695a      	ldr	r2, [r3, #20]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f022 0201 	bic.w	r2, r2, #1
 8005bb6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2220      	movs	r2, #32
 8005bbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d135      	bne.n	8005c34 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	330c      	adds	r3, #12
 8005bd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	e853 3f00 	ldrex	r3, [r3]
 8005bdc:	613b      	str	r3, [r7, #16]
   return(result);
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	f023 0310 	bic.w	r3, r3, #16
 8005be4:	627b      	str	r3, [r7, #36]	; 0x24
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	330c      	adds	r3, #12
 8005bec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bee:	623a      	str	r2, [r7, #32]
 8005bf0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf2:	69f9      	ldr	r1, [r7, #28]
 8005bf4:	6a3a      	ldr	r2, [r7, #32]
 8005bf6:	e841 2300 	strex	r3, r2, [r1]
 8005bfa:	61bb      	str	r3, [r7, #24]
   return(result);
 8005bfc:	69bb      	ldr	r3, [r7, #24]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1e5      	bne.n	8005bce <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0310 	and.w	r3, r3, #16
 8005c0c:	2b10      	cmp	r3, #16
 8005c0e:	d10a      	bne.n	8005c26 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c10:	2300      	movs	r3, #0
 8005c12:	60fb      	str	r3, [r7, #12]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	60fb      	str	r3, [r7, #12]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	60fb      	str	r3, [r7, #12]
 8005c24:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c2a:	4619      	mov	r1, r3
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f7ff fc3b 	bl	80054a8 <HAL_UARTEx_RxEventCallback>
 8005c32:	e002      	b.n	8005c3a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f7fb f893 	bl	8000d60 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	e002      	b.n	8005c44 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	e000      	b.n	8005c44 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005c42:	2302      	movs	r3, #2
  }
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3730      	adds	r7, #48	; 0x30
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c50:	b0c0      	sub	sp, #256	; 0x100
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c68:	68d9      	ldr	r1, [r3, #12]
 8005c6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	ea40 0301 	orr.w	r3, r0, r1
 8005c74:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c7a:	689a      	ldr	r2, [r3, #8]
 8005c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	431a      	orrs	r2, r3
 8005c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c88:	695b      	ldr	r3, [r3, #20]
 8005c8a:	431a      	orrs	r2, r3
 8005c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c90:	69db      	ldr	r3, [r3, #28]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005ca4:	f021 010c 	bic.w	r1, r1, #12
 8005ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005cb2:	430b      	orrs	r3, r1
 8005cb4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cc6:	6999      	ldr	r1, [r3, #24]
 8005cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	ea40 0301 	orr.w	r3, r0, r1
 8005cd2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	4b8f      	ldr	r3, [pc, #572]	; (8005f18 <UART_SetConfig+0x2cc>)
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d005      	beq.n	8005cec <UART_SetConfig+0xa0>
 8005ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	4b8d      	ldr	r3, [pc, #564]	; (8005f1c <UART_SetConfig+0x2d0>)
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d104      	bne.n	8005cf6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005cec:	f7fd fcb8 	bl	8003660 <HAL_RCC_GetPCLK2Freq>
 8005cf0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005cf4:	e003      	b.n	8005cfe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005cf6:	f7fd fc9f 	bl	8003638 <HAL_RCC_GetPCLK1Freq>
 8005cfa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d02:	69db      	ldr	r3, [r3, #28]
 8005d04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d08:	f040 810c 	bne.w	8005f24 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005d0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d10:	2200      	movs	r2, #0
 8005d12:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005d16:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005d1a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005d1e:	4622      	mov	r2, r4
 8005d20:	462b      	mov	r3, r5
 8005d22:	1891      	adds	r1, r2, r2
 8005d24:	65b9      	str	r1, [r7, #88]	; 0x58
 8005d26:	415b      	adcs	r3, r3
 8005d28:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005d2e:	4621      	mov	r1, r4
 8005d30:	eb12 0801 	adds.w	r8, r2, r1
 8005d34:	4629      	mov	r1, r5
 8005d36:	eb43 0901 	adc.w	r9, r3, r1
 8005d3a:	f04f 0200 	mov.w	r2, #0
 8005d3e:	f04f 0300 	mov.w	r3, #0
 8005d42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d4e:	4690      	mov	r8, r2
 8005d50:	4699      	mov	r9, r3
 8005d52:	4623      	mov	r3, r4
 8005d54:	eb18 0303 	adds.w	r3, r8, r3
 8005d58:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005d5c:	462b      	mov	r3, r5
 8005d5e:	eb49 0303 	adc.w	r3, r9, r3
 8005d62:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005d72:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005d76:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	18db      	adds	r3, r3, r3
 8005d7e:	653b      	str	r3, [r7, #80]	; 0x50
 8005d80:	4613      	mov	r3, r2
 8005d82:	eb42 0303 	adc.w	r3, r2, r3
 8005d86:	657b      	str	r3, [r7, #84]	; 0x54
 8005d88:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005d8c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005d90:	f7fa fa96 	bl	80002c0 <__aeabi_uldivmod>
 8005d94:	4602      	mov	r2, r0
 8005d96:	460b      	mov	r3, r1
 8005d98:	4b61      	ldr	r3, [pc, #388]	; (8005f20 <UART_SetConfig+0x2d4>)
 8005d9a:	fba3 2302 	umull	r2, r3, r3, r2
 8005d9e:	095b      	lsrs	r3, r3, #5
 8005da0:	011c      	lsls	r4, r3, #4
 8005da2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005da6:	2200      	movs	r2, #0
 8005da8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005dac:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005db0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005db4:	4642      	mov	r2, r8
 8005db6:	464b      	mov	r3, r9
 8005db8:	1891      	adds	r1, r2, r2
 8005dba:	64b9      	str	r1, [r7, #72]	; 0x48
 8005dbc:	415b      	adcs	r3, r3
 8005dbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005dc0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005dc4:	4641      	mov	r1, r8
 8005dc6:	eb12 0a01 	adds.w	sl, r2, r1
 8005dca:	4649      	mov	r1, r9
 8005dcc:	eb43 0b01 	adc.w	fp, r3, r1
 8005dd0:	f04f 0200 	mov.w	r2, #0
 8005dd4:	f04f 0300 	mov.w	r3, #0
 8005dd8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ddc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005de0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005de4:	4692      	mov	sl, r2
 8005de6:	469b      	mov	fp, r3
 8005de8:	4643      	mov	r3, r8
 8005dea:	eb1a 0303 	adds.w	r3, sl, r3
 8005dee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005df2:	464b      	mov	r3, r9
 8005df4:	eb4b 0303 	adc.w	r3, fp, r3
 8005df8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005e08:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005e0c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005e10:	460b      	mov	r3, r1
 8005e12:	18db      	adds	r3, r3, r3
 8005e14:	643b      	str	r3, [r7, #64]	; 0x40
 8005e16:	4613      	mov	r3, r2
 8005e18:	eb42 0303 	adc.w	r3, r2, r3
 8005e1c:	647b      	str	r3, [r7, #68]	; 0x44
 8005e1e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005e22:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005e26:	f7fa fa4b 	bl	80002c0 <__aeabi_uldivmod>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	4611      	mov	r1, r2
 8005e30:	4b3b      	ldr	r3, [pc, #236]	; (8005f20 <UART_SetConfig+0x2d4>)
 8005e32:	fba3 2301 	umull	r2, r3, r3, r1
 8005e36:	095b      	lsrs	r3, r3, #5
 8005e38:	2264      	movs	r2, #100	; 0x64
 8005e3a:	fb02 f303 	mul.w	r3, r2, r3
 8005e3e:	1acb      	subs	r3, r1, r3
 8005e40:	00db      	lsls	r3, r3, #3
 8005e42:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005e46:	4b36      	ldr	r3, [pc, #216]	; (8005f20 <UART_SetConfig+0x2d4>)
 8005e48:	fba3 2302 	umull	r2, r3, r3, r2
 8005e4c:	095b      	lsrs	r3, r3, #5
 8005e4e:	005b      	lsls	r3, r3, #1
 8005e50:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e54:	441c      	add	r4, r3
 8005e56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005e60:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005e64:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005e68:	4642      	mov	r2, r8
 8005e6a:	464b      	mov	r3, r9
 8005e6c:	1891      	adds	r1, r2, r2
 8005e6e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005e70:	415b      	adcs	r3, r3
 8005e72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005e78:	4641      	mov	r1, r8
 8005e7a:	1851      	adds	r1, r2, r1
 8005e7c:	6339      	str	r1, [r7, #48]	; 0x30
 8005e7e:	4649      	mov	r1, r9
 8005e80:	414b      	adcs	r3, r1
 8005e82:	637b      	str	r3, [r7, #52]	; 0x34
 8005e84:	f04f 0200 	mov.w	r2, #0
 8005e88:	f04f 0300 	mov.w	r3, #0
 8005e8c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005e90:	4659      	mov	r1, fp
 8005e92:	00cb      	lsls	r3, r1, #3
 8005e94:	4651      	mov	r1, sl
 8005e96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e9a:	4651      	mov	r1, sl
 8005e9c:	00ca      	lsls	r2, r1, #3
 8005e9e:	4610      	mov	r0, r2
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	4642      	mov	r2, r8
 8005ea6:	189b      	adds	r3, r3, r2
 8005ea8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005eac:	464b      	mov	r3, r9
 8005eae:	460a      	mov	r2, r1
 8005eb0:	eb42 0303 	adc.w	r3, r2, r3
 8005eb4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005ec4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005ec8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005ecc:	460b      	mov	r3, r1
 8005ece:	18db      	adds	r3, r3, r3
 8005ed0:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	eb42 0303 	adc.w	r3, r2, r3
 8005ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005eda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005ede:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005ee2:	f7fa f9ed 	bl	80002c0 <__aeabi_uldivmod>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	460b      	mov	r3, r1
 8005eea:	4b0d      	ldr	r3, [pc, #52]	; (8005f20 <UART_SetConfig+0x2d4>)
 8005eec:	fba3 1302 	umull	r1, r3, r3, r2
 8005ef0:	095b      	lsrs	r3, r3, #5
 8005ef2:	2164      	movs	r1, #100	; 0x64
 8005ef4:	fb01 f303 	mul.w	r3, r1, r3
 8005ef8:	1ad3      	subs	r3, r2, r3
 8005efa:	00db      	lsls	r3, r3, #3
 8005efc:	3332      	adds	r3, #50	; 0x32
 8005efe:	4a08      	ldr	r2, [pc, #32]	; (8005f20 <UART_SetConfig+0x2d4>)
 8005f00:	fba2 2303 	umull	r2, r3, r2, r3
 8005f04:	095b      	lsrs	r3, r3, #5
 8005f06:	f003 0207 	and.w	r2, r3, #7
 8005f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4422      	add	r2, r4
 8005f12:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005f14:	e105      	b.n	8006122 <UART_SetConfig+0x4d6>
 8005f16:	bf00      	nop
 8005f18:	40011000 	.word	0x40011000
 8005f1c:	40011400 	.word	0x40011400
 8005f20:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005f2e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005f32:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005f36:	4642      	mov	r2, r8
 8005f38:	464b      	mov	r3, r9
 8005f3a:	1891      	adds	r1, r2, r2
 8005f3c:	6239      	str	r1, [r7, #32]
 8005f3e:	415b      	adcs	r3, r3
 8005f40:	627b      	str	r3, [r7, #36]	; 0x24
 8005f42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f46:	4641      	mov	r1, r8
 8005f48:	1854      	adds	r4, r2, r1
 8005f4a:	4649      	mov	r1, r9
 8005f4c:	eb43 0501 	adc.w	r5, r3, r1
 8005f50:	f04f 0200 	mov.w	r2, #0
 8005f54:	f04f 0300 	mov.w	r3, #0
 8005f58:	00eb      	lsls	r3, r5, #3
 8005f5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f5e:	00e2      	lsls	r2, r4, #3
 8005f60:	4614      	mov	r4, r2
 8005f62:	461d      	mov	r5, r3
 8005f64:	4643      	mov	r3, r8
 8005f66:	18e3      	adds	r3, r4, r3
 8005f68:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005f6c:	464b      	mov	r3, r9
 8005f6e:	eb45 0303 	adc.w	r3, r5, r3
 8005f72:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005f82:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005f86:	f04f 0200 	mov.w	r2, #0
 8005f8a:	f04f 0300 	mov.w	r3, #0
 8005f8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005f92:	4629      	mov	r1, r5
 8005f94:	008b      	lsls	r3, r1, #2
 8005f96:	4621      	mov	r1, r4
 8005f98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f9c:	4621      	mov	r1, r4
 8005f9e:	008a      	lsls	r2, r1, #2
 8005fa0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005fa4:	f7fa f98c 	bl	80002c0 <__aeabi_uldivmod>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	460b      	mov	r3, r1
 8005fac:	4b60      	ldr	r3, [pc, #384]	; (8006130 <UART_SetConfig+0x4e4>)
 8005fae:	fba3 2302 	umull	r2, r3, r3, r2
 8005fb2:	095b      	lsrs	r3, r3, #5
 8005fb4:	011c      	lsls	r4, r3, #4
 8005fb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005fc0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005fc4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005fc8:	4642      	mov	r2, r8
 8005fca:	464b      	mov	r3, r9
 8005fcc:	1891      	adds	r1, r2, r2
 8005fce:	61b9      	str	r1, [r7, #24]
 8005fd0:	415b      	adcs	r3, r3
 8005fd2:	61fb      	str	r3, [r7, #28]
 8005fd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005fd8:	4641      	mov	r1, r8
 8005fda:	1851      	adds	r1, r2, r1
 8005fdc:	6139      	str	r1, [r7, #16]
 8005fde:	4649      	mov	r1, r9
 8005fe0:	414b      	adcs	r3, r1
 8005fe2:	617b      	str	r3, [r7, #20]
 8005fe4:	f04f 0200 	mov.w	r2, #0
 8005fe8:	f04f 0300 	mov.w	r3, #0
 8005fec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ff0:	4659      	mov	r1, fp
 8005ff2:	00cb      	lsls	r3, r1, #3
 8005ff4:	4651      	mov	r1, sl
 8005ff6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ffa:	4651      	mov	r1, sl
 8005ffc:	00ca      	lsls	r2, r1, #3
 8005ffe:	4610      	mov	r0, r2
 8006000:	4619      	mov	r1, r3
 8006002:	4603      	mov	r3, r0
 8006004:	4642      	mov	r2, r8
 8006006:	189b      	adds	r3, r3, r2
 8006008:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800600c:	464b      	mov	r3, r9
 800600e:	460a      	mov	r2, r1
 8006010:	eb42 0303 	adc.w	r3, r2, r3
 8006014:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	67bb      	str	r3, [r7, #120]	; 0x78
 8006022:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006024:	f04f 0200 	mov.w	r2, #0
 8006028:	f04f 0300 	mov.w	r3, #0
 800602c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006030:	4649      	mov	r1, r9
 8006032:	008b      	lsls	r3, r1, #2
 8006034:	4641      	mov	r1, r8
 8006036:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800603a:	4641      	mov	r1, r8
 800603c:	008a      	lsls	r2, r1, #2
 800603e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006042:	f7fa f93d 	bl	80002c0 <__aeabi_uldivmod>
 8006046:	4602      	mov	r2, r0
 8006048:	460b      	mov	r3, r1
 800604a:	4b39      	ldr	r3, [pc, #228]	; (8006130 <UART_SetConfig+0x4e4>)
 800604c:	fba3 1302 	umull	r1, r3, r3, r2
 8006050:	095b      	lsrs	r3, r3, #5
 8006052:	2164      	movs	r1, #100	; 0x64
 8006054:	fb01 f303 	mul.w	r3, r1, r3
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	011b      	lsls	r3, r3, #4
 800605c:	3332      	adds	r3, #50	; 0x32
 800605e:	4a34      	ldr	r2, [pc, #208]	; (8006130 <UART_SetConfig+0x4e4>)
 8006060:	fba2 2303 	umull	r2, r3, r2, r3
 8006064:	095b      	lsrs	r3, r3, #5
 8006066:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800606a:	441c      	add	r4, r3
 800606c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006070:	2200      	movs	r2, #0
 8006072:	673b      	str	r3, [r7, #112]	; 0x70
 8006074:	677a      	str	r2, [r7, #116]	; 0x74
 8006076:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800607a:	4642      	mov	r2, r8
 800607c:	464b      	mov	r3, r9
 800607e:	1891      	adds	r1, r2, r2
 8006080:	60b9      	str	r1, [r7, #8]
 8006082:	415b      	adcs	r3, r3
 8006084:	60fb      	str	r3, [r7, #12]
 8006086:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800608a:	4641      	mov	r1, r8
 800608c:	1851      	adds	r1, r2, r1
 800608e:	6039      	str	r1, [r7, #0]
 8006090:	4649      	mov	r1, r9
 8006092:	414b      	adcs	r3, r1
 8006094:	607b      	str	r3, [r7, #4]
 8006096:	f04f 0200 	mov.w	r2, #0
 800609a:	f04f 0300 	mov.w	r3, #0
 800609e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80060a2:	4659      	mov	r1, fp
 80060a4:	00cb      	lsls	r3, r1, #3
 80060a6:	4651      	mov	r1, sl
 80060a8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060ac:	4651      	mov	r1, sl
 80060ae:	00ca      	lsls	r2, r1, #3
 80060b0:	4610      	mov	r0, r2
 80060b2:	4619      	mov	r1, r3
 80060b4:	4603      	mov	r3, r0
 80060b6:	4642      	mov	r2, r8
 80060b8:	189b      	adds	r3, r3, r2
 80060ba:	66bb      	str	r3, [r7, #104]	; 0x68
 80060bc:	464b      	mov	r3, r9
 80060be:	460a      	mov	r2, r1
 80060c0:	eb42 0303 	adc.w	r3, r2, r3
 80060c4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80060c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	663b      	str	r3, [r7, #96]	; 0x60
 80060d0:	667a      	str	r2, [r7, #100]	; 0x64
 80060d2:	f04f 0200 	mov.w	r2, #0
 80060d6:	f04f 0300 	mov.w	r3, #0
 80060da:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80060de:	4649      	mov	r1, r9
 80060e0:	008b      	lsls	r3, r1, #2
 80060e2:	4641      	mov	r1, r8
 80060e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060e8:	4641      	mov	r1, r8
 80060ea:	008a      	lsls	r2, r1, #2
 80060ec:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80060f0:	f7fa f8e6 	bl	80002c0 <__aeabi_uldivmod>
 80060f4:	4602      	mov	r2, r0
 80060f6:	460b      	mov	r3, r1
 80060f8:	4b0d      	ldr	r3, [pc, #52]	; (8006130 <UART_SetConfig+0x4e4>)
 80060fa:	fba3 1302 	umull	r1, r3, r3, r2
 80060fe:	095b      	lsrs	r3, r3, #5
 8006100:	2164      	movs	r1, #100	; 0x64
 8006102:	fb01 f303 	mul.w	r3, r1, r3
 8006106:	1ad3      	subs	r3, r2, r3
 8006108:	011b      	lsls	r3, r3, #4
 800610a:	3332      	adds	r3, #50	; 0x32
 800610c:	4a08      	ldr	r2, [pc, #32]	; (8006130 <UART_SetConfig+0x4e4>)
 800610e:	fba2 2303 	umull	r2, r3, r2, r3
 8006112:	095b      	lsrs	r3, r3, #5
 8006114:	f003 020f 	and.w	r2, r3, #15
 8006118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4422      	add	r2, r4
 8006120:	609a      	str	r2, [r3, #8]
}
 8006122:	bf00      	nop
 8006124:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006128:	46bd      	mov	sp, r7
 800612a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800612e:	bf00      	nop
 8006130:	51eb851f 	.word	0x51eb851f

08006134 <__NVIC_SetPriority>:
{
 8006134:	b480      	push	{r7}
 8006136:	b083      	sub	sp, #12
 8006138:	af00      	add	r7, sp, #0
 800613a:	4603      	mov	r3, r0
 800613c:	6039      	str	r1, [r7, #0]
 800613e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006144:	2b00      	cmp	r3, #0
 8006146:	db0a      	blt.n	800615e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	b2da      	uxtb	r2, r3
 800614c:	490c      	ldr	r1, [pc, #48]	; (8006180 <__NVIC_SetPriority+0x4c>)
 800614e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006152:	0112      	lsls	r2, r2, #4
 8006154:	b2d2      	uxtb	r2, r2
 8006156:	440b      	add	r3, r1
 8006158:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800615c:	e00a      	b.n	8006174 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	b2da      	uxtb	r2, r3
 8006162:	4908      	ldr	r1, [pc, #32]	; (8006184 <__NVIC_SetPriority+0x50>)
 8006164:	79fb      	ldrb	r3, [r7, #7]
 8006166:	f003 030f 	and.w	r3, r3, #15
 800616a:	3b04      	subs	r3, #4
 800616c:	0112      	lsls	r2, r2, #4
 800616e:	b2d2      	uxtb	r2, r2
 8006170:	440b      	add	r3, r1
 8006172:	761a      	strb	r2, [r3, #24]
}
 8006174:	bf00      	nop
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr
 8006180:	e000e100 	.word	0xe000e100
 8006184:	e000ed00 	.word	0xe000ed00

08006188 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006188:	b580      	push	{r7, lr}
 800618a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800618c:	4b05      	ldr	r3, [pc, #20]	; (80061a4 <SysTick_Handler+0x1c>)
 800618e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006190:	f002 f936 	bl	8008400 <xTaskGetSchedulerState>
 8006194:	4603      	mov	r3, r0
 8006196:	2b01      	cmp	r3, #1
 8006198:	d001      	beq.n	800619e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800619a:	f003 f81d 	bl	80091d8 <xPortSysTickHandler>
  }
}
 800619e:	bf00      	nop
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop
 80061a4:	e000e010 	.word	0xe000e010

080061a8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80061a8:	b580      	push	{r7, lr}
 80061aa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80061ac:	2100      	movs	r1, #0
 80061ae:	f06f 0004 	mvn.w	r0, #4
 80061b2:	f7ff ffbf 	bl	8006134 <__NVIC_SetPriority>
#endif
}
 80061b6:	bf00      	nop
 80061b8:	bd80      	pop	{r7, pc}
	...

080061bc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061c2:	f3ef 8305 	mrs	r3, IPSR
 80061c6:	603b      	str	r3, [r7, #0]
  return(result);
 80061c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d003      	beq.n	80061d6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80061ce:	f06f 0305 	mvn.w	r3, #5
 80061d2:	607b      	str	r3, [r7, #4]
 80061d4:	e00c      	b.n	80061f0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80061d6:	4b0a      	ldr	r3, [pc, #40]	; (8006200 <osKernelInitialize+0x44>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d105      	bne.n	80061ea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80061de:	4b08      	ldr	r3, [pc, #32]	; (8006200 <osKernelInitialize+0x44>)
 80061e0:	2201      	movs	r2, #1
 80061e2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80061e4:	2300      	movs	r3, #0
 80061e6:	607b      	str	r3, [r7, #4]
 80061e8:	e002      	b.n	80061f0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80061ea:	f04f 33ff 	mov.w	r3, #4294967295
 80061ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80061f0:	687b      	ldr	r3, [r7, #4]
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	370c      	adds	r7, #12
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	20000450 	.word	0x20000450

08006204 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800620a:	f3ef 8305 	mrs	r3, IPSR
 800620e:	603b      	str	r3, [r7, #0]
  return(result);
 8006210:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006212:	2b00      	cmp	r3, #0
 8006214:	d003      	beq.n	800621e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006216:	f06f 0305 	mvn.w	r3, #5
 800621a:	607b      	str	r3, [r7, #4]
 800621c:	e010      	b.n	8006240 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800621e:	4b0b      	ldr	r3, [pc, #44]	; (800624c <osKernelStart+0x48>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2b01      	cmp	r3, #1
 8006224:	d109      	bne.n	800623a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006226:	f7ff ffbf 	bl	80061a8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800622a:	4b08      	ldr	r3, [pc, #32]	; (800624c <osKernelStart+0x48>)
 800622c:	2202      	movs	r2, #2
 800622e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006230:	f001 fc7c 	bl	8007b2c <vTaskStartScheduler>
      stat = osOK;
 8006234:	2300      	movs	r3, #0
 8006236:	607b      	str	r3, [r7, #4]
 8006238:	e002      	b.n	8006240 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800623a:	f04f 33ff 	mov.w	r3, #4294967295
 800623e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006240:	687b      	ldr	r3, [r7, #4]
}
 8006242:	4618      	mov	r0, r3
 8006244:	3708      	adds	r7, #8
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
 800624a:	bf00      	nop
 800624c:	20000450 	.word	0x20000450

08006250 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8006250:	b580      	push	{r7, lr}
 8006252:	b082      	sub	sp, #8
 8006254:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006256:	f3ef 8305 	mrs	r3, IPSR
 800625a:	603b      	str	r3, [r7, #0]
  return(result);
 800625c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8006262:	f001 fd85 	bl	8007d70 <xTaskGetTickCountFromISR>
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	e002      	b.n	8006270 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800626a:	f001 fd71 	bl	8007d50 <xTaskGetTickCount>
 800626e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8006270:	687b      	ldr	r3, [r7, #4]
}
 8006272:	4618      	mov	r0, r3
 8006274:	3708      	adds	r7, #8
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}

0800627a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800627a:	b580      	push	{r7, lr}
 800627c:	b08e      	sub	sp, #56	; 0x38
 800627e:	af04      	add	r7, sp, #16
 8006280:	60f8      	str	r0, [r7, #12]
 8006282:	60b9      	str	r1, [r7, #8]
 8006284:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006286:	2300      	movs	r3, #0
 8006288:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800628a:	f3ef 8305 	mrs	r3, IPSR
 800628e:	617b      	str	r3, [r7, #20]
  return(result);
 8006290:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006292:	2b00      	cmp	r3, #0
 8006294:	d17e      	bne.n	8006394 <osThreadNew+0x11a>
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d07b      	beq.n	8006394 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800629c:	2380      	movs	r3, #128	; 0x80
 800629e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80062a0:	2318      	movs	r3, #24
 80062a2:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80062a4:	2300      	movs	r3, #0
 80062a6:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80062a8:	f04f 33ff 	mov.w	r3, #4294967295
 80062ac:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d045      	beq.n	8006340 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d002      	beq.n	80062c2 <osThreadNew+0x48>
        name = attr->name;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	699b      	ldr	r3, [r3, #24]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d002      	beq.n	80062d0 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	699b      	ldr	r3, [r3, #24]
 80062ce:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d008      	beq.n	80062e8 <osThreadNew+0x6e>
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	2b38      	cmp	r3, #56	; 0x38
 80062da:	d805      	bhi.n	80062e8 <osThreadNew+0x6e>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	f003 0301 	and.w	r3, r3, #1
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d001      	beq.n	80062ec <osThreadNew+0x72>
        return (NULL);
 80062e8:	2300      	movs	r3, #0
 80062ea:	e054      	b.n	8006396 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	695b      	ldr	r3, [r3, #20]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d003      	beq.n	80062fc <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	695b      	ldr	r3, [r3, #20]
 80062f8:	089b      	lsrs	r3, r3, #2
 80062fa:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00e      	beq.n	8006322 <osThreadNew+0xa8>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	2b5b      	cmp	r3, #91	; 0x5b
 800630a:	d90a      	bls.n	8006322 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006310:	2b00      	cmp	r3, #0
 8006312:	d006      	beq.n	8006322 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	695b      	ldr	r3, [r3, #20]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d002      	beq.n	8006322 <osThreadNew+0xa8>
        mem = 1;
 800631c:	2301      	movs	r3, #1
 800631e:	61bb      	str	r3, [r7, #24]
 8006320:	e010      	b.n	8006344 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d10c      	bne.n	8006344 <osThreadNew+0xca>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d108      	bne.n	8006344 <osThreadNew+0xca>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	691b      	ldr	r3, [r3, #16]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d104      	bne.n	8006344 <osThreadNew+0xca>
          mem = 0;
 800633a:	2300      	movs	r3, #0
 800633c:	61bb      	str	r3, [r7, #24]
 800633e:	e001      	b.n	8006344 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006340:	2300      	movs	r3, #0
 8006342:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006344:	69bb      	ldr	r3, [r7, #24]
 8006346:	2b01      	cmp	r3, #1
 8006348:	d110      	bne.n	800636c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006352:	9202      	str	r2, [sp, #8]
 8006354:	9301      	str	r3, [sp, #4]
 8006356:	69fb      	ldr	r3, [r7, #28]
 8006358:	9300      	str	r3, [sp, #0]
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	6a3a      	ldr	r2, [r7, #32]
 800635e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006360:	68f8      	ldr	r0, [r7, #12]
 8006362:	f001 fa0d 	bl	8007780 <xTaskCreateStatic>
 8006366:	4603      	mov	r3, r0
 8006368:	613b      	str	r3, [r7, #16]
 800636a:	e013      	b.n	8006394 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800636c:	69bb      	ldr	r3, [r7, #24]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d110      	bne.n	8006394 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006372:	6a3b      	ldr	r3, [r7, #32]
 8006374:	b29a      	uxth	r2, r3
 8006376:	f107 0310 	add.w	r3, r7, #16
 800637a:	9301      	str	r3, [sp, #4]
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	9300      	str	r3, [sp, #0]
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f001 fa58 	bl	800783a <xTaskCreate>
 800638a:	4603      	mov	r3, r0
 800638c:	2b01      	cmp	r3, #1
 800638e:	d001      	beq.n	8006394 <osThreadNew+0x11a>
            hTask = NULL;
 8006390:	2300      	movs	r3, #0
 8006392:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006394:	693b      	ldr	r3, [r7, #16]
}
 8006396:	4618      	mov	r0, r3
 8006398:	3728      	adds	r7, #40	; 0x28
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}

0800639e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800639e:	b580      	push	{r7, lr}
 80063a0:	b084      	sub	sp, #16
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063a6:	f3ef 8305 	mrs	r3, IPSR
 80063aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80063ac:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d003      	beq.n	80063ba <osDelay+0x1c>
    stat = osErrorISR;
 80063b2:	f06f 0305 	mvn.w	r3, #5
 80063b6:	60fb      	str	r3, [r7, #12]
 80063b8:	e007      	b.n	80063ca <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80063ba:	2300      	movs	r3, #0
 80063bc:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d002      	beq.n	80063ca <osDelay+0x2c>
      vTaskDelay(ticks);
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f001 fb7d 	bl	8007ac4 <vTaskDelay>
    }
  }

  return (stat);
 80063ca:	68fb      	ldr	r3, [r7, #12]
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3710      	adds	r7, #16
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}

080063d4 <osMutexAcquire>:
  }

  return ((osMutexId_t)hMutex);
}

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b086      	sub	sp, #24
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
 80063dc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f023 0301 	bic.w	r3, r3, #1
 80063e4:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f003 0301 	and.w	r3, r3, #1
 80063ec:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80063ee:	2300      	movs	r3, #0
 80063f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063f2:	f3ef 8305 	mrs	r3, IPSR
 80063f6:	60bb      	str	r3, [r7, #8]
  return(result);
 80063f8:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d003      	beq.n	8006406 <osMutexAcquire+0x32>
    stat = osErrorISR;
 80063fe:	f06f 0305 	mvn.w	r3, #5
 8006402:	617b      	str	r3, [r7, #20]
 8006404:	e02c      	b.n	8006460 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d103      	bne.n	8006414 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800640c:	f06f 0303 	mvn.w	r3, #3
 8006410:	617b      	str	r3, [r7, #20]
 8006412:	e025      	b.n	8006460 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d011      	beq.n	800643e <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800641a:	6839      	ldr	r1, [r7, #0]
 800641c:	6938      	ldr	r0, [r7, #16]
 800641e:	f000 fbec 	bl	8006bfa <xQueueTakeMutexRecursive>
 8006422:	4603      	mov	r3, r0
 8006424:	2b01      	cmp	r3, #1
 8006426:	d01b      	beq.n	8006460 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d003      	beq.n	8006436 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800642e:	f06f 0301 	mvn.w	r3, #1
 8006432:	617b      	str	r3, [r7, #20]
 8006434:	e014      	b.n	8006460 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006436:	f06f 0302 	mvn.w	r3, #2
 800643a:	617b      	str	r3, [r7, #20]
 800643c:	e010      	b.n	8006460 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800643e:	6839      	ldr	r1, [r7, #0]
 8006440:	6938      	ldr	r0, [r7, #16]
 8006442:	f000 fe8b 	bl	800715c <xQueueSemaphoreTake>
 8006446:	4603      	mov	r3, r0
 8006448:	2b01      	cmp	r3, #1
 800644a:	d009      	beq.n	8006460 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d003      	beq.n	800645a <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8006452:	f06f 0301 	mvn.w	r3, #1
 8006456:	617b      	str	r3, [r7, #20]
 8006458:	e002      	b.n	8006460 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800645a:	f06f 0302 	mvn.w	r3, #2
 800645e:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8006460:	697b      	ldr	r3, [r7, #20]
}
 8006462:	4618      	mov	r0, r3
 8006464:	3718      	adds	r7, #24
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}

0800646a <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800646a:	b580      	push	{r7, lr}
 800646c:	b086      	sub	sp, #24
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f023 0301 	bic.w	r3, r3, #1
 8006478:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f003 0301 	and.w	r3, r3, #1
 8006480:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006482:	2300      	movs	r3, #0
 8006484:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006486:	f3ef 8305 	mrs	r3, IPSR
 800648a:	60bb      	str	r3, [r7, #8]
  return(result);
 800648c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800648e:	2b00      	cmp	r3, #0
 8006490:	d003      	beq.n	800649a <osMutexRelease+0x30>
    stat = osErrorISR;
 8006492:	f06f 0305 	mvn.w	r3, #5
 8006496:	617b      	str	r3, [r7, #20]
 8006498:	e01f      	b.n	80064da <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d103      	bne.n	80064a8 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80064a0:	f06f 0303 	mvn.w	r3, #3
 80064a4:	617b      	str	r3, [r7, #20]
 80064a6:	e018      	b.n	80064da <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d009      	beq.n	80064c2 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80064ae:	6938      	ldr	r0, [r7, #16]
 80064b0:	f000 fb6f 	bl	8006b92 <xQueueGiveMutexRecursive>
 80064b4:	4603      	mov	r3, r0
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d00f      	beq.n	80064da <osMutexRelease+0x70>
        stat = osErrorResource;
 80064ba:	f06f 0302 	mvn.w	r3, #2
 80064be:	617b      	str	r3, [r7, #20]
 80064c0:	e00b      	b.n	80064da <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80064c2:	2300      	movs	r3, #0
 80064c4:	2200      	movs	r2, #0
 80064c6:	2100      	movs	r1, #0
 80064c8:	6938      	ldr	r0, [r7, #16]
 80064ca:	f000 fbcd 	bl	8006c68 <xQueueGenericSend>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d002      	beq.n	80064da <osMutexRelease+0x70>
        stat = osErrorResource;
 80064d4:	f06f 0302 	mvn.w	r3, #2
 80064d8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80064da:	697b      	ldr	r3, [r7, #20]
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3718      	adds	r7, #24
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b08a      	sub	sp, #40	; 0x28
 80064e8:	af02      	add	r7, sp, #8
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80064f0:	2300      	movs	r3, #0
 80064f2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064f4:	f3ef 8305 	mrs	r3, IPSR
 80064f8:	613b      	str	r3, [r7, #16]
  return(result);
 80064fa:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d15f      	bne.n	80065c0 <osMessageQueueNew+0xdc>
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d05c      	beq.n	80065c0 <osMessageQueueNew+0xdc>
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d059      	beq.n	80065c0 <osMessageQueueNew+0xdc>
    mem = -1;
 800650c:	f04f 33ff 	mov.w	r3, #4294967295
 8006510:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d029      	beq.n	800656c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d012      	beq.n	8006546 <osMessageQueueNew+0x62>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	2b4f      	cmp	r3, #79	; 0x4f
 8006526:	d90e      	bls.n	8006546 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800652c:	2b00      	cmp	r3, #0
 800652e:	d00a      	beq.n	8006546 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	695a      	ldr	r2, [r3, #20]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	68b9      	ldr	r1, [r7, #8]
 8006538:	fb01 f303 	mul.w	r3, r1, r3
 800653c:	429a      	cmp	r2, r3
 800653e:	d302      	bcc.n	8006546 <osMessageQueueNew+0x62>
        mem = 1;
 8006540:	2301      	movs	r3, #1
 8006542:	61bb      	str	r3, [r7, #24]
 8006544:	e014      	b.n	8006570 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d110      	bne.n	8006570 <osMessageQueueNew+0x8c>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	68db      	ldr	r3, [r3, #12]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10c      	bne.n	8006570 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800655a:	2b00      	cmp	r3, #0
 800655c:	d108      	bne.n	8006570 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	695b      	ldr	r3, [r3, #20]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d104      	bne.n	8006570 <osMessageQueueNew+0x8c>
          mem = 0;
 8006566:	2300      	movs	r3, #0
 8006568:	61bb      	str	r3, [r7, #24]
 800656a:	e001      	b.n	8006570 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800656c:	2300      	movs	r3, #0
 800656e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	2b01      	cmp	r3, #1
 8006574:	d10b      	bne.n	800658e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	691a      	ldr	r2, [r3, #16]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	2100      	movs	r1, #0
 8006580:	9100      	str	r1, [sp, #0]
 8006582:	68b9      	ldr	r1, [r7, #8]
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f000 fa2f 	bl	80069e8 <xQueueGenericCreateStatic>
 800658a:	61f8      	str	r0, [r7, #28]
 800658c:	e008      	b.n	80065a0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800658e:	69bb      	ldr	r3, [r7, #24]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d105      	bne.n	80065a0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8006594:	2200      	movs	r2, #0
 8006596:	68b9      	ldr	r1, [r7, #8]
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f000 fa9d 	bl	8006ad8 <xQueueGenericCreate>
 800659e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d00c      	beq.n	80065c0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d003      	beq.n	80065b4 <osMessageQueueNew+0xd0>
        name = attr->name;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	617b      	str	r3, [r7, #20]
 80065b2:	e001      	b.n	80065b8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80065b4:	2300      	movs	r3, #0
 80065b6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80065b8:	6979      	ldr	r1, [r7, #20]
 80065ba:	69f8      	ldr	r0, [r7, #28]
 80065bc:	f001 f882 	bl	80076c4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80065c0:	69fb      	ldr	r3, [r7, #28]
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3720      	adds	r7, #32
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}
	...

080065cc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b088      	sub	sp, #32
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	603b      	str	r3, [r7, #0]
 80065d8:	4613      	mov	r3, r2
 80065da:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80065e0:	2300      	movs	r3, #0
 80065e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80065e4:	f3ef 8305 	mrs	r3, IPSR
 80065e8:	617b      	str	r3, [r7, #20]
  return(result);
 80065ea:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d028      	beq.n	8006642 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80065f0:	69bb      	ldr	r3, [r7, #24]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d005      	beq.n	8006602 <osMessageQueuePut+0x36>
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d002      	beq.n	8006602 <osMessageQueuePut+0x36>
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d003      	beq.n	800660a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8006602:	f06f 0303 	mvn.w	r3, #3
 8006606:	61fb      	str	r3, [r7, #28]
 8006608:	e038      	b.n	800667c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800660a:	2300      	movs	r3, #0
 800660c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800660e:	f107 0210 	add.w	r2, r7, #16
 8006612:	2300      	movs	r3, #0
 8006614:	68b9      	ldr	r1, [r7, #8]
 8006616:	69b8      	ldr	r0, [r7, #24]
 8006618:	f000 fc24 	bl	8006e64 <xQueueGenericSendFromISR>
 800661c:	4603      	mov	r3, r0
 800661e:	2b01      	cmp	r3, #1
 8006620:	d003      	beq.n	800662a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8006622:	f06f 0302 	mvn.w	r3, #2
 8006626:	61fb      	str	r3, [r7, #28]
 8006628:	e028      	b.n	800667c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d025      	beq.n	800667c <osMessageQueuePut+0xb0>
 8006630:	4b15      	ldr	r3, [pc, #84]	; (8006688 <osMessageQueuePut+0xbc>)
 8006632:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006636:	601a      	str	r2, [r3, #0]
 8006638:	f3bf 8f4f 	dsb	sy
 800663c:	f3bf 8f6f 	isb	sy
 8006640:	e01c      	b.n	800667c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006642:	69bb      	ldr	r3, [r7, #24]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d002      	beq.n	800664e <osMessageQueuePut+0x82>
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d103      	bne.n	8006656 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800664e:	f06f 0303 	mvn.w	r3, #3
 8006652:	61fb      	str	r3, [r7, #28]
 8006654:	e012      	b.n	800667c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006656:	2300      	movs	r3, #0
 8006658:	683a      	ldr	r2, [r7, #0]
 800665a:	68b9      	ldr	r1, [r7, #8]
 800665c:	69b8      	ldr	r0, [r7, #24]
 800665e:	f000 fb03 	bl	8006c68 <xQueueGenericSend>
 8006662:	4603      	mov	r3, r0
 8006664:	2b01      	cmp	r3, #1
 8006666:	d009      	beq.n	800667c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d003      	beq.n	8006676 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800666e:	f06f 0301 	mvn.w	r3, #1
 8006672:	61fb      	str	r3, [r7, #28]
 8006674:	e002      	b.n	800667c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8006676:	f06f 0302 	mvn.w	r3, #2
 800667a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800667c:	69fb      	ldr	r3, [r7, #28]
}
 800667e:	4618      	mov	r0, r3
 8006680:	3720      	adds	r7, #32
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}
 8006686:	bf00      	nop
 8006688:	e000ed04 	.word	0xe000ed04

0800668c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800668c:	b580      	push	{r7, lr}
 800668e:	b088      	sub	sp, #32
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
 8006698:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800669e:	2300      	movs	r3, #0
 80066a0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066a2:	f3ef 8305 	mrs	r3, IPSR
 80066a6:	617b      	str	r3, [r7, #20]
  return(result);
 80066a8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d028      	beq.n	8006700 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80066ae:	69bb      	ldr	r3, [r7, #24]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d005      	beq.n	80066c0 <osMessageQueueGet+0x34>
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d002      	beq.n	80066c0 <osMessageQueueGet+0x34>
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d003      	beq.n	80066c8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80066c0:	f06f 0303 	mvn.w	r3, #3
 80066c4:	61fb      	str	r3, [r7, #28]
 80066c6:	e037      	b.n	8006738 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80066c8:	2300      	movs	r3, #0
 80066ca:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80066cc:	f107 0310 	add.w	r3, r7, #16
 80066d0:	461a      	mov	r2, r3
 80066d2:	68b9      	ldr	r1, [r7, #8]
 80066d4:	69b8      	ldr	r0, [r7, #24]
 80066d6:	f000 fe4d 	bl	8007374 <xQueueReceiveFromISR>
 80066da:	4603      	mov	r3, r0
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d003      	beq.n	80066e8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80066e0:	f06f 0302 	mvn.w	r3, #2
 80066e4:	61fb      	str	r3, [r7, #28]
 80066e6:	e027      	b.n	8006738 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d024      	beq.n	8006738 <osMessageQueueGet+0xac>
 80066ee:	4b15      	ldr	r3, [pc, #84]	; (8006744 <osMessageQueueGet+0xb8>)
 80066f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066f4:	601a      	str	r2, [r3, #0]
 80066f6:	f3bf 8f4f 	dsb	sy
 80066fa:	f3bf 8f6f 	isb	sy
 80066fe:	e01b      	b.n	8006738 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d002      	beq.n	800670c <osMessageQueueGet+0x80>
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d103      	bne.n	8006714 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800670c:	f06f 0303 	mvn.w	r3, #3
 8006710:	61fb      	str	r3, [r7, #28]
 8006712:	e011      	b.n	8006738 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006714:	683a      	ldr	r2, [r7, #0]
 8006716:	68b9      	ldr	r1, [r7, #8]
 8006718:	69b8      	ldr	r0, [r7, #24]
 800671a:	f000 fc3f 	bl	8006f9c <xQueueReceive>
 800671e:	4603      	mov	r3, r0
 8006720:	2b01      	cmp	r3, #1
 8006722:	d009      	beq.n	8006738 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d003      	beq.n	8006732 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800672a:	f06f 0301 	mvn.w	r3, #1
 800672e:	61fb      	str	r3, [r7, #28]
 8006730:	e002      	b.n	8006738 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8006732:	f06f 0302 	mvn.w	r3, #2
 8006736:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006738:	69fb      	ldr	r3, [r7, #28]
}
 800673a:	4618      	mov	r0, r3
 800673c:	3720      	adds	r7, #32
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop
 8006744:	e000ed04 	.word	0xe000ed04

08006748 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006748:	b480      	push	{r7}
 800674a:	b085      	sub	sp, #20
 800674c:	af00      	add	r7, sp, #0
 800674e:	60f8      	str	r0, [r7, #12]
 8006750:	60b9      	str	r1, [r7, #8]
 8006752:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	4a07      	ldr	r2, [pc, #28]	; (8006774 <vApplicationGetIdleTaskMemory+0x2c>)
 8006758:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	4a06      	ldr	r2, [pc, #24]	; (8006778 <vApplicationGetIdleTaskMemory+0x30>)
 800675e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2280      	movs	r2, #128	; 0x80
 8006764:	601a      	str	r2, [r3, #0]
}
 8006766:	bf00      	nop
 8006768:	3714      	adds	r7, #20
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr
 8006772:	bf00      	nop
 8006774:	20000454 	.word	0x20000454
 8006778:	200004b0 	.word	0x200004b0

0800677c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800677c:	b480      	push	{r7}
 800677e:	b085      	sub	sp, #20
 8006780:	af00      	add	r7, sp, #0
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	4a07      	ldr	r2, [pc, #28]	; (80067a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800678c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	4a06      	ldr	r2, [pc, #24]	; (80067ac <vApplicationGetTimerTaskMemory+0x30>)
 8006792:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f44f 7280 	mov.w	r2, #256	; 0x100
 800679a:	601a      	str	r2, [r3, #0]
}
 800679c:	bf00      	nop
 800679e:	3714      	adds	r7, #20
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr
 80067a8:	200006b0 	.word	0x200006b0
 80067ac:	2000070c 	.word	0x2000070c

080067b0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80067b0:	b480      	push	{r7}
 80067b2:	b083      	sub	sp, #12
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f103 0208 	add.w	r2, r3, #8
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f04f 32ff 	mov.w	r2, #4294967295
 80067c8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f103 0208 	add.w	r2, r3, #8
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f103 0208 	add.w	r2, r3, #8
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2200      	movs	r2, #0
 80067e2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80067e4:	bf00      	nop
 80067e6:	370c      	adds	r7, #12
 80067e8:	46bd      	mov	sp, r7
 80067ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ee:	4770      	bx	lr

080067f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80067fe:	bf00      	nop
 8006800:	370c      	adds	r7, #12
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800680a:	b480      	push	{r7}
 800680c:	b085      	sub	sp, #20
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
 8006812:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	689a      	ldr	r2, [r3, #8]
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	683a      	ldr	r2, [r7, #0]
 800682e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	683a      	ldr	r2, [r7, #0]
 8006834:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	1c5a      	adds	r2, r3, #1
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	601a      	str	r2, [r3, #0]
}
 8006846:	bf00      	nop
 8006848:	3714      	adds	r7, #20
 800684a:	46bd      	mov	sp, r7
 800684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006850:	4770      	bx	lr

08006852 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006852:	b480      	push	{r7}
 8006854:	b085      	sub	sp, #20
 8006856:	af00      	add	r7, sp, #0
 8006858:	6078      	str	r0, [r7, #4]
 800685a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006868:	d103      	bne.n	8006872 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	691b      	ldr	r3, [r3, #16]
 800686e:	60fb      	str	r3, [r7, #12]
 8006870:	e00c      	b.n	800688c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	3308      	adds	r3, #8
 8006876:	60fb      	str	r3, [r7, #12]
 8006878:	e002      	b.n	8006880 <vListInsert+0x2e>
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	60fb      	str	r3, [r7, #12]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	68ba      	ldr	r2, [r7, #8]
 8006888:	429a      	cmp	r2, r3
 800688a:	d2f6      	bcs.n	800687a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	685a      	ldr	r2, [r3, #4]
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	683a      	ldr	r2, [r7, #0]
 800689a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	68fa      	ldr	r2, [r7, #12]
 80068a0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	683a      	ldr	r2, [r7, #0]
 80068a6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	1c5a      	adds	r2, r3, #1
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	601a      	str	r2, [r3, #0]
}
 80068b8:	bf00      	nop
 80068ba:	3714      	adds	r7, #20
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr

080068c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80068c4:	b480      	push	{r7}
 80068c6:	b085      	sub	sp, #20
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	691b      	ldr	r3, [r3, #16]
 80068d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	6892      	ldr	r2, [r2, #8]
 80068da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	6852      	ldr	r2, [r2, #4]
 80068e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	687a      	ldr	r2, [r7, #4]
 80068ec:	429a      	cmp	r2, r3
 80068ee:	d103      	bne.n	80068f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	689a      	ldr	r2, [r3, #8]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	1e5a      	subs	r2, r3, #1
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
}
 800690c:	4618      	mov	r0, r3
 800690e:	3714      	adds	r7, #20
 8006910:	46bd      	mov	sp, r7
 8006912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006916:	4770      	bx	lr

08006918 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b084      	sub	sp, #16
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d10a      	bne.n	8006942 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800692c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006930:	f383 8811 	msr	BASEPRI, r3
 8006934:	f3bf 8f6f 	isb	sy
 8006938:	f3bf 8f4f 	dsb	sy
 800693c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800693e:	bf00      	nop
 8006940:	e7fe      	b.n	8006940 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006942:	f002 fbb7 	bl	80090b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800694e:	68f9      	ldr	r1, [r7, #12]
 8006950:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006952:	fb01 f303 	mul.w	r3, r1, r3
 8006956:	441a      	add	r2, r3
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2200      	movs	r2, #0
 8006960:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006972:	3b01      	subs	r3, #1
 8006974:	68f9      	ldr	r1, [r7, #12]
 8006976:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006978:	fb01 f303 	mul.w	r3, r1, r3
 800697c:	441a      	add	r2, r3
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	22ff      	movs	r2, #255	; 0xff
 8006986:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	22ff      	movs	r2, #255	; 0xff
 800698e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d114      	bne.n	80069c2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	691b      	ldr	r3, [r3, #16]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d01a      	beq.n	80069d6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	3310      	adds	r3, #16
 80069a4:	4618      	mov	r0, r3
 80069a6:	f001 fb5d 	bl	8008064 <xTaskRemoveFromEventList>
 80069aa:	4603      	mov	r3, r0
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d012      	beq.n	80069d6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80069b0:	4b0c      	ldr	r3, [pc, #48]	; (80069e4 <xQueueGenericReset+0xcc>)
 80069b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069b6:	601a      	str	r2, [r3, #0]
 80069b8:	f3bf 8f4f 	dsb	sy
 80069bc:	f3bf 8f6f 	isb	sy
 80069c0:	e009      	b.n	80069d6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	3310      	adds	r3, #16
 80069c6:	4618      	mov	r0, r3
 80069c8:	f7ff fef2 	bl	80067b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	3324      	adds	r3, #36	; 0x24
 80069d0:	4618      	mov	r0, r3
 80069d2:	f7ff feed 	bl	80067b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80069d6:	f002 fb9d 	bl	8009114 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80069da:	2301      	movs	r3, #1
}
 80069dc:	4618      	mov	r0, r3
 80069de:	3710      	adds	r7, #16
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}
 80069e4:	e000ed04 	.word	0xe000ed04

080069e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b08e      	sub	sp, #56	; 0x38
 80069ec:	af02      	add	r7, sp, #8
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	60b9      	str	r1, [r7, #8]
 80069f2:	607a      	str	r2, [r7, #4]
 80069f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10a      	bne.n	8006a12 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80069fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a00:	f383 8811 	msr	BASEPRI, r3
 8006a04:	f3bf 8f6f 	isb	sy
 8006a08:	f3bf 8f4f 	dsb	sy
 8006a0c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006a0e:	bf00      	nop
 8006a10:	e7fe      	b.n	8006a10 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d10a      	bne.n	8006a2e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a1c:	f383 8811 	msr	BASEPRI, r3
 8006a20:	f3bf 8f6f 	isb	sy
 8006a24:	f3bf 8f4f 	dsb	sy
 8006a28:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006a2a:	bf00      	nop
 8006a2c:	e7fe      	b.n	8006a2c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d002      	beq.n	8006a3a <xQueueGenericCreateStatic+0x52>
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d001      	beq.n	8006a3e <xQueueGenericCreateStatic+0x56>
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e000      	b.n	8006a40 <xQueueGenericCreateStatic+0x58>
 8006a3e:	2300      	movs	r3, #0
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d10a      	bne.n	8006a5a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a48:	f383 8811 	msr	BASEPRI, r3
 8006a4c:	f3bf 8f6f 	isb	sy
 8006a50:	f3bf 8f4f 	dsb	sy
 8006a54:	623b      	str	r3, [r7, #32]
}
 8006a56:	bf00      	nop
 8006a58:	e7fe      	b.n	8006a58 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d102      	bne.n	8006a66 <xQueueGenericCreateStatic+0x7e>
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d101      	bne.n	8006a6a <xQueueGenericCreateStatic+0x82>
 8006a66:	2301      	movs	r3, #1
 8006a68:	e000      	b.n	8006a6c <xQueueGenericCreateStatic+0x84>
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d10a      	bne.n	8006a86 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a74:	f383 8811 	msr	BASEPRI, r3
 8006a78:	f3bf 8f6f 	isb	sy
 8006a7c:	f3bf 8f4f 	dsb	sy
 8006a80:	61fb      	str	r3, [r7, #28]
}
 8006a82:	bf00      	nop
 8006a84:	e7fe      	b.n	8006a84 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006a86:	2350      	movs	r3, #80	; 0x50
 8006a88:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	2b50      	cmp	r3, #80	; 0x50
 8006a8e:	d00a      	beq.n	8006aa6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a94:	f383 8811 	msr	BASEPRI, r3
 8006a98:	f3bf 8f6f 	isb	sy
 8006a9c:	f3bf 8f4f 	dsb	sy
 8006aa0:	61bb      	str	r3, [r7, #24]
}
 8006aa2:	bf00      	nop
 8006aa4:	e7fe      	b.n	8006aa4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006aa6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d00d      	beq.n	8006ace <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006aba:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ac0:	9300      	str	r3, [sp, #0]
 8006ac2:	4613      	mov	r3, r2
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	68b9      	ldr	r1, [r7, #8]
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f000 f83f 	bl	8006b4c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	3730      	adds	r7, #48	; 0x30
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bd80      	pop	{r7, pc}

08006ad8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b08a      	sub	sp, #40	; 0x28
 8006adc:	af02      	add	r7, sp, #8
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	4613      	mov	r3, r2
 8006ae4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d10a      	bne.n	8006b02 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006af0:	f383 8811 	msr	BASEPRI, r3
 8006af4:	f3bf 8f6f 	isb	sy
 8006af8:	f3bf 8f4f 	dsb	sy
 8006afc:	613b      	str	r3, [r7, #16]
}
 8006afe:	bf00      	nop
 8006b00:	e7fe      	b.n	8006b00 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	68ba      	ldr	r2, [r7, #8]
 8006b06:	fb02 f303 	mul.w	r3, r2, r3
 8006b0a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	3350      	adds	r3, #80	; 0x50
 8006b10:	4618      	mov	r0, r3
 8006b12:	f002 fbf1 	bl	80092f8 <pvPortMalloc>
 8006b16:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006b18:	69bb      	ldr	r3, [r7, #24]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d011      	beq.n	8006b42 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006b1e:	69bb      	ldr	r3, [r7, #24]
 8006b20:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	3350      	adds	r3, #80	; 0x50
 8006b26:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006b30:	79fa      	ldrb	r2, [r7, #7]
 8006b32:	69bb      	ldr	r3, [r7, #24]
 8006b34:	9300      	str	r3, [sp, #0]
 8006b36:	4613      	mov	r3, r2
 8006b38:	697a      	ldr	r2, [r7, #20]
 8006b3a:	68b9      	ldr	r1, [r7, #8]
 8006b3c:	68f8      	ldr	r0, [r7, #12]
 8006b3e:	f000 f805 	bl	8006b4c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006b42:	69bb      	ldr	r3, [r7, #24]
	}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3720      	adds	r7, #32
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	60b9      	str	r1, [r7, #8]
 8006b56:	607a      	str	r2, [r7, #4]
 8006b58:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d103      	bne.n	8006b68 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006b60:	69bb      	ldr	r3, [r7, #24]
 8006b62:	69ba      	ldr	r2, [r7, #24]
 8006b64:	601a      	str	r2, [r3, #0]
 8006b66:	e002      	b.n	8006b6e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006b6e:	69bb      	ldr	r3, [r7, #24]
 8006b70:	68fa      	ldr	r2, [r7, #12]
 8006b72:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006b74:	69bb      	ldr	r3, [r7, #24]
 8006b76:	68ba      	ldr	r2, [r7, #8]
 8006b78:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006b7a:	2101      	movs	r1, #1
 8006b7c:	69b8      	ldr	r0, [r7, #24]
 8006b7e:	f7ff fecb 	bl	8006918 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006b82:	69bb      	ldr	r3, [r7, #24]
 8006b84:	78fa      	ldrb	r2, [r7, #3]
 8006b86:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006b8a:	bf00      	nop
 8006b8c:	3710      	adds	r7, #16
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}

08006b92 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8006b92:	b590      	push	{r4, r7, lr}
 8006b94:	b087      	sub	sp, #28
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d10a      	bne.n	8006bba <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8006ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ba8:	f383 8811 	msr	BASEPRI, r3
 8006bac:	f3bf 8f6f 	isb	sy
 8006bb0:	f3bf 8f4f 	dsb	sy
 8006bb4:	60fb      	str	r3, [r7, #12]
}
 8006bb6:	bf00      	nop
 8006bb8:	e7fe      	b.n	8006bb8 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	689c      	ldr	r4, [r3, #8]
 8006bbe:	f001 fc0f 	bl	80083e0 <xTaskGetCurrentTaskHandle>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	429c      	cmp	r4, r3
 8006bc6:	d111      	bne.n	8006bec <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	68db      	ldr	r3, [r3, #12]
 8006bcc:	1e5a      	subs	r2, r3, #1
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d105      	bne.n	8006be6 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8006bda:	2300      	movs	r3, #0
 8006bdc:	2200      	movs	r2, #0
 8006bde:	2100      	movs	r1, #0
 8006be0:	6938      	ldr	r0, [r7, #16]
 8006be2:	f000 f841 	bl	8006c68 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8006be6:	2301      	movs	r3, #1
 8006be8:	617b      	str	r3, [r7, #20]
 8006bea:	e001      	b.n	8006bf0 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8006bec:	2300      	movs	r3, #0
 8006bee:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006bf0:	697b      	ldr	r3, [r7, #20]
	}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	371c      	adds	r7, #28
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd90      	pop	{r4, r7, pc}

08006bfa <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006bfa:	b590      	push	{r4, r7, lr}
 8006bfc:	b087      	sub	sp, #28
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
 8006c02:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d10a      	bne.n	8006c24 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8006c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c12:	f383 8811 	msr	BASEPRI, r3
 8006c16:	f3bf 8f6f 	isb	sy
 8006c1a:	f3bf 8f4f 	dsb	sy
 8006c1e:	60fb      	str	r3, [r7, #12]
}
 8006c20:	bf00      	nop
 8006c22:	e7fe      	b.n	8006c22 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	689c      	ldr	r4, [r3, #8]
 8006c28:	f001 fbda 	bl	80083e0 <xTaskGetCurrentTaskHandle>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	429c      	cmp	r4, r3
 8006c30:	d107      	bne.n	8006c42 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	1c5a      	adds	r2, r3, #1
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	617b      	str	r3, [r7, #20]
 8006c40:	e00c      	b.n	8006c5c <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006c42:	6839      	ldr	r1, [r7, #0]
 8006c44:	6938      	ldr	r0, [r7, #16]
 8006c46:	f000 fa89 	bl	800715c <xQueueSemaphoreTake>
 8006c4a:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d004      	beq.n	8006c5c <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	1c5a      	adds	r2, r3, #1
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8006c5c:	697b      	ldr	r3, [r7, #20]
	}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	371c      	adds	r7, #28
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd90      	pop	{r4, r7, pc}
	...

08006c68 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b08e      	sub	sp, #56	; 0x38
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	607a      	str	r2, [r7, #4]
 8006c74:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006c76:	2300      	movs	r3, #0
 8006c78:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d10a      	bne.n	8006c9a <xQueueGenericSend+0x32>
	__asm volatile
 8006c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c88:	f383 8811 	msr	BASEPRI, r3
 8006c8c:	f3bf 8f6f 	isb	sy
 8006c90:	f3bf 8f4f 	dsb	sy
 8006c94:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006c96:	bf00      	nop
 8006c98:	e7fe      	b.n	8006c98 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d103      	bne.n	8006ca8 <xQueueGenericSend+0x40>
 8006ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d101      	bne.n	8006cac <xQueueGenericSend+0x44>
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e000      	b.n	8006cae <xQueueGenericSend+0x46>
 8006cac:	2300      	movs	r3, #0
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d10a      	bne.n	8006cc8 <xQueueGenericSend+0x60>
	__asm volatile
 8006cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cb6:	f383 8811 	msr	BASEPRI, r3
 8006cba:	f3bf 8f6f 	isb	sy
 8006cbe:	f3bf 8f4f 	dsb	sy
 8006cc2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006cc4:	bf00      	nop
 8006cc6:	e7fe      	b.n	8006cc6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	2b02      	cmp	r3, #2
 8006ccc:	d103      	bne.n	8006cd6 <xQueueGenericSend+0x6e>
 8006cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cd2:	2b01      	cmp	r3, #1
 8006cd4:	d101      	bne.n	8006cda <xQueueGenericSend+0x72>
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e000      	b.n	8006cdc <xQueueGenericSend+0x74>
 8006cda:	2300      	movs	r3, #0
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d10a      	bne.n	8006cf6 <xQueueGenericSend+0x8e>
	__asm volatile
 8006ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ce4:	f383 8811 	msr	BASEPRI, r3
 8006ce8:	f3bf 8f6f 	isb	sy
 8006cec:	f3bf 8f4f 	dsb	sy
 8006cf0:	623b      	str	r3, [r7, #32]
}
 8006cf2:	bf00      	nop
 8006cf4:	e7fe      	b.n	8006cf4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006cf6:	f001 fb83 	bl	8008400 <xTaskGetSchedulerState>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d102      	bne.n	8006d06 <xQueueGenericSend+0x9e>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d101      	bne.n	8006d0a <xQueueGenericSend+0xa2>
 8006d06:	2301      	movs	r3, #1
 8006d08:	e000      	b.n	8006d0c <xQueueGenericSend+0xa4>
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d10a      	bne.n	8006d26 <xQueueGenericSend+0xbe>
	__asm volatile
 8006d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d14:	f383 8811 	msr	BASEPRI, r3
 8006d18:	f3bf 8f6f 	isb	sy
 8006d1c:	f3bf 8f4f 	dsb	sy
 8006d20:	61fb      	str	r3, [r7, #28]
}
 8006d22:	bf00      	nop
 8006d24:	e7fe      	b.n	8006d24 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d26:	f002 f9c5 	bl	80090b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d302      	bcc.n	8006d3c <xQueueGenericSend+0xd4>
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	2b02      	cmp	r3, #2
 8006d3a:	d129      	bne.n	8006d90 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d3c:	683a      	ldr	r2, [r7, #0]
 8006d3e:	68b9      	ldr	r1, [r7, #8]
 8006d40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d42:	f000 fbaf 	bl	80074a4 <prvCopyDataToQueue>
 8006d46:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d010      	beq.n	8006d72 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d52:	3324      	adds	r3, #36	; 0x24
 8006d54:	4618      	mov	r0, r3
 8006d56:	f001 f985 	bl	8008064 <xTaskRemoveFromEventList>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d013      	beq.n	8006d88 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006d60:	4b3f      	ldr	r3, [pc, #252]	; (8006e60 <xQueueGenericSend+0x1f8>)
 8006d62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d66:	601a      	str	r2, [r3, #0]
 8006d68:	f3bf 8f4f 	dsb	sy
 8006d6c:	f3bf 8f6f 	isb	sy
 8006d70:	e00a      	b.n	8006d88 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d007      	beq.n	8006d88 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006d78:	4b39      	ldr	r3, [pc, #228]	; (8006e60 <xQueueGenericSend+0x1f8>)
 8006d7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d7e:	601a      	str	r2, [r3, #0]
 8006d80:	f3bf 8f4f 	dsb	sy
 8006d84:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006d88:	f002 f9c4 	bl	8009114 <vPortExitCritical>
				return pdPASS;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e063      	b.n	8006e58 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d103      	bne.n	8006d9e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006d96:	f002 f9bd 	bl	8009114 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	e05c      	b.n	8006e58 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d106      	bne.n	8006db2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006da4:	f107 0314 	add.w	r3, r7, #20
 8006da8:	4618      	mov	r0, r3
 8006daa:	f001 f9bf 	bl	800812c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006dae:	2301      	movs	r3, #1
 8006db0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006db2:	f002 f9af 	bl	8009114 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006db6:	f000 ff1f 	bl	8007bf8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006dba:	f002 f97b 	bl	80090b4 <vPortEnterCritical>
 8006dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dc0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006dc4:	b25b      	sxtb	r3, r3
 8006dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dca:	d103      	bne.n	8006dd4 <xQueueGenericSend+0x16c>
 8006dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006dda:	b25b      	sxtb	r3, r3
 8006ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006de0:	d103      	bne.n	8006dea <xQueueGenericSend+0x182>
 8006de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de4:	2200      	movs	r2, #0
 8006de6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006dea:	f002 f993 	bl	8009114 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006dee:	1d3a      	adds	r2, r7, #4
 8006df0:	f107 0314 	add.w	r3, r7, #20
 8006df4:	4611      	mov	r1, r2
 8006df6:	4618      	mov	r0, r3
 8006df8:	f001 f9ae 	bl	8008158 <xTaskCheckForTimeOut>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d124      	bne.n	8006e4c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006e02:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e04:	f000 fc46 	bl	8007694 <prvIsQueueFull>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d018      	beq.n	8006e40 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e10:	3310      	adds	r3, #16
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	4611      	mov	r1, r2
 8006e16:	4618      	mov	r0, r3
 8006e18:	f001 f8d4 	bl	8007fc4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006e1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e1e:	f000 fbd1 	bl	80075c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006e22:	f000 fef7 	bl	8007c14 <xTaskResumeAll>
 8006e26:	4603      	mov	r3, r0
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	f47f af7c 	bne.w	8006d26 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006e2e:	4b0c      	ldr	r3, [pc, #48]	; (8006e60 <xQueueGenericSend+0x1f8>)
 8006e30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e34:	601a      	str	r2, [r3, #0]
 8006e36:	f3bf 8f4f 	dsb	sy
 8006e3a:	f3bf 8f6f 	isb	sy
 8006e3e:	e772      	b.n	8006d26 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006e40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e42:	f000 fbbf 	bl	80075c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006e46:	f000 fee5 	bl	8007c14 <xTaskResumeAll>
 8006e4a:	e76c      	b.n	8006d26 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006e4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e4e:	f000 fbb9 	bl	80075c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006e52:	f000 fedf 	bl	8007c14 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006e56:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3738      	adds	r7, #56	; 0x38
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}
 8006e60:	e000ed04 	.word	0xe000ed04

08006e64 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b090      	sub	sp, #64	; 0x40
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	607a      	str	r2, [r7, #4]
 8006e70:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d10a      	bne.n	8006e92 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e80:	f383 8811 	msr	BASEPRI, r3
 8006e84:	f3bf 8f6f 	isb	sy
 8006e88:	f3bf 8f4f 	dsb	sy
 8006e8c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006e8e:	bf00      	nop
 8006e90:	e7fe      	b.n	8006e90 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d103      	bne.n	8006ea0 <xQueueGenericSendFromISR+0x3c>
 8006e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d101      	bne.n	8006ea4 <xQueueGenericSendFromISR+0x40>
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	e000      	b.n	8006ea6 <xQueueGenericSendFromISR+0x42>
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d10a      	bne.n	8006ec0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eae:	f383 8811 	msr	BASEPRI, r3
 8006eb2:	f3bf 8f6f 	isb	sy
 8006eb6:	f3bf 8f4f 	dsb	sy
 8006eba:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006ebc:	bf00      	nop
 8006ebe:	e7fe      	b.n	8006ebe <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	2b02      	cmp	r3, #2
 8006ec4:	d103      	bne.n	8006ece <xQueueGenericSendFromISR+0x6a>
 8006ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d101      	bne.n	8006ed2 <xQueueGenericSendFromISR+0x6e>
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e000      	b.n	8006ed4 <xQueueGenericSendFromISR+0x70>
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d10a      	bne.n	8006eee <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006edc:	f383 8811 	msr	BASEPRI, r3
 8006ee0:	f3bf 8f6f 	isb	sy
 8006ee4:	f3bf 8f4f 	dsb	sy
 8006ee8:	623b      	str	r3, [r7, #32]
}
 8006eea:	bf00      	nop
 8006eec:	e7fe      	b.n	8006eec <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006eee:	f002 f9c3 	bl	8009278 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006ef2:	f3ef 8211 	mrs	r2, BASEPRI
 8006ef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006efa:	f383 8811 	msr	BASEPRI, r3
 8006efe:	f3bf 8f6f 	isb	sy
 8006f02:	f3bf 8f4f 	dsb	sy
 8006f06:	61fa      	str	r2, [r7, #28]
 8006f08:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006f0a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f0c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d302      	bcc.n	8006f20 <xQueueGenericSendFromISR+0xbc>
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	2b02      	cmp	r3, #2
 8006f1e:	d12f      	bne.n	8006f80 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006f20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006f30:	683a      	ldr	r2, [r7, #0]
 8006f32:	68b9      	ldr	r1, [r7, #8]
 8006f34:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006f36:	f000 fab5 	bl	80074a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006f3a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f42:	d112      	bne.n	8006f6a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d016      	beq.n	8006f7a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f4e:	3324      	adds	r3, #36	; 0x24
 8006f50:	4618      	mov	r0, r3
 8006f52:	f001 f887 	bl	8008064 <xTaskRemoveFromEventList>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d00e      	beq.n	8006f7a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00b      	beq.n	8006f7a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2201      	movs	r2, #1
 8006f66:	601a      	str	r2, [r3, #0]
 8006f68:	e007      	b.n	8006f7a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006f6a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006f6e:	3301      	adds	r3, #1
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	b25a      	sxtb	r2, r3
 8006f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006f7e:	e001      	b.n	8006f84 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006f80:	2300      	movs	r3, #0
 8006f82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f86:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006f8e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006f90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3740      	adds	r7, #64	; 0x40
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
	...

08006f9c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b08c      	sub	sp, #48	; 0x30
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	60f8      	str	r0, [r7, #12]
 8006fa4:	60b9      	str	r1, [r7, #8]
 8006fa6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d10a      	bne.n	8006fcc <xQueueReceive+0x30>
	__asm volatile
 8006fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fba:	f383 8811 	msr	BASEPRI, r3
 8006fbe:	f3bf 8f6f 	isb	sy
 8006fc2:	f3bf 8f4f 	dsb	sy
 8006fc6:	623b      	str	r3, [r7, #32]
}
 8006fc8:	bf00      	nop
 8006fca:	e7fe      	b.n	8006fca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d103      	bne.n	8006fda <xQueueReceive+0x3e>
 8006fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d101      	bne.n	8006fde <xQueueReceive+0x42>
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e000      	b.n	8006fe0 <xQueueReceive+0x44>
 8006fde:	2300      	movs	r3, #0
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d10a      	bne.n	8006ffa <xQueueReceive+0x5e>
	__asm volatile
 8006fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fe8:	f383 8811 	msr	BASEPRI, r3
 8006fec:	f3bf 8f6f 	isb	sy
 8006ff0:	f3bf 8f4f 	dsb	sy
 8006ff4:	61fb      	str	r3, [r7, #28]
}
 8006ff6:	bf00      	nop
 8006ff8:	e7fe      	b.n	8006ff8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006ffa:	f001 fa01 	bl	8008400 <xTaskGetSchedulerState>
 8006ffe:	4603      	mov	r3, r0
 8007000:	2b00      	cmp	r3, #0
 8007002:	d102      	bne.n	800700a <xQueueReceive+0x6e>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d101      	bne.n	800700e <xQueueReceive+0x72>
 800700a:	2301      	movs	r3, #1
 800700c:	e000      	b.n	8007010 <xQueueReceive+0x74>
 800700e:	2300      	movs	r3, #0
 8007010:	2b00      	cmp	r3, #0
 8007012:	d10a      	bne.n	800702a <xQueueReceive+0x8e>
	__asm volatile
 8007014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007018:	f383 8811 	msr	BASEPRI, r3
 800701c:	f3bf 8f6f 	isb	sy
 8007020:	f3bf 8f4f 	dsb	sy
 8007024:	61bb      	str	r3, [r7, #24]
}
 8007026:	bf00      	nop
 8007028:	e7fe      	b.n	8007028 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800702a:	f002 f843 	bl	80090b4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800702e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007032:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007036:	2b00      	cmp	r3, #0
 8007038:	d01f      	beq.n	800707a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800703a:	68b9      	ldr	r1, [r7, #8]
 800703c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800703e:	f000 fa9b 	bl	8007578 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007044:	1e5a      	subs	r2, r3, #1
 8007046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007048:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800704a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800704c:	691b      	ldr	r3, [r3, #16]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d00f      	beq.n	8007072 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007054:	3310      	adds	r3, #16
 8007056:	4618      	mov	r0, r3
 8007058:	f001 f804 	bl	8008064 <xTaskRemoveFromEventList>
 800705c:	4603      	mov	r3, r0
 800705e:	2b00      	cmp	r3, #0
 8007060:	d007      	beq.n	8007072 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007062:	4b3d      	ldr	r3, [pc, #244]	; (8007158 <xQueueReceive+0x1bc>)
 8007064:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007068:	601a      	str	r2, [r3, #0]
 800706a:	f3bf 8f4f 	dsb	sy
 800706e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007072:	f002 f84f 	bl	8009114 <vPortExitCritical>
				return pdPASS;
 8007076:	2301      	movs	r3, #1
 8007078:	e069      	b.n	800714e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d103      	bne.n	8007088 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007080:	f002 f848 	bl	8009114 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007084:	2300      	movs	r3, #0
 8007086:	e062      	b.n	800714e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800708a:	2b00      	cmp	r3, #0
 800708c:	d106      	bne.n	800709c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800708e:	f107 0310 	add.w	r3, r7, #16
 8007092:	4618      	mov	r0, r3
 8007094:	f001 f84a 	bl	800812c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007098:	2301      	movs	r3, #1
 800709a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800709c:	f002 f83a 	bl	8009114 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80070a0:	f000 fdaa 	bl	8007bf8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80070a4:	f002 f806 	bl	80090b4 <vPortEnterCritical>
 80070a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80070ae:	b25b      	sxtb	r3, r3
 80070b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070b4:	d103      	bne.n	80070be <xQueueReceive+0x122>
 80070b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b8:	2200      	movs	r2, #0
 80070ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80070c4:	b25b      	sxtb	r3, r3
 80070c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ca:	d103      	bne.n	80070d4 <xQueueReceive+0x138>
 80070cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ce:	2200      	movs	r2, #0
 80070d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80070d4:	f002 f81e 	bl	8009114 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80070d8:	1d3a      	adds	r2, r7, #4
 80070da:	f107 0310 	add.w	r3, r7, #16
 80070de:	4611      	mov	r1, r2
 80070e0:	4618      	mov	r0, r3
 80070e2:	f001 f839 	bl	8008158 <xTaskCheckForTimeOut>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d123      	bne.n	8007134 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80070ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80070ee:	f000 fabb 	bl	8007668 <prvIsQueueEmpty>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d017      	beq.n	8007128 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80070f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070fa:	3324      	adds	r3, #36	; 0x24
 80070fc:	687a      	ldr	r2, [r7, #4]
 80070fe:	4611      	mov	r1, r2
 8007100:	4618      	mov	r0, r3
 8007102:	f000 ff5f 	bl	8007fc4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007106:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007108:	f000 fa5c 	bl	80075c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800710c:	f000 fd82 	bl	8007c14 <xTaskResumeAll>
 8007110:	4603      	mov	r3, r0
 8007112:	2b00      	cmp	r3, #0
 8007114:	d189      	bne.n	800702a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007116:	4b10      	ldr	r3, [pc, #64]	; (8007158 <xQueueReceive+0x1bc>)
 8007118:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800711c:	601a      	str	r2, [r3, #0]
 800711e:	f3bf 8f4f 	dsb	sy
 8007122:	f3bf 8f6f 	isb	sy
 8007126:	e780      	b.n	800702a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007128:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800712a:	f000 fa4b 	bl	80075c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800712e:	f000 fd71 	bl	8007c14 <xTaskResumeAll>
 8007132:	e77a      	b.n	800702a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007134:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007136:	f000 fa45 	bl	80075c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800713a:	f000 fd6b 	bl	8007c14 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800713e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007140:	f000 fa92 	bl	8007668 <prvIsQueueEmpty>
 8007144:	4603      	mov	r3, r0
 8007146:	2b00      	cmp	r3, #0
 8007148:	f43f af6f 	beq.w	800702a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800714c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800714e:	4618      	mov	r0, r3
 8007150:	3730      	adds	r7, #48	; 0x30
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
 8007156:	bf00      	nop
 8007158:	e000ed04 	.word	0xe000ed04

0800715c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b08e      	sub	sp, #56	; 0x38
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007166:	2300      	movs	r3, #0
 8007168:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800716e:	2300      	movs	r3, #0
 8007170:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007174:	2b00      	cmp	r3, #0
 8007176:	d10a      	bne.n	800718e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8007178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800717c:	f383 8811 	msr	BASEPRI, r3
 8007180:	f3bf 8f6f 	isb	sy
 8007184:	f3bf 8f4f 	dsb	sy
 8007188:	623b      	str	r3, [r7, #32]
}
 800718a:	bf00      	nop
 800718c:	e7fe      	b.n	800718c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800718e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00a      	beq.n	80071ac <xQueueSemaphoreTake+0x50>
	__asm volatile
 8007196:	f04f 0350 	mov.w	r3, #80	; 0x50
 800719a:	f383 8811 	msr	BASEPRI, r3
 800719e:	f3bf 8f6f 	isb	sy
 80071a2:	f3bf 8f4f 	dsb	sy
 80071a6:	61fb      	str	r3, [r7, #28]
}
 80071a8:	bf00      	nop
 80071aa:	e7fe      	b.n	80071aa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80071ac:	f001 f928 	bl	8008400 <xTaskGetSchedulerState>
 80071b0:	4603      	mov	r3, r0
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d102      	bne.n	80071bc <xQueueSemaphoreTake+0x60>
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d101      	bne.n	80071c0 <xQueueSemaphoreTake+0x64>
 80071bc:	2301      	movs	r3, #1
 80071be:	e000      	b.n	80071c2 <xQueueSemaphoreTake+0x66>
 80071c0:	2300      	movs	r3, #0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d10a      	bne.n	80071dc <xQueueSemaphoreTake+0x80>
	__asm volatile
 80071c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ca:	f383 8811 	msr	BASEPRI, r3
 80071ce:	f3bf 8f6f 	isb	sy
 80071d2:	f3bf 8f4f 	dsb	sy
 80071d6:	61bb      	str	r3, [r7, #24]
}
 80071d8:	bf00      	nop
 80071da:	e7fe      	b.n	80071da <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80071dc:	f001 ff6a 	bl	80090b4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80071e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071e4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80071e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d024      	beq.n	8007236 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80071ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ee:	1e5a      	subs	r2, r3, #1
 80071f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071f2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80071f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d104      	bne.n	8007206 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80071fc:	f001 fa76 	bl	80086ec <pvTaskIncrementMutexHeldCount>
 8007200:	4602      	mov	r2, r0
 8007202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007204:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d00f      	beq.n	800722e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800720e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007210:	3310      	adds	r3, #16
 8007212:	4618      	mov	r0, r3
 8007214:	f000 ff26 	bl	8008064 <xTaskRemoveFromEventList>
 8007218:	4603      	mov	r3, r0
 800721a:	2b00      	cmp	r3, #0
 800721c:	d007      	beq.n	800722e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800721e:	4b54      	ldr	r3, [pc, #336]	; (8007370 <xQueueSemaphoreTake+0x214>)
 8007220:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007224:	601a      	str	r2, [r3, #0]
 8007226:	f3bf 8f4f 	dsb	sy
 800722a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800722e:	f001 ff71 	bl	8009114 <vPortExitCritical>
				return pdPASS;
 8007232:	2301      	movs	r3, #1
 8007234:	e097      	b.n	8007366 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d111      	bne.n	8007260 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800723c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800723e:	2b00      	cmp	r3, #0
 8007240:	d00a      	beq.n	8007258 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8007242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007246:	f383 8811 	msr	BASEPRI, r3
 800724a:	f3bf 8f6f 	isb	sy
 800724e:	f3bf 8f4f 	dsb	sy
 8007252:	617b      	str	r3, [r7, #20]
}
 8007254:	bf00      	nop
 8007256:	e7fe      	b.n	8007256 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007258:	f001 ff5c 	bl	8009114 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800725c:	2300      	movs	r3, #0
 800725e:	e082      	b.n	8007366 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007262:	2b00      	cmp	r3, #0
 8007264:	d106      	bne.n	8007274 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007266:	f107 030c 	add.w	r3, r7, #12
 800726a:	4618      	mov	r0, r3
 800726c:	f000 ff5e 	bl	800812c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007270:	2301      	movs	r3, #1
 8007272:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007274:	f001 ff4e 	bl	8009114 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007278:	f000 fcbe 	bl	8007bf8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800727c:	f001 ff1a 	bl	80090b4 <vPortEnterCritical>
 8007280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007282:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007286:	b25b      	sxtb	r3, r3
 8007288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800728c:	d103      	bne.n	8007296 <xQueueSemaphoreTake+0x13a>
 800728e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007290:	2200      	movs	r2, #0
 8007292:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007298:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800729c:	b25b      	sxtb	r3, r3
 800729e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072a2:	d103      	bne.n	80072ac <xQueueSemaphoreTake+0x150>
 80072a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072a6:	2200      	movs	r2, #0
 80072a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80072ac:	f001 ff32 	bl	8009114 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80072b0:	463a      	mov	r2, r7
 80072b2:	f107 030c 	add.w	r3, r7, #12
 80072b6:	4611      	mov	r1, r2
 80072b8:	4618      	mov	r0, r3
 80072ba:	f000 ff4d 	bl	8008158 <xTaskCheckForTimeOut>
 80072be:	4603      	mov	r3, r0
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d132      	bne.n	800732a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80072c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80072c6:	f000 f9cf 	bl	8007668 <prvIsQueueEmpty>
 80072ca:	4603      	mov	r3, r0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d026      	beq.n	800731e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80072d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d109      	bne.n	80072ec <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80072d8:	f001 feec 	bl	80090b4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80072dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	4618      	mov	r0, r3
 80072e2:	f001 f8ab 	bl	800843c <xTaskPriorityInherit>
 80072e6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80072e8:	f001 ff14 	bl	8009114 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80072ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072ee:	3324      	adds	r3, #36	; 0x24
 80072f0:	683a      	ldr	r2, [r7, #0]
 80072f2:	4611      	mov	r1, r2
 80072f4:	4618      	mov	r0, r3
 80072f6:	f000 fe65 	bl	8007fc4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80072fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80072fc:	f000 f962 	bl	80075c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007300:	f000 fc88 	bl	8007c14 <xTaskResumeAll>
 8007304:	4603      	mov	r3, r0
 8007306:	2b00      	cmp	r3, #0
 8007308:	f47f af68 	bne.w	80071dc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800730c:	4b18      	ldr	r3, [pc, #96]	; (8007370 <xQueueSemaphoreTake+0x214>)
 800730e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007312:	601a      	str	r2, [r3, #0]
 8007314:	f3bf 8f4f 	dsb	sy
 8007318:	f3bf 8f6f 	isb	sy
 800731c:	e75e      	b.n	80071dc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800731e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007320:	f000 f950 	bl	80075c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007324:	f000 fc76 	bl	8007c14 <xTaskResumeAll>
 8007328:	e758      	b.n	80071dc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800732a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800732c:	f000 f94a 	bl	80075c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007330:	f000 fc70 	bl	8007c14 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007334:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007336:	f000 f997 	bl	8007668 <prvIsQueueEmpty>
 800733a:	4603      	mov	r3, r0
 800733c:	2b00      	cmp	r3, #0
 800733e:	f43f af4d 	beq.w	80071dc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007344:	2b00      	cmp	r3, #0
 8007346:	d00d      	beq.n	8007364 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8007348:	f001 feb4 	bl	80090b4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800734c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800734e:	f000 f891 	bl	8007474 <prvGetDisinheritPriorityAfterTimeout>
 8007352:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007356:	689b      	ldr	r3, [r3, #8]
 8007358:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800735a:	4618      	mov	r0, r3
 800735c:	f001 f944 	bl	80085e8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007360:	f001 fed8 	bl	8009114 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007364:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007366:	4618      	mov	r0, r3
 8007368:	3738      	adds	r7, #56	; 0x38
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}
 800736e:	bf00      	nop
 8007370:	e000ed04 	.word	0xe000ed04

08007374 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b08e      	sub	sp, #56	; 0x38
 8007378:	af00      	add	r7, sp, #0
 800737a:	60f8      	str	r0, [r7, #12]
 800737c:	60b9      	str	r1, [r7, #8]
 800737e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007386:	2b00      	cmp	r3, #0
 8007388:	d10a      	bne.n	80073a0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800738a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800738e:	f383 8811 	msr	BASEPRI, r3
 8007392:	f3bf 8f6f 	isb	sy
 8007396:	f3bf 8f4f 	dsb	sy
 800739a:	623b      	str	r3, [r7, #32]
}
 800739c:	bf00      	nop
 800739e:	e7fe      	b.n	800739e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d103      	bne.n	80073ae <xQueueReceiveFromISR+0x3a>
 80073a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d101      	bne.n	80073b2 <xQueueReceiveFromISR+0x3e>
 80073ae:	2301      	movs	r3, #1
 80073b0:	e000      	b.n	80073b4 <xQueueReceiveFromISR+0x40>
 80073b2:	2300      	movs	r3, #0
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d10a      	bne.n	80073ce <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80073b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073bc:	f383 8811 	msr	BASEPRI, r3
 80073c0:	f3bf 8f6f 	isb	sy
 80073c4:	f3bf 8f4f 	dsb	sy
 80073c8:	61fb      	str	r3, [r7, #28]
}
 80073ca:	bf00      	nop
 80073cc:	e7fe      	b.n	80073cc <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80073ce:	f001 ff53 	bl	8009278 <vPortValidateInterruptPriority>
	__asm volatile
 80073d2:	f3ef 8211 	mrs	r2, BASEPRI
 80073d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073da:	f383 8811 	msr	BASEPRI, r3
 80073de:	f3bf 8f6f 	isb	sy
 80073e2:	f3bf 8f4f 	dsb	sy
 80073e6:	61ba      	str	r2, [r7, #24]
 80073e8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80073ea:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80073ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80073ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073f2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80073f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d02f      	beq.n	800745a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80073fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007400:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007404:	68b9      	ldr	r1, [r7, #8]
 8007406:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007408:	f000 f8b6 	bl	8007578 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800740c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800740e:	1e5a      	subs	r2, r3, #1
 8007410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007412:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007414:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800741c:	d112      	bne.n	8007444 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800741e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d016      	beq.n	8007454 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007428:	3310      	adds	r3, #16
 800742a:	4618      	mov	r0, r3
 800742c:	f000 fe1a 	bl	8008064 <xTaskRemoveFromEventList>
 8007430:	4603      	mov	r3, r0
 8007432:	2b00      	cmp	r3, #0
 8007434:	d00e      	beq.n	8007454 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d00b      	beq.n	8007454 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2201      	movs	r2, #1
 8007440:	601a      	str	r2, [r3, #0]
 8007442:	e007      	b.n	8007454 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007444:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007448:	3301      	adds	r3, #1
 800744a:	b2db      	uxtb	r3, r3
 800744c:	b25a      	sxtb	r2, r3
 800744e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007450:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007454:	2301      	movs	r3, #1
 8007456:	637b      	str	r3, [r7, #52]	; 0x34
 8007458:	e001      	b.n	800745e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800745a:	2300      	movs	r3, #0
 800745c:	637b      	str	r3, [r7, #52]	; 0x34
 800745e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007460:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007462:	693b      	ldr	r3, [r7, #16]
 8007464:	f383 8811 	msr	BASEPRI, r3
}
 8007468:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800746a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800746c:	4618      	mov	r0, r3
 800746e:	3738      	adds	r7, #56	; 0x38
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007474:	b480      	push	{r7}
 8007476:	b085      	sub	sp, #20
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007480:	2b00      	cmp	r3, #0
 8007482:	d006      	beq.n	8007492 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800748e:	60fb      	str	r3, [r7, #12]
 8007490:	e001      	b.n	8007496 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007492:	2300      	movs	r3, #0
 8007494:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007496:	68fb      	ldr	r3, [r7, #12]
	}
 8007498:	4618      	mov	r0, r3
 800749a:	3714      	adds	r7, #20
 800749c:	46bd      	mov	sp, r7
 800749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a2:	4770      	bx	lr

080074a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b086      	sub	sp, #24
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80074b0:	2300      	movs	r3, #0
 80074b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d10d      	bne.n	80074de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d14d      	bne.n	8007566 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	4618      	mov	r0, r3
 80074d0:	f001 f81c 	bl	800850c <xTaskPriorityDisinherit>
 80074d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2200      	movs	r2, #0
 80074da:	609a      	str	r2, [r3, #8]
 80074dc:	e043      	b.n	8007566 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d119      	bne.n	8007518 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	6858      	ldr	r0, [r3, #4]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ec:	461a      	mov	r2, r3
 80074ee:	68b9      	ldr	r1, [r7, #8]
 80074f0:	f002 f916 	bl	8009720 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	685a      	ldr	r2, [r3, #4]
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074fc:	441a      	add	r2, r3
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	685a      	ldr	r2, [r3, #4]
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	429a      	cmp	r2, r3
 800750c:	d32b      	bcc.n	8007566 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	605a      	str	r2, [r3, #4]
 8007516:	e026      	b.n	8007566 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	68d8      	ldr	r0, [r3, #12]
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007520:	461a      	mov	r2, r3
 8007522:	68b9      	ldr	r1, [r7, #8]
 8007524:	f002 f8fc 	bl	8009720 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	68da      	ldr	r2, [r3, #12]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007530:	425b      	negs	r3, r3
 8007532:	441a      	add	r2, r3
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	68da      	ldr	r2, [r3, #12]
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	429a      	cmp	r2, r3
 8007542:	d207      	bcs.n	8007554 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	689a      	ldr	r2, [r3, #8]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800754c:	425b      	negs	r3, r3
 800754e:	441a      	add	r2, r3
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2b02      	cmp	r3, #2
 8007558:	d105      	bne.n	8007566 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d002      	beq.n	8007566 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	3b01      	subs	r3, #1
 8007564:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	1c5a      	adds	r2, r3, #1
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800756e:	697b      	ldr	r3, [r7, #20]
}
 8007570:	4618      	mov	r0, r3
 8007572:	3718      	adds	r7, #24
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007586:	2b00      	cmp	r3, #0
 8007588:	d018      	beq.n	80075bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	68da      	ldr	r2, [r3, #12]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007592:	441a      	add	r2, r3
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	68da      	ldr	r2, [r3, #12]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d303      	bcc.n	80075ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	68d9      	ldr	r1, [r3, #12]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b4:	461a      	mov	r2, r3
 80075b6:	6838      	ldr	r0, [r7, #0]
 80075b8:	f002 f8b2 	bl	8009720 <memcpy>
	}
}
 80075bc:	bf00      	nop
 80075be:	3708      	adds	r7, #8
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80075cc:	f001 fd72 	bl	80090b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80075d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80075d8:	e011      	b.n	80075fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d012      	beq.n	8007608 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	3324      	adds	r3, #36	; 0x24
 80075e6:	4618      	mov	r0, r3
 80075e8:	f000 fd3c 	bl	8008064 <xTaskRemoveFromEventList>
 80075ec:	4603      	mov	r3, r0
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d001      	beq.n	80075f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80075f2:	f000 fe13 	bl	800821c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80075f6:	7bfb      	ldrb	r3, [r7, #15]
 80075f8:	3b01      	subs	r3, #1
 80075fa:	b2db      	uxtb	r3, r3
 80075fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80075fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007602:	2b00      	cmp	r3, #0
 8007604:	dce9      	bgt.n	80075da <prvUnlockQueue+0x16>
 8007606:	e000      	b.n	800760a <prvUnlockQueue+0x46>
					break;
 8007608:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	22ff      	movs	r2, #255	; 0xff
 800760e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007612:	f001 fd7f 	bl	8009114 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007616:	f001 fd4d 	bl	80090b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007620:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007622:	e011      	b.n	8007648 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	691b      	ldr	r3, [r3, #16]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d012      	beq.n	8007652 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	3310      	adds	r3, #16
 8007630:	4618      	mov	r0, r3
 8007632:	f000 fd17 	bl	8008064 <xTaskRemoveFromEventList>
 8007636:	4603      	mov	r3, r0
 8007638:	2b00      	cmp	r3, #0
 800763a:	d001      	beq.n	8007640 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800763c:	f000 fdee 	bl	800821c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007640:	7bbb      	ldrb	r3, [r7, #14]
 8007642:	3b01      	subs	r3, #1
 8007644:	b2db      	uxtb	r3, r3
 8007646:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007648:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800764c:	2b00      	cmp	r3, #0
 800764e:	dce9      	bgt.n	8007624 <prvUnlockQueue+0x60>
 8007650:	e000      	b.n	8007654 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007652:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	22ff      	movs	r2, #255	; 0xff
 8007658:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800765c:	f001 fd5a 	bl	8009114 <vPortExitCritical>
}
 8007660:	bf00      	nop
 8007662:	3710      	adds	r7, #16
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007670:	f001 fd20 	bl	80090b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007678:	2b00      	cmp	r3, #0
 800767a:	d102      	bne.n	8007682 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800767c:	2301      	movs	r3, #1
 800767e:	60fb      	str	r3, [r7, #12]
 8007680:	e001      	b.n	8007686 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007682:	2300      	movs	r3, #0
 8007684:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007686:	f001 fd45 	bl	8009114 <vPortExitCritical>

	return xReturn;
 800768a:	68fb      	ldr	r3, [r7, #12]
}
 800768c:	4618      	mov	r0, r3
 800768e:	3710      	adds	r7, #16
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}

08007694 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800769c:	f001 fd0a 	bl	80090b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d102      	bne.n	80076b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80076ac:	2301      	movs	r3, #1
 80076ae:	60fb      	str	r3, [r7, #12]
 80076b0:	e001      	b.n	80076b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80076b2:	2300      	movs	r3, #0
 80076b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80076b6:	f001 fd2d 	bl	8009114 <vPortExitCritical>

	return xReturn;
 80076ba:	68fb      	ldr	r3, [r7, #12]
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3710      	adds	r7, #16
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}

080076c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80076c4:	b480      	push	{r7}
 80076c6:	b085      	sub	sp, #20
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80076ce:	2300      	movs	r3, #0
 80076d0:	60fb      	str	r3, [r7, #12]
 80076d2:	e014      	b.n	80076fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80076d4:	4a0f      	ldr	r2, [pc, #60]	; (8007714 <vQueueAddToRegistry+0x50>)
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d10b      	bne.n	80076f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80076e0:	490c      	ldr	r1, [pc, #48]	; (8007714 <vQueueAddToRegistry+0x50>)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	683a      	ldr	r2, [r7, #0]
 80076e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80076ea:	4a0a      	ldr	r2, [pc, #40]	; (8007714 <vQueueAddToRegistry+0x50>)
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	00db      	lsls	r3, r3, #3
 80076f0:	4413      	add	r3, r2
 80076f2:	687a      	ldr	r2, [r7, #4]
 80076f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80076f6:	e006      	b.n	8007706 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	3301      	adds	r3, #1
 80076fc:	60fb      	str	r3, [r7, #12]
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2b07      	cmp	r3, #7
 8007702:	d9e7      	bls.n	80076d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007704:	bf00      	nop
 8007706:	bf00      	nop
 8007708:	3714      	adds	r7, #20
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr
 8007712:	bf00      	nop
 8007714:	20000b0c 	.word	0x20000b0c

08007718 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007718:	b580      	push	{r7, lr}
 800771a:	b086      	sub	sp, #24
 800771c:	af00      	add	r7, sp, #0
 800771e:	60f8      	str	r0, [r7, #12]
 8007720:	60b9      	str	r1, [r7, #8]
 8007722:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007728:	f001 fcc4 	bl	80090b4 <vPortEnterCritical>
 800772c:	697b      	ldr	r3, [r7, #20]
 800772e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007732:	b25b      	sxtb	r3, r3
 8007734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007738:	d103      	bne.n	8007742 <vQueueWaitForMessageRestricted+0x2a>
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007748:	b25b      	sxtb	r3, r3
 800774a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800774e:	d103      	bne.n	8007758 <vQueueWaitForMessageRestricted+0x40>
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	2200      	movs	r2, #0
 8007754:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007758:	f001 fcdc 	bl	8009114 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007760:	2b00      	cmp	r3, #0
 8007762:	d106      	bne.n	8007772 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	3324      	adds	r3, #36	; 0x24
 8007768:	687a      	ldr	r2, [r7, #4]
 800776a:	68b9      	ldr	r1, [r7, #8]
 800776c:	4618      	mov	r0, r3
 800776e:	f000 fc4d 	bl	800800c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007772:	6978      	ldr	r0, [r7, #20]
 8007774:	f7ff ff26 	bl	80075c4 <prvUnlockQueue>
	}
 8007778:	bf00      	nop
 800777a:	3718      	adds	r7, #24
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}

08007780 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007780:	b580      	push	{r7, lr}
 8007782:	b08e      	sub	sp, #56	; 0x38
 8007784:	af04      	add	r7, sp, #16
 8007786:	60f8      	str	r0, [r7, #12]
 8007788:	60b9      	str	r1, [r7, #8]
 800778a:	607a      	str	r2, [r7, #4]
 800778c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800778e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007790:	2b00      	cmp	r3, #0
 8007792:	d10a      	bne.n	80077aa <xTaskCreateStatic+0x2a>
	__asm volatile
 8007794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007798:	f383 8811 	msr	BASEPRI, r3
 800779c:	f3bf 8f6f 	isb	sy
 80077a0:	f3bf 8f4f 	dsb	sy
 80077a4:	623b      	str	r3, [r7, #32]
}
 80077a6:	bf00      	nop
 80077a8:	e7fe      	b.n	80077a8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80077aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d10a      	bne.n	80077c6 <xTaskCreateStatic+0x46>
	__asm volatile
 80077b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077b4:	f383 8811 	msr	BASEPRI, r3
 80077b8:	f3bf 8f6f 	isb	sy
 80077bc:	f3bf 8f4f 	dsb	sy
 80077c0:	61fb      	str	r3, [r7, #28]
}
 80077c2:	bf00      	nop
 80077c4:	e7fe      	b.n	80077c4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80077c6:	235c      	movs	r3, #92	; 0x5c
 80077c8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	2b5c      	cmp	r3, #92	; 0x5c
 80077ce:	d00a      	beq.n	80077e6 <xTaskCreateStatic+0x66>
	__asm volatile
 80077d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d4:	f383 8811 	msr	BASEPRI, r3
 80077d8:	f3bf 8f6f 	isb	sy
 80077dc:	f3bf 8f4f 	dsb	sy
 80077e0:	61bb      	str	r3, [r7, #24]
}
 80077e2:	bf00      	nop
 80077e4:	e7fe      	b.n	80077e4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80077e6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80077e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d01e      	beq.n	800782c <xTaskCreateStatic+0xac>
 80077ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d01b      	beq.n	800782c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80077f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80077f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80077fc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80077fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007800:	2202      	movs	r2, #2
 8007802:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007806:	2300      	movs	r3, #0
 8007808:	9303      	str	r3, [sp, #12]
 800780a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780c:	9302      	str	r3, [sp, #8]
 800780e:	f107 0314 	add.w	r3, r7, #20
 8007812:	9301      	str	r3, [sp, #4]
 8007814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007816:	9300      	str	r3, [sp, #0]
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	687a      	ldr	r2, [r7, #4]
 800781c:	68b9      	ldr	r1, [r7, #8]
 800781e:	68f8      	ldr	r0, [r7, #12]
 8007820:	f000 f850 	bl	80078c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007824:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007826:	f000 f8dd 	bl	80079e4 <prvAddNewTaskToReadyList>
 800782a:	e001      	b.n	8007830 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800782c:	2300      	movs	r3, #0
 800782e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007830:	697b      	ldr	r3, [r7, #20]
	}
 8007832:	4618      	mov	r0, r3
 8007834:	3728      	adds	r7, #40	; 0x28
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}

0800783a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800783a:	b580      	push	{r7, lr}
 800783c:	b08c      	sub	sp, #48	; 0x30
 800783e:	af04      	add	r7, sp, #16
 8007840:	60f8      	str	r0, [r7, #12]
 8007842:	60b9      	str	r1, [r7, #8]
 8007844:	603b      	str	r3, [r7, #0]
 8007846:	4613      	mov	r3, r2
 8007848:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800784a:	88fb      	ldrh	r3, [r7, #6]
 800784c:	009b      	lsls	r3, r3, #2
 800784e:	4618      	mov	r0, r3
 8007850:	f001 fd52 	bl	80092f8 <pvPortMalloc>
 8007854:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d00e      	beq.n	800787a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800785c:	205c      	movs	r0, #92	; 0x5c
 800785e:	f001 fd4b 	bl	80092f8 <pvPortMalloc>
 8007862:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d003      	beq.n	8007872 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800786a:	69fb      	ldr	r3, [r7, #28]
 800786c:	697a      	ldr	r2, [r7, #20]
 800786e:	631a      	str	r2, [r3, #48]	; 0x30
 8007870:	e005      	b.n	800787e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007872:	6978      	ldr	r0, [r7, #20]
 8007874:	f001 fe0c 	bl	8009490 <vPortFree>
 8007878:	e001      	b.n	800787e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800787a:	2300      	movs	r3, #0
 800787c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d017      	beq.n	80078b4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	2200      	movs	r2, #0
 8007888:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800788c:	88fa      	ldrh	r2, [r7, #6]
 800788e:	2300      	movs	r3, #0
 8007890:	9303      	str	r3, [sp, #12]
 8007892:	69fb      	ldr	r3, [r7, #28]
 8007894:	9302      	str	r3, [sp, #8]
 8007896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007898:	9301      	str	r3, [sp, #4]
 800789a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800789c:	9300      	str	r3, [sp, #0]
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	68b9      	ldr	r1, [r7, #8]
 80078a2:	68f8      	ldr	r0, [r7, #12]
 80078a4:	f000 f80e 	bl	80078c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80078a8:	69f8      	ldr	r0, [r7, #28]
 80078aa:	f000 f89b 	bl	80079e4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80078ae:	2301      	movs	r3, #1
 80078b0:	61bb      	str	r3, [r7, #24]
 80078b2:	e002      	b.n	80078ba <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80078b4:	f04f 33ff 	mov.w	r3, #4294967295
 80078b8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80078ba:	69bb      	ldr	r3, [r7, #24]
	}
 80078bc:	4618      	mov	r0, r3
 80078be:	3720      	adds	r7, #32
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b088      	sub	sp, #32
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	607a      	str	r2, [r7, #4]
 80078d0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80078d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078d4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	009b      	lsls	r3, r3, #2
 80078da:	461a      	mov	r2, r3
 80078dc:	21a5      	movs	r1, #165	; 0xa5
 80078de:	f001 ff2d 	bl	800973c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80078e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80078ec:	3b01      	subs	r3, #1
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	4413      	add	r3, r2
 80078f2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80078f4:	69bb      	ldr	r3, [r7, #24]
 80078f6:	f023 0307 	bic.w	r3, r3, #7
 80078fa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80078fc:	69bb      	ldr	r3, [r7, #24]
 80078fe:	f003 0307 	and.w	r3, r3, #7
 8007902:	2b00      	cmp	r3, #0
 8007904:	d00a      	beq.n	800791c <prvInitialiseNewTask+0x58>
	__asm volatile
 8007906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800790a:	f383 8811 	msr	BASEPRI, r3
 800790e:	f3bf 8f6f 	isb	sy
 8007912:	f3bf 8f4f 	dsb	sy
 8007916:	617b      	str	r3, [r7, #20]
}
 8007918:	bf00      	nop
 800791a:	e7fe      	b.n	800791a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d01f      	beq.n	8007962 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007922:	2300      	movs	r3, #0
 8007924:	61fb      	str	r3, [r7, #28]
 8007926:	e012      	b.n	800794e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007928:	68ba      	ldr	r2, [r7, #8]
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	4413      	add	r3, r2
 800792e:	7819      	ldrb	r1, [r3, #0]
 8007930:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007932:	69fb      	ldr	r3, [r7, #28]
 8007934:	4413      	add	r3, r2
 8007936:	3334      	adds	r3, #52	; 0x34
 8007938:	460a      	mov	r2, r1
 800793a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800793c:	68ba      	ldr	r2, [r7, #8]
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	4413      	add	r3, r2
 8007942:	781b      	ldrb	r3, [r3, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d006      	beq.n	8007956 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007948:	69fb      	ldr	r3, [r7, #28]
 800794a:	3301      	adds	r3, #1
 800794c:	61fb      	str	r3, [r7, #28]
 800794e:	69fb      	ldr	r3, [r7, #28]
 8007950:	2b0f      	cmp	r3, #15
 8007952:	d9e9      	bls.n	8007928 <prvInitialiseNewTask+0x64>
 8007954:	e000      	b.n	8007958 <prvInitialiseNewTask+0x94>
			{
				break;
 8007956:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800795a:	2200      	movs	r2, #0
 800795c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007960:	e003      	b.n	800796a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007964:	2200      	movs	r2, #0
 8007966:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800796a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800796c:	2b37      	cmp	r3, #55	; 0x37
 800796e:	d901      	bls.n	8007974 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007970:	2337      	movs	r3, #55	; 0x37
 8007972:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007976:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007978:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800797a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800797c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800797e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007982:	2200      	movs	r2, #0
 8007984:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007988:	3304      	adds	r3, #4
 800798a:	4618      	mov	r0, r3
 800798c:	f7fe ff30 	bl	80067f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007992:	3318      	adds	r3, #24
 8007994:	4618      	mov	r0, r3
 8007996:	f7fe ff2b 	bl	80067f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800799a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800799c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800799e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079a2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80079a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079a8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80079aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079ae:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80079b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079b2:	2200      	movs	r2, #0
 80079b4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80079b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079b8:	2200      	movs	r2, #0
 80079ba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80079be:	683a      	ldr	r2, [r7, #0]
 80079c0:	68f9      	ldr	r1, [r7, #12]
 80079c2:	69b8      	ldr	r0, [r7, #24]
 80079c4:	f001 fa48 	bl	8008e58 <pxPortInitialiseStack>
 80079c8:	4602      	mov	r2, r0
 80079ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079cc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80079ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d002      	beq.n	80079da <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80079d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80079da:	bf00      	nop
 80079dc:	3720      	adds	r7, #32
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}
	...

080079e4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b082      	sub	sp, #8
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80079ec:	f001 fb62 	bl	80090b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80079f0:	4b2d      	ldr	r3, [pc, #180]	; (8007aa8 <prvAddNewTaskToReadyList+0xc4>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	3301      	adds	r3, #1
 80079f6:	4a2c      	ldr	r2, [pc, #176]	; (8007aa8 <prvAddNewTaskToReadyList+0xc4>)
 80079f8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80079fa:	4b2c      	ldr	r3, [pc, #176]	; (8007aac <prvAddNewTaskToReadyList+0xc8>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d109      	bne.n	8007a16 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007a02:	4a2a      	ldr	r2, [pc, #168]	; (8007aac <prvAddNewTaskToReadyList+0xc8>)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007a08:	4b27      	ldr	r3, [pc, #156]	; (8007aa8 <prvAddNewTaskToReadyList+0xc4>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d110      	bne.n	8007a32 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007a10:	f000 fc28 	bl	8008264 <prvInitialiseTaskLists>
 8007a14:	e00d      	b.n	8007a32 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007a16:	4b26      	ldr	r3, [pc, #152]	; (8007ab0 <prvAddNewTaskToReadyList+0xcc>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d109      	bne.n	8007a32 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007a1e:	4b23      	ldr	r3, [pc, #140]	; (8007aac <prvAddNewTaskToReadyList+0xc8>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d802      	bhi.n	8007a32 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007a2c:	4a1f      	ldr	r2, [pc, #124]	; (8007aac <prvAddNewTaskToReadyList+0xc8>)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007a32:	4b20      	ldr	r3, [pc, #128]	; (8007ab4 <prvAddNewTaskToReadyList+0xd0>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	3301      	adds	r3, #1
 8007a38:	4a1e      	ldr	r2, [pc, #120]	; (8007ab4 <prvAddNewTaskToReadyList+0xd0>)
 8007a3a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007a3c:	4b1d      	ldr	r3, [pc, #116]	; (8007ab4 <prvAddNewTaskToReadyList+0xd0>)
 8007a3e:	681a      	ldr	r2, [r3, #0]
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a48:	4b1b      	ldr	r3, [pc, #108]	; (8007ab8 <prvAddNewTaskToReadyList+0xd4>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d903      	bls.n	8007a58 <prvAddNewTaskToReadyList+0x74>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a54:	4a18      	ldr	r2, [pc, #96]	; (8007ab8 <prvAddNewTaskToReadyList+0xd4>)
 8007a56:	6013      	str	r3, [r2, #0]
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a5c:	4613      	mov	r3, r2
 8007a5e:	009b      	lsls	r3, r3, #2
 8007a60:	4413      	add	r3, r2
 8007a62:	009b      	lsls	r3, r3, #2
 8007a64:	4a15      	ldr	r2, [pc, #84]	; (8007abc <prvAddNewTaskToReadyList+0xd8>)
 8007a66:	441a      	add	r2, r3
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	3304      	adds	r3, #4
 8007a6c:	4619      	mov	r1, r3
 8007a6e:	4610      	mov	r0, r2
 8007a70:	f7fe fecb 	bl	800680a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007a74:	f001 fb4e 	bl	8009114 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007a78:	4b0d      	ldr	r3, [pc, #52]	; (8007ab0 <prvAddNewTaskToReadyList+0xcc>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00e      	beq.n	8007a9e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007a80:	4b0a      	ldr	r3, [pc, #40]	; (8007aac <prvAddNewTaskToReadyList+0xc8>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	d207      	bcs.n	8007a9e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007a8e:	4b0c      	ldr	r3, [pc, #48]	; (8007ac0 <prvAddNewTaskToReadyList+0xdc>)
 8007a90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a94:	601a      	str	r2, [r3, #0]
 8007a96:	f3bf 8f4f 	dsb	sy
 8007a9a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a9e:	bf00      	nop
 8007aa0:	3708      	adds	r7, #8
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	bf00      	nop
 8007aa8:	20001020 	.word	0x20001020
 8007aac:	20000b4c 	.word	0x20000b4c
 8007ab0:	2000102c 	.word	0x2000102c
 8007ab4:	2000103c 	.word	0x2000103c
 8007ab8:	20001028 	.word	0x20001028
 8007abc:	20000b50 	.word	0x20000b50
 8007ac0:	e000ed04 	.word	0xe000ed04

08007ac4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b084      	sub	sp, #16
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007acc:	2300      	movs	r3, #0
 8007ace:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d017      	beq.n	8007b06 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007ad6:	4b13      	ldr	r3, [pc, #76]	; (8007b24 <vTaskDelay+0x60>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d00a      	beq.n	8007af4 <vTaskDelay+0x30>
	__asm volatile
 8007ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ae2:	f383 8811 	msr	BASEPRI, r3
 8007ae6:	f3bf 8f6f 	isb	sy
 8007aea:	f3bf 8f4f 	dsb	sy
 8007aee:	60bb      	str	r3, [r7, #8]
}
 8007af0:	bf00      	nop
 8007af2:	e7fe      	b.n	8007af2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007af4:	f000 f880 	bl	8007bf8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007af8:	2100      	movs	r1, #0
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f000 fe0a 	bl	8008714 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007b00:	f000 f888 	bl	8007c14 <xTaskResumeAll>
 8007b04:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d107      	bne.n	8007b1c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007b0c:	4b06      	ldr	r3, [pc, #24]	; (8007b28 <vTaskDelay+0x64>)
 8007b0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b12:	601a      	str	r2, [r3, #0]
 8007b14:	f3bf 8f4f 	dsb	sy
 8007b18:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007b1c:	bf00      	nop
 8007b1e:	3710      	adds	r7, #16
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}
 8007b24:	20001048 	.word	0x20001048
 8007b28:	e000ed04 	.word	0xe000ed04

08007b2c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b08a      	sub	sp, #40	; 0x28
 8007b30:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007b32:	2300      	movs	r3, #0
 8007b34:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007b36:	2300      	movs	r3, #0
 8007b38:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007b3a:	463a      	mov	r2, r7
 8007b3c:	1d39      	adds	r1, r7, #4
 8007b3e:	f107 0308 	add.w	r3, r7, #8
 8007b42:	4618      	mov	r0, r3
 8007b44:	f7fe fe00 	bl	8006748 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007b48:	6839      	ldr	r1, [r7, #0]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	68ba      	ldr	r2, [r7, #8]
 8007b4e:	9202      	str	r2, [sp, #8]
 8007b50:	9301      	str	r3, [sp, #4]
 8007b52:	2300      	movs	r3, #0
 8007b54:	9300      	str	r3, [sp, #0]
 8007b56:	2300      	movs	r3, #0
 8007b58:	460a      	mov	r2, r1
 8007b5a:	4921      	ldr	r1, [pc, #132]	; (8007be0 <vTaskStartScheduler+0xb4>)
 8007b5c:	4821      	ldr	r0, [pc, #132]	; (8007be4 <vTaskStartScheduler+0xb8>)
 8007b5e:	f7ff fe0f 	bl	8007780 <xTaskCreateStatic>
 8007b62:	4603      	mov	r3, r0
 8007b64:	4a20      	ldr	r2, [pc, #128]	; (8007be8 <vTaskStartScheduler+0xbc>)
 8007b66:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007b68:	4b1f      	ldr	r3, [pc, #124]	; (8007be8 <vTaskStartScheduler+0xbc>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d002      	beq.n	8007b76 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007b70:	2301      	movs	r3, #1
 8007b72:	617b      	str	r3, [r7, #20]
 8007b74:	e001      	b.n	8007b7a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007b76:	2300      	movs	r3, #0
 8007b78:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d102      	bne.n	8007b86 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007b80:	f000 fe1c 	bl	80087bc <xTimerCreateTimerTask>
 8007b84:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d116      	bne.n	8007bba <vTaskStartScheduler+0x8e>
	__asm volatile
 8007b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b90:	f383 8811 	msr	BASEPRI, r3
 8007b94:	f3bf 8f6f 	isb	sy
 8007b98:	f3bf 8f4f 	dsb	sy
 8007b9c:	613b      	str	r3, [r7, #16]
}
 8007b9e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007ba0:	4b12      	ldr	r3, [pc, #72]	; (8007bec <vTaskStartScheduler+0xc0>)
 8007ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ba6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007ba8:	4b11      	ldr	r3, [pc, #68]	; (8007bf0 <vTaskStartScheduler+0xc4>)
 8007baa:	2201      	movs	r2, #1
 8007bac:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007bae:	4b11      	ldr	r3, [pc, #68]	; (8007bf4 <vTaskStartScheduler+0xc8>)
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007bb4:	f001 f9dc 	bl	8008f70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007bb8:	e00e      	b.n	8007bd8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bc0:	d10a      	bne.n	8007bd8 <vTaskStartScheduler+0xac>
	__asm volatile
 8007bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc6:	f383 8811 	msr	BASEPRI, r3
 8007bca:	f3bf 8f6f 	isb	sy
 8007bce:	f3bf 8f4f 	dsb	sy
 8007bd2:	60fb      	str	r3, [r7, #12]
}
 8007bd4:	bf00      	nop
 8007bd6:	e7fe      	b.n	8007bd6 <vTaskStartScheduler+0xaa>
}
 8007bd8:	bf00      	nop
 8007bda:	3718      	adds	r7, #24
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}
 8007be0:	0800a0b8 	.word	0x0800a0b8
 8007be4:	08008235 	.word	0x08008235
 8007be8:	20001044 	.word	0x20001044
 8007bec:	20001040 	.word	0x20001040
 8007bf0:	2000102c 	.word	0x2000102c
 8007bf4:	20001024 	.word	0x20001024

08007bf8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007bfc:	4b04      	ldr	r3, [pc, #16]	; (8007c10 <vTaskSuspendAll+0x18>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	3301      	adds	r3, #1
 8007c02:	4a03      	ldr	r2, [pc, #12]	; (8007c10 <vTaskSuspendAll+0x18>)
 8007c04:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007c06:	bf00      	nop
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr
 8007c10:	20001048 	.word	0x20001048

08007c14 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007c22:	4b42      	ldr	r3, [pc, #264]	; (8007d2c <xTaskResumeAll+0x118>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d10a      	bne.n	8007c40 <xTaskResumeAll+0x2c>
	__asm volatile
 8007c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c2e:	f383 8811 	msr	BASEPRI, r3
 8007c32:	f3bf 8f6f 	isb	sy
 8007c36:	f3bf 8f4f 	dsb	sy
 8007c3a:	603b      	str	r3, [r7, #0]
}
 8007c3c:	bf00      	nop
 8007c3e:	e7fe      	b.n	8007c3e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007c40:	f001 fa38 	bl	80090b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007c44:	4b39      	ldr	r3, [pc, #228]	; (8007d2c <xTaskResumeAll+0x118>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	3b01      	subs	r3, #1
 8007c4a:	4a38      	ldr	r2, [pc, #224]	; (8007d2c <xTaskResumeAll+0x118>)
 8007c4c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c4e:	4b37      	ldr	r3, [pc, #220]	; (8007d2c <xTaskResumeAll+0x118>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d162      	bne.n	8007d1c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007c56:	4b36      	ldr	r3, [pc, #216]	; (8007d30 <xTaskResumeAll+0x11c>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d05e      	beq.n	8007d1c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c5e:	e02f      	b.n	8007cc0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c60:	4b34      	ldr	r3, [pc, #208]	; (8007d34 <xTaskResumeAll+0x120>)
 8007c62:	68db      	ldr	r3, [r3, #12]
 8007c64:	68db      	ldr	r3, [r3, #12]
 8007c66:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	3318      	adds	r3, #24
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f7fe fe29 	bl	80068c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	3304      	adds	r3, #4
 8007c76:	4618      	mov	r0, r3
 8007c78:	f7fe fe24 	bl	80068c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c80:	4b2d      	ldr	r3, [pc, #180]	; (8007d38 <xTaskResumeAll+0x124>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d903      	bls.n	8007c90 <xTaskResumeAll+0x7c>
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c8c:	4a2a      	ldr	r2, [pc, #168]	; (8007d38 <xTaskResumeAll+0x124>)
 8007c8e:	6013      	str	r3, [r2, #0]
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c94:	4613      	mov	r3, r2
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	4413      	add	r3, r2
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	4a27      	ldr	r2, [pc, #156]	; (8007d3c <xTaskResumeAll+0x128>)
 8007c9e:	441a      	add	r2, r3
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	3304      	adds	r3, #4
 8007ca4:	4619      	mov	r1, r3
 8007ca6:	4610      	mov	r0, r2
 8007ca8:	f7fe fdaf 	bl	800680a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cb0:	4b23      	ldr	r3, [pc, #140]	; (8007d40 <xTaskResumeAll+0x12c>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cb6:	429a      	cmp	r2, r3
 8007cb8:	d302      	bcc.n	8007cc0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007cba:	4b22      	ldr	r3, [pc, #136]	; (8007d44 <xTaskResumeAll+0x130>)
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007cc0:	4b1c      	ldr	r3, [pc, #112]	; (8007d34 <xTaskResumeAll+0x120>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d1cb      	bne.n	8007c60 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d001      	beq.n	8007cd2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007cce:	f000 fb67 	bl	80083a0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007cd2:	4b1d      	ldr	r3, [pc, #116]	; (8007d48 <xTaskResumeAll+0x134>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d010      	beq.n	8007d00 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007cde:	f000 f859 	bl	8007d94 <xTaskIncrementTick>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d002      	beq.n	8007cee <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007ce8:	4b16      	ldr	r3, [pc, #88]	; (8007d44 <xTaskResumeAll+0x130>)
 8007cea:	2201      	movs	r2, #1
 8007cec:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	3b01      	subs	r3, #1
 8007cf2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d1f1      	bne.n	8007cde <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007cfa:	4b13      	ldr	r3, [pc, #76]	; (8007d48 <xTaskResumeAll+0x134>)
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007d00:	4b10      	ldr	r3, [pc, #64]	; (8007d44 <xTaskResumeAll+0x130>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d009      	beq.n	8007d1c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007d0c:	4b0f      	ldr	r3, [pc, #60]	; (8007d4c <xTaskResumeAll+0x138>)
 8007d0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d12:	601a      	str	r2, [r3, #0]
 8007d14:	f3bf 8f4f 	dsb	sy
 8007d18:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007d1c:	f001 f9fa 	bl	8009114 <vPortExitCritical>

	return xAlreadyYielded;
 8007d20:	68bb      	ldr	r3, [r7, #8]
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3710      	adds	r7, #16
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	20001048 	.word	0x20001048
 8007d30:	20001020 	.word	0x20001020
 8007d34:	20000fe0 	.word	0x20000fe0
 8007d38:	20001028 	.word	0x20001028
 8007d3c:	20000b50 	.word	0x20000b50
 8007d40:	20000b4c 	.word	0x20000b4c
 8007d44:	20001034 	.word	0x20001034
 8007d48:	20001030 	.word	0x20001030
 8007d4c:	e000ed04 	.word	0xe000ed04

08007d50 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007d50:	b480      	push	{r7}
 8007d52:	b083      	sub	sp, #12
 8007d54:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007d56:	4b05      	ldr	r3, [pc, #20]	; (8007d6c <xTaskGetTickCount+0x1c>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007d5c:	687b      	ldr	r3, [r7, #4]
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	370c      	adds	r7, #12
 8007d62:	46bd      	mov	sp, r7
 8007d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop
 8007d6c:	20001024 	.word	0x20001024

08007d70 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b082      	sub	sp, #8
 8007d74:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007d76:	f001 fa7f 	bl	8009278 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007d7e:	4b04      	ldr	r3, [pc, #16]	; (8007d90 <xTaskGetTickCountFromISR+0x20>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d84:	683b      	ldr	r3, [r7, #0]
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3708      	adds	r7, #8
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	20001024 	.word	0x20001024

08007d94 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b086      	sub	sp, #24
 8007d98:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d9e:	4b4f      	ldr	r3, [pc, #316]	; (8007edc <xTaskIncrementTick+0x148>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	f040 808f 	bne.w	8007ec6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007da8:	4b4d      	ldr	r3, [pc, #308]	; (8007ee0 <xTaskIncrementTick+0x14c>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	3301      	adds	r3, #1
 8007dae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007db0:	4a4b      	ldr	r2, [pc, #300]	; (8007ee0 <xTaskIncrementTick+0x14c>)
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d120      	bne.n	8007dfe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007dbc:	4b49      	ldr	r3, [pc, #292]	; (8007ee4 <xTaskIncrementTick+0x150>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d00a      	beq.n	8007ddc <xTaskIncrementTick+0x48>
	__asm volatile
 8007dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dca:	f383 8811 	msr	BASEPRI, r3
 8007dce:	f3bf 8f6f 	isb	sy
 8007dd2:	f3bf 8f4f 	dsb	sy
 8007dd6:	603b      	str	r3, [r7, #0]
}
 8007dd8:	bf00      	nop
 8007dda:	e7fe      	b.n	8007dda <xTaskIncrementTick+0x46>
 8007ddc:	4b41      	ldr	r3, [pc, #260]	; (8007ee4 <xTaskIncrementTick+0x150>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	60fb      	str	r3, [r7, #12]
 8007de2:	4b41      	ldr	r3, [pc, #260]	; (8007ee8 <xTaskIncrementTick+0x154>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4a3f      	ldr	r2, [pc, #252]	; (8007ee4 <xTaskIncrementTick+0x150>)
 8007de8:	6013      	str	r3, [r2, #0]
 8007dea:	4a3f      	ldr	r2, [pc, #252]	; (8007ee8 <xTaskIncrementTick+0x154>)
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	6013      	str	r3, [r2, #0]
 8007df0:	4b3e      	ldr	r3, [pc, #248]	; (8007eec <xTaskIncrementTick+0x158>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	3301      	adds	r3, #1
 8007df6:	4a3d      	ldr	r2, [pc, #244]	; (8007eec <xTaskIncrementTick+0x158>)
 8007df8:	6013      	str	r3, [r2, #0]
 8007dfa:	f000 fad1 	bl	80083a0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007dfe:	4b3c      	ldr	r3, [pc, #240]	; (8007ef0 <xTaskIncrementTick+0x15c>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	693a      	ldr	r2, [r7, #16]
 8007e04:	429a      	cmp	r2, r3
 8007e06:	d349      	bcc.n	8007e9c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e08:	4b36      	ldr	r3, [pc, #216]	; (8007ee4 <xTaskIncrementTick+0x150>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d104      	bne.n	8007e1c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e12:	4b37      	ldr	r3, [pc, #220]	; (8007ef0 <xTaskIncrementTick+0x15c>)
 8007e14:	f04f 32ff 	mov.w	r2, #4294967295
 8007e18:	601a      	str	r2, [r3, #0]
					break;
 8007e1a:	e03f      	b.n	8007e9c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e1c:	4b31      	ldr	r3, [pc, #196]	; (8007ee4 <xTaskIncrementTick+0x150>)
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	68db      	ldr	r3, [r3, #12]
 8007e22:	68db      	ldr	r3, [r3, #12]
 8007e24:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007e2c:	693a      	ldr	r2, [r7, #16]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d203      	bcs.n	8007e3c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007e34:	4a2e      	ldr	r2, [pc, #184]	; (8007ef0 <xTaskIncrementTick+0x15c>)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007e3a:	e02f      	b.n	8007e9c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	3304      	adds	r3, #4
 8007e40:	4618      	mov	r0, r3
 8007e42:	f7fe fd3f 	bl	80068c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d004      	beq.n	8007e58 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	3318      	adds	r3, #24
 8007e52:	4618      	mov	r0, r3
 8007e54:	f7fe fd36 	bl	80068c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e5c:	4b25      	ldr	r3, [pc, #148]	; (8007ef4 <xTaskIncrementTick+0x160>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	429a      	cmp	r2, r3
 8007e62:	d903      	bls.n	8007e6c <xTaskIncrementTick+0xd8>
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e68:	4a22      	ldr	r2, [pc, #136]	; (8007ef4 <xTaskIncrementTick+0x160>)
 8007e6a:	6013      	str	r3, [r2, #0]
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e70:	4613      	mov	r3, r2
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	4413      	add	r3, r2
 8007e76:	009b      	lsls	r3, r3, #2
 8007e78:	4a1f      	ldr	r2, [pc, #124]	; (8007ef8 <xTaskIncrementTick+0x164>)
 8007e7a:	441a      	add	r2, r3
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	3304      	adds	r3, #4
 8007e80:	4619      	mov	r1, r3
 8007e82:	4610      	mov	r0, r2
 8007e84:	f7fe fcc1 	bl	800680a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e8c:	4b1b      	ldr	r3, [pc, #108]	; (8007efc <xTaskIncrementTick+0x168>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e92:	429a      	cmp	r2, r3
 8007e94:	d3b8      	bcc.n	8007e08 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007e96:	2301      	movs	r3, #1
 8007e98:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e9a:	e7b5      	b.n	8007e08 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007e9c:	4b17      	ldr	r3, [pc, #92]	; (8007efc <xTaskIncrementTick+0x168>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ea2:	4915      	ldr	r1, [pc, #84]	; (8007ef8 <xTaskIncrementTick+0x164>)
 8007ea4:	4613      	mov	r3, r2
 8007ea6:	009b      	lsls	r3, r3, #2
 8007ea8:	4413      	add	r3, r2
 8007eaa:	009b      	lsls	r3, r3, #2
 8007eac:	440b      	add	r3, r1
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d901      	bls.n	8007eb8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007eb8:	4b11      	ldr	r3, [pc, #68]	; (8007f00 <xTaskIncrementTick+0x16c>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d007      	beq.n	8007ed0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	617b      	str	r3, [r7, #20]
 8007ec4:	e004      	b.n	8007ed0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007ec6:	4b0f      	ldr	r3, [pc, #60]	; (8007f04 <xTaskIncrementTick+0x170>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	4a0d      	ldr	r2, [pc, #52]	; (8007f04 <xTaskIncrementTick+0x170>)
 8007ece:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007ed0:	697b      	ldr	r3, [r7, #20]
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3718      	adds	r7, #24
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}
 8007eda:	bf00      	nop
 8007edc:	20001048 	.word	0x20001048
 8007ee0:	20001024 	.word	0x20001024
 8007ee4:	20000fd8 	.word	0x20000fd8
 8007ee8:	20000fdc 	.word	0x20000fdc
 8007eec:	20001038 	.word	0x20001038
 8007ef0:	20001040 	.word	0x20001040
 8007ef4:	20001028 	.word	0x20001028
 8007ef8:	20000b50 	.word	0x20000b50
 8007efc:	20000b4c 	.word	0x20000b4c
 8007f00:	20001034 	.word	0x20001034
 8007f04:	20001030 	.word	0x20001030

08007f08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b085      	sub	sp, #20
 8007f0c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007f0e:	4b28      	ldr	r3, [pc, #160]	; (8007fb0 <vTaskSwitchContext+0xa8>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d003      	beq.n	8007f1e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007f16:	4b27      	ldr	r3, [pc, #156]	; (8007fb4 <vTaskSwitchContext+0xac>)
 8007f18:	2201      	movs	r2, #1
 8007f1a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007f1c:	e041      	b.n	8007fa2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8007f1e:	4b25      	ldr	r3, [pc, #148]	; (8007fb4 <vTaskSwitchContext+0xac>)
 8007f20:	2200      	movs	r2, #0
 8007f22:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f24:	4b24      	ldr	r3, [pc, #144]	; (8007fb8 <vTaskSwitchContext+0xb0>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	60fb      	str	r3, [r7, #12]
 8007f2a:	e010      	b.n	8007f4e <vTaskSwitchContext+0x46>
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d10a      	bne.n	8007f48 <vTaskSwitchContext+0x40>
	__asm volatile
 8007f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f36:	f383 8811 	msr	BASEPRI, r3
 8007f3a:	f3bf 8f6f 	isb	sy
 8007f3e:	f3bf 8f4f 	dsb	sy
 8007f42:	607b      	str	r3, [r7, #4]
}
 8007f44:	bf00      	nop
 8007f46:	e7fe      	b.n	8007f46 <vTaskSwitchContext+0x3e>
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	60fb      	str	r3, [r7, #12]
 8007f4e:	491b      	ldr	r1, [pc, #108]	; (8007fbc <vTaskSwitchContext+0xb4>)
 8007f50:	68fa      	ldr	r2, [r7, #12]
 8007f52:	4613      	mov	r3, r2
 8007f54:	009b      	lsls	r3, r3, #2
 8007f56:	4413      	add	r3, r2
 8007f58:	009b      	lsls	r3, r3, #2
 8007f5a:	440b      	add	r3, r1
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d0e4      	beq.n	8007f2c <vTaskSwitchContext+0x24>
 8007f62:	68fa      	ldr	r2, [r7, #12]
 8007f64:	4613      	mov	r3, r2
 8007f66:	009b      	lsls	r3, r3, #2
 8007f68:	4413      	add	r3, r2
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	4a13      	ldr	r2, [pc, #76]	; (8007fbc <vTaskSwitchContext+0xb4>)
 8007f6e:	4413      	add	r3, r2
 8007f70:	60bb      	str	r3, [r7, #8]
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	685a      	ldr	r2, [r3, #4]
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	605a      	str	r2, [r3, #4]
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	685a      	ldr	r2, [r3, #4]
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	3308      	adds	r3, #8
 8007f84:	429a      	cmp	r2, r3
 8007f86:	d104      	bne.n	8007f92 <vTaskSwitchContext+0x8a>
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	685a      	ldr	r2, [r3, #4]
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	605a      	str	r2, [r3, #4]
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	68db      	ldr	r3, [r3, #12]
 8007f98:	4a09      	ldr	r2, [pc, #36]	; (8007fc0 <vTaskSwitchContext+0xb8>)
 8007f9a:	6013      	str	r3, [r2, #0]
 8007f9c:	4a06      	ldr	r2, [pc, #24]	; (8007fb8 <vTaskSwitchContext+0xb0>)
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	6013      	str	r3, [r2, #0]
}
 8007fa2:	bf00      	nop
 8007fa4:	3714      	adds	r7, #20
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr
 8007fae:	bf00      	nop
 8007fb0:	20001048 	.word	0x20001048
 8007fb4:	20001034 	.word	0x20001034
 8007fb8:	20001028 	.word	0x20001028
 8007fbc:	20000b50 	.word	0x20000b50
 8007fc0:	20000b4c 	.word	0x20000b4c

08007fc4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b084      	sub	sp, #16
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d10a      	bne.n	8007fea <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd8:	f383 8811 	msr	BASEPRI, r3
 8007fdc:	f3bf 8f6f 	isb	sy
 8007fe0:	f3bf 8f4f 	dsb	sy
 8007fe4:	60fb      	str	r3, [r7, #12]
}
 8007fe6:	bf00      	nop
 8007fe8:	e7fe      	b.n	8007fe8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007fea:	4b07      	ldr	r3, [pc, #28]	; (8008008 <vTaskPlaceOnEventList+0x44>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	3318      	adds	r3, #24
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f7fe fc2d 	bl	8006852 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007ff8:	2101      	movs	r1, #1
 8007ffa:	6838      	ldr	r0, [r7, #0]
 8007ffc:	f000 fb8a 	bl	8008714 <prvAddCurrentTaskToDelayedList>
}
 8008000:	bf00      	nop
 8008002:	3710      	adds	r7, #16
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}
 8008008:	20000b4c 	.word	0x20000b4c

0800800c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800800c:	b580      	push	{r7, lr}
 800800e:	b086      	sub	sp, #24
 8008010:	af00      	add	r7, sp, #0
 8008012:	60f8      	str	r0, [r7, #12]
 8008014:	60b9      	str	r1, [r7, #8]
 8008016:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d10a      	bne.n	8008034 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800801e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008022:	f383 8811 	msr	BASEPRI, r3
 8008026:	f3bf 8f6f 	isb	sy
 800802a:	f3bf 8f4f 	dsb	sy
 800802e:	617b      	str	r3, [r7, #20]
}
 8008030:	bf00      	nop
 8008032:	e7fe      	b.n	8008032 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008034:	4b0a      	ldr	r3, [pc, #40]	; (8008060 <vTaskPlaceOnEventListRestricted+0x54>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	3318      	adds	r3, #24
 800803a:	4619      	mov	r1, r3
 800803c:	68f8      	ldr	r0, [r7, #12]
 800803e:	f7fe fbe4 	bl	800680a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d002      	beq.n	800804e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008048:	f04f 33ff 	mov.w	r3, #4294967295
 800804c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800804e:	6879      	ldr	r1, [r7, #4]
 8008050:	68b8      	ldr	r0, [r7, #8]
 8008052:	f000 fb5f 	bl	8008714 <prvAddCurrentTaskToDelayedList>
	}
 8008056:	bf00      	nop
 8008058:	3718      	adds	r7, #24
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
 800805e:	bf00      	nop
 8008060:	20000b4c 	.word	0x20000b4c

08008064 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b086      	sub	sp, #24
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	68db      	ldr	r3, [r3, #12]
 8008070:	68db      	ldr	r3, [r3, #12]
 8008072:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d10a      	bne.n	8008090 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800807a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800807e:	f383 8811 	msr	BASEPRI, r3
 8008082:	f3bf 8f6f 	isb	sy
 8008086:	f3bf 8f4f 	dsb	sy
 800808a:	60fb      	str	r3, [r7, #12]
}
 800808c:	bf00      	nop
 800808e:	e7fe      	b.n	800808e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	3318      	adds	r3, #24
 8008094:	4618      	mov	r0, r3
 8008096:	f7fe fc15 	bl	80068c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800809a:	4b1e      	ldr	r3, [pc, #120]	; (8008114 <xTaskRemoveFromEventList+0xb0>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d11d      	bne.n	80080de <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	3304      	adds	r3, #4
 80080a6:	4618      	mov	r0, r3
 80080a8:	f7fe fc0c 	bl	80068c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080b0:	4b19      	ldr	r3, [pc, #100]	; (8008118 <xTaskRemoveFromEventList+0xb4>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d903      	bls.n	80080c0 <xTaskRemoveFromEventList+0x5c>
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080bc:	4a16      	ldr	r2, [pc, #88]	; (8008118 <xTaskRemoveFromEventList+0xb4>)
 80080be:	6013      	str	r3, [r2, #0]
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080c4:	4613      	mov	r3, r2
 80080c6:	009b      	lsls	r3, r3, #2
 80080c8:	4413      	add	r3, r2
 80080ca:	009b      	lsls	r3, r3, #2
 80080cc:	4a13      	ldr	r2, [pc, #76]	; (800811c <xTaskRemoveFromEventList+0xb8>)
 80080ce:	441a      	add	r2, r3
 80080d0:	693b      	ldr	r3, [r7, #16]
 80080d2:	3304      	adds	r3, #4
 80080d4:	4619      	mov	r1, r3
 80080d6:	4610      	mov	r0, r2
 80080d8:	f7fe fb97 	bl	800680a <vListInsertEnd>
 80080dc:	e005      	b.n	80080ea <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	3318      	adds	r3, #24
 80080e2:	4619      	mov	r1, r3
 80080e4:	480e      	ldr	r0, [pc, #56]	; (8008120 <xTaskRemoveFromEventList+0xbc>)
 80080e6:	f7fe fb90 	bl	800680a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080ee:	4b0d      	ldr	r3, [pc, #52]	; (8008124 <xTaskRemoveFromEventList+0xc0>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d905      	bls.n	8008104 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80080f8:	2301      	movs	r3, #1
 80080fa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80080fc:	4b0a      	ldr	r3, [pc, #40]	; (8008128 <xTaskRemoveFromEventList+0xc4>)
 80080fe:	2201      	movs	r2, #1
 8008100:	601a      	str	r2, [r3, #0]
 8008102:	e001      	b.n	8008108 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008104:	2300      	movs	r3, #0
 8008106:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008108:	697b      	ldr	r3, [r7, #20]
}
 800810a:	4618      	mov	r0, r3
 800810c:	3718      	adds	r7, #24
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}
 8008112:	bf00      	nop
 8008114:	20001048 	.word	0x20001048
 8008118:	20001028 	.word	0x20001028
 800811c:	20000b50 	.word	0x20000b50
 8008120:	20000fe0 	.word	0x20000fe0
 8008124:	20000b4c 	.word	0x20000b4c
 8008128:	20001034 	.word	0x20001034

0800812c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800812c:	b480      	push	{r7}
 800812e:	b083      	sub	sp, #12
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008134:	4b06      	ldr	r3, [pc, #24]	; (8008150 <vTaskInternalSetTimeOutState+0x24>)
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800813c:	4b05      	ldr	r3, [pc, #20]	; (8008154 <vTaskInternalSetTimeOutState+0x28>)
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	605a      	str	r2, [r3, #4]
}
 8008144:	bf00      	nop
 8008146:	370c      	adds	r7, #12
 8008148:	46bd      	mov	sp, r7
 800814a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814e:	4770      	bx	lr
 8008150:	20001038 	.word	0x20001038
 8008154:	20001024 	.word	0x20001024

08008158 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b088      	sub	sp, #32
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d10a      	bne.n	800817e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800816c:	f383 8811 	msr	BASEPRI, r3
 8008170:	f3bf 8f6f 	isb	sy
 8008174:	f3bf 8f4f 	dsb	sy
 8008178:	613b      	str	r3, [r7, #16]
}
 800817a:	bf00      	nop
 800817c:	e7fe      	b.n	800817c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d10a      	bne.n	800819a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008188:	f383 8811 	msr	BASEPRI, r3
 800818c:	f3bf 8f6f 	isb	sy
 8008190:	f3bf 8f4f 	dsb	sy
 8008194:	60fb      	str	r3, [r7, #12]
}
 8008196:	bf00      	nop
 8008198:	e7fe      	b.n	8008198 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800819a:	f000 ff8b 	bl	80090b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800819e:	4b1d      	ldr	r3, [pc, #116]	; (8008214 <xTaskCheckForTimeOut+0xbc>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	69ba      	ldr	r2, [r7, #24]
 80081aa:	1ad3      	subs	r3, r2, r3
 80081ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081b6:	d102      	bne.n	80081be <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80081b8:	2300      	movs	r3, #0
 80081ba:	61fb      	str	r3, [r7, #28]
 80081bc:	e023      	b.n	8008206 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681a      	ldr	r2, [r3, #0]
 80081c2:	4b15      	ldr	r3, [pc, #84]	; (8008218 <xTaskCheckForTimeOut+0xc0>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d007      	beq.n	80081da <xTaskCheckForTimeOut+0x82>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	69ba      	ldr	r2, [r7, #24]
 80081d0:	429a      	cmp	r2, r3
 80081d2:	d302      	bcc.n	80081da <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80081d4:	2301      	movs	r3, #1
 80081d6:	61fb      	str	r3, [r7, #28]
 80081d8:	e015      	b.n	8008206 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	697a      	ldr	r2, [r7, #20]
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d20b      	bcs.n	80081fc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	681a      	ldr	r2, [r3, #0]
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	1ad2      	subs	r2, r2, r3
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f7ff ff9b 	bl	800812c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80081f6:	2300      	movs	r3, #0
 80081f8:	61fb      	str	r3, [r7, #28]
 80081fa:	e004      	b.n	8008206 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	2200      	movs	r2, #0
 8008200:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008202:	2301      	movs	r3, #1
 8008204:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008206:	f000 ff85 	bl	8009114 <vPortExitCritical>

	return xReturn;
 800820a:	69fb      	ldr	r3, [r7, #28]
}
 800820c:	4618      	mov	r0, r3
 800820e:	3720      	adds	r7, #32
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}
 8008214:	20001024 	.word	0x20001024
 8008218:	20001038 	.word	0x20001038

0800821c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800821c:	b480      	push	{r7}
 800821e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008220:	4b03      	ldr	r3, [pc, #12]	; (8008230 <vTaskMissedYield+0x14>)
 8008222:	2201      	movs	r2, #1
 8008224:	601a      	str	r2, [r3, #0]
}
 8008226:	bf00      	nop
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr
 8008230:	20001034 	.word	0x20001034

08008234 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b082      	sub	sp, #8
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800823c:	f000 f852 	bl	80082e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008240:	4b06      	ldr	r3, [pc, #24]	; (800825c <prvIdleTask+0x28>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	2b01      	cmp	r3, #1
 8008246:	d9f9      	bls.n	800823c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008248:	4b05      	ldr	r3, [pc, #20]	; (8008260 <prvIdleTask+0x2c>)
 800824a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800824e:	601a      	str	r2, [r3, #0]
 8008250:	f3bf 8f4f 	dsb	sy
 8008254:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008258:	e7f0      	b.n	800823c <prvIdleTask+0x8>
 800825a:	bf00      	nop
 800825c:	20000b50 	.word	0x20000b50
 8008260:	e000ed04 	.word	0xe000ed04

08008264 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b082      	sub	sp, #8
 8008268:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800826a:	2300      	movs	r3, #0
 800826c:	607b      	str	r3, [r7, #4]
 800826e:	e00c      	b.n	800828a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	4613      	mov	r3, r2
 8008274:	009b      	lsls	r3, r3, #2
 8008276:	4413      	add	r3, r2
 8008278:	009b      	lsls	r3, r3, #2
 800827a:	4a12      	ldr	r2, [pc, #72]	; (80082c4 <prvInitialiseTaskLists+0x60>)
 800827c:	4413      	add	r3, r2
 800827e:	4618      	mov	r0, r3
 8008280:	f7fe fa96 	bl	80067b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	3301      	adds	r3, #1
 8008288:	607b      	str	r3, [r7, #4]
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2b37      	cmp	r3, #55	; 0x37
 800828e:	d9ef      	bls.n	8008270 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008290:	480d      	ldr	r0, [pc, #52]	; (80082c8 <prvInitialiseTaskLists+0x64>)
 8008292:	f7fe fa8d 	bl	80067b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008296:	480d      	ldr	r0, [pc, #52]	; (80082cc <prvInitialiseTaskLists+0x68>)
 8008298:	f7fe fa8a 	bl	80067b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800829c:	480c      	ldr	r0, [pc, #48]	; (80082d0 <prvInitialiseTaskLists+0x6c>)
 800829e:	f7fe fa87 	bl	80067b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80082a2:	480c      	ldr	r0, [pc, #48]	; (80082d4 <prvInitialiseTaskLists+0x70>)
 80082a4:	f7fe fa84 	bl	80067b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80082a8:	480b      	ldr	r0, [pc, #44]	; (80082d8 <prvInitialiseTaskLists+0x74>)
 80082aa:	f7fe fa81 	bl	80067b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80082ae:	4b0b      	ldr	r3, [pc, #44]	; (80082dc <prvInitialiseTaskLists+0x78>)
 80082b0:	4a05      	ldr	r2, [pc, #20]	; (80082c8 <prvInitialiseTaskLists+0x64>)
 80082b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80082b4:	4b0a      	ldr	r3, [pc, #40]	; (80082e0 <prvInitialiseTaskLists+0x7c>)
 80082b6:	4a05      	ldr	r2, [pc, #20]	; (80082cc <prvInitialiseTaskLists+0x68>)
 80082b8:	601a      	str	r2, [r3, #0]
}
 80082ba:	bf00      	nop
 80082bc:	3708      	adds	r7, #8
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}
 80082c2:	bf00      	nop
 80082c4:	20000b50 	.word	0x20000b50
 80082c8:	20000fb0 	.word	0x20000fb0
 80082cc:	20000fc4 	.word	0x20000fc4
 80082d0:	20000fe0 	.word	0x20000fe0
 80082d4:	20000ff4 	.word	0x20000ff4
 80082d8:	2000100c 	.word	0x2000100c
 80082dc:	20000fd8 	.word	0x20000fd8
 80082e0:	20000fdc 	.word	0x20000fdc

080082e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b082      	sub	sp, #8
 80082e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80082ea:	e019      	b.n	8008320 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80082ec:	f000 fee2 	bl	80090b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082f0:	4b10      	ldr	r3, [pc, #64]	; (8008334 <prvCheckTasksWaitingTermination+0x50>)
 80082f2:	68db      	ldr	r3, [r3, #12]
 80082f4:	68db      	ldr	r3, [r3, #12]
 80082f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	3304      	adds	r3, #4
 80082fc:	4618      	mov	r0, r3
 80082fe:	f7fe fae1 	bl	80068c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008302:	4b0d      	ldr	r3, [pc, #52]	; (8008338 <prvCheckTasksWaitingTermination+0x54>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	3b01      	subs	r3, #1
 8008308:	4a0b      	ldr	r2, [pc, #44]	; (8008338 <prvCheckTasksWaitingTermination+0x54>)
 800830a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800830c:	4b0b      	ldr	r3, [pc, #44]	; (800833c <prvCheckTasksWaitingTermination+0x58>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	3b01      	subs	r3, #1
 8008312:	4a0a      	ldr	r2, [pc, #40]	; (800833c <prvCheckTasksWaitingTermination+0x58>)
 8008314:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008316:	f000 fefd 	bl	8009114 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f000 f810 	bl	8008340 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008320:	4b06      	ldr	r3, [pc, #24]	; (800833c <prvCheckTasksWaitingTermination+0x58>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d1e1      	bne.n	80082ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008328:	bf00      	nop
 800832a:	bf00      	nop
 800832c:	3708      	adds	r7, #8
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}
 8008332:	bf00      	nop
 8008334:	20000ff4 	.word	0x20000ff4
 8008338:	20001020 	.word	0x20001020
 800833c:	20001008 	.word	0x20001008

08008340 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008340:	b580      	push	{r7, lr}
 8008342:	b084      	sub	sp, #16
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800834e:	2b00      	cmp	r3, #0
 8008350:	d108      	bne.n	8008364 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008356:	4618      	mov	r0, r3
 8008358:	f001 f89a 	bl	8009490 <vPortFree>
				vPortFree( pxTCB );
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f001 f897 	bl	8009490 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008362:	e018      	b.n	8008396 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800836a:	2b01      	cmp	r3, #1
 800836c:	d103      	bne.n	8008376 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f001 f88e 	bl	8009490 <vPortFree>
	}
 8008374:	e00f      	b.n	8008396 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800837c:	2b02      	cmp	r3, #2
 800837e:	d00a      	beq.n	8008396 <prvDeleteTCB+0x56>
	__asm volatile
 8008380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008384:	f383 8811 	msr	BASEPRI, r3
 8008388:	f3bf 8f6f 	isb	sy
 800838c:	f3bf 8f4f 	dsb	sy
 8008390:	60fb      	str	r3, [r7, #12]
}
 8008392:	bf00      	nop
 8008394:	e7fe      	b.n	8008394 <prvDeleteTCB+0x54>
	}
 8008396:	bf00      	nop
 8008398:	3710      	adds	r7, #16
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}
	...

080083a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80083a0:	b480      	push	{r7}
 80083a2:	b083      	sub	sp, #12
 80083a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80083a6:	4b0c      	ldr	r3, [pc, #48]	; (80083d8 <prvResetNextTaskUnblockTime+0x38>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d104      	bne.n	80083ba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80083b0:	4b0a      	ldr	r3, [pc, #40]	; (80083dc <prvResetNextTaskUnblockTime+0x3c>)
 80083b2:	f04f 32ff 	mov.w	r2, #4294967295
 80083b6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80083b8:	e008      	b.n	80083cc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083ba:	4b07      	ldr	r3, [pc, #28]	; (80083d8 <prvResetNextTaskUnblockTime+0x38>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	68db      	ldr	r3, [r3, #12]
 80083c0:	68db      	ldr	r3, [r3, #12]
 80083c2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	4a04      	ldr	r2, [pc, #16]	; (80083dc <prvResetNextTaskUnblockTime+0x3c>)
 80083ca:	6013      	str	r3, [r2, #0]
}
 80083cc:	bf00      	nop
 80083ce:	370c      	adds	r7, #12
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr
 80083d8:	20000fd8 	.word	0x20000fd8
 80083dc:	20001040 	.word	0x20001040

080083e0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80083e6:	4b05      	ldr	r3, [pc, #20]	; (80083fc <xTaskGetCurrentTaskHandle+0x1c>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	607b      	str	r3, [r7, #4]

		return xReturn;
 80083ec:	687b      	ldr	r3, [r7, #4]
	}
 80083ee:	4618      	mov	r0, r3
 80083f0:	370c      	adds	r7, #12
 80083f2:	46bd      	mov	sp, r7
 80083f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f8:	4770      	bx	lr
 80083fa:	bf00      	nop
 80083fc:	20000b4c 	.word	0x20000b4c

08008400 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008400:	b480      	push	{r7}
 8008402:	b083      	sub	sp, #12
 8008404:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008406:	4b0b      	ldr	r3, [pc, #44]	; (8008434 <xTaskGetSchedulerState+0x34>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d102      	bne.n	8008414 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800840e:	2301      	movs	r3, #1
 8008410:	607b      	str	r3, [r7, #4]
 8008412:	e008      	b.n	8008426 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008414:	4b08      	ldr	r3, [pc, #32]	; (8008438 <xTaskGetSchedulerState+0x38>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d102      	bne.n	8008422 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800841c:	2302      	movs	r3, #2
 800841e:	607b      	str	r3, [r7, #4]
 8008420:	e001      	b.n	8008426 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008422:	2300      	movs	r3, #0
 8008424:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008426:	687b      	ldr	r3, [r7, #4]
	}
 8008428:	4618      	mov	r0, r3
 800842a:	370c      	adds	r7, #12
 800842c:	46bd      	mov	sp, r7
 800842e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008432:	4770      	bx	lr
 8008434:	2000102c 	.word	0x2000102c
 8008438:	20001048 	.word	0x20001048

0800843c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800843c:	b580      	push	{r7, lr}
 800843e:	b084      	sub	sp, #16
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008448:	2300      	movs	r3, #0
 800844a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d051      	beq.n	80084f6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008456:	4b2a      	ldr	r3, [pc, #168]	; (8008500 <xTaskPriorityInherit+0xc4>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800845c:	429a      	cmp	r2, r3
 800845e:	d241      	bcs.n	80084e4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	699b      	ldr	r3, [r3, #24]
 8008464:	2b00      	cmp	r3, #0
 8008466:	db06      	blt.n	8008476 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008468:	4b25      	ldr	r3, [pc, #148]	; (8008500 <xTaskPriorityInherit+0xc4>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800846e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	6959      	ldr	r1, [r3, #20]
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800847e:	4613      	mov	r3, r2
 8008480:	009b      	lsls	r3, r3, #2
 8008482:	4413      	add	r3, r2
 8008484:	009b      	lsls	r3, r3, #2
 8008486:	4a1f      	ldr	r2, [pc, #124]	; (8008504 <xTaskPriorityInherit+0xc8>)
 8008488:	4413      	add	r3, r2
 800848a:	4299      	cmp	r1, r3
 800848c:	d122      	bne.n	80084d4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	3304      	adds	r3, #4
 8008492:	4618      	mov	r0, r3
 8008494:	f7fe fa16 	bl	80068c4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008498:	4b19      	ldr	r3, [pc, #100]	; (8008500 <xTaskPriorityInherit+0xc4>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084a6:	4b18      	ldr	r3, [pc, #96]	; (8008508 <xTaskPriorityInherit+0xcc>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d903      	bls.n	80084b6 <xTaskPriorityInherit+0x7a>
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084b2:	4a15      	ldr	r2, [pc, #84]	; (8008508 <xTaskPriorityInherit+0xcc>)
 80084b4:	6013      	str	r3, [r2, #0]
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084ba:	4613      	mov	r3, r2
 80084bc:	009b      	lsls	r3, r3, #2
 80084be:	4413      	add	r3, r2
 80084c0:	009b      	lsls	r3, r3, #2
 80084c2:	4a10      	ldr	r2, [pc, #64]	; (8008504 <xTaskPriorityInherit+0xc8>)
 80084c4:	441a      	add	r2, r3
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	3304      	adds	r3, #4
 80084ca:	4619      	mov	r1, r3
 80084cc:	4610      	mov	r0, r2
 80084ce:	f7fe f99c 	bl	800680a <vListInsertEnd>
 80084d2:	e004      	b.n	80084de <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80084d4:	4b0a      	ldr	r3, [pc, #40]	; (8008500 <xTaskPriorityInherit+0xc4>)
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80084de:	2301      	movs	r3, #1
 80084e0:	60fb      	str	r3, [r7, #12]
 80084e2:	e008      	b.n	80084f6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80084e8:	4b05      	ldr	r3, [pc, #20]	; (8008500 <xTaskPriorityInherit+0xc4>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084ee:	429a      	cmp	r2, r3
 80084f0:	d201      	bcs.n	80084f6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80084f2:	2301      	movs	r3, #1
 80084f4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80084f6:	68fb      	ldr	r3, [r7, #12]
	}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3710      	adds	r7, #16
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}
 8008500:	20000b4c 	.word	0x20000b4c
 8008504:	20000b50 	.word	0x20000b50
 8008508:	20001028 	.word	0x20001028

0800850c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800850c:	b580      	push	{r7, lr}
 800850e:	b086      	sub	sp, #24
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008518:	2300      	movs	r3, #0
 800851a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d056      	beq.n	80085d0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008522:	4b2e      	ldr	r3, [pc, #184]	; (80085dc <xTaskPriorityDisinherit+0xd0>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	693a      	ldr	r2, [r7, #16]
 8008528:	429a      	cmp	r2, r3
 800852a:	d00a      	beq.n	8008542 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800852c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008530:	f383 8811 	msr	BASEPRI, r3
 8008534:	f3bf 8f6f 	isb	sy
 8008538:	f3bf 8f4f 	dsb	sy
 800853c:	60fb      	str	r3, [r7, #12]
}
 800853e:	bf00      	nop
 8008540:	e7fe      	b.n	8008540 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008546:	2b00      	cmp	r3, #0
 8008548:	d10a      	bne.n	8008560 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800854a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800854e:	f383 8811 	msr	BASEPRI, r3
 8008552:	f3bf 8f6f 	isb	sy
 8008556:	f3bf 8f4f 	dsb	sy
 800855a:	60bb      	str	r3, [r7, #8]
}
 800855c:	bf00      	nop
 800855e:	e7fe      	b.n	800855e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008564:	1e5a      	subs	r2, r3, #1
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008572:	429a      	cmp	r2, r3
 8008574:	d02c      	beq.n	80085d0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800857a:	2b00      	cmp	r3, #0
 800857c:	d128      	bne.n	80085d0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	3304      	adds	r3, #4
 8008582:	4618      	mov	r0, r3
 8008584:	f7fe f99e 	bl	80068c4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008594:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800859c:	693b      	ldr	r3, [r7, #16]
 800859e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085a0:	4b0f      	ldr	r3, [pc, #60]	; (80085e0 <xTaskPriorityDisinherit+0xd4>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	429a      	cmp	r2, r3
 80085a6:	d903      	bls.n	80085b0 <xTaskPriorityDisinherit+0xa4>
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085ac:	4a0c      	ldr	r2, [pc, #48]	; (80085e0 <xTaskPriorityDisinherit+0xd4>)
 80085ae:	6013      	str	r3, [r2, #0]
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085b4:	4613      	mov	r3, r2
 80085b6:	009b      	lsls	r3, r3, #2
 80085b8:	4413      	add	r3, r2
 80085ba:	009b      	lsls	r3, r3, #2
 80085bc:	4a09      	ldr	r2, [pc, #36]	; (80085e4 <xTaskPriorityDisinherit+0xd8>)
 80085be:	441a      	add	r2, r3
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	3304      	adds	r3, #4
 80085c4:	4619      	mov	r1, r3
 80085c6:	4610      	mov	r0, r2
 80085c8:	f7fe f91f 	bl	800680a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80085cc:	2301      	movs	r3, #1
 80085ce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80085d0:	697b      	ldr	r3, [r7, #20]
	}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3718      	adds	r7, #24
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}
 80085da:	bf00      	nop
 80085dc:	20000b4c 	.word	0x20000b4c
 80085e0:	20001028 	.word	0x20001028
 80085e4:	20000b50 	.word	0x20000b50

080085e8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b088      	sub	sp, #32
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80085f6:	2301      	movs	r3, #1
 80085f8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d06a      	beq.n	80086d6 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008600:	69bb      	ldr	r3, [r7, #24]
 8008602:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008604:	2b00      	cmp	r3, #0
 8008606:	d10a      	bne.n	800861e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800860c:	f383 8811 	msr	BASEPRI, r3
 8008610:	f3bf 8f6f 	isb	sy
 8008614:	f3bf 8f4f 	dsb	sy
 8008618:	60fb      	str	r3, [r7, #12]
}
 800861a:	bf00      	nop
 800861c:	e7fe      	b.n	800861c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800861e:	69bb      	ldr	r3, [r7, #24]
 8008620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008622:	683a      	ldr	r2, [r7, #0]
 8008624:	429a      	cmp	r2, r3
 8008626:	d902      	bls.n	800862e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	61fb      	str	r3, [r7, #28]
 800862c:	e002      	b.n	8008634 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800862e:	69bb      	ldr	r3, [r7, #24]
 8008630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008632:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008634:	69bb      	ldr	r3, [r7, #24]
 8008636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008638:	69fa      	ldr	r2, [r7, #28]
 800863a:	429a      	cmp	r2, r3
 800863c:	d04b      	beq.n	80086d6 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800863e:	69bb      	ldr	r3, [r7, #24]
 8008640:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008642:	697a      	ldr	r2, [r7, #20]
 8008644:	429a      	cmp	r2, r3
 8008646:	d146      	bne.n	80086d6 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008648:	4b25      	ldr	r3, [pc, #148]	; (80086e0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	69ba      	ldr	r2, [r7, #24]
 800864e:	429a      	cmp	r2, r3
 8008650:	d10a      	bne.n	8008668 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8008652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008656:	f383 8811 	msr	BASEPRI, r3
 800865a:	f3bf 8f6f 	isb	sy
 800865e:	f3bf 8f4f 	dsb	sy
 8008662:	60bb      	str	r3, [r7, #8]
}
 8008664:	bf00      	nop
 8008666:	e7fe      	b.n	8008666 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008668:	69bb      	ldr	r3, [r7, #24]
 800866a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800866c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800866e:	69bb      	ldr	r3, [r7, #24]
 8008670:	69fa      	ldr	r2, [r7, #28]
 8008672:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008674:	69bb      	ldr	r3, [r7, #24]
 8008676:	699b      	ldr	r3, [r3, #24]
 8008678:	2b00      	cmp	r3, #0
 800867a:	db04      	blt.n	8008686 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800867c:	69fb      	ldr	r3, [r7, #28]
 800867e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008682:	69bb      	ldr	r3, [r7, #24]
 8008684:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008686:	69bb      	ldr	r3, [r7, #24]
 8008688:	6959      	ldr	r1, [r3, #20]
 800868a:	693a      	ldr	r2, [r7, #16]
 800868c:	4613      	mov	r3, r2
 800868e:	009b      	lsls	r3, r3, #2
 8008690:	4413      	add	r3, r2
 8008692:	009b      	lsls	r3, r3, #2
 8008694:	4a13      	ldr	r2, [pc, #76]	; (80086e4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008696:	4413      	add	r3, r2
 8008698:	4299      	cmp	r1, r3
 800869a:	d11c      	bne.n	80086d6 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800869c:	69bb      	ldr	r3, [r7, #24]
 800869e:	3304      	adds	r3, #4
 80086a0:	4618      	mov	r0, r3
 80086a2:	f7fe f90f 	bl	80068c4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80086a6:	69bb      	ldr	r3, [r7, #24]
 80086a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086aa:	4b0f      	ldr	r3, [pc, #60]	; (80086e8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	429a      	cmp	r2, r3
 80086b0:	d903      	bls.n	80086ba <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086b6:	4a0c      	ldr	r2, [pc, #48]	; (80086e8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80086b8:	6013      	str	r3, [r2, #0]
 80086ba:	69bb      	ldr	r3, [r7, #24]
 80086bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086be:	4613      	mov	r3, r2
 80086c0:	009b      	lsls	r3, r3, #2
 80086c2:	4413      	add	r3, r2
 80086c4:	009b      	lsls	r3, r3, #2
 80086c6:	4a07      	ldr	r2, [pc, #28]	; (80086e4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80086c8:	441a      	add	r2, r3
 80086ca:	69bb      	ldr	r3, [r7, #24]
 80086cc:	3304      	adds	r3, #4
 80086ce:	4619      	mov	r1, r3
 80086d0:	4610      	mov	r0, r2
 80086d2:	f7fe f89a 	bl	800680a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80086d6:	bf00      	nop
 80086d8:	3720      	adds	r7, #32
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
 80086de:	bf00      	nop
 80086e0:	20000b4c 	.word	0x20000b4c
 80086e4:	20000b50 	.word	0x20000b50
 80086e8:	20001028 	.word	0x20001028

080086ec <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80086ec:	b480      	push	{r7}
 80086ee:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80086f0:	4b07      	ldr	r3, [pc, #28]	; (8008710 <pvTaskIncrementMutexHeldCount+0x24>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d004      	beq.n	8008702 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80086f8:	4b05      	ldr	r3, [pc, #20]	; (8008710 <pvTaskIncrementMutexHeldCount+0x24>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80086fe:	3201      	adds	r2, #1
 8008700:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8008702:	4b03      	ldr	r3, [pc, #12]	; (8008710 <pvTaskIncrementMutexHeldCount+0x24>)
 8008704:	681b      	ldr	r3, [r3, #0]
	}
 8008706:	4618      	mov	r0, r3
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr
 8008710:	20000b4c 	.word	0x20000b4c

08008714 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b084      	sub	sp, #16
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800871e:	4b21      	ldr	r3, [pc, #132]	; (80087a4 <prvAddCurrentTaskToDelayedList+0x90>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008724:	4b20      	ldr	r3, [pc, #128]	; (80087a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	3304      	adds	r3, #4
 800872a:	4618      	mov	r0, r3
 800872c:	f7fe f8ca 	bl	80068c4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008736:	d10a      	bne.n	800874e <prvAddCurrentTaskToDelayedList+0x3a>
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d007      	beq.n	800874e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800873e:	4b1a      	ldr	r3, [pc, #104]	; (80087a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	3304      	adds	r3, #4
 8008744:	4619      	mov	r1, r3
 8008746:	4819      	ldr	r0, [pc, #100]	; (80087ac <prvAddCurrentTaskToDelayedList+0x98>)
 8008748:	f7fe f85f 	bl	800680a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800874c:	e026      	b.n	800879c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800874e:	68fa      	ldr	r2, [r7, #12]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	4413      	add	r3, r2
 8008754:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008756:	4b14      	ldr	r3, [pc, #80]	; (80087a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	68ba      	ldr	r2, [r7, #8]
 800875c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	429a      	cmp	r2, r3
 8008764:	d209      	bcs.n	800877a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008766:	4b12      	ldr	r3, [pc, #72]	; (80087b0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	4b0f      	ldr	r3, [pc, #60]	; (80087a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	3304      	adds	r3, #4
 8008770:	4619      	mov	r1, r3
 8008772:	4610      	mov	r0, r2
 8008774:	f7fe f86d 	bl	8006852 <vListInsert>
}
 8008778:	e010      	b.n	800879c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800877a:	4b0e      	ldr	r3, [pc, #56]	; (80087b4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800877c:	681a      	ldr	r2, [r3, #0]
 800877e:	4b0a      	ldr	r3, [pc, #40]	; (80087a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	3304      	adds	r3, #4
 8008784:	4619      	mov	r1, r3
 8008786:	4610      	mov	r0, r2
 8008788:	f7fe f863 	bl	8006852 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800878c:	4b0a      	ldr	r3, [pc, #40]	; (80087b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	68ba      	ldr	r2, [r7, #8]
 8008792:	429a      	cmp	r2, r3
 8008794:	d202      	bcs.n	800879c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008796:	4a08      	ldr	r2, [pc, #32]	; (80087b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	6013      	str	r3, [r2, #0]
}
 800879c:	bf00      	nop
 800879e:	3710      	adds	r7, #16
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bd80      	pop	{r7, pc}
 80087a4:	20001024 	.word	0x20001024
 80087a8:	20000b4c 	.word	0x20000b4c
 80087ac:	2000100c 	.word	0x2000100c
 80087b0:	20000fdc 	.word	0x20000fdc
 80087b4:	20000fd8 	.word	0x20000fd8
 80087b8:	20001040 	.word	0x20001040

080087bc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b08a      	sub	sp, #40	; 0x28
 80087c0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80087c2:	2300      	movs	r3, #0
 80087c4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80087c6:	f000 fb07 	bl	8008dd8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80087ca:	4b1c      	ldr	r3, [pc, #112]	; (800883c <xTimerCreateTimerTask+0x80>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d021      	beq.n	8008816 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80087d2:	2300      	movs	r3, #0
 80087d4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80087d6:	2300      	movs	r3, #0
 80087d8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80087da:	1d3a      	adds	r2, r7, #4
 80087dc:	f107 0108 	add.w	r1, r7, #8
 80087e0:	f107 030c 	add.w	r3, r7, #12
 80087e4:	4618      	mov	r0, r3
 80087e6:	f7fd ffc9 	bl	800677c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80087ea:	6879      	ldr	r1, [r7, #4]
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	68fa      	ldr	r2, [r7, #12]
 80087f0:	9202      	str	r2, [sp, #8]
 80087f2:	9301      	str	r3, [sp, #4]
 80087f4:	2302      	movs	r3, #2
 80087f6:	9300      	str	r3, [sp, #0]
 80087f8:	2300      	movs	r3, #0
 80087fa:	460a      	mov	r2, r1
 80087fc:	4910      	ldr	r1, [pc, #64]	; (8008840 <xTimerCreateTimerTask+0x84>)
 80087fe:	4811      	ldr	r0, [pc, #68]	; (8008844 <xTimerCreateTimerTask+0x88>)
 8008800:	f7fe ffbe 	bl	8007780 <xTaskCreateStatic>
 8008804:	4603      	mov	r3, r0
 8008806:	4a10      	ldr	r2, [pc, #64]	; (8008848 <xTimerCreateTimerTask+0x8c>)
 8008808:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800880a:	4b0f      	ldr	r3, [pc, #60]	; (8008848 <xTimerCreateTimerTask+0x8c>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d001      	beq.n	8008816 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008812:	2301      	movs	r3, #1
 8008814:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d10a      	bne.n	8008832 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800881c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008820:	f383 8811 	msr	BASEPRI, r3
 8008824:	f3bf 8f6f 	isb	sy
 8008828:	f3bf 8f4f 	dsb	sy
 800882c:	613b      	str	r3, [r7, #16]
}
 800882e:	bf00      	nop
 8008830:	e7fe      	b.n	8008830 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008832:	697b      	ldr	r3, [r7, #20]
}
 8008834:	4618      	mov	r0, r3
 8008836:	3718      	adds	r7, #24
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}
 800883c:	2000107c 	.word	0x2000107c
 8008840:	0800a0c0 	.word	0x0800a0c0
 8008844:	08008981 	.word	0x08008981
 8008848:	20001080 	.word	0x20001080

0800884c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b08a      	sub	sp, #40	; 0x28
 8008850:	af00      	add	r7, sp, #0
 8008852:	60f8      	str	r0, [r7, #12]
 8008854:	60b9      	str	r1, [r7, #8]
 8008856:	607a      	str	r2, [r7, #4]
 8008858:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800885a:	2300      	movs	r3, #0
 800885c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d10a      	bne.n	800887a <xTimerGenericCommand+0x2e>
	__asm volatile
 8008864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008868:	f383 8811 	msr	BASEPRI, r3
 800886c:	f3bf 8f6f 	isb	sy
 8008870:	f3bf 8f4f 	dsb	sy
 8008874:	623b      	str	r3, [r7, #32]
}
 8008876:	bf00      	nop
 8008878:	e7fe      	b.n	8008878 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800887a:	4b1a      	ldr	r3, [pc, #104]	; (80088e4 <xTimerGenericCommand+0x98>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d02a      	beq.n	80088d8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	2b05      	cmp	r3, #5
 8008892:	dc18      	bgt.n	80088c6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008894:	f7ff fdb4 	bl	8008400 <xTaskGetSchedulerState>
 8008898:	4603      	mov	r3, r0
 800889a:	2b02      	cmp	r3, #2
 800889c:	d109      	bne.n	80088b2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800889e:	4b11      	ldr	r3, [pc, #68]	; (80088e4 <xTimerGenericCommand+0x98>)
 80088a0:	6818      	ldr	r0, [r3, #0]
 80088a2:	f107 0110 	add.w	r1, r7, #16
 80088a6:	2300      	movs	r3, #0
 80088a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088aa:	f7fe f9dd 	bl	8006c68 <xQueueGenericSend>
 80088ae:	6278      	str	r0, [r7, #36]	; 0x24
 80088b0:	e012      	b.n	80088d8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80088b2:	4b0c      	ldr	r3, [pc, #48]	; (80088e4 <xTimerGenericCommand+0x98>)
 80088b4:	6818      	ldr	r0, [r3, #0]
 80088b6:	f107 0110 	add.w	r1, r7, #16
 80088ba:	2300      	movs	r3, #0
 80088bc:	2200      	movs	r2, #0
 80088be:	f7fe f9d3 	bl	8006c68 <xQueueGenericSend>
 80088c2:	6278      	str	r0, [r7, #36]	; 0x24
 80088c4:	e008      	b.n	80088d8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80088c6:	4b07      	ldr	r3, [pc, #28]	; (80088e4 <xTimerGenericCommand+0x98>)
 80088c8:	6818      	ldr	r0, [r3, #0]
 80088ca:	f107 0110 	add.w	r1, r7, #16
 80088ce:	2300      	movs	r3, #0
 80088d0:	683a      	ldr	r2, [r7, #0]
 80088d2:	f7fe fac7 	bl	8006e64 <xQueueGenericSendFromISR>
 80088d6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80088d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80088da:	4618      	mov	r0, r3
 80088dc:	3728      	adds	r7, #40	; 0x28
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}
 80088e2:	bf00      	nop
 80088e4:	2000107c 	.word	0x2000107c

080088e8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b088      	sub	sp, #32
 80088ec:	af02      	add	r7, sp, #8
 80088ee:	6078      	str	r0, [r7, #4]
 80088f0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088f2:	4b22      	ldr	r3, [pc, #136]	; (800897c <prvProcessExpiredTimer+0x94>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	68db      	ldr	r3, [r3, #12]
 80088f8:	68db      	ldr	r3, [r3, #12]
 80088fa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	3304      	adds	r3, #4
 8008900:	4618      	mov	r0, r3
 8008902:	f7fd ffdf 	bl	80068c4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800890c:	f003 0304 	and.w	r3, r3, #4
 8008910:	2b00      	cmp	r3, #0
 8008912:	d022      	beq.n	800895a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008914:	697b      	ldr	r3, [r7, #20]
 8008916:	699a      	ldr	r2, [r3, #24]
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	18d1      	adds	r1, r2, r3
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	683a      	ldr	r2, [r7, #0]
 8008920:	6978      	ldr	r0, [r7, #20]
 8008922:	f000 f8d1 	bl	8008ac8 <prvInsertTimerInActiveList>
 8008926:	4603      	mov	r3, r0
 8008928:	2b00      	cmp	r3, #0
 800892a:	d01f      	beq.n	800896c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800892c:	2300      	movs	r3, #0
 800892e:	9300      	str	r3, [sp, #0]
 8008930:	2300      	movs	r3, #0
 8008932:	687a      	ldr	r2, [r7, #4]
 8008934:	2100      	movs	r1, #0
 8008936:	6978      	ldr	r0, [r7, #20]
 8008938:	f7ff ff88 	bl	800884c <xTimerGenericCommand>
 800893c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800893e:	693b      	ldr	r3, [r7, #16]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d113      	bne.n	800896c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008948:	f383 8811 	msr	BASEPRI, r3
 800894c:	f3bf 8f6f 	isb	sy
 8008950:	f3bf 8f4f 	dsb	sy
 8008954:	60fb      	str	r3, [r7, #12]
}
 8008956:	bf00      	nop
 8008958:	e7fe      	b.n	8008958 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800895a:	697b      	ldr	r3, [r7, #20]
 800895c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008960:	f023 0301 	bic.w	r3, r3, #1
 8008964:	b2da      	uxtb	r2, r3
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	6a1b      	ldr	r3, [r3, #32]
 8008970:	6978      	ldr	r0, [r7, #20]
 8008972:	4798      	blx	r3
}
 8008974:	bf00      	nop
 8008976:	3718      	adds	r7, #24
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}
 800897c:	20001074 	.word	0x20001074

08008980 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b084      	sub	sp, #16
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008988:	f107 0308 	add.w	r3, r7, #8
 800898c:	4618      	mov	r0, r3
 800898e:	f000 f857 	bl	8008a40 <prvGetNextExpireTime>
 8008992:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	4619      	mov	r1, r3
 8008998:	68f8      	ldr	r0, [r7, #12]
 800899a:	f000 f803 	bl	80089a4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800899e:	f000 f8d5 	bl	8008b4c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80089a2:	e7f1      	b.n	8008988 <prvTimerTask+0x8>

080089a4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b084      	sub	sp, #16
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
 80089ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80089ae:	f7ff f923 	bl	8007bf8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80089b2:	f107 0308 	add.w	r3, r7, #8
 80089b6:	4618      	mov	r0, r3
 80089b8:	f000 f866 	bl	8008a88 <prvSampleTimeNow>
 80089bc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d130      	bne.n	8008a26 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d10a      	bne.n	80089e0 <prvProcessTimerOrBlockTask+0x3c>
 80089ca:	687a      	ldr	r2, [r7, #4]
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	429a      	cmp	r2, r3
 80089d0:	d806      	bhi.n	80089e0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80089d2:	f7ff f91f 	bl	8007c14 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80089d6:	68f9      	ldr	r1, [r7, #12]
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f7ff ff85 	bl	80088e8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80089de:	e024      	b.n	8008a2a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d008      	beq.n	80089f8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80089e6:	4b13      	ldr	r3, [pc, #76]	; (8008a34 <prvProcessTimerOrBlockTask+0x90>)
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d101      	bne.n	80089f4 <prvProcessTimerOrBlockTask+0x50>
 80089f0:	2301      	movs	r3, #1
 80089f2:	e000      	b.n	80089f6 <prvProcessTimerOrBlockTask+0x52>
 80089f4:	2300      	movs	r3, #0
 80089f6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80089f8:	4b0f      	ldr	r3, [pc, #60]	; (8008a38 <prvProcessTimerOrBlockTask+0x94>)
 80089fa:	6818      	ldr	r0, [r3, #0]
 80089fc:	687a      	ldr	r2, [r7, #4]
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	1ad3      	subs	r3, r2, r3
 8008a02:	683a      	ldr	r2, [r7, #0]
 8008a04:	4619      	mov	r1, r3
 8008a06:	f7fe fe87 	bl	8007718 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008a0a:	f7ff f903 	bl	8007c14 <xTaskResumeAll>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d10a      	bne.n	8008a2a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008a14:	4b09      	ldr	r3, [pc, #36]	; (8008a3c <prvProcessTimerOrBlockTask+0x98>)
 8008a16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a1a:	601a      	str	r2, [r3, #0]
 8008a1c:	f3bf 8f4f 	dsb	sy
 8008a20:	f3bf 8f6f 	isb	sy
}
 8008a24:	e001      	b.n	8008a2a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008a26:	f7ff f8f5 	bl	8007c14 <xTaskResumeAll>
}
 8008a2a:	bf00      	nop
 8008a2c:	3710      	adds	r7, #16
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	20001078 	.word	0x20001078
 8008a38:	2000107c 	.word	0x2000107c
 8008a3c:	e000ed04 	.word	0xe000ed04

08008a40 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008a40:	b480      	push	{r7}
 8008a42:	b085      	sub	sp, #20
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008a48:	4b0e      	ldr	r3, [pc, #56]	; (8008a84 <prvGetNextExpireTime+0x44>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d101      	bne.n	8008a56 <prvGetNextExpireTime+0x16>
 8008a52:	2201      	movs	r2, #1
 8008a54:	e000      	b.n	8008a58 <prvGetNextExpireTime+0x18>
 8008a56:	2200      	movs	r2, #0
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d105      	bne.n	8008a70 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008a64:	4b07      	ldr	r3, [pc, #28]	; (8008a84 <prvGetNextExpireTime+0x44>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	68db      	ldr	r3, [r3, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	60fb      	str	r3, [r7, #12]
 8008a6e:	e001      	b.n	8008a74 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008a70:	2300      	movs	r3, #0
 8008a72:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008a74:	68fb      	ldr	r3, [r7, #12]
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3714      	adds	r7, #20
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a80:	4770      	bx	lr
 8008a82:	bf00      	nop
 8008a84:	20001074 	.word	0x20001074

08008a88 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b084      	sub	sp, #16
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008a90:	f7ff f95e 	bl	8007d50 <xTaskGetTickCount>
 8008a94:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008a96:	4b0b      	ldr	r3, [pc, #44]	; (8008ac4 <prvSampleTimeNow+0x3c>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	68fa      	ldr	r2, [r7, #12]
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	d205      	bcs.n	8008aac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008aa0:	f000 f936 	bl	8008d10 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	601a      	str	r2, [r3, #0]
 8008aaa:	e002      	b.n	8008ab2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008ab2:	4a04      	ldr	r2, [pc, #16]	; (8008ac4 <prvSampleTimeNow+0x3c>)
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	3710      	adds	r7, #16
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bd80      	pop	{r7, pc}
 8008ac2:	bf00      	nop
 8008ac4:	20001084 	.word	0x20001084

08008ac8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b086      	sub	sp, #24
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	60f8      	str	r0, [r7, #12]
 8008ad0:	60b9      	str	r1, [r7, #8]
 8008ad2:	607a      	str	r2, [r7, #4]
 8008ad4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	68ba      	ldr	r2, [r7, #8]
 8008ade:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	68fa      	ldr	r2, [r7, #12]
 8008ae4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008ae6:	68ba      	ldr	r2, [r7, #8]
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d812      	bhi.n	8008b14 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008aee:	687a      	ldr	r2, [r7, #4]
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	1ad2      	subs	r2, r2, r3
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	699b      	ldr	r3, [r3, #24]
 8008af8:	429a      	cmp	r2, r3
 8008afa:	d302      	bcc.n	8008b02 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008afc:	2301      	movs	r3, #1
 8008afe:	617b      	str	r3, [r7, #20]
 8008b00:	e01b      	b.n	8008b3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008b02:	4b10      	ldr	r3, [pc, #64]	; (8008b44 <prvInsertTimerInActiveList+0x7c>)
 8008b04:	681a      	ldr	r2, [r3, #0]
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	3304      	adds	r3, #4
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	4610      	mov	r0, r2
 8008b0e:	f7fd fea0 	bl	8006852 <vListInsert>
 8008b12:	e012      	b.n	8008b3a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008b14:	687a      	ldr	r2, [r7, #4]
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d206      	bcs.n	8008b2a <prvInsertTimerInActiveList+0x62>
 8008b1c:	68ba      	ldr	r2, [r7, #8]
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	429a      	cmp	r2, r3
 8008b22:	d302      	bcc.n	8008b2a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008b24:	2301      	movs	r3, #1
 8008b26:	617b      	str	r3, [r7, #20]
 8008b28:	e007      	b.n	8008b3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008b2a:	4b07      	ldr	r3, [pc, #28]	; (8008b48 <prvInsertTimerInActiveList+0x80>)
 8008b2c:	681a      	ldr	r2, [r3, #0]
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	3304      	adds	r3, #4
 8008b32:	4619      	mov	r1, r3
 8008b34:	4610      	mov	r0, r2
 8008b36:	f7fd fe8c 	bl	8006852 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008b3a:	697b      	ldr	r3, [r7, #20]
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3718      	adds	r7, #24
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	20001078 	.word	0x20001078
 8008b48:	20001074 	.word	0x20001074

08008b4c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b08e      	sub	sp, #56	; 0x38
 8008b50:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008b52:	e0ca      	b.n	8008cea <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	da18      	bge.n	8008b8c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008b5a:	1d3b      	adds	r3, r7, #4
 8008b5c:	3304      	adds	r3, #4
 8008b5e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008b60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d10a      	bne.n	8008b7c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b6a:	f383 8811 	msr	BASEPRI, r3
 8008b6e:	f3bf 8f6f 	isb	sy
 8008b72:	f3bf 8f4f 	dsb	sy
 8008b76:	61fb      	str	r3, [r7, #28]
}
 8008b78:	bf00      	nop
 8008b7a:	e7fe      	b.n	8008b7a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b82:	6850      	ldr	r0, [r2, #4]
 8008b84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b86:	6892      	ldr	r2, [r2, #8]
 8008b88:	4611      	mov	r1, r2
 8008b8a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	f2c0 80aa 	blt.w	8008ce8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b9a:	695b      	ldr	r3, [r3, #20]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d004      	beq.n	8008baa <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ba2:	3304      	adds	r3, #4
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f7fd fe8d 	bl	80068c4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008baa:	463b      	mov	r3, r7
 8008bac:	4618      	mov	r0, r3
 8008bae:	f7ff ff6b 	bl	8008a88 <prvSampleTimeNow>
 8008bb2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2b09      	cmp	r3, #9
 8008bb8:	f200 8097 	bhi.w	8008cea <prvProcessReceivedCommands+0x19e>
 8008bbc:	a201      	add	r2, pc, #4	; (adr r2, 8008bc4 <prvProcessReceivedCommands+0x78>)
 8008bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bc2:	bf00      	nop
 8008bc4:	08008bed 	.word	0x08008bed
 8008bc8:	08008bed 	.word	0x08008bed
 8008bcc:	08008bed 	.word	0x08008bed
 8008bd0:	08008c61 	.word	0x08008c61
 8008bd4:	08008c75 	.word	0x08008c75
 8008bd8:	08008cbf 	.word	0x08008cbf
 8008bdc:	08008bed 	.word	0x08008bed
 8008be0:	08008bed 	.word	0x08008bed
 8008be4:	08008c61 	.word	0x08008c61
 8008be8:	08008c75 	.word	0x08008c75
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008bf2:	f043 0301 	orr.w	r3, r3, #1
 8008bf6:	b2da      	uxtb	r2, r3
 8008bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bfa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008bfe:	68ba      	ldr	r2, [r7, #8]
 8008c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c02:	699b      	ldr	r3, [r3, #24]
 8008c04:	18d1      	adds	r1, r2, r3
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c0c:	f7ff ff5c 	bl	8008ac8 <prvInsertTimerInActiveList>
 8008c10:	4603      	mov	r3, r0
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d069      	beq.n	8008cea <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c18:	6a1b      	ldr	r3, [r3, #32]
 8008c1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c1c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008c24:	f003 0304 	and.w	r3, r3, #4
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d05e      	beq.n	8008cea <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008c2c:	68ba      	ldr	r2, [r7, #8]
 8008c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c30:	699b      	ldr	r3, [r3, #24]
 8008c32:	441a      	add	r2, r3
 8008c34:	2300      	movs	r3, #0
 8008c36:	9300      	str	r3, [sp, #0]
 8008c38:	2300      	movs	r3, #0
 8008c3a:	2100      	movs	r1, #0
 8008c3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c3e:	f7ff fe05 	bl	800884c <xTimerGenericCommand>
 8008c42:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008c44:	6a3b      	ldr	r3, [r7, #32]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d14f      	bne.n	8008cea <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c4e:	f383 8811 	msr	BASEPRI, r3
 8008c52:	f3bf 8f6f 	isb	sy
 8008c56:	f3bf 8f4f 	dsb	sy
 8008c5a:	61bb      	str	r3, [r7, #24]
}
 8008c5c:	bf00      	nop
 8008c5e:	e7fe      	b.n	8008c5e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c62:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008c66:	f023 0301 	bic.w	r3, r3, #1
 8008c6a:	b2da      	uxtb	r2, r3
 8008c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c6e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008c72:	e03a      	b.n	8008cea <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008c7a:	f043 0301 	orr.w	r3, r3, #1
 8008c7e:	b2da      	uxtb	r2, r3
 8008c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008c86:	68ba      	ldr	r2, [r7, #8]
 8008c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c8a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c8e:	699b      	ldr	r3, [r3, #24]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d10a      	bne.n	8008caa <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c98:	f383 8811 	msr	BASEPRI, r3
 8008c9c:	f3bf 8f6f 	isb	sy
 8008ca0:	f3bf 8f4f 	dsb	sy
 8008ca4:	617b      	str	r3, [r7, #20]
}
 8008ca6:	bf00      	nop
 8008ca8:	e7fe      	b.n	8008ca8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cac:	699a      	ldr	r2, [r3, #24]
 8008cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cb0:	18d1      	adds	r1, r2, r3
 8008cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cb6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008cb8:	f7ff ff06 	bl	8008ac8 <prvInsertTimerInActiveList>
					break;
 8008cbc:	e015      	b.n	8008cea <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cc0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008cc4:	f003 0302 	and.w	r3, r3, #2
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d103      	bne.n	8008cd4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008ccc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008cce:	f000 fbdf 	bl	8009490 <vPortFree>
 8008cd2:	e00a      	b.n	8008cea <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cd6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008cda:	f023 0301 	bic.w	r3, r3, #1
 8008cde:	b2da      	uxtb	r2, r3
 8008ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ce2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008ce6:	e000      	b.n	8008cea <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008ce8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008cea:	4b08      	ldr	r3, [pc, #32]	; (8008d0c <prvProcessReceivedCommands+0x1c0>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	1d39      	adds	r1, r7, #4
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f7fe f952 	bl	8006f9c <xQueueReceive>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f47f af2a 	bne.w	8008b54 <prvProcessReceivedCommands+0x8>
	}
}
 8008d00:	bf00      	nop
 8008d02:	bf00      	nop
 8008d04:	3730      	adds	r7, #48	; 0x30
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
 8008d0a:	bf00      	nop
 8008d0c:	2000107c 	.word	0x2000107c

08008d10 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b088      	sub	sp, #32
 8008d14:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008d16:	e048      	b.n	8008daa <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008d18:	4b2d      	ldr	r3, [pc, #180]	; (8008dd0 <prvSwitchTimerLists+0xc0>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	68db      	ldr	r3, [r3, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d22:	4b2b      	ldr	r3, [pc, #172]	; (8008dd0 <prvSwitchTimerLists+0xc0>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	68db      	ldr	r3, [r3, #12]
 8008d28:	68db      	ldr	r3, [r3, #12]
 8008d2a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	3304      	adds	r3, #4
 8008d30:	4618      	mov	r0, r3
 8008d32:	f7fd fdc7 	bl	80068c4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	6a1b      	ldr	r3, [r3, #32]
 8008d3a:	68f8      	ldr	r0, [r7, #12]
 8008d3c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d44:	f003 0304 	and.w	r3, r3, #4
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d02e      	beq.n	8008daa <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	699b      	ldr	r3, [r3, #24]
 8008d50:	693a      	ldr	r2, [r7, #16]
 8008d52:	4413      	add	r3, r2
 8008d54:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008d56:	68ba      	ldr	r2, [r7, #8]
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d90e      	bls.n	8008d7c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	68ba      	ldr	r2, [r7, #8]
 8008d62:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	68fa      	ldr	r2, [r7, #12]
 8008d68:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d6a:	4b19      	ldr	r3, [pc, #100]	; (8008dd0 <prvSwitchTimerLists+0xc0>)
 8008d6c:	681a      	ldr	r2, [r3, #0]
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	3304      	adds	r3, #4
 8008d72:	4619      	mov	r1, r3
 8008d74:	4610      	mov	r0, r2
 8008d76:	f7fd fd6c 	bl	8006852 <vListInsert>
 8008d7a:	e016      	b.n	8008daa <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	9300      	str	r3, [sp, #0]
 8008d80:	2300      	movs	r3, #0
 8008d82:	693a      	ldr	r2, [r7, #16]
 8008d84:	2100      	movs	r1, #0
 8008d86:	68f8      	ldr	r0, [r7, #12]
 8008d88:	f7ff fd60 	bl	800884c <xTimerGenericCommand>
 8008d8c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d10a      	bne.n	8008daa <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008d94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d98:	f383 8811 	msr	BASEPRI, r3
 8008d9c:	f3bf 8f6f 	isb	sy
 8008da0:	f3bf 8f4f 	dsb	sy
 8008da4:	603b      	str	r3, [r7, #0]
}
 8008da6:	bf00      	nop
 8008da8:	e7fe      	b.n	8008da8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008daa:	4b09      	ldr	r3, [pc, #36]	; (8008dd0 <prvSwitchTimerLists+0xc0>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d1b1      	bne.n	8008d18 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008db4:	4b06      	ldr	r3, [pc, #24]	; (8008dd0 <prvSwitchTimerLists+0xc0>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008dba:	4b06      	ldr	r3, [pc, #24]	; (8008dd4 <prvSwitchTimerLists+0xc4>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	4a04      	ldr	r2, [pc, #16]	; (8008dd0 <prvSwitchTimerLists+0xc0>)
 8008dc0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008dc2:	4a04      	ldr	r2, [pc, #16]	; (8008dd4 <prvSwitchTimerLists+0xc4>)
 8008dc4:	697b      	ldr	r3, [r7, #20]
 8008dc6:	6013      	str	r3, [r2, #0]
}
 8008dc8:	bf00      	nop
 8008dca:	3718      	adds	r7, #24
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}
 8008dd0:	20001074 	.word	0x20001074
 8008dd4:	20001078 	.word	0x20001078

08008dd8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008dde:	f000 f969 	bl	80090b4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008de2:	4b15      	ldr	r3, [pc, #84]	; (8008e38 <prvCheckForValidListAndQueue+0x60>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d120      	bne.n	8008e2c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008dea:	4814      	ldr	r0, [pc, #80]	; (8008e3c <prvCheckForValidListAndQueue+0x64>)
 8008dec:	f7fd fce0 	bl	80067b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008df0:	4813      	ldr	r0, [pc, #76]	; (8008e40 <prvCheckForValidListAndQueue+0x68>)
 8008df2:	f7fd fcdd 	bl	80067b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008df6:	4b13      	ldr	r3, [pc, #76]	; (8008e44 <prvCheckForValidListAndQueue+0x6c>)
 8008df8:	4a10      	ldr	r2, [pc, #64]	; (8008e3c <prvCheckForValidListAndQueue+0x64>)
 8008dfa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008dfc:	4b12      	ldr	r3, [pc, #72]	; (8008e48 <prvCheckForValidListAndQueue+0x70>)
 8008dfe:	4a10      	ldr	r2, [pc, #64]	; (8008e40 <prvCheckForValidListAndQueue+0x68>)
 8008e00:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008e02:	2300      	movs	r3, #0
 8008e04:	9300      	str	r3, [sp, #0]
 8008e06:	4b11      	ldr	r3, [pc, #68]	; (8008e4c <prvCheckForValidListAndQueue+0x74>)
 8008e08:	4a11      	ldr	r2, [pc, #68]	; (8008e50 <prvCheckForValidListAndQueue+0x78>)
 8008e0a:	2110      	movs	r1, #16
 8008e0c:	200a      	movs	r0, #10
 8008e0e:	f7fd fdeb 	bl	80069e8 <xQueueGenericCreateStatic>
 8008e12:	4603      	mov	r3, r0
 8008e14:	4a08      	ldr	r2, [pc, #32]	; (8008e38 <prvCheckForValidListAndQueue+0x60>)
 8008e16:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008e18:	4b07      	ldr	r3, [pc, #28]	; (8008e38 <prvCheckForValidListAndQueue+0x60>)
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d005      	beq.n	8008e2c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008e20:	4b05      	ldr	r3, [pc, #20]	; (8008e38 <prvCheckForValidListAndQueue+0x60>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	490b      	ldr	r1, [pc, #44]	; (8008e54 <prvCheckForValidListAndQueue+0x7c>)
 8008e26:	4618      	mov	r0, r3
 8008e28:	f7fe fc4c 	bl	80076c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e2c:	f000 f972 	bl	8009114 <vPortExitCritical>
}
 8008e30:	bf00      	nop
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	2000107c 	.word	0x2000107c
 8008e3c:	2000104c 	.word	0x2000104c
 8008e40:	20001060 	.word	0x20001060
 8008e44:	20001074 	.word	0x20001074
 8008e48:	20001078 	.word	0x20001078
 8008e4c:	20001128 	.word	0x20001128
 8008e50:	20001088 	.word	0x20001088
 8008e54:	0800a0c8 	.word	0x0800a0c8

08008e58 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b085      	sub	sp, #20
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	60f8      	str	r0, [r7, #12]
 8008e60:	60b9      	str	r1, [r7, #8]
 8008e62:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	3b04      	subs	r3, #4
 8008e68:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008e70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	3b04      	subs	r3, #4
 8008e76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	f023 0201 	bic.w	r2, r3, #1
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	3b04      	subs	r3, #4
 8008e86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008e88:	4a0c      	ldr	r2, [pc, #48]	; (8008ebc <pxPortInitialiseStack+0x64>)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	3b14      	subs	r3, #20
 8008e92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008e94:	687a      	ldr	r2, [r7, #4]
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	3b04      	subs	r3, #4
 8008e9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f06f 0202 	mvn.w	r2, #2
 8008ea6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	3b20      	subs	r3, #32
 8008eac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008eae:	68fb      	ldr	r3, [r7, #12]
}
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	3714      	adds	r7, #20
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr
 8008ebc:	08008ec1 	.word	0x08008ec1

08008ec0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b085      	sub	sp, #20
 8008ec4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008eca:	4b12      	ldr	r3, [pc, #72]	; (8008f14 <prvTaskExitError+0x54>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ed2:	d00a      	beq.n	8008eea <prvTaskExitError+0x2a>
	__asm volatile
 8008ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ed8:	f383 8811 	msr	BASEPRI, r3
 8008edc:	f3bf 8f6f 	isb	sy
 8008ee0:	f3bf 8f4f 	dsb	sy
 8008ee4:	60fb      	str	r3, [r7, #12]
}
 8008ee6:	bf00      	nop
 8008ee8:	e7fe      	b.n	8008ee8 <prvTaskExitError+0x28>
	__asm volatile
 8008eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eee:	f383 8811 	msr	BASEPRI, r3
 8008ef2:	f3bf 8f6f 	isb	sy
 8008ef6:	f3bf 8f4f 	dsb	sy
 8008efa:	60bb      	str	r3, [r7, #8]
}
 8008efc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008efe:	bf00      	nop
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d0fc      	beq.n	8008f00 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008f06:	bf00      	nop
 8008f08:	bf00      	nop
 8008f0a:	3714      	adds	r7, #20
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f12:	4770      	bx	lr
 8008f14:	2000005c 	.word	0x2000005c
	...

08008f20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008f20:	4b07      	ldr	r3, [pc, #28]	; (8008f40 <pxCurrentTCBConst2>)
 8008f22:	6819      	ldr	r1, [r3, #0]
 8008f24:	6808      	ldr	r0, [r1, #0]
 8008f26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f2a:	f380 8809 	msr	PSP, r0
 8008f2e:	f3bf 8f6f 	isb	sy
 8008f32:	f04f 0000 	mov.w	r0, #0
 8008f36:	f380 8811 	msr	BASEPRI, r0
 8008f3a:	4770      	bx	lr
 8008f3c:	f3af 8000 	nop.w

08008f40 <pxCurrentTCBConst2>:
 8008f40:	20000b4c 	.word	0x20000b4c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008f44:	bf00      	nop
 8008f46:	bf00      	nop

08008f48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008f48:	4808      	ldr	r0, [pc, #32]	; (8008f6c <prvPortStartFirstTask+0x24>)
 8008f4a:	6800      	ldr	r0, [r0, #0]
 8008f4c:	6800      	ldr	r0, [r0, #0]
 8008f4e:	f380 8808 	msr	MSP, r0
 8008f52:	f04f 0000 	mov.w	r0, #0
 8008f56:	f380 8814 	msr	CONTROL, r0
 8008f5a:	b662      	cpsie	i
 8008f5c:	b661      	cpsie	f
 8008f5e:	f3bf 8f4f 	dsb	sy
 8008f62:	f3bf 8f6f 	isb	sy
 8008f66:	df00      	svc	0
 8008f68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008f6a:	bf00      	nop
 8008f6c:	e000ed08 	.word	0xe000ed08

08008f70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b086      	sub	sp, #24
 8008f74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008f76:	4b46      	ldr	r3, [pc, #280]	; (8009090 <xPortStartScheduler+0x120>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4a46      	ldr	r2, [pc, #280]	; (8009094 <xPortStartScheduler+0x124>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d10a      	bne.n	8008f96 <xPortStartScheduler+0x26>
	__asm volatile
 8008f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f84:	f383 8811 	msr	BASEPRI, r3
 8008f88:	f3bf 8f6f 	isb	sy
 8008f8c:	f3bf 8f4f 	dsb	sy
 8008f90:	613b      	str	r3, [r7, #16]
}
 8008f92:	bf00      	nop
 8008f94:	e7fe      	b.n	8008f94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008f96:	4b3e      	ldr	r3, [pc, #248]	; (8009090 <xPortStartScheduler+0x120>)
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	4a3f      	ldr	r2, [pc, #252]	; (8009098 <xPortStartScheduler+0x128>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d10a      	bne.n	8008fb6 <xPortStartScheduler+0x46>
	__asm volatile
 8008fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fa4:	f383 8811 	msr	BASEPRI, r3
 8008fa8:	f3bf 8f6f 	isb	sy
 8008fac:	f3bf 8f4f 	dsb	sy
 8008fb0:	60fb      	str	r3, [r7, #12]
}
 8008fb2:	bf00      	nop
 8008fb4:	e7fe      	b.n	8008fb4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008fb6:	4b39      	ldr	r3, [pc, #228]	; (800909c <xPortStartScheduler+0x12c>)
 8008fb8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	781b      	ldrb	r3, [r3, #0]
 8008fbe:	b2db      	uxtb	r3, r3
 8008fc0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	22ff      	movs	r2, #255	; 0xff
 8008fc6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	781b      	ldrb	r3, [r3, #0]
 8008fcc:	b2db      	uxtb	r3, r3
 8008fce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008fd0:	78fb      	ldrb	r3, [r7, #3]
 8008fd2:	b2db      	uxtb	r3, r3
 8008fd4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008fd8:	b2da      	uxtb	r2, r3
 8008fda:	4b31      	ldr	r3, [pc, #196]	; (80090a0 <xPortStartScheduler+0x130>)
 8008fdc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008fde:	4b31      	ldr	r3, [pc, #196]	; (80090a4 <xPortStartScheduler+0x134>)
 8008fe0:	2207      	movs	r2, #7
 8008fe2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008fe4:	e009      	b.n	8008ffa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008fe6:	4b2f      	ldr	r3, [pc, #188]	; (80090a4 <xPortStartScheduler+0x134>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	3b01      	subs	r3, #1
 8008fec:	4a2d      	ldr	r2, [pc, #180]	; (80090a4 <xPortStartScheduler+0x134>)
 8008fee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008ff0:	78fb      	ldrb	r3, [r7, #3]
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	005b      	lsls	r3, r3, #1
 8008ff6:	b2db      	uxtb	r3, r3
 8008ff8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008ffa:	78fb      	ldrb	r3, [r7, #3]
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009002:	2b80      	cmp	r3, #128	; 0x80
 8009004:	d0ef      	beq.n	8008fe6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009006:	4b27      	ldr	r3, [pc, #156]	; (80090a4 <xPortStartScheduler+0x134>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f1c3 0307 	rsb	r3, r3, #7
 800900e:	2b04      	cmp	r3, #4
 8009010:	d00a      	beq.n	8009028 <xPortStartScheduler+0xb8>
	__asm volatile
 8009012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009016:	f383 8811 	msr	BASEPRI, r3
 800901a:	f3bf 8f6f 	isb	sy
 800901e:	f3bf 8f4f 	dsb	sy
 8009022:	60bb      	str	r3, [r7, #8]
}
 8009024:	bf00      	nop
 8009026:	e7fe      	b.n	8009026 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009028:	4b1e      	ldr	r3, [pc, #120]	; (80090a4 <xPortStartScheduler+0x134>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	021b      	lsls	r3, r3, #8
 800902e:	4a1d      	ldr	r2, [pc, #116]	; (80090a4 <xPortStartScheduler+0x134>)
 8009030:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009032:	4b1c      	ldr	r3, [pc, #112]	; (80090a4 <xPortStartScheduler+0x134>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800903a:	4a1a      	ldr	r2, [pc, #104]	; (80090a4 <xPortStartScheduler+0x134>)
 800903c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	b2da      	uxtb	r2, r3
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009046:	4b18      	ldr	r3, [pc, #96]	; (80090a8 <xPortStartScheduler+0x138>)
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a17      	ldr	r2, [pc, #92]	; (80090a8 <xPortStartScheduler+0x138>)
 800904c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009050:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009052:	4b15      	ldr	r3, [pc, #84]	; (80090a8 <xPortStartScheduler+0x138>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4a14      	ldr	r2, [pc, #80]	; (80090a8 <xPortStartScheduler+0x138>)
 8009058:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800905c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800905e:	f000 f8dd 	bl	800921c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009062:	4b12      	ldr	r3, [pc, #72]	; (80090ac <xPortStartScheduler+0x13c>)
 8009064:	2200      	movs	r2, #0
 8009066:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009068:	f000 f8fc 	bl	8009264 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800906c:	4b10      	ldr	r3, [pc, #64]	; (80090b0 <xPortStartScheduler+0x140>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	4a0f      	ldr	r2, [pc, #60]	; (80090b0 <xPortStartScheduler+0x140>)
 8009072:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009076:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009078:	f7ff ff66 	bl	8008f48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800907c:	f7fe ff44 	bl	8007f08 <vTaskSwitchContext>
	prvTaskExitError();
 8009080:	f7ff ff1e 	bl	8008ec0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009084:	2300      	movs	r3, #0
}
 8009086:	4618      	mov	r0, r3
 8009088:	3718      	adds	r7, #24
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}
 800908e:	bf00      	nop
 8009090:	e000ed00 	.word	0xe000ed00
 8009094:	410fc271 	.word	0x410fc271
 8009098:	410fc270 	.word	0x410fc270
 800909c:	e000e400 	.word	0xe000e400
 80090a0:	20001178 	.word	0x20001178
 80090a4:	2000117c 	.word	0x2000117c
 80090a8:	e000ed20 	.word	0xe000ed20
 80090ac:	2000005c 	.word	0x2000005c
 80090b0:	e000ef34 	.word	0xe000ef34

080090b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80090b4:	b480      	push	{r7}
 80090b6:	b083      	sub	sp, #12
 80090b8:	af00      	add	r7, sp, #0
	__asm volatile
 80090ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090be:	f383 8811 	msr	BASEPRI, r3
 80090c2:	f3bf 8f6f 	isb	sy
 80090c6:	f3bf 8f4f 	dsb	sy
 80090ca:	607b      	str	r3, [r7, #4]
}
 80090cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80090ce:	4b0f      	ldr	r3, [pc, #60]	; (800910c <vPortEnterCritical+0x58>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	3301      	adds	r3, #1
 80090d4:	4a0d      	ldr	r2, [pc, #52]	; (800910c <vPortEnterCritical+0x58>)
 80090d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80090d8:	4b0c      	ldr	r3, [pc, #48]	; (800910c <vPortEnterCritical+0x58>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	2b01      	cmp	r3, #1
 80090de:	d10f      	bne.n	8009100 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80090e0:	4b0b      	ldr	r3, [pc, #44]	; (8009110 <vPortEnterCritical+0x5c>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	b2db      	uxtb	r3, r3
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d00a      	beq.n	8009100 <vPortEnterCritical+0x4c>
	__asm volatile
 80090ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ee:	f383 8811 	msr	BASEPRI, r3
 80090f2:	f3bf 8f6f 	isb	sy
 80090f6:	f3bf 8f4f 	dsb	sy
 80090fa:	603b      	str	r3, [r7, #0]
}
 80090fc:	bf00      	nop
 80090fe:	e7fe      	b.n	80090fe <vPortEnterCritical+0x4a>
	}
}
 8009100:	bf00      	nop
 8009102:	370c      	adds	r7, #12
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr
 800910c:	2000005c 	.word	0x2000005c
 8009110:	e000ed04 	.word	0xe000ed04

08009114 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009114:	b480      	push	{r7}
 8009116:	b083      	sub	sp, #12
 8009118:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800911a:	4b12      	ldr	r3, [pc, #72]	; (8009164 <vPortExitCritical+0x50>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d10a      	bne.n	8009138 <vPortExitCritical+0x24>
	__asm volatile
 8009122:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009126:	f383 8811 	msr	BASEPRI, r3
 800912a:	f3bf 8f6f 	isb	sy
 800912e:	f3bf 8f4f 	dsb	sy
 8009132:	607b      	str	r3, [r7, #4]
}
 8009134:	bf00      	nop
 8009136:	e7fe      	b.n	8009136 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009138:	4b0a      	ldr	r3, [pc, #40]	; (8009164 <vPortExitCritical+0x50>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	3b01      	subs	r3, #1
 800913e:	4a09      	ldr	r2, [pc, #36]	; (8009164 <vPortExitCritical+0x50>)
 8009140:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009142:	4b08      	ldr	r3, [pc, #32]	; (8009164 <vPortExitCritical+0x50>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d105      	bne.n	8009156 <vPortExitCritical+0x42>
 800914a:	2300      	movs	r3, #0
 800914c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	f383 8811 	msr	BASEPRI, r3
}
 8009154:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009156:	bf00      	nop
 8009158:	370c      	adds	r7, #12
 800915a:	46bd      	mov	sp, r7
 800915c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009160:	4770      	bx	lr
 8009162:	bf00      	nop
 8009164:	2000005c 	.word	0x2000005c
	...

08009170 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009170:	f3ef 8009 	mrs	r0, PSP
 8009174:	f3bf 8f6f 	isb	sy
 8009178:	4b15      	ldr	r3, [pc, #84]	; (80091d0 <pxCurrentTCBConst>)
 800917a:	681a      	ldr	r2, [r3, #0]
 800917c:	f01e 0f10 	tst.w	lr, #16
 8009180:	bf08      	it	eq
 8009182:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009186:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800918a:	6010      	str	r0, [r2, #0]
 800918c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009190:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009194:	f380 8811 	msr	BASEPRI, r0
 8009198:	f3bf 8f4f 	dsb	sy
 800919c:	f3bf 8f6f 	isb	sy
 80091a0:	f7fe feb2 	bl	8007f08 <vTaskSwitchContext>
 80091a4:	f04f 0000 	mov.w	r0, #0
 80091a8:	f380 8811 	msr	BASEPRI, r0
 80091ac:	bc09      	pop	{r0, r3}
 80091ae:	6819      	ldr	r1, [r3, #0]
 80091b0:	6808      	ldr	r0, [r1, #0]
 80091b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091b6:	f01e 0f10 	tst.w	lr, #16
 80091ba:	bf08      	it	eq
 80091bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80091c0:	f380 8809 	msr	PSP, r0
 80091c4:	f3bf 8f6f 	isb	sy
 80091c8:	4770      	bx	lr
 80091ca:	bf00      	nop
 80091cc:	f3af 8000 	nop.w

080091d0 <pxCurrentTCBConst>:
 80091d0:	20000b4c 	.word	0x20000b4c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80091d4:	bf00      	nop
 80091d6:	bf00      	nop

080091d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b082      	sub	sp, #8
 80091dc:	af00      	add	r7, sp, #0
	__asm volatile
 80091de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091e2:	f383 8811 	msr	BASEPRI, r3
 80091e6:	f3bf 8f6f 	isb	sy
 80091ea:	f3bf 8f4f 	dsb	sy
 80091ee:	607b      	str	r3, [r7, #4]
}
 80091f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80091f2:	f7fe fdcf 	bl	8007d94 <xTaskIncrementTick>
 80091f6:	4603      	mov	r3, r0
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d003      	beq.n	8009204 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80091fc:	4b06      	ldr	r3, [pc, #24]	; (8009218 <xPortSysTickHandler+0x40>)
 80091fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009202:	601a      	str	r2, [r3, #0]
 8009204:	2300      	movs	r3, #0
 8009206:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	f383 8811 	msr	BASEPRI, r3
}
 800920e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009210:	bf00      	nop
 8009212:	3708      	adds	r7, #8
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}
 8009218:	e000ed04 	.word	0xe000ed04

0800921c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800921c:	b480      	push	{r7}
 800921e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009220:	4b0b      	ldr	r3, [pc, #44]	; (8009250 <vPortSetupTimerInterrupt+0x34>)
 8009222:	2200      	movs	r2, #0
 8009224:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009226:	4b0b      	ldr	r3, [pc, #44]	; (8009254 <vPortSetupTimerInterrupt+0x38>)
 8009228:	2200      	movs	r2, #0
 800922a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800922c:	4b0a      	ldr	r3, [pc, #40]	; (8009258 <vPortSetupTimerInterrupt+0x3c>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a0a      	ldr	r2, [pc, #40]	; (800925c <vPortSetupTimerInterrupt+0x40>)
 8009232:	fba2 2303 	umull	r2, r3, r2, r3
 8009236:	099b      	lsrs	r3, r3, #6
 8009238:	4a09      	ldr	r2, [pc, #36]	; (8009260 <vPortSetupTimerInterrupt+0x44>)
 800923a:	3b01      	subs	r3, #1
 800923c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800923e:	4b04      	ldr	r3, [pc, #16]	; (8009250 <vPortSetupTimerInterrupt+0x34>)
 8009240:	2207      	movs	r2, #7
 8009242:	601a      	str	r2, [r3, #0]
}
 8009244:	bf00      	nop
 8009246:	46bd      	mov	sp, r7
 8009248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924c:	4770      	bx	lr
 800924e:	bf00      	nop
 8009250:	e000e010 	.word	0xe000e010
 8009254:	e000e018 	.word	0xe000e018
 8009258:	20000050 	.word	0x20000050
 800925c:	10624dd3 	.word	0x10624dd3
 8009260:	e000e014 	.word	0xe000e014

08009264 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009264:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009274 <vPortEnableVFP+0x10>
 8009268:	6801      	ldr	r1, [r0, #0]
 800926a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800926e:	6001      	str	r1, [r0, #0]
 8009270:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009272:	bf00      	nop
 8009274:	e000ed88 	.word	0xe000ed88

08009278 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009278:	b480      	push	{r7}
 800927a:	b085      	sub	sp, #20
 800927c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800927e:	f3ef 8305 	mrs	r3, IPSR
 8009282:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2b0f      	cmp	r3, #15
 8009288:	d914      	bls.n	80092b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800928a:	4a17      	ldr	r2, [pc, #92]	; (80092e8 <vPortValidateInterruptPriority+0x70>)
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	4413      	add	r3, r2
 8009290:	781b      	ldrb	r3, [r3, #0]
 8009292:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009294:	4b15      	ldr	r3, [pc, #84]	; (80092ec <vPortValidateInterruptPriority+0x74>)
 8009296:	781b      	ldrb	r3, [r3, #0]
 8009298:	7afa      	ldrb	r2, [r7, #11]
 800929a:	429a      	cmp	r2, r3
 800929c:	d20a      	bcs.n	80092b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800929e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092a2:	f383 8811 	msr	BASEPRI, r3
 80092a6:	f3bf 8f6f 	isb	sy
 80092aa:	f3bf 8f4f 	dsb	sy
 80092ae:	607b      	str	r3, [r7, #4]
}
 80092b0:	bf00      	nop
 80092b2:	e7fe      	b.n	80092b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80092b4:	4b0e      	ldr	r3, [pc, #56]	; (80092f0 <vPortValidateInterruptPriority+0x78>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80092bc:	4b0d      	ldr	r3, [pc, #52]	; (80092f4 <vPortValidateInterruptPriority+0x7c>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d90a      	bls.n	80092da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80092c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092c8:	f383 8811 	msr	BASEPRI, r3
 80092cc:	f3bf 8f6f 	isb	sy
 80092d0:	f3bf 8f4f 	dsb	sy
 80092d4:	603b      	str	r3, [r7, #0]
}
 80092d6:	bf00      	nop
 80092d8:	e7fe      	b.n	80092d8 <vPortValidateInterruptPriority+0x60>
	}
 80092da:	bf00      	nop
 80092dc:	3714      	adds	r7, #20
 80092de:	46bd      	mov	sp, r7
 80092e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e4:	4770      	bx	lr
 80092e6:	bf00      	nop
 80092e8:	e000e3f0 	.word	0xe000e3f0
 80092ec:	20001178 	.word	0x20001178
 80092f0:	e000ed0c 	.word	0xe000ed0c
 80092f4:	2000117c 	.word	0x2000117c

080092f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b08a      	sub	sp, #40	; 0x28
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009300:	2300      	movs	r3, #0
 8009302:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009304:	f7fe fc78 	bl	8007bf8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009308:	4b5b      	ldr	r3, [pc, #364]	; (8009478 <pvPortMalloc+0x180>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d101      	bne.n	8009314 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009310:	f000 f920 	bl	8009554 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009314:	4b59      	ldr	r3, [pc, #356]	; (800947c <pvPortMalloc+0x184>)
 8009316:	681a      	ldr	r2, [r3, #0]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	4013      	ands	r3, r2
 800931c:	2b00      	cmp	r3, #0
 800931e:	f040 8093 	bne.w	8009448 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d01d      	beq.n	8009364 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009328:	2208      	movs	r2, #8
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	4413      	add	r3, r2
 800932e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	f003 0307 	and.w	r3, r3, #7
 8009336:	2b00      	cmp	r3, #0
 8009338:	d014      	beq.n	8009364 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f023 0307 	bic.w	r3, r3, #7
 8009340:	3308      	adds	r3, #8
 8009342:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f003 0307 	and.w	r3, r3, #7
 800934a:	2b00      	cmp	r3, #0
 800934c:	d00a      	beq.n	8009364 <pvPortMalloc+0x6c>
	__asm volatile
 800934e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009352:	f383 8811 	msr	BASEPRI, r3
 8009356:	f3bf 8f6f 	isb	sy
 800935a:	f3bf 8f4f 	dsb	sy
 800935e:	617b      	str	r3, [r7, #20]
}
 8009360:	bf00      	nop
 8009362:	e7fe      	b.n	8009362 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d06e      	beq.n	8009448 <pvPortMalloc+0x150>
 800936a:	4b45      	ldr	r3, [pc, #276]	; (8009480 <pvPortMalloc+0x188>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	687a      	ldr	r2, [r7, #4]
 8009370:	429a      	cmp	r2, r3
 8009372:	d869      	bhi.n	8009448 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009374:	4b43      	ldr	r3, [pc, #268]	; (8009484 <pvPortMalloc+0x18c>)
 8009376:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009378:	4b42      	ldr	r3, [pc, #264]	; (8009484 <pvPortMalloc+0x18c>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800937e:	e004      	b.n	800938a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009382:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800938a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	687a      	ldr	r2, [r7, #4]
 8009390:	429a      	cmp	r2, r3
 8009392:	d903      	bls.n	800939c <pvPortMalloc+0xa4>
 8009394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d1f1      	bne.n	8009380 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800939c:	4b36      	ldr	r3, [pc, #216]	; (8009478 <pvPortMalloc+0x180>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093a2:	429a      	cmp	r2, r3
 80093a4:	d050      	beq.n	8009448 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80093a6:	6a3b      	ldr	r3, [r7, #32]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	2208      	movs	r2, #8
 80093ac:	4413      	add	r3, r2
 80093ae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80093b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093b2:	681a      	ldr	r2, [r3, #0]
 80093b4:	6a3b      	ldr	r3, [r7, #32]
 80093b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80093b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ba:	685a      	ldr	r2, [r3, #4]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	1ad2      	subs	r2, r2, r3
 80093c0:	2308      	movs	r3, #8
 80093c2:	005b      	lsls	r3, r3, #1
 80093c4:	429a      	cmp	r2, r3
 80093c6:	d91f      	bls.n	8009408 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80093c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	4413      	add	r3, r2
 80093ce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80093d0:	69bb      	ldr	r3, [r7, #24]
 80093d2:	f003 0307 	and.w	r3, r3, #7
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d00a      	beq.n	80093f0 <pvPortMalloc+0xf8>
	__asm volatile
 80093da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093de:	f383 8811 	msr	BASEPRI, r3
 80093e2:	f3bf 8f6f 	isb	sy
 80093e6:	f3bf 8f4f 	dsb	sy
 80093ea:	613b      	str	r3, [r7, #16]
}
 80093ec:	bf00      	nop
 80093ee:	e7fe      	b.n	80093ee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80093f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093f2:	685a      	ldr	r2, [r3, #4]
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	1ad2      	subs	r2, r2, r3
 80093f8:	69bb      	ldr	r3, [r7, #24]
 80093fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80093fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093fe:	687a      	ldr	r2, [r7, #4]
 8009400:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009402:	69b8      	ldr	r0, [r7, #24]
 8009404:	f000 f908 	bl	8009618 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009408:	4b1d      	ldr	r3, [pc, #116]	; (8009480 <pvPortMalloc+0x188>)
 800940a:	681a      	ldr	r2, [r3, #0]
 800940c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800940e:	685b      	ldr	r3, [r3, #4]
 8009410:	1ad3      	subs	r3, r2, r3
 8009412:	4a1b      	ldr	r2, [pc, #108]	; (8009480 <pvPortMalloc+0x188>)
 8009414:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009416:	4b1a      	ldr	r3, [pc, #104]	; (8009480 <pvPortMalloc+0x188>)
 8009418:	681a      	ldr	r2, [r3, #0]
 800941a:	4b1b      	ldr	r3, [pc, #108]	; (8009488 <pvPortMalloc+0x190>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	429a      	cmp	r2, r3
 8009420:	d203      	bcs.n	800942a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009422:	4b17      	ldr	r3, [pc, #92]	; (8009480 <pvPortMalloc+0x188>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	4a18      	ldr	r2, [pc, #96]	; (8009488 <pvPortMalloc+0x190>)
 8009428:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800942a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800942c:	685a      	ldr	r2, [r3, #4]
 800942e:	4b13      	ldr	r3, [pc, #76]	; (800947c <pvPortMalloc+0x184>)
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	431a      	orrs	r2, r3
 8009434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009436:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800943a:	2200      	movs	r2, #0
 800943c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800943e:	4b13      	ldr	r3, [pc, #76]	; (800948c <pvPortMalloc+0x194>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	3301      	adds	r3, #1
 8009444:	4a11      	ldr	r2, [pc, #68]	; (800948c <pvPortMalloc+0x194>)
 8009446:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009448:	f7fe fbe4 	bl	8007c14 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800944c:	69fb      	ldr	r3, [r7, #28]
 800944e:	f003 0307 	and.w	r3, r3, #7
 8009452:	2b00      	cmp	r3, #0
 8009454:	d00a      	beq.n	800946c <pvPortMalloc+0x174>
	__asm volatile
 8009456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800945a:	f383 8811 	msr	BASEPRI, r3
 800945e:	f3bf 8f6f 	isb	sy
 8009462:	f3bf 8f4f 	dsb	sy
 8009466:	60fb      	str	r3, [r7, #12]
}
 8009468:	bf00      	nop
 800946a:	e7fe      	b.n	800946a <pvPortMalloc+0x172>
	return pvReturn;
 800946c:	69fb      	ldr	r3, [r7, #28]
}
 800946e:	4618      	mov	r0, r3
 8009470:	3728      	adds	r7, #40	; 0x28
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}
 8009476:	bf00      	nop
 8009478:	20004d88 	.word	0x20004d88
 800947c:	20004d9c 	.word	0x20004d9c
 8009480:	20004d8c 	.word	0x20004d8c
 8009484:	20004d80 	.word	0x20004d80
 8009488:	20004d90 	.word	0x20004d90
 800948c:	20004d94 	.word	0x20004d94

08009490 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b086      	sub	sp, #24
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d04d      	beq.n	800953e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80094a2:	2308      	movs	r3, #8
 80094a4:	425b      	negs	r3, r3
 80094a6:	697a      	ldr	r2, [r7, #20]
 80094a8:	4413      	add	r3, r2
 80094aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80094b0:	693b      	ldr	r3, [r7, #16]
 80094b2:	685a      	ldr	r2, [r3, #4]
 80094b4:	4b24      	ldr	r3, [pc, #144]	; (8009548 <vPortFree+0xb8>)
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	4013      	ands	r3, r2
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d10a      	bne.n	80094d4 <vPortFree+0x44>
	__asm volatile
 80094be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094c2:	f383 8811 	msr	BASEPRI, r3
 80094c6:	f3bf 8f6f 	isb	sy
 80094ca:	f3bf 8f4f 	dsb	sy
 80094ce:	60fb      	str	r3, [r7, #12]
}
 80094d0:	bf00      	nop
 80094d2:	e7fe      	b.n	80094d2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d00a      	beq.n	80094f2 <vPortFree+0x62>
	__asm volatile
 80094dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094e0:	f383 8811 	msr	BASEPRI, r3
 80094e4:	f3bf 8f6f 	isb	sy
 80094e8:	f3bf 8f4f 	dsb	sy
 80094ec:	60bb      	str	r3, [r7, #8]
}
 80094ee:	bf00      	nop
 80094f0:	e7fe      	b.n	80094f0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80094f2:	693b      	ldr	r3, [r7, #16]
 80094f4:	685a      	ldr	r2, [r3, #4]
 80094f6:	4b14      	ldr	r3, [pc, #80]	; (8009548 <vPortFree+0xb8>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4013      	ands	r3, r2
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d01e      	beq.n	800953e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d11a      	bne.n	800953e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009508:	693b      	ldr	r3, [r7, #16]
 800950a:	685a      	ldr	r2, [r3, #4]
 800950c:	4b0e      	ldr	r3, [pc, #56]	; (8009548 <vPortFree+0xb8>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	43db      	mvns	r3, r3
 8009512:	401a      	ands	r2, r3
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009518:	f7fe fb6e 	bl	8007bf8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	685a      	ldr	r2, [r3, #4]
 8009520:	4b0a      	ldr	r3, [pc, #40]	; (800954c <vPortFree+0xbc>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4413      	add	r3, r2
 8009526:	4a09      	ldr	r2, [pc, #36]	; (800954c <vPortFree+0xbc>)
 8009528:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800952a:	6938      	ldr	r0, [r7, #16]
 800952c:	f000 f874 	bl	8009618 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009530:	4b07      	ldr	r3, [pc, #28]	; (8009550 <vPortFree+0xc0>)
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	3301      	adds	r3, #1
 8009536:	4a06      	ldr	r2, [pc, #24]	; (8009550 <vPortFree+0xc0>)
 8009538:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800953a:	f7fe fb6b 	bl	8007c14 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800953e:	bf00      	nop
 8009540:	3718      	adds	r7, #24
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}
 8009546:	bf00      	nop
 8009548:	20004d9c 	.word	0x20004d9c
 800954c:	20004d8c 	.word	0x20004d8c
 8009550:	20004d98 	.word	0x20004d98

08009554 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009554:	b480      	push	{r7}
 8009556:	b085      	sub	sp, #20
 8009558:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800955a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800955e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009560:	4b27      	ldr	r3, [pc, #156]	; (8009600 <prvHeapInit+0xac>)
 8009562:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	f003 0307 	and.w	r3, r3, #7
 800956a:	2b00      	cmp	r3, #0
 800956c:	d00c      	beq.n	8009588 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	3307      	adds	r3, #7
 8009572:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	f023 0307 	bic.w	r3, r3, #7
 800957a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800957c:	68ba      	ldr	r2, [r7, #8]
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	1ad3      	subs	r3, r2, r3
 8009582:	4a1f      	ldr	r2, [pc, #124]	; (8009600 <prvHeapInit+0xac>)
 8009584:	4413      	add	r3, r2
 8009586:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800958c:	4a1d      	ldr	r2, [pc, #116]	; (8009604 <prvHeapInit+0xb0>)
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009592:	4b1c      	ldr	r3, [pc, #112]	; (8009604 <prvHeapInit+0xb0>)
 8009594:	2200      	movs	r2, #0
 8009596:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	68ba      	ldr	r2, [r7, #8]
 800959c:	4413      	add	r3, r2
 800959e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80095a0:	2208      	movs	r2, #8
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	1a9b      	subs	r3, r3, r2
 80095a6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	f023 0307 	bic.w	r3, r3, #7
 80095ae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	4a15      	ldr	r2, [pc, #84]	; (8009608 <prvHeapInit+0xb4>)
 80095b4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80095b6:	4b14      	ldr	r3, [pc, #80]	; (8009608 <prvHeapInit+0xb4>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	2200      	movs	r2, #0
 80095bc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80095be:	4b12      	ldr	r3, [pc, #72]	; (8009608 <prvHeapInit+0xb4>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	2200      	movs	r2, #0
 80095c4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	68fa      	ldr	r2, [r7, #12]
 80095ce:	1ad2      	subs	r2, r2, r3
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80095d4:	4b0c      	ldr	r3, [pc, #48]	; (8009608 <prvHeapInit+0xb4>)
 80095d6:	681a      	ldr	r2, [r3, #0]
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	685b      	ldr	r3, [r3, #4]
 80095e0:	4a0a      	ldr	r2, [pc, #40]	; (800960c <prvHeapInit+0xb8>)
 80095e2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	4a09      	ldr	r2, [pc, #36]	; (8009610 <prvHeapInit+0xbc>)
 80095ea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80095ec:	4b09      	ldr	r3, [pc, #36]	; (8009614 <prvHeapInit+0xc0>)
 80095ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80095f2:	601a      	str	r2, [r3, #0]
}
 80095f4:	bf00      	nop
 80095f6:	3714      	adds	r7, #20
 80095f8:	46bd      	mov	sp, r7
 80095fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fe:	4770      	bx	lr
 8009600:	20001180 	.word	0x20001180
 8009604:	20004d80 	.word	0x20004d80
 8009608:	20004d88 	.word	0x20004d88
 800960c:	20004d90 	.word	0x20004d90
 8009610:	20004d8c 	.word	0x20004d8c
 8009614:	20004d9c 	.word	0x20004d9c

08009618 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009618:	b480      	push	{r7}
 800961a:	b085      	sub	sp, #20
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009620:	4b28      	ldr	r3, [pc, #160]	; (80096c4 <prvInsertBlockIntoFreeList+0xac>)
 8009622:	60fb      	str	r3, [r7, #12]
 8009624:	e002      	b.n	800962c <prvInsertBlockIntoFreeList+0x14>
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	60fb      	str	r3, [r7, #12]
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	687a      	ldr	r2, [r7, #4]
 8009632:	429a      	cmp	r2, r3
 8009634:	d8f7      	bhi.n	8009626 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	685b      	ldr	r3, [r3, #4]
 800963e:	68ba      	ldr	r2, [r7, #8]
 8009640:	4413      	add	r3, r2
 8009642:	687a      	ldr	r2, [r7, #4]
 8009644:	429a      	cmp	r2, r3
 8009646:	d108      	bne.n	800965a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	685a      	ldr	r2, [r3, #4]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	685b      	ldr	r3, [r3, #4]
 8009650:	441a      	add	r2, r3
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	685b      	ldr	r3, [r3, #4]
 8009662:	68ba      	ldr	r2, [r7, #8]
 8009664:	441a      	add	r2, r3
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	429a      	cmp	r2, r3
 800966c:	d118      	bne.n	80096a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681a      	ldr	r2, [r3, #0]
 8009672:	4b15      	ldr	r3, [pc, #84]	; (80096c8 <prvInsertBlockIntoFreeList+0xb0>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	429a      	cmp	r2, r3
 8009678:	d00d      	beq.n	8009696 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	685a      	ldr	r2, [r3, #4]
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	441a      	add	r2, r3
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	681a      	ldr	r2, [r3, #0]
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	601a      	str	r2, [r3, #0]
 8009694:	e008      	b.n	80096a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009696:	4b0c      	ldr	r3, [pc, #48]	; (80096c8 <prvInsertBlockIntoFreeList+0xb0>)
 8009698:	681a      	ldr	r2, [r3, #0]
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	601a      	str	r2, [r3, #0]
 800969e:	e003      	b.n	80096a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80096a8:	68fa      	ldr	r2, [r7, #12]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	429a      	cmp	r2, r3
 80096ae:	d002      	beq.n	80096b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	687a      	ldr	r2, [r7, #4]
 80096b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80096b6:	bf00      	nop
 80096b8:	3714      	adds	r7, #20
 80096ba:	46bd      	mov	sp, r7
 80096bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c0:	4770      	bx	lr
 80096c2:	bf00      	nop
 80096c4:	20004d80 	.word	0x20004d80
 80096c8:	20004d88 	.word	0x20004d88

080096cc <__errno>:
 80096cc:	4b01      	ldr	r3, [pc, #4]	; (80096d4 <__errno+0x8>)
 80096ce:	6818      	ldr	r0, [r3, #0]
 80096d0:	4770      	bx	lr
 80096d2:	bf00      	nop
 80096d4:	20000060 	.word	0x20000060

080096d8 <__libc_init_array>:
 80096d8:	b570      	push	{r4, r5, r6, lr}
 80096da:	4d0d      	ldr	r5, [pc, #52]	; (8009710 <__libc_init_array+0x38>)
 80096dc:	4c0d      	ldr	r4, [pc, #52]	; (8009714 <__libc_init_array+0x3c>)
 80096de:	1b64      	subs	r4, r4, r5
 80096e0:	10a4      	asrs	r4, r4, #2
 80096e2:	2600      	movs	r6, #0
 80096e4:	42a6      	cmp	r6, r4
 80096e6:	d109      	bne.n	80096fc <__libc_init_array+0x24>
 80096e8:	4d0b      	ldr	r5, [pc, #44]	; (8009718 <__libc_init_array+0x40>)
 80096ea:	4c0c      	ldr	r4, [pc, #48]	; (800971c <__libc_init_array+0x44>)
 80096ec:	f000 fc8e 	bl	800a00c <_init>
 80096f0:	1b64      	subs	r4, r4, r5
 80096f2:	10a4      	asrs	r4, r4, #2
 80096f4:	2600      	movs	r6, #0
 80096f6:	42a6      	cmp	r6, r4
 80096f8:	d105      	bne.n	8009706 <__libc_init_array+0x2e>
 80096fa:	bd70      	pop	{r4, r5, r6, pc}
 80096fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009700:	4798      	blx	r3
 8009702:	3601      	adds	r6, #1
 8009704:	e7ee      	b.n	80096e4 <__libc_init_array+0xc>
 8009706:	f855 3b04 	ldr.w	r3, [r5], #4
 800970a:	4798      	blx	r3
 800970c:	3601      	adds	r6, #1
 800970e:	e7f2      	b.n	80096f6 <__libc_init_array+0x1e>
 8009710:	0800a1e0 	.word	0x0800a1e0
 8009714:	0800a1e0 	.word	0x0800a1e0
 8009718:	0800a1e0 	.word	0x0800a1e0
 800971c:	0800a1e8 	.word	0x0800a1e8

08009720 <memcpy>:
 8009720:	440a      	add	r2, r1
 8009722:	4291      	cmp	r1, r2
 8009724:	f100 33ff 	add.w	r3, r0, #4294967295
 8009728:	d100      	bne.n	800972c <memcpy+0xc>
 800972a:	4770      	bx	lr
 800972c:	b510      	push	{r4, lr}
 800972e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009732:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009736:	4291      	cmp	r1, r2
 8009738:	d1f9      	bne.n	800972e <memcpy+0xe>
 800973a:	bd10      	pop	{r4, pc}

0800973c <memset>:
 800973c:	4402      	add	r2, r0
 800973e:	4603      	mov	r3, r0
 8009740:	4293      	cmp	r3, r2
 8009742:	d100      	bne.n	8009746 <memset+0xa>
 8009744:	4770      	bx	lr
 8009746:	f803 1b01 	strb.w	r1, [r3], #1
 800974a:	e7f9      	b.n	8009740 <memset+0x4>

0800974c <siprintf>:
 800974c:	b40e      	push	{r1, r2, r3}
 800974e:	b500      	push	{lr}
 8009750:	b09c      	sub	sp, #112	; 0x70
 8009752:	ab1d      	add	r3, sp, #116	; 0x74
 8009754:	9002      	str	r0, [sp, #8]
 8009756:	9006      	str	r0, [sp, #24]
 8009758:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800975c:	4809      	ldr	r0, [pc, #36]	; (8009784 <siprintf+0x38>)
 800975e:	9107      	str	r1, [sp, #28]
 8009760:	9104      	str	r1, [sp, #16]
 8009762:	4909      	ldr	r1, [pc, #36]	; (8009788 <siprintf+0x3c>)
 8009764:	f853 2b04 	ldr.w	r2, [r3], #4
 8009768:	9105      	str	r1, [sp, #20]
 800976a:	6800      	ldr	r0, [r0, #0]
 800976c:	9301      	str	r3, [sp, #4]
 800976e:	a902      	add	r1, sp, #8
 8009770:	f000 f868 	bl	8009844 <_svfiprintf_r>
 8009774:	9b02      	ldr	r3, [sp, #8]
 8009776:	2200      	movs	r2, #0
 8009778:	701a      	strb	r2, [r3, #0]
 800977a:	b01c      	add	sp, #112	; 0x70
 800977c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009780:	b003      	add	sp, #12
 8009782:	4770      	bx	lr
 8009784:	20000060 	.word	0x20000060
 8009788:	ffff0208 	.word	0xffff0208

0800978c <__ssputs_r>:
 800978c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009790:	688e      	ldr	r6, [r1, #8]
 8009792:	429e      	cmp	r6, r3
 8009794:	4682      	mov	sl, r0
 8009796:	460c      	mov	r4, r1
 8009798:	4690      	mov	r8, r2
 800979a:	461f      	mov	r7, r3
 800979c:	d838      	bhi.n	8009810 <__ssputs_r+0x84>
 800979e:	898a      	ldrh	r2, [r1, #12]
 80097a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80097a4:	d032      	beq.n	800980c <__ssputs_r+0x80>
 80097a6:	6825      	ldr	r5, [r4, #0]
 80097a8:	6909      	ldr	r1, [r1, #16]
 80097aa:	eba5 0901 	sub.w	r9, r5, r1
 80097ae:	6965      	ldr	r5, [r4, #20]
 80097b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80097b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80097b8:	3301      	adds	r3, #1
 80097ba:	444b      	add	r3, r9
 80097bc:	106d      	asrs	r5, r5, #1
 80097be:	429d      	cmp	r5, r3
 80097c0:	bf38      	it	cc
 80097c2:	461d      	movcc	r5, r3
 80097c4:	0553      	lsls	r3, r2, #21
 80097c6:	d531      	bpl.n	800982c <__ssputs_r+0xa0>
 80097c8:	4629      	mov	r1, r5
 80097ca:	f000 fb55 	bl	8009e78 <_malloc_r>
 80097ce:	4606      	mov	r6, r0
 80097d0:	b950      	cbnz	r0, 80097e8 <__ssputs_r+0x5c>
 80097d2:	230c      	movs	r3, #12
 80097d4:	f8ca 3000 	str.w	r3, [sl]
 80097d8:	89a3      	ldrh	r3, [r4, #12]
 80097da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097de:	81a3      	strh	r3, [r4, #12]
 80097e0:	f04f 30ff 	mov.w	r0, #4294967295
 80097e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097e8:	6921      	ldr	r1, [r4, #16]
 80097ea:	464a      	mov	r2, r9
 80097ec:	f7ff ff98 	bl	8009720 <memcpy>
 80097f0:	89a3      	ldrh	r3, [r4, #12]
 80097f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80097f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097fa:	81a3      	strh	r3, [r4, #12]
 80097fc:	6126      	str	r6, [r4, #16]
 80097fe:	6165      	str	r5, [r4, #20]
 8009800:	444e      	add	r6, r9
 8009802:	eba5 0509 	sub.w	r5, r5, r9
 8009806:	6026      	str	r6, [r4, #0]
 8009808:	60a5      	str	r5, [r4, #8]
 800980a:	463e      	mov	r6, r7
 800980c:	42be      	cmp	r6, r7
 800980e:	d900      	bls.n	8009812 <__ssputs_r+0x86>
 8009810:	463e      	mov	r6, r7
 8009812:	6820      	ldr	r0, [r4, #0]
 8009814:	4632      	mov	r2, r6
 8009816:	4641      	mov	r1, r8
 8009818:	f000 faa8 	bl	8009d6c <memmove>
 800981c:	68a3      	ldr	r3, [r4, #8]
 800981e:	1b9b      	subs	r3, r3, r6
 8009820:	60a3      	str	r3, [r4, #8]
 8009822:	6823      	ldr	r3, [r4, #0]
 8009824:	4433      	add	r3, r6
 8009826:	6023      	str	r3, [r4, #0]
 8009828:	2000      	movs	r0, #0
 800982a:	e7db      	b.n	80097e4 <__ssputs_r+0x58>
 800982c:	462a      	mov	r2, r5
 800982e:	f000 fb97 	bl	8009f60 <_realloc_r>
 8009832:	4606      	mov	r6, r0
 8009834:	2800      	cmp	r0, #0
 8009836:	d1e1      	bne.n	80097fc <__ssputs_r+0x70>
 8009838:	6921      	ldr	r1, [r4, #16]
 800983a:	4650      	mov	r0, sl
 800983c:	f000 fab0 	bl	8009da0 <_free_r>
 8009840:	e7c7      	b.n	80097d2 <__ssputs_r+0x46>
	...

08009844 <_svfiprintf_r>:
 8009844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009848:	4698      	mov	r8, r3
 800984a:	898b      	ldrh	r3, [r1, #12]
 800984c:	061b      	lsls	r3, r3, #24
 800984e:	b09d      	sub	sp, #116	; 0x74
 8009850:	4607      	mov	r7, r0
 8009852:	460d      	mov	r5, r1
 8009854:	4614      	mov	r4, r2
 8009856:	d50e      	bpl.n	8009876 <_svfiprintf_r+0x32>
 8009858:	690b      	ldr	r3, [r1, #16]
 800985a:	b963      	cbnz	r3, 8009876 <_svfiprintf_r+0x32>
 800985c:	2140      	movs	r1, #64	; 0x40
 800985e:	f000 fb0b 	bl	8009e78 <_malloc_r>
 8009862:	6028      	str	r0, [r5, #0]
 8009864:	6128      	str	r0, [r5, #16]
 8009866:	b920      	cbnz	r0, 8009872 <_svfiprintf_r+0x2e>
 8009868:	230c      	movs	r3, #12
 800986a:	603b      	str	r3, [r7, #0]
 800986c:	f04f 30ff 	mov.w	r0, #4294967295
 8009870:	e0d1      	b.n	8009a16 <_svfiprintf_r+0x1d2>
 8009872:	2340      	movs	r3, #64	; 0x40
 8009874:	616b      	str	r3, [r5, #20]
 8009876:	2300      	movs	r3, #0
 8009878:	9309      	str	r3, [sp, #36]	; 0x24
 800987a:	2320      	movs	r3, #32
 800987c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009880:	f8cd 800c 	str.w	r8, [sp, #12]
 8009884:	2330      	movs	r3, #48	; 0x30
 8009886:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009a30 <_svfiprintf_r+0x1ec>
 800988a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800988e:	f04f 0901 	mov.w	r9, #1
 8009892:	4623      	mov	r3, r4
 8009894:	469a      	mov	sl, r3
 8009896:	f813 2b01 	ldrb.w	r2, [r3], #1
 800989a:	b10a      	cbz	r2, 80098a0 <_svfiprintf_r+0x5c>
 800989c:	2a25      	cmp	r2, #37	; 0x25
 800989e:	d1f9      	bne.n	8009894 <_svfiprintf_r+0x50>
 80098a0:	ebba 0b04 	subs.w	fp, sl, r4
 80098a4:	d00b      	beq.n	80098be <_svfiprintf_r+0x7a>
 80098a6:	465b      	mov	r3, fp
 80098a8:	4622      	mov	r2, r4
 80098aa:	4629      	mov	r1, r5
 80098ac:	4638      	mov	r0, r7
 80098ae:	f7ff ff6d 	bl	800978c <__ssputs_r>
 80098b2:	3001      	adds	r0, #1
 80098b4:	f000 80aa 	beq.w	8009a0c <_svfiprintf_r+0x1c8>
 80098b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80098ba:	445a      	add	r2, fp
 80098bc:	9209      	str	r2, [sp, #36]	; 0x24
 80098be:	f89a 3000 	ldrb.w	r3, [sl]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	f000 80a2 	beq.w	8009a0c <_svfiprintf_r+0x1c8>
 80098c8:	2300      	movs	r3, #0
 80098ca:	f04f 32ff 	mov.w	r2, #4294967295
 80098ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098d2:	f10a 0a01 	add.w	sl, sl, #1
 80098d6:	9304      	str	r3, [sp, #16]
 80098d8:	9307      	str	r3, [sp, #28]
 80098da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80098de:	931a      	str	r3, [sp, #104]	; 0x68
 80098e0:	4654      	mov	r4, sl
 80098e2:	2205      	movs	r2, #5
 80098e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098e8:	4851      	ldr	r0, [pc, #324]	; (8009a30 <_svfiprintf_r+0x1ec>)
 80098ea:	f7f6 fc99 	bl	8000220 <memchr>
 80098ee:	9a04      	ldr	r2, [sp, #16]
 80098f0:	b9d8      	cbnz	r0, 800992a <_svfiprintf_r+0xe6>
 80098f2:	06d0      	lsls	r0, r2, #27
 80098f4:	bf44      	itt	mi
 80098f6:	2320      	movmi	r3, #32
 80098f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098fc:	0711      	lsls	r1, r2, #28
 80098fe:	bf44      	itt	mi
 8009900:	232b      	movmi	r3, #43	; 0x2b
 8009902:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009906:	f89a 3000 	ldrb.w	r3, [sl]
 800990a:	2b2a      	cmp	r3, #42	; 0x2a
 800990c:	d015      	beq.n	800993a <_svfiprintf_r+0xf6>
 800990e:	9a07      	ldr	r2, [sp, #28]
 8009910:	4654      	mov	r4, sl
 8009912:	2000      	movs	r0, #0
 8009914:	f04f 0c0a 	mov.w	ip, #10
 8009918:	4621      	mov	r1, r4
 800991a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800991e:	3b30      	subs	r3, #48	; 0x30
 8009920:	2b09      	cmp	r3, #9
 8009922:	d94e      	bls.n	80099c2 <_svfiprintf_r+0x17e>
 8009924:	b1b0      	cbz	r0, 8009954 <_svfiprintf_r+0x110>
 8009926:	9207      	str	r2, [sp, #28]
 8009928:	e014      	b.n	8009954 <_svfiprintf_r+0x110>
 800992a:	eba0 0308 	sub.w	r3, r0, r8
 800992e:	fa09 f303 	lsl.w	r3, r9, r3
 8009932:	4313      	orrs	r3, r2
 8009934:	9304      	str	r3, [sp, #16]
 8009936:	46a2      	mov	sl, r4
 8009938:	e7d2      	b.n	80098e0 <_svfiprintf_r+0x9c>
 800993a:	9b03      	ldr	r3, [sp, #12]
 800993c:	1d19      	adds	r1, r3, #4
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	9103      	str	r1, [sp, #12]
 8009942:	2b00      	cmp	r3, #0
 8009944:	bfbb      	ittet	lt
 8009946:	425b      	neglt	r3, r3
 8009948:	f042 0202 	orrlt.w	r2, r2, #2
 800994c:	9307      	strge	r3, [sp, #28]
 800994e:	9307      	strlt	r3, [sp, #28]
 8009950:	bfb8      	it	lt
 8009952:	9204      	strlt	r2, [sp, #16]
 8009954:	7823      	ldrb	r3, [r4, #0]
 8009956:	2b2e      	cmp	r3, #46	; 0x2e
 8009958:	d10c      	bne.n	8009974 <_svfiprintf_r+0x130>
 800995a:	7863      	ldrb	r3, [r4, #1]
 800995c:	2b2a      	cmp	r3, #42	; 0x2a
 800995e:	d135      	bne.n	80099cc <_svfiprintf_r+0x188>
 8009960:	9b03      	ldr	r3, [sp, #12]
 8009962:	1d1a      	adds	r2, r3, #4
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	9203      	str	r2, [sp, #12]
 8009968:	2b00      	cmp	r3, #0
 800996a:	bfb8      	it	lt
 800996c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009970:	3402      	adds	r4, #2
 8009972:	9305      	str	r3, [sp, #20]
 8009974:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009a40 <_svfiprintf_r+0x1fc>
 8009978:	7821      	ldrb	r1, [r4, #0]
 800997a:	2203      	movs	r2, #3
 800997c:	4650      	mov	r0, sl
 800997e:	f7f6 fc4f 	bl	8000220 <memchr>
 8009982:	b140      	cbz	r0, 8009996 <_svfiprintf_r+0x152>
 8009984:	2340      	movs	r3, #64	; 0x40
 8009986:	eba0 000a 	sub.w	r0, r0, sl
 800998a:	fa03 f000 	lsl.w	r0, r3, r0
 800998e:	9b04      	ldr	r3, [sp, #16]
 8009990:	4303      	orrs	r3, r0
 8009992:	3401      	adds	r4, #1
 8009994:	9304      	str	r3, [sp, #16]
 8009996:	f814 1b01 	ldrb.w	r1, [r4], #1
 800999a:	4826      	ldr	r0, [pc, #152]	; (8009a34 <_svfiprintf_r+0x1f0>)
 800999c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80099a0:	2206      	movs	r2, #6
 80099a2:	f7f6 fc3d 	bl	8000220 <memchr>
 80099a6:	2800      	cmp	r0, #0
 80099a8:	d038      	beq.n	8009a1c <_svfiprintf_r+0x1d8>
 80099aa:	4b23      	ldr	r3, [pc, #140]	; (8009a38 <_svfiprintf_r+0x1f4>)
 80099ac:	bb1b      	cbnz	r3, 80099f6 <_svfiprintf_r+0x1b2>
 80099ae:	9b03      	ldr	r3, [sp, #12]
 80099b0:	3307      	adds	r3, #7
 80099b2:	f023 0307 	bic.w	r3, r3, #7
 80099b6:	3308      	adds	r3, #8
 80099b8:	9303      	str	r3, [sp, #12]
 80099ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099bc:	4433      	add	r3, r6
 80099be:	9309      	str	r3, [sp, #36]	; 0x24
 80099c0:	e767      	b.n	8009892 <_svfiprintf_r+0x4e>
 80099c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80099c6:	460c      	mov	r4, r1
 80099c8:	2001      	movs	r0, #1
 80099ca:	e7a5      	b.n	8009918 <_svfiprintf_r+0xd4>
 80099cc:	2300      	movs	r3, #0
 80099ce:	3401      	adds	r4, #1
 80099d0:	9305      	str	r3, [sp, #20]
 80099d2:	4619      	mov	r1, r3
 80099d4:	f04f 0c0a 	mov.w	ip, #10
 80099d8:	4620      	mov	r0, r4
 80099da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099de:	3a30      	subs	r2, #48	; 0x30
 80099e0:	2a09      	cmp	r2, #9
 80099e2:	d903      	bls.n	80099ec <_svfiprintf_r+0x1a8>
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d0c5      	beq.n	8009974 <_svfiprintf_r+0x130>
 80099e8:	9105      	str	r1, [sp, #20]
 80099ea:	e7c3      	b.n	8009974 <_svfiprintf_r+0x130>
 80099ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80099f0:	4604      	mov	r4, r0
 80099f2:	2301      	movs	r3, #1
 80099f4:	e7f0      	b.n	80099d8 <_svfiprintf_r+0x194>
 80099f6:	ab03      	add	r3, sp, #12
 80099f8:	9300      	str	r3, [sp, #0]
 80099fa:	462a      	mov	r2, r5
 80099fc:	4b0f      	ldr	r3, [pc, #60]	; (8009a3c <_svfiprintf_r+0x1f8>)
 80099fe:	a904      	add	r1, sp, #16
 8009a00:	4638      	mov	r0, r7
 8009a02:	f3af 8000 	nop.w
 8009a06:	1c42      	adds	r2, r0, #1
 8009a08:	4606      	mov	r6, r0
 8009a0a:	d1d6      	bne.n	80099ba <_svfiprintf_r+0x176>
 8009a0c:	89ab      	ldrh	r3, [r5, #12]
 8009a0e:	065b      	lsls	r3, r3, #25
 8009a10:	f53f af2c 	bmi.w	800986c <_svfiprintf_r+0x28>
 8009a14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a16:	b01d      	add	sp, #116	; 0x74
 8009a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a1c:	ab03      	add	r3, sp, #12
 8009a1e:	9300      	str	r3, [sp, #0]
 8009a20:	462a      	mov	r2, r5
 8009a22:	4b06      	ldr	r3, [pc, #24]	; (8009a3c <_svfiprintf_r+0x1f8>)
 8009a24:	a904      	add	r1, sp, #16
 8009a26:	4638      	mov	r0, r7
 8009a28:	f000 f87a 	bl	8009b20 <_printf_i>
 8009a2c:	e7eb      	b.n	8009a06 <_svfiprintf_r+0x1c2>
 8009a2e:	bf00      	nop
 8009a30:	0800a1a4 	.word	0x0800a1a4
 8009a34:	0800a1ae 	.word	0x0800a1ae
 8009a38:	00000000 	.word	0x00000000
 8009a3c:	0800978d 	.word	0x0800978d
 8009a40:	0800a1aa 	.word	0x0800a1aa

08009a44 <_printf_common>:
 8009a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a48:	4616      	mov	r6, r2
 8009a4a:	4699      	mov	r9, r3
 8009a4c:	688a      	ldr	r2, [r1, #8]
 8009a4e:	690b      	ldr	r3, [r1, #16]
 8009a50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009a54:	4293      	cmp	r3, r2
 8009a56:	bfb8      	it	lt
 8009a58:	4613      	movlt	r3, r2
 8009a5a:	6033      	str	r3, [r6, #0]
 8009a5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a60:	4607      	mov	r7, r0
 8009a62:	460c      	mov	r4, r1
 8009a64:	b10a      	cbz	r2, 8009a6a <_printf_common+0x26>
 8009a66:	3301      	adds	r3, #1
 8009a68:	6033      	str	r3, [r6, #0]
 8009a6a:	6823      	ldr	r3, [r4, #0]
 8009a6c:	0699      	lsls	r1, r3, #26
 8009a6e:	bf42      	ittt	mi
 8009a70:	6833      	ldrmi	r3, [r6, #0]
 8009a72:	3302      	addmi	r3, #2
 8009a74:	6033      	strmi	r3, [r6, #0]
 8009a76:	6825      	ldr	r5, [r4, #0]
 8009a78:	f015 0506 	ands.w	r5, r5, #6
 8009a7c:	d106      	bne.n	8009a8c <_printf_common+0x48>
 8009a7e:	f104 0a19 	add.w	sl, r4, #25
 8009a82:	68e3      	ldr	r3, [r4, #12]
 8009a84:	6832      	ldr	r2, [r6, #0]
 8009a86:	1a9b      	subs	r3, r3, r2
 8009a88:	42ab      	cmp	r3, r5
 8009a8a:	dc26      	bgt.n	8009ada <_printf_common+0x96>
 8009a8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009a90:	1e13      	subs	r3, r2, #0
 8009a92:	6822      	ldr	r2, [r4, #0]
 8009a94:	bf18      	it	ne
 8009a96:	2301      	movne	r3, #1
 8009a98:	0692      	lsls	r2, r2, #26
 8009a9a:	d42b      	bmi.n	8009af4 <_printf_common+0xb0>
 8009a9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009aa0:	4649      	mov	r1, r9
 8009aa2:	4638      	mov	r0, r7
 8009aa4:	47c0      	blx	r8
 8009aa6:	3001      	adds	r0, #1
 8009aa8:	d01e      	beq.n	8009ae8 <_printf_common+0xa4>
 8009aaa:	6823      	ldr	r3, [r4, #0]
 8009aac:	68e5      	ldr	r5, [r4, #12]
 8009aae:	6832      	ldr	r2, [r6, #0]
 8009ab0:	f003 0306 	and.w	r3, r3, #6
 8009ab4:	2b04      	cmp	r3, #4
 8009ab6:	bf08      	it	eq
 8009ab8:	1aad      	subeq	r5, r5, r2
 8009aba:	68a3      	ldr	r3, [r4, #8]
 8009abc:	6922      	ldr	r2, [r4, #16]
 8009abe:	bf0c      	ite	eq
 8009ac0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ac4:	2500      	movne	r5, #0
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	bfc4      	itt	gt
 8009aca:	1a9b      	subgt	r3, r3, r2
 8009acc:	18ed      	addgt	r5, r5, r3
 8009ace:	2600      	movs	r6, #0
 8009ad0:	341a      	adds	r4, #26
 8009ad2:	42b5      	cmp	r5, r6
 8009ad4:	d11a      	bne.n	8009b0c <_printf_common+0xc8>
 8009ad6:	2000      	movs	r0, #0
 8009ad8:	e008      	b.n	8009aec <_printf_common+0xa8>
 8009ada:	2301      	movs	r3, #1
 8009adc:	4652      	mov	r2, sl
 8009ade:	4649      	mov	r1, r9
 8009ae0:	4638      	mov	r0, r7
 8009ae2:	47c0      	blx	r8
 8009ae4:	3001      	adds	r0, #1
 8009ae6:	d103      	bne.n	8009af0 <_printf_common+0xac>
 8009ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8009aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009af0:	3501      	adds	r5, #1
 8009af2:	e7c6      	b.n	8009a82 <_printf_common+0x3e>
 8009af4:	18e1      	adds	r1, r4, r3
 8009af6:	1c5a      	adds	r2, r3, #1
 8009af8:	2030      	movs	r0, #48	; 0x30
 8009afa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009afe:	4422      	add	r2, r4
 8009b00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009b04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009b08:	3302      	adds	r3, #2
 8009b0a:	e7c7      	b.n	8009a9c <_printf_common+0x58>
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	4622      	mov	r2, r4
 8009b10:	4649      	mov	r1, r9
 8009b12:	4638      	mov	r0, r7
 8009b14:	47c0      	blx	r8
 8009b16:	3001      	adds	r0, #1
 8009b18:	d0e6      	beq.n	8009ae8 <_printf_common+0xa4>
 8009b1a:	3601      	adds	r6, #1
 8009b1c:	e7d9      	b.n	8009ad2 <_printf_common+0x8e>
	...

08009b20 <_printf_i>:
 8009b20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b24:	7e0f      	ldrb	r7, [r1, #24]
 8009b26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009b28:	2f78      	cmp	r7, #120	; 0x78
 8009b2a:	4691      	mov	r9, r2
 8009b2c:	4680      	mov	r8, r0
 8009b2e:	460c      	mov	r4, r1
 8009b30:	469a      	mov	sl, r3
 8009b32:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009b36:	d807      	bhi.n	8009b48 <_printf_i+0x28>
 8009b38:	2f62      	cmp	r7, #98	; 0x62
 8009b3a:	d80a      	bhi.n	8009b52 <_printf_i+0x32>
 8009b3c:	2f00      	cmp	r7, #0
 8009b3e:	f000 80d8 	beq.w	8009cf2 <_printf_i+0x1d2>
 8009b42:	2f58      	cmp	r7, #88	; 0x58
 8009b44:	f000 80a3 	beq.w	8009c8e <_printf_i+0x16e>
 8009b48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009b50:	e03a      	b.n	8009bc8 <_printf_i+0xa8>
 8009b52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009b56:	2b15      	cmp	r3, #21
 8009b58:	d8f6      	bhi.n	8009b48 <_printf_i+0x28>
 8009b5a:	a101      	add	r1, pc, #4	; (adr r1, 8009b60 <_printf_i+0x40>)
 8009b5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b60:	08009bb9 	.word	0x08009bb9
 8009b64:	08009bcd 	.word	0x08009bcd
 8009b68:	08009b49 	.word	0x08009b49
 8009b6c:	08009b49 	.word	0x08009b49
 8009b70:	08009b49 	.word	0x08009b49
 8009b74:	08009b49 	.word	0x08009b49
 8009b78:	08009bcd 	.word	0x08009bcd
 8009b7c:	08009b49 	.word	0x08009b49
 8009b80:	08009b49 	.word	0x08009b49
 8009b84:	08009b49 	.word	0x08009b49
 8009b88:	08009b49 	.word	0x08009b49
 8009b8c:	08009cd9 	.word	0x08009cd9
 8009b90:	08009bfd 	.word	0x08009bfd
 8009b94:	08009cbb 	.word	0x08009cbb
 8009b98:	08009b49 	.word	0x08009b49
 8009b9c:	08009b49 	.word	0x08009b49
 8009ba0:	08009cfb 	.word	0x08009cfb
 8009ba4:	08009b49 	.word	0x08009b49
 8009ba8:	08009bfd 	.word	0x08009bfd
 8009bac:	08009b49 	.word	0x08009b49
 8009bb0:	08009b49 	.word	0x08009b49
 8009bb4:	08009cc3 	.word	0x08009cc3
 8009bb8:	682b      	ldr	r3, [r5, #0]
 8009bba:	1d1a      	adds	r2, r3, #4
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	602a      	str	r2, [r5, #0]
 8009bc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009bc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009bc8:	2301      	movs	r3, #1
 8009bca:	e0a3      	b.n	8009d14 <_printf_i+0x1f4>
 8009bcc:	6820      	ldr	r0, [r4, #0]
 8009bce:	6829      	ldr	r1, [r5, #0]
 8009bd0:	0606      	lsls	r6, r0, #24
 8009bd2:	f101 0304 	add.w	r3, r1, #4
 8009bd6:	d50a      	bpl.n	8009bee <_printf_i+0xce>
 8009bd8:	680e      	ldr	r6, [r1, #0]
 8009bda:	602b      	str	r3, [r5, #0]
 8009bdc:	2e00      	cmp	r6, #0
 8009bde:	da03      	bge.n	8009be8 <_printf_i+0xc8>
 8009be0:	232d      	movs	r3, #45	; 0x2d
 8009be2:	4276      	negs	r6, r6
 8009be4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009be8:	485e      	ldr	r0, [pc, #376]	; (8009d64 <_printf_i+0x244>)
 8009bea:	230a      	movs	r3, #10
 8009bec:	e019      	b.n	8009c22 <_printf_i+0x102>
 8009bee:	680e      	ldr	r6, [r1, #0]
 8009bf0:	602b      	str	r3, [r5, #0]
 8009bf2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009bf6:	bf18      	it	ne
 8009bf8:	b236      	sxthne	r6, r6
 8009bfa:	e7ef      	b.n	8009bdc <_printf_i+0xbc>
 8009bfc:	682b      	ldr	r3, [r5, #0]
 8009bfe:	6820      	ldr	r0, [r4, #0]
 8009c00:	1d19      	adds	r1, r3, #4
 8009c02:	6029      	str	r1, [r5, #0]
 8009c04:	0601      	lsls	r1, r0, #24
 8009c06:	d501      	bpl.n	8009c0c <_printf_i+0xec>
 8009c08:	681e      	ldr	r6, [r3, #0]
 8009c0a:	e002      	b.n	8009c12 <_printf_i+0xf2>
 8009c0c:	0646      	lsls	r6, r0, #25
 8009c0e:	d5fb      	bpl.n	8009c08 <_printf_i+0xe8>
 8009c10:	881e      	ldrh	r6, [r3, #0]
 8009c12:	4854      	ldr	r0, [pc, #336]	; (8009d64 <_printf_i+0x244>)
 8009c14:	2f6f      	cmp	r7, #111	; 0x6f
 8009c16:	bf0c      	ite	eq
 8009c18:	2308      	moveq	r3, #8
 8009c1a:	230a      	movne	r3, #10
 8009c1c:	2100      	movs	r1, #0
 8009c1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009c22:	6865      	ldr	r5, [r4, #4]
 8009c24:	60a5      	str	r5, [r4, #8]
 8009c26:	2d00      	cmp	r5, #0
 8009c28:	bfa2      	ittt	ge
 8009c2a:	6821      	ldrge	r1, [r4, #0]
 8009c2c:	f021 0104 	bicge.w	r1, r1, #4
 8009c30:	6021      	strge	r1, [r4, #0]
 8009c32:	b90e      	cbnz	r6, 8009c38 <_printf_i+0x118>
 8009c34:	2d00      	cmp	r5, #0
 8009c36:	d04d      	beq.n	8009cd4 <_printf_i+0x1b4>
 8009c38:	4615      	mov	r5, r2
 8009c3a:	fbb6 f1f3 	udiv	r1, r6, r3
 8009c3e:	fb03 6711 	mls	r7, r3, r1, r6
 8009c42:	5dc7      	ldrb	r7, [r0, r7]
 8009c44:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009c48:	4637      	mov	r7, r6
 8009c4a:	42bb      	cmp	r3, r7
 8009c4c:	460e      	mov	r6, r1
 8009c4e:	d9f4      	bls.n	8009c3a <_printf_i+0x11a>
 8009c50:	2b08      	cmp	r3, #8
 8009c52:	d10b      	bne.n	8009c6c <_printf_i+0x14c>
 8009c54:	6823      	ldr	r3, [r4, #0]
 8009c56:	07de      	lsls	r6, r3, #31
 8009c58:	d508      	bpl.n	8009c6c <_printf_i+0x14c>
 8009c5a:	6923      	ldr	r3, [r4, #16]
 8009c5c:	6861      	ldr	r1, [r4, #4]
 8009c5e:	4299      	cmp	r1, r3
 8009c60:	bfde      	ittt	le
 8009c62:	2330      	movle	r3, #48	; 0x30
 8009c64:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009c68:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009c6c:	1b52      	subs	r2, r2, r5
 8009c6e:	6122      	str	r2, [r4, #16]
 8009c70:	f8cd a000 	str.w	sl, [sp]
 8009c74:	464b      	mov	r3, r9
 8009c76:	aa03      	add	r2, sp, #12
 8009c78:	4621      	mov	r1, r4
 8009c7a:	4640      	mov	r0, r8
 8009c7c:	f7ff fee2 	bl	8009a44 <_printf_common>
 8009c80:	3001      	adds	r0, #1
 8009c82:	d14c      	bne.n	8009d1e <_printf_i+0x1fe>
 8009c84:	f04f 30ff 	mov.w	r0, #4294967295
 8009c88:	b004      	add	sp, #16
 8009c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c8e:	4835      	ldr	r0, [pc, #212]	; (8009d64 <_printf_i+0x244>)
 8009c90:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009c94:	6829      	ldr	r1, [r5, #0]
 8009c96:	6823      	ldr	r3, [r4, #0]
 8009c98:	f851 6b04 	ldr.w	r6, [r1], #4
 8009c9c:	6029      	str	r1, [r5, #0]
 8009c9e:	061d      	lsls	r5, r3, #24
 8009ca0:	d514      	bpl.n	8009ccc <_printf_i+0x1ac>
 8009ca2:	07df      	lsls	r7, r3, #31
 8009ca4:	bf44      	itt	mi
 8009ca6:	f043 0320 	orrmi.w	r3, r3, #32
 8009caa:	6023      	strmi	r3, [r4, #0]
 8009cac:	b91e      	cbnz	r6, 8009cb6 <_printf_i+0x196>
 8009cae:	6823      	ldr	r3, [r4, #0]
 8009cb0:	f023 0320 	bic.w	r3, r3, #32
 8009cb4:	6023      	str	r3, [r4, #0]
 8009cb6:	2310      	movs	r3, #16
 8009cb8:	e7b0      	b.n	8009c1c <_printf_i+0xfc>
 8009cba:	6823      	ldr	r3, [r4, #0]
 8009cbc:	f043 0320 	orr.w	r3, r3, #32
 8009cc0:	6023      	str	r3, [r4, #0]
 8009cc2:	2378      	movs	r3, #120	; 0x78
 8009cc4:	4828      	ldr	r0, [pc, #160]	; (8009d68 <_printf_i+0x248>)
 8009cc6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009cca:	e7e3      	b.n	8009c94 <_printf_i+0x174>
 8009ccc:	0659      	lsls	r1, r3, #25
 8009cce:	bf48      	it	mi
 8009cd0:	b2b6      	uxthmi	r6, r6
 8009cd2:	e7e6      	b.n	8009ca2 <_printf_i+0x182>
 8009cd4:	4615      	mov	r5, r2
 8009cd6:	e7bb      	b.n	8009c50 <_printf_i+0x130>
 8009cd8:	682b      	ldr	r3, [r5, #0]
 8009cda:	6826      	ldr	r6, [r4, #0]
 8009cdc:	6961      	ldr	r1, [r4, #20]
 8009cde:	1d18      	adds	r0, r3, #4
 8009ce0:	6028      	str	r0, [r5, #0]
 8009ce2:	0635      	lsls	r5, r6, #24
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	d501      	bpl.n	8009cec <_printf_i+0x1cc>
 8009ce8:	6019      	str	r1, [r3, #0]
 8009cea:	e002      	b.n	8009cf2 <_printf_i+0x1d2>
 8009cec:	0670      	lsls	r0, r6, #25
 8009cee:	d5fb      	bpl.n	8009ce8 <_printf_i+0x1c8>
 8009cf0:	8019      	strh	r1, [r3, #0]
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	6123      	str	r3, [r4, #16]
 8009cf6:	4615      	mov	r5, r2
 8009cf8:	e7ba      	b.n	8009c70 <_printf_i+0x150>
 8009cfa:	682b      	ldr	r3, [r5, #0]
 8009cfc:	1d1a      	adds	r2, r3, #4
 8009cfe:	602a      	str	r2, [r5, #0]
 8009d00:	681d      	ldr	r5, [r3, #0]
 8009d02:	6862      	ldr	r2, [r4, #4]
 8009d04:	2100      	movs	r1, #0
 8009d06:	4628      	mov	r0, r5
 8009d08:	f7f6 fa8a 	bl	8000220 <memchr>
 8009d0c:	b108      	cbz	r0, 8009d12 <_printf_i+0x1f2>
 8009d0e:	1b40      	subs	r0, r0, r5
 8009d10:	6060      	str	r0, [r4, #4]
 8009d12:	6863      	ldr	r3, [r4, #4]
 8009d14:	6123      	str	r3, [r4, #16]
 8009d16:	2300      	movs	r3, #0
 8009d18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d1c:	e7a8      	b.n	8009c70 <_printf_i+0x150>
 8009d1e:	6923      	ldr	r3, [r4, #16]
 8009d20:	462a      	mov	r2, r5
 8009d22:	4649      	mov	r1, r9
 8009d24:	4640      	mov	r0, r8
 8009d26:	47d0      	blx	sl
 8009d28:	3001      	adds	r0, #1
 8009d2a:	d0ab      	beq.n	8009c84 <_printf_i+0x164>
 8009d2c:	6823      	ldr	r3, [r4, #0]
 8009d2e:	079b      	lsls	r3, r3, #30
 8009d30:	d413      	bmi.n	8009d5a <_printf_i+0x23a>
 8009d32:	68e0      	ldr	r0, [r4, #12]
 8009d34:	9b03      	ldr	r3, [sp, #12]
 8009d36:	4298      	cmp	r0, r3
 8009d38:	bfb8      	it	lt
 8009d3a:	4618      	movlt	r0, r3
 8009d3c:	e7a4      	b.n	8009c88 <_printf_i+0x168>
 8009d3e:	2301      	movs	r3, #1
 8009d40:	4632      	mov	r2, r6
 8009d42:	4649      	mov	r1, r9
 8009d44:	4640      	mov	r0, r8
 8009d46:	47d0      	blx	sl
 8009d48:	3001      	adds	r0, #1
 8009d4a:	d09b      	beq.n	8009c84 <_printf_i+0x164>
 8009d4c:	3501      	adds	r5, #1
 8009d4e:	68e3      	ldr	r3, [r4, #12]
 8009d50:	9903      	ldr	r1, [sp, #12]
 8009d52:	1a5b      	subs	r3, r3, r1
 8009d54:	42ab      	cmp	r3, r5
 8009d56:	dcf2      	bgt.n	8009d3e <_printf_i+0x21e>
 8009d58:	e7eb      	b.n	8009d32 <_printf_i+0x212>
 8009d5a:	2500      	movs	r5, #0
 8009d5c:	f104 0619 	add.w	r6, r4, #25
 8009d60:	e7f5      	b.n	8009d4e <_printf_i+0x22e>
 8009d62:	bf00      	nop
 8009d64:	0800a1b5 	.word	0x0800a1b5
 8009d68:	0800a1c6 	.word	0x0800a1c6

08009d6c <memmove>:
 8009d6c:	4288      	cmp	r0, r1
 8009d6e:	b510      	push	{r4, lr}
 8009d70:	eb01 0402 	add.w	r4, r1, r2
 8009d74:	d902      	bls.n	8009d7c <memmove+0x10>
 8009d76:	4284      	cmp	r4, r0
 8009d78:	4623      	mov	r3, r4
 8009d7a:	d807      	bhi.n	8009d8c <memmove+0x20>
 8009d7c:	1e43      	subs	r3, r0, #1
 8009d7e:	42a1      	cmp	r1, r4
 8009d80:	d008      	beq.n	8009d94 <memmove+0x28>
 8009d82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009d8a:	e7f8      	b.n	8009d7e <memmove+0x12>
 8009d8c:	4402      	add	r2, r0
 8009d8e:	4601      	mov	r1, r0
 8009d90:	428a      	cmp	r2, r1
 8009d92:	d100      	bne.n	8009d96 <memmove+0x2a>
 8009d94:	bd10      	pop	{r4, pc}
 8009d96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d9e:	e7f7      	b.n	8009d90 <memmove+0x24>

08009da0 <_free_r>:
 8009da0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009da2:	2900      	cmp	r1, #0
 8009da4:	d044      	beq.n	8009e30 <_free_r+0x90>
 8009da6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009daa:	9001      	str	r0, [sp, #4]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	f1a1 0404 	sub.w	r4, r1, #4
 8009db2:	bfb8      	it	lt
 8009db4:	18e4      	addlt	r4, r4, r3
 8009db6:	f000 f913 	bl	8009fe0 <__malloc_lock>
 8009dba:	4a1e      	ldr	r2, [pc, #120]	; (8009e34 <_free_r+0x94>)
 8009dbc:	9801      	ldr	r0, [sp, #4]
 8009dbe:	6813      	ldr	r3, [r2, #0]
 8009dc0:	b933      	cbnz	r3, 8009dd0 <_free_r+0x30>
 8009dc2:	6063      	str	r3, [r4, #4]
 8009dc4:	6014      	str	r4, [r2, #0]
 8009dc6:	b003      	add	sp, #12
 8009dc8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009dcc:	f000 b90e 	b.w	8009fec <__malloc_unlock>
 8009dd0:	42a3      	cmp	r3, r4
 8009dd2:	d908      	bls.n	8009de6 <_free_r+0x46>
 8009dd4:	6825      	ldr	r5, [r4, #0]
 8009dd6:	1961      	adds	r1, r4, r5
 8009dd8:	428b      	cmp	r3, r1
 8009dda:	bf01      	itttt	eq
 8009ddc:	6819      	ldreq	r1, [r3, #0]
 8009dde:	685b      	ldreq	r3, [r3, #4]
 8009de0:	1949      	addeq	r1, r1, r5
 8009de2:	6021      	streq	r1, [r4, #0]
 8009de4:	e7ed      	b.n	8009dc2 <_free_r+0x22>
 8009de6:	461a      	mov	r2, r3
 8009de8:	685b      	ldr	r3, [r3, #4]
 8009dea:	b10b      	cbz	r3, 8009df0 <_free_r+0x50>
 8009dec:	42a3      	cmp	r3, r4
 8009dee:	d9fa      	bls.n	8009de6 <_free_r+0x46>
 8009df0:	6811      	ldr	r1, [r2, #0]
 8009df2:	1855      	adds	r5, r2, r1
 8009df4:	42a5      	cmp	r5, r4
 8009df6:	d10b      	bne.n	8009e10 <_free_r+0x70>
 8009df8:	6824      	ldr	r4, [r4, #0]
 8009dfa:	4421      	add	r1, r4
 8009dfc:	1854      	adds	r4, r2, r1
 8009dfe:	42a3      	cmp	r3, r4
 8009e00:	6011      	str	r1, [r2, #0]
 8009e02:	d1e0      	bne.n	8009dc6 <_free_r+0x26>
 8009e04:	681c      	ldr	r4, [r3, #0]
 8009e06:	685b      	ldr	r3, [r3, #4]
 8009e08:	6053      	str	r3, [r2, #4]
 8009e0a:	4421      	add	r1, r4
 8009e0c:	6011      	str	r1, [r2, #0]
 8009e0e:	e7da      	b.n	8009dc6 <_free_r+0x26>
 8009e10:	d902      	bls.n	8009e18 <_free_r+0x78>
 8009e12:	230c      	movs	r3, #12
 8009e14:	6003      	str	r3, [r0, #0]
 8009e16:	e7d6      	b.n	8009dc6 <_free_r+0x26>
 8009e18:	6825      	ldr	r5, [r4, #0]
 8009e1a:	1961      	adds	r1, r4, r5
 8009e1c:	428b      	cmp	r3, r1
 8009e1e:	bf04      	itt	eq
 8009e20:	6819      	ldreq	r1, [r3, #0]
 8009e22:	685b      	ldreq	r3, [r3, #4]
 8009e24:	6063      	str	r3, [r4, #4]
 8009e26:	bf04      	itt	eq
 8009e28:	1949      	addeq	r1, r1, r5
 8009e2a:	6021      	streq	r1, [r4, #0]
 8009e2c:	6054      	str	r4, [r2, #4]
 8009e2e:	e7ca      	b.n	8009dc6 <_free_r+0x26>
 8009e30:	b003      	add	sp, #12
 8009e32:	bd30      	pop	{r4, r5, pc}
 8009e34:	20004da0 	.word	0x20004da0

08009e38 <sbrk_aligned>:
 8009e38:	b570      	push	{r4, r5, r6, lr}
 8009e3a:	4e0e      	ldr	r6, [pc, #56]	; (8009e74 <sbrk_aligned+0x3c>)
 8009e3c:	460c      	mov	r4, r1
 8009e3e:	6831      	ldr	r1, [r6, #0]
 8009e40:	4605      	mov	r5, r0
 8009e42:	b911      	cbnz	r1, 8009e4a <sbrk_aligned+0x12>
 8009e44:	f000 f8bc 	bl	8009fc0 <_sbrk_r>
 8009e48:	6030      	str	r0, [r6, #0]
 8009e4a:	4621      	mov	r1, r4
 8009e4c:	4628      	mov	r0, r5
 8009e4e:	f000 f8b7 	bl	8009fc0 <_sbrk_r>
 8009e52:	1c43      	adds	r3, r0, #1
 8009e54:	d00a      	beq.n	8009e6c <sbrk_aligned+0x34>
 8009e56:	1cc4      	adds	r4, r0, #3
 8009e58:	f024 0403 	bic.w	r4, r4, #3
 8009e5c:	42a0      	cmp	r0, r4
 8009e5e:	d007      	beq.n	8009e70 <sbrk_aligned+0x38>
 8009e60:	1a21      	subs	r1, r4, r0
 8009e62:	4628      	mov	r0, r5
 8009e64:	f000 f8ac 	bl	8009fc0 <_sbrk_r>
 8009e68:	3001      	adds	r0, #1
 8009e6a:	d101      	bne.n	8009e70 <sbrk_aligned+0x38>
 8009e6c:	f04f 34ff 	mov.w	r4, #4294967295
 8009e70:	4620      	mov	r0, r4
 8009e72:	bd70      	pop	{r4, r5, r6, pc}
 8009e74:	20004da4 	.word	0x20004da4

08009e78 <_malloc_r>:
 8009e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e7c:	1ccd      	adds	r5, r1, #3
 8009e7e:	f025 0503 	bic.w	r5, r5, #3
 8009e82:	3508      	adds	r5, #8
 8009e84:	2d0c      	cmp	r5, #12
 8009e86:	bf38      	it	cc
 8009e88:	250c      	movcc	r5, #12
 8009e8a:	2d00      	cmp	r5, #0
 8009e8c:	4607      	mov	r7, r0
 8009e8e:	db01      	blt.n	8009e94 <_malloc_r+0x1c>
 8009e90:	42a9      	cmp	r1, r5
 8009e92:	d905      	bls.n	8009ea0 <_malloc_r+0x28>
 8009e94:	230c      	movs	r3, #12
 8009e96:	603b      	str	r3, [r7, #0]
 8009e98:	2600      	movs	r6, #0
 8009e9a:	4630      	mov	r0, r6
 8009e9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ea0:	4e2e      	ldr	r6, [pc, #184]	; (8009f5c <_malloc_r+0xe4>)
 8009ea2:	f000 f89d 	bl	8009fe0 <__malloc_lock>
 8009ea6:	6833      	ldr	r3, [r6, #0]
 8009ea8:	461c      	mov	r4, r3
 8009eaa:	bb34      	cbnz	r4, 8009efa <_malloc_r+0x82>
 8009eac:	4629      	mov	r1, r5
 8009eae:	4638      	mov	r0, r7
 8009eb0:	f7ff ffc2 	bl	8009e38 <sbrk_aligned>
 8009eb4:	1c43      	adds	r3, r0, #1
 8009eb6:	4604      	mov	r4, r0
 8009eb8:	d14d      	bne.n	8009f56 <_malloc_r+0xde>
 8009eba:	6834      	ldr	r4, [r6, #0]
 8009ebc:	4626      	mov	r6, r4
 8009ebe:	2e00      	cmp	r6, #0
 8009ec0:	d140      	bne.n	8009f44 <_malloc_r+0xcc>
 8009ec2:	6823      	ldr	r3, [r4, #0]
 8009ec4:	4631      	mov	r1, r6
 8009ec6:	4638      	mov	r0, r7
 8009ec8:	eb04 0803 	add.w	r8, r4, r3
 8009ecc:	f000 f878 	bl	8009fc0 <_sbrk_r>
 8009ed0:	4580      	cmp	r8, r0
 8009ed2:	d13a      	bne.n	8009f4a <_malloc_r+0xd2>
 8009ed4:	6821      	ldr	r1, [r4, #0]
 8009ed6:	3503      	adds	r5, #3
 8009ed8:	1a6d      	subs	r5, r5, r1
 8009eda:	f025 0503 	bic.w	r5, r5, #3
 8009ede:	3508      	adds	r5, #8
 8009ee0:	2d0c      	cmp	r5, #12
 8009ee2:	bf38      	it	cc
 8009ee4:	250c      	movcc	r5, #12
 8009ee6:	4629      	mov	r1, r5
 8009ee8:	4638      	mov	r0, r7
 8009eea:	f7ff ffa5 	bl	8009e38 <sbrk_aligned>
 8009eee:	3001      	adds	r0, #1
 8009ef0:	d02b      	beq.n	8009f4a <_malloc_r+0xd2>
 8009ef2:	6823      	ldr	r3, [r4, #0]
 8009ef4:	442b      	add	r3, r5
 8009ef6:	6023      	str	r3, [r4, #0]
 8009ef8:	e00e      	b.n	8009f18 <_malloc_r+0xa0>
 8009efa:	6822      	ldr	r2, [r4, #0]
 8009efc:	1b52      	subs	r2, r2, r5
 8009efe:	d41e      	bmi.n	8009f3e <_malloc_r+0xc6>
 8009f00:	2a0b      	cmp	r2, #11
 8009f02:	d916      	bls.n	8009f32 <_malloc_r+0xba>
 8009f04:	1961      	adds	r1, r4, r5
 8009f06:	42a3      	cmp	r3, r4
 8009f08:	6025      	str	r5, [r4, #0]
 8009f0a:	bf18      	it	ne
 8009f0c:	6059      	strne	r1, [r3, #4]
 8009f0e:	6863      	ldr	r3, [r4, #4]
 8009f10:	bf08      	it	eq
 8009f12:	6031      	streq	r1, [r6, #0]
 8009f14:	5162      	str	r2, [r4, r5]
 8009f16:	604b      	str	r3, [r1, #4]
 8009f18:	4638      	mov	r0, r7
 8009f1a:	f104 060b 	add.w	r6, r4, #11
 8009f1e:	f000 f865 	bl	8009fec <__malloc_unlock>
 8009f22:	f026 0607 	bic.w	r6, r6, #7
 8009f26:	1d23      	adds	r3, r4, #4
 8009f28:	1af2      	subs	r2, r6, r3
 8009f2a:	d0b6      	beq.n	8009e9a <_malloc_r+0x22>
 8009f2c:	1b9b      	subs	r3, r3, r6
 8009f2e:	50a3      	str	r3, [r4, r2]
 8009f30:	e7b3      	b.n	8009e9a <_malloc_r+0x22>
 8009f32:	6862      	ldr	r2, [r4, #4]
 8009f34:	42a3      	cmp	r3, r4
 8009f36:	bf0c      	ite	eq
 8009f38:	6032      	streq	r2, [r6, #0]
 8009f3a:	605a      	strne	r2, [r3, #4]
 8009f3c:	e7ec      	b.n	8009f18 <_malloc_r+0xa0>
 8009f3e:	4623      	mov	r3, r4
 8009f40:	6864      	ldr	r4, [r4, #4]
 8009f42:	e7b2      	b.n	8009eaa <_malloc_r+0x32>
 8009f44:	4634      	mov	r4, r6
 8009f46:	6876      	ldr	r6, [r6, #4]
 8009f48:	e7b9      	b.n	8009ebe <_malloc_r+0x46>
 8009f4a:	230c      	movs	r3, #12
 8009f4c:	603b      	str	r3, [r7, #0]
 8009f4e:	4638      	mov	r0, r7
 8009f50:	f000 f84c 	bl	8009fec <__malloc_unlock>
 8009f54:	e7a1      	b.n	8009e9a <_malloc_r+0x22>
 8009f56:	6025      	str	r5, [r4, #0]
 8009f58:	e7de      	b.n	8009f18 <_malloc_r+0xa0>
 8009f5a:	bf00      	nop
 8009f5c:	20004da0 	.word	0x20004da0

08009f60 <_realloc_r>:
 8009f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f64:	4680      	mov	r8, r0
 8009f66:	4614      	mov	r4, r2
 8009f68:	460e      	mov	r6, r1
 8009f6a:	b921      	cbnz	r1, 8009f76 <_realloc_r+0x16>
 8009f6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f70:	4611      	mov	r1, r2
 8009f72:	f7ff bf81 	b.w	8009e78 <_malloc_r>
 8009f76:	b92a      	cbnz	r2, 8009f84 <_realloc_r+0x24>
 8009f78:	f7ff ff12 	bl	8009da0 <_free_r>
 8009f7c:	4625      	mov	r5, r4
 8009f7e:	4628      	mov	r0, r5
 8009f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f84:	f000 f838 	bl	8009ff8 <_malloc_usable_size_r>
 8009f88:	4284      	cmp	r4, r0
 8009f8a:	4607      	mov	r7, r0
 8009f8c:	d802      	bhi.n	8009f94 <_realloc_r+0x34>
 8009f8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009f92:	d812      	bhi.n	8009fba <_realloc_r+0x5a>
 8009f94:	4621      	mov	r1, r4
 8009f96:	4640      	mov	r0, r8
 8009f98:	f7ff ff6e 	bl	8009e78 <_malloc_r>
 8009f9c:	4605      	mov	r5, r0
 8009f9e:	2800      	cmp	r0, #0
 8009fa0:	d0ed      	beq.n	8009f7e <_realloc_r+0x1e>
 8009fa2:	42bc      	cmp	r4, r7
 8009fa4:	4622      	mov	r2, r4
 8009fa6:	4631      	mov	r1, r6
 8009fa8:	bf28      	it	cs
 8009faa:	463a      	movcs	r2, r7
 8009fac:	f7ff fbb8 	bl	8009720 <memcpy>
 8009fb0:	4631      	mov	r1, r6
 8009fb2:	4640      	mov	r0, r8
 8009fb4:	f7ff fef4 	bl	8009da0 <_free_r>
 8009fb8:	e7e1      	b.n	8009f7e <_realloc_r+0x1e>
 8009fba:	4635      	mov	r5, r6
 8009fbc:	e7df      	b.n	8009f7e <_realloc_r+0x1e>
	...

08009fc0 <_sbrk_r>:
 8009fc0:	b538      	push	{r3, r4, r5, lr}
 8009fc2:	4d06      	ldr	r5, [pc, #24]	; (8009fdc <_sbrk_r+0x1c>)
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	4604      	mov	r4, r0
 8009fc8:	4608      	mov	r0, r1
 8009fca:	602b      	str	r3, [r5, #0]
 8009fcc:	f7f7 fe34 	bl	8001c38 <_sbrk>
 8009fd0:	1c43      	adds	r3, r0, #1
 8009fd2:	d102      	bne.n	8009fda <_sbrk_r+0x1a>
 8009fd4:	682b      	ldr	r3, [r5, #0]
 8009fd6:	b103      	cbz	r3, 8009fda <_sbrk_r+0x1a>
 8009fd8:	6023      	str	r3, [r4, #0]
 8009fda:	bd38      	pop	{r3, r4, r5, pc}
 8009fdc:	20004da8 	.word	0x20004da8

08009fe0 <__malloc_lock>:
 8009fe0:	4801      	ldr	r0, [pc, #4]	; (8009fe8 <__malloc_lock+0x8>)
 8009fe2:	f000 b811 	b.w	800a008 <__retarget_lock_acquire_recursive>
 8009fe6:	bf00      	nop
 8009fe8:	20004dac 	.word	0x20004dac

08009fec <__malloc_unlock>:
 8009fec:	4801      	ldr	r0, [pc, #4]	; (8009ff4 <__malloc_unlock+0x8>)
 8009fee:	f000 b80c 	b.w	800a00a <__retarget_lock_release_recursive>
 8009ff2:	bf00      	nop
 8009ff4:	20004dac 	.word	0x20004dac

08009ff8 <_malloc_usable_size_r>:
 8009ff8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ffc:	1f18      	subs	r0, r3, #4
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	bfbc      	itt	lt
 800a002:	580b      	ldrlt	r3, [r1, r0]
 800a004:	18c0      	addlt	r0, r0, r3
 800a006:	4770      	bx	lr

0800a008 <__retarget_lock_acquire_recursive>:
 800a008:	4770      	bx	lr

0800a00a <__retarget_lock_release_recursive>:
 800a00a:	4770      	bx	lr

0800a00c <_init>:
 800a00c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a00e:	bf00      	nop
 800a010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a012:	bc08      	pop	{r3}
 800a014:	469e      	mov	lr, r3
 800a016:	4770      	bx	lr

0800a018 <_fini>:
 800a018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a01a:	bf00      	nop
 800a01c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a01e:	bc08      	pop	{r3}
 800a020:	469e      	mov	lr, r3
 800a022:	4770      	bx	lr
