<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW1NR-9C" pn="GW1NR-LV9QN88PC6/I5">gw1nr9c-004</Device>
    <FileList>
        <File path="VRV1_104/VRV1_104.v" type="file.verilog" enable="1"/>
        <File path="/linuxprg/workvc/VRV100/fpga/tang_nano_9k/VRV1_104_test/src/gowin_rpll/clock_pll.vhd" type="file.vhdl" enable="1"/>
        <File path="VRV1_104/VRV1_104_vhdl.vhd" type="file.vhdl" enable="1"/>
        <File path="src/VRV1_104_test_top.vhd" type="file.vhdl" enable="1"/>
        <File path="src/apb_periph.vhd" type="file.vhdl" enable="1"/>
        <File path="src/gowin_rpll/clock_pll.vhd" type="file.vhdl" enable="1"/>
        <File path="blinkled_t9_pins.cst" type="file.cst" enable="1"/>
    </FileList>
</Project>
