// Seed: 1271824118
module module_0 (
    input uwire id_0,
    output wire id_1,
    input tri0 id_2,
    output wire id_3,
    input wor id_4,
    input tri id_5,
    input uwire id_6,
    input wand id_7,
    input supply0 id_8,
    input wand id_9
);
  assign id_1 = 1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd14,
    parameter id_10 = 32'd82,
    parameter id_14 = 32'd82
) (
    input wor _id_0,
    output wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri id_5,
    output tri id_6,
    input supply0 id_7,
    output uwire id_8,
    input tri id_9,
    output uwire _id_10,
    output wor id_11
    , id_17,
    input tri1 id_12,
    input uwire id_13,
    input supply1 _id_14,
    input tri0 id_15
);
  logic [1  & "" : id_14] id_18;
  ;
  wire [id_0 : id_10] id_19;
  module_0 modCall_1 (
      id_9,
      id_11,
      id_2,
      id_11,
      id_5,
      id_3,
      id_13,
      id_4,
      id_15,
      id_13
  );
  assign id_8 = 1;
endmodule
