Configuration of GEMMs to run on systolic array hardware.