/// Auto-generated bit field definitions for GPIO
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::espressif::esp32::gpio {

using namespace alloy::hal::bitfields;

// ============================================================================
// GPIO Bit Field Definitions
// ============================================================================

/// BT_SELECT - BT_SELECT
namespace bt_select {
    /// NA
    /// Position: 0, Width: 32
    /// Access: read-write
    using BT_SEL = BitField<0, 32>;
    constexpr uint32_t BT_SEL_Pos = 0;
    constexpr uint32_t BT_SEL_Msk = BT_SEL::mask;

}  // namespace bt_select

/// OUT - OUT
namespace out {
    /// GPIO0~31 output value
    /// Position: 0, Width: 32
    /// Access: read-write
    using DATA = BitField<0, 32>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace out

/// OUT_W1TS - OUT_W1TS
namespace out_w1ts {
    /// GPIO0~31 output value write 1 to set
    /// Position: 0, Width: 32
    /// Access: read-write
    using OUT_DATA_W1TS = BitField<0, 32>;
    constexpr uint32_t OUT_DATA_W1TS_Pos = 0;
    constexpr uint32_t OUT_DATA_W1TS_Msk = OUT_DATA_W1TS::mask;

}  // namespace out_w1ts

/// OUT_W1TC - OUT_W1TC
namespace out_w1tc {
    /// GPIO0~31 output value write 1 to clear
    /// Position: 0, Width: 32
    /// Access: read-write
    using OUT_DATA_W1TC = BitField<0, 32>;
    constexpr uint32_t OUT_DATA_W1TC_Pos = 0;
    constexpr uint32_t OUT_DATA_W1TC_Msk = OUT_DATA_W1TC::mask;

}  // namespace out_w1tc

/// OUT1 - OUT1
namespace out1 {
    /// GPIO32~39 output value
    /// Position: 0, Width: 8
    /// Access: read-write
    using DATA = BitField<0, 8>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace out1

/// OUT1_W1TS - OUT1_W1TS
namespace out1_w1ts {
    /// GPIO32~39 output value write 1 to set
    /// Position: 0, Width: 8
    /// Access: read-write
    using OUT1_DATA_W1TS = BitField<0, 8>;
    constexpr uint32_t OUT1_DATA_W1TS_Pos = 0;
    constexpr uint32_t OUT1_DATA_W1TS_Msk = OUT1_DATA_W1TS::mask;

}  // namespace out1_w1ts

/// OUT1_W1TC - OUT1_W1TC
namespace out1_w1tc {
    /// GPIO32~39 output value write 1 to clear
    /// Position: 0, Width: 8
    /// Access: read-write
    using OUT1_DATA_W1TC = BitField<0, 8>;
    constexpr uint32_t OUT1_DATA_W1TC_Pos = 0;
    constexpr uint32_t OUT1_DATA_W1TC_Msk = OUT1_DATA_W1TC::mask;

}  // namespace out1_w1tc

/// SDIO_SELECT - SDIO_SELECT
namespace sdio_select {
    /// SDIO PADS on/off control from outside
    /// Position: 0, Width: 8
    /// Access: read-write
    using SDIO_SEL = BitField<0, 8>;
    constexpr uint32_t SDIO_SEL_Pos = 0;
    constexpr uint32_t SDIO_SEL_Msk = SDIO_SEL::mask;

}  // namespace sdio_select

/// ENABLE - ENABLE
namespace enable {
    /// GPIO0~31 output enable
    /// Position: 0, Width: 32
    /// Access: read-write
    using DATA = BitField<0, 32>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace enable

/// ENABLE_W1TS - ENABLE_W1TS
namespace enable_w1ts {
    /// GPIO0~31 output enable write 1 to set
    /// Position: 0, Width: 32
    /// Access: read-write
    using ENABLE_DATA_W1TS = BitField<0, 32>;
    constexpr uint32_t ENABLE_DATA_W1TS_Pos = 0;
    constexpr uint32_t ENABLE_DATA_W1TS_Msk = ENABLE_DATA_W1TS::mask;

}  // namespace enable_w1ts

/// ENABLE_W1TC - ENABLE_W1TC
namespace enable_w1tc {
    /// GPIO0~31 output enable write 1 to clear
    /// Position: 0, Width: 32
    /// Access: read-write
    using ENABLE_DATA_W1TC = BitField<0, 32>;
    constexpr uint32_t ENABLE_DATA_W1TC_Pos = 0;
    constexpr uint32_t ENABLE_DATA_W1TC_Msk = ENABLE_DATA_W1TC::mask;

}  // namespace enable_w1tc

/// ENABLE1 - ENABLE1
namespace enable1 {
    /// GPIO32~39 output enable
    /// Position: 0, Width: 8
    /// Access: read-write
    using DATA = BitField<0, 8>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace enable1

/// ENABLE1_W1TS - ENABLE1_W1TS
namespace enable1_w1ts {
    /// GPIO32~39 output enable write 1 to set
    /// Position: 0, Width: 8
    /// Access: read-write
    using ENABLE1_DATA_W1TS = BitField<0, 8>;
    constexpr uint32_t ENABLE1_DATA_W1TS_Pos = 0;
    constexpr uint32_t ENABLE1_DATA_W1TS_Msk = ENABLE1_DATA_W1TS::mask;

}  // namespace enable1_w1ts

/// ENABLE1_W1TC - ENABLE1_W1TC
namespace enable1_w1tc {
    /// GPIO32~39 output enable write 1 to clear
    /// Position: 0, Width: 8
    /// Access: read-write
    using ENABLE1_DATA_W1TC = BitField<0, 8>;
    constexpr uint32_t ENABLE1_DATA_W1TC_Pos = 0;
    constexpr uint32_t ENABLE1_DATA_W1TC_Msk = ENABLE1_DATA_W1TC::mask;

}  // namespace enable1_w1tc

/// STRAP - STRAP
namespace strap {
    /// {10'b0, MTDI, GPIO0, GPIO2, GPIO4, MTDO, GPIO5}
    /// Position: 0, Width: 16
    /// Access: read-only
    using STRAPPING = BitField<0, 16>;
    constexpr uint32_t STRAPPING_Pos = 0;
    constexpr uint32_t STRAPPING_Msk = STRAPPING::mask;

}  // namespace strap

/// IN - IN
namespace in {
    /// GPIO0~31 input value
    /// Position: 0, Width: 32
    /// Access: read-write
    using DATA_NEXT = BitField<0, 32>;
    constexpr uint32_t DATA_NEXT_Pos = 0;
    constexpr uint32_t DATA_NEXT_Msk = DATA_NEXT::mask;

}  // namespace in

/// IN1 - IN1
namespace in1 {
    /// GPIO32~39 input value
    /// Position: 0, Width: 8
    /// Access: read-write
    using DATA_NEXT = BitField<0, 8>;
    constexpr uint32_t DATA_NEXT_Pos = 0;
    constexpr uint32_t DATA_NEXT_Msk = DATA_NEXT::mask;

}  // namespace in1

/// STATUS - STATUS
namespace status {
    /// GPIO0~31 interrupt status
    /// Position: 0, Width: 32
    /// Access: read-write
    using INT = BitField<0, 32>;
    constexpr uint32_t INT_Pos = 0;
    constexpr uint32_t INT_Msk = INT::mask;

}  // namespace status

/// STATUS_W1TS - STATUS_W1TS
namespace status_w1ts {
    /// GPIO0~31 interrupt status write 1 to set
    /// Position: 0, Width: 32
    /// Access: read-write
    using STATUS_INT_W1TS = BitField<0, 32>;
    constexpr uint32_t STATUS_INT_W1TS_Pos = 0;
    constexpr uint32_t STATUS_INT_W1TS_Msk = STATUS_INT_W1TS::mask;

}  // namespace status_w1ts

/// STATUS_W1TC - STATUS_W1TC
namespace status_w1tc {
    /// GPIO0~31 interrupt status write 1 to clear
    /// Position: 0, Width: 32
    /// Access: read-write
    using STATUS_INT_W1TC = BitField<0, 32>;
    constexpr uint32_t STATUS_INT_W1TC_Pos = 0;
    constexpr uint32_t STATUS_INT_W1TC_Msk = STATUS_INT_W1TC::mask;

}  // namespace status_w1tc

/// STATUS1 - STATUS1
namespace status1 {
    /// GPIO32~39 interrupt status
    /// Position: 0, Width: 8
    /// Access: read-write
    using INT = BitField<0, 8>;
    constexpr uint32_t INT_Pos = 0;
    constexpr uint32_t INT_Msk = INT::mask;

}  // namespace status1

/// STATUS1_W1TS - STATUS1_W1TS
namespace status1_w1ts {
    /// GPIO32~39 interrupt status write 1 to set
    /// Position: 0, Width: 8
    /// Access: read-write
    using STATUS1_INT_W1TS = BitField<0, 8>;
    constexpr uint32_t STATUS1_INT_W1TS_Pos = 0;
    constexpr uint32_t STATUS1_INT_W1TS_Msk = STATUS1_INT_W1TS::mask;

}  // namespace status1_w1ts

/// STATUS1_W1TC - STATUS1_W1TC
namespace status1_w1tc {
    /// GPIO32~39 interrupt status write 1 to clear
    /// Position: 0, Width: 8
    /// Access: read-write
    using STATUS1_INT_W1TC = BitField<0, 8>;
    constexpr uint32_t STATUS1_INT_W1TC_Pos = 0;
    constexpr uint32_t STATUS1_INT_W1TC_Msk = STATUS1_INT_W1TC::mask;

}  // namespace status1_w1tc

/// ACPU_INT - ACPU_INT
namespace acpu_int {
    /// GPIO0~31 APP CPU interrupt status
    /// Position: 0, Width: 32
    /// Access: read-only
    using APPCPU_INT = BitField<0, 32>;
    constexpr uint32_t APPCPU_INT_Pos = 0;
    constexpr uint32_t APPCPU_INT_Msk = APPCPU_INT::mask;

}  // namespace acpu_int

/// ACPU_NMI_INT - ACPU_NMI_INT
namespace acpu_nmi_int {
    /// GPIO0~31 APP CPU non-maskable interrupt status
    /// Position: 0, Width: 32
    /// Access: read-only
    using APPCPU_NMI_INT = BitField<0, 32>;
    constexpr uint32_t APPCPU_NMI_INT_Pos = 0;
    constexpr uint32_t APPCPU_NMI_INT_Msk = APPCPU_NMI_INT::mask;

}  // namespace acpu_nmi_int

/// PCPU_INT - PCPU_INT
namespace pcpu_int {
    /// GPIO0~31 PRO CPU interrupt status
    /// Position: 0, Width: 32
    /// Access: read-only
    using PROCPU_INT = BitField<0, 32>;
    constexpr uint32_t PROCPU_INT_Pos = 0;
    constexpr uint32_t PROCPU_INT_Msk = PROCPU_INT::mask;

}  // namespace pcpu_int

/// PCPU_NMI_INT - PCPU_NMI_INT
namespace pcpu_nmi_int {
    /// GPIO0~31 PRO CPU non-maskable interrupt status
    /// Position: 0, Width: 32
    /// Access: read-only
    using PROCPU_NMI_INT = BitField<0, 32>;
    constexpr uint32_t PROCPU_NMI_INT_Pos = 0;
    constexpr uint32_t PROCPU_NMI_INT_Msk = PROCPU_NMI_INT::mask;

}  // namespace pcpu_nmi_int

/// CPUSDIO_INT - CPUSDIO_INT
namespace cpusdio_int {
    /// SDIO's extent GPIO0~31 interrupt
    /// Position: 0, Width: 32
    /// Access: read-only
    using SDIO_INT = BitField<0, 32>;
    constexpr uint32_t SDIO_INT_Pos = 0;
    constexpr uint32_t SDIO_INT_Msk = SDIO_INT::mask;

}  // namespace cpusdio_int

/// ACPU_INT1 - ACPU_INT1
namespace acpu_int1 {
    /// GPIO32~39 APP CPU interrupt status
    /// Position: 0, Width: 8
    /// Access: read-only
    using APPCPU_INT_H = BitField<0, 8>;
    constexpr uint32_t APPCPU_INT_H_Pos = 0;
    constexpr uint32_t APPCPU_INT_H_Msk = APPCPU_INT_H::mask;

}  // namespace acpu_int1

/// ACPU_NMI_INT1 - ACPU_NMI_INT1
namespace acpu_nmi_int1 {
    /// GPIO32~39 APP CPU non-maskable interrupt status
    /// Position: 0, Width: 8
    /// Access: read-only
    using APPCPU_NMI_INT_H = BitField<0, 8>;
    constexpr uint32_t APPCPU_NMI_INT_H_Pos = 0;
    constexpr uint32_t APPCPU_NMI_INT_H_Msk = APPCPU_NMI_INT_H::mask;

}  // namespace acpu_nmi_int1

/// PCPU_INT1 - PCPU_INT1
namespace pcpu_int1 {
    /// GPIO32~39 PRO CPU interrupt status
    /// Position: 0, Width: 8
    /// Access: read-only
    using PROCPU_INT_H = BitField<0, 8>;
    constexpr uint32_t PROCPU_INT_H_Pos = 0;
    constexpr uint32_t PROCPU_INT_H_Msk = PROCPU_INT_H::mask;

}  // namespace pcpu_int1

/// PCPU_NMI_INT1 - PCPU_NMI_INT1
namespace pcpu_nmi_int1 {
    /// GPIO32~39 PRO CPU non-maskable interrupt status
    /// Position: 0, Width: 8
    /// Access: read-only
    using PROCPU_NMI_INT_H = BitField<0, 8>;
    constexpr uint32_t PROCPU_NMI_INT_H_Pos = 0;
    constexpr uint32_t PROCPU_NMI_INT_H_Msk = PROCPU_NMI_INT_H::mask;

}  // namespace pcpu_nmi_int1

/// CPUSDIO_INT1 - CPUSDIO_INT1
namespace cpusdio_int1 {
    /// SDIO's extent GPIO32~39 interrupt
    /// Position: 0, Width: 8
    /// Access: read-only
    using SDIO_INT_H = BitField<0, 8>;
    constexpr uint32_t SDIO_INT_H_Pos = 0;
    constexpr uint32_t SDIO_INT_H_Msk = SDIO_INT_H::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using PIN_PAD_DRIVER = BitField<2, 1>;
    constexpr uint32_t PIN_PAD_DRIVER_Pos = 2;
    constexpr uint32_t PIN_PAD_DRIVER_Msk = PIN_PAD_DRIVER::mask;

    /// Position: 7, Width: 3
    /// Access: read-write
    using PIN_INT_TYPE = BitField<7, 3>;
    constexpr uint32_t PIN_INT_TYPE_Pos = 7;
    constexpr uint32_t PIN_INT_TYPE_Msk = PIN_INT_TYPE::mask;

    /// Position: 10, Width: 1
    /// Access: read-write
    using PIN_WAKEUP_ENABLE = BitField<10, 1>;
    constexpr uint32_t PIN_WAKEUP_ENABLE_Pos = 10;
    constexpr uint32_t PIN_WAKEUP_ENABLE_Msk = PIN_WAKEUP_ENABLE::mask;

    /// Position: 11, Width: 2
    /// Access: read-write
    using PIN_CONFIG = BitField<11, 2>;
    constexpr uint32_t PIN_CONFIG_Pos = 11;
    constexpr uint32_t PIN_CONFIG_Msk = PIN_CONFIG::mask;

    /// Position: 13, Width: 5
    /// Access: read-write
    using PIN_INT_ENA = BitField<13, 5>;
    constexpr uint32_t PIN_INT_ENA_Pos = 13;
    constexpr uint32_t PIN_INT_ENA_Msk = PIN_INT_ENA::mask;

}  // namespace cpusdio_int1

/// PIN[40] - PIN[40]
namespace pin {
    /// if set to 0: normal output if set to 1: open drain
    /// Position: 2, Width: 1
    /// Access: read-write
    using PAD_DRIVER = BitField<2, 1>;
    constexpr uint32_t PAD_DRIVER_Pos = 2;
    constexpr uint32_t PAD_DRIVER_Msk = PAD_DRIVER::mask;

    /// if set to 0: GPIO interrupt disable if set to 1: rising edge trigger if set to 2: falling edge trigger if set to 3: any edge trigger if set to 4: low level trigger if set to 5: high level trigger
    /// Position: 7, Width: 3
    /// Access: read-write
    using INT_TYPE = BitField<7, 3>;
    constexpr uint32_t INT_TYPE_Pos = 7;
    constexpr uint32_t INT_TYPE_Msk = INT_TYPE::mask;

    /// GPIO wake up enable only available in light sleep
    /// Position: 10, Width: 1
    /// Access: read-write
    using WAKEUP_ENABLE = BitField<10, 1>;
    constexpr uint32_t WAKEUP_ENABLE_Pos = 10;
    constexpr uint32_t WAKEUP_ENABLE_Msk = WAKEUP_ENABLE::mask;

    /// NA
    /// Position: 11, Width: 2
    /// Access: read-write
    using CONFIG = BitField<11, 2>;
    constexpr uint32_t CONFIG_Pos = 11;
    constexpr uint32_t CONFIG_Msk = CONFIG::mask;

    /// bit0: APP CPU interrupt enable bit1: APP CPU non-maskable interrupt enable bit3: PRO CPU interrupt enable bit4: PRO CPU non-maskable interrupt enable bit5: SDIO's extent interrupt enable
    /// Position: 13, Width: 5
    /// Access: read-write
    using INT_ENA = BitField<13, 5>;
    constexpr uint32_t INT_ENA_Pos = 13;
    constexpr uint32_t INT_ENA_Msk = INT_ENA::mask;

}  // namespace pin

/// cali_conf - cali_conf
namespace cali_conf {
    /// Position: 0, Width: 10
    /// Access: read-write
    using CALI_RTC_MAX = BitField<0, 10>;
    constexpr uint32_t CALI_RTC_MAX_Pos = 0;
    constexpr uint32_t CALI_RTC_MAX_Msk = CALI_RTC_MAX::mask;

    /// Position: 31, Width: 1
    /// Access: read-write
    using CALI_START = BitField<31, 1>;
    constexpr uint32_t CALI_START_Pos = 31;
    constexpr uint32_t CALI_START_Msk = CALI_START::mask;

}  // namespace cali_conf

/// cali_data - cali_data
namespace cali_data {
    /// Position: 0, Width: 20
    /// Access: read-only
    using CALI_VALUE_SYNC2 = BitField<0, 20>;
    constexpr uint32_t CALI_VALUE_SYNC2_Pos = 0;
    constexpr uint32_t CALI_VALUE_SYNC2_Msk = CALI_VALUE_SYNC2::mask;

    /// Position: 30, Width: 1
    /// Access: read-only
    using CALI_RDY_REAL = BitField<30, 1>;
    constexpr uint32_t CALI_RDY_REAL_Pos = 30;
    constexpr uint32_t CALI_RDY_REAL_Msk = CALI_RDY_REAL::mask;

    /// Position: 31, Width: 1
    /// Access: read-only
    using CALI_RDY_SYNC2 = BitField<31, 1>;
    constexpr uint32_t CALI_RDY_SYNC2_Pos = 31;
    constexpr uint32_t CALI_RDY_SYNC2_Msk = CALI_RDY_SYNC2::mask;

}  // namespace cali_data

/// FUNC[256]_IN_SEL_CFG - FUNC[256]_IN_SEL_CFG
namespace func_in_sel_cfg {
    /// select one of the 256 inputs
    /// Position: 0, Width: 6
    /// Access: read-write
    using IN_SEL = BitField<0, 6>;
    constexpr uint32_t IN_SEL_Pos = 0;
    constexpr uint32_t IN_SEL_Msk = IN_SEL::mask;

    /// revert the value of the input if you want to revert please set the value to 1
    /// Position: 6, Width: 1
    /// Access: read-write
    using IN_INV_SEL = BitField<6, 1>;
    constexpr uint32_t IN_INV_SEL_Pos = 6;
    constexpr uint32_t IN_INV_SEL_Msk = IN_INV_SEL::mask;

    /// if the slow signal bypass the io matrix or not if you want setting the value to 1
    /// Position: 7, Width: 1
    /// Access: read-write
    using SEL = BitField<7, 1>;
    constexpr uint32_t SEL_Pos = 7;
    constexpr uint32_t SEL_Msk = SEL::mask;

}  // namespace func_in_sel_cfg

/// FUNC[40]_OUT_SEL_CFG - FUNC[40]_OUT_SEL_CFG
namespace func_out_sel_cfg {
    /// select one of the 256 output to 40 GPIO
    /// Position: 0, Width: 9
    /// Access: read-write
    using OUT_SEL = BitField<0, 9>;
    constexpr uint32_t OUT_SEL_Pos = 0;
    constexpr uint32_t OUT_SEL_Msk = OUT_SEL::mask;

    /// invert the output value if you want to revert the output value setting the value to 1
    /// Position: 9, Width: 1
    /// Access: read-write
    using INV_SEL = BitField<9, 1>;
    constexpr uint32_t INV_SEL_Pos = 9;
    constexpr uint32_t INV_SEL_Msk = INV_SEL::mask;

    /// weather using the logical oen signal or not using the value setting by the register
    /// Position: 10, Width: 1
    /// Access: read-write
    using OEN_SEL = BitField<10, 1>;
    constexpr uint32_t OEN_SEL_Pos = 10;
    constexpr uint32_t OEN_SEL_Msk = OEN_SEL::mask;

    /// invert the output enable value if you want to revert the output enable value setting the value to 1
    /// Position: 11, Width: 1
    /// Access: read-write
    using OEN_INV_SEL = BitField<11, 1>;
    constexpr uint32_t OEN_INV_SEL_Pos = 11;
    constexpr uint32_t OEN_INV_SEL_Msk = OEN_INV_SEL::mask;

}  // namespace func_out_sel_cfg

}  // namespace alloy::hal::espressif::esp32::gpio
