<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1591</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1591-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1591.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-311</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:81px;white-space:nowrap" class="ft02">402H</p>
<p style="position:absolute;top:189px;left:137px;white-space:nowrap" class="ft02">1026</p>
<p style="position:absolute;top:189px;left:186px;white-space:nowrap" class="ft02">IA32_MC0_ADDR</p>
<p style="position:absolute;top:189px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:189px;left:450px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, “IA32_MCi_ADDR MSRs.”<br/></a>The&#160;IA32_MC0_ADDR&#160;register&#160;is&#160;either&#160;not implemented or&#160;</p>
<p style="position:absolute;top:226px;left:450px;white-space:nowrap" class="ft02">contains&#160;no&#160;address if&#160;the ADDRV flag&#160;in the IA32_MC0_STATUS&#160;</p>
<p style="position:absolute;top:243px;left:450px;white-space:nowrap" class="ft02">register&#160;is&#160;clear.&#160;When&#160;not implemented&#160;in the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:259px;left:450px;white-space:nowrap" class="ft02">and&#160;writes&#160;to&#160;this MSR will cause a&#160;general-protection&#160;exception.</p>
<p style="position:absolute;top:283px;left:81px;white-space:nowrap" class="ft02">404H</p>
<p style="position:absolute;top:283px;left:137px;white-space:nowrap" class="ft02">1028</p>
<p style="position:absolute;top:283px;left:186px;white-space:nowrap" class="ft02">IA32_MC1_CTL</p>
<p style="position:absolute;top:283px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:283px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a></p>
<p style="position:absolute;top:307px;left:81px;white-space:nowrap" class="ft02">405H</p>
<p style="position:absolute;top:307px;left:137px;white-space:nowrap" class="ft02">1029</p>
<p style="position:absolute;top:307px;left:186px;white-space:nowrap" class="ft02">IA32_MC1_STATUS</p>
<p style="position:absolute;top:307px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:307px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, “IA32_MCi_STATUS&#160;MSRS.”</a></p>
<p style="position:absolute;top:331px;left:81px;white-space:nowrap" class="ft02">406H</p>
<p style="position:absolute;top:331px;left:137px;white-space:nowrap" class="ft02">1030</p>
<p style="position:absolute;top:331px;left:186px;white-space:nowrap" class="ft02">IA32_MC1_ADDR</p>
<p style="position:absolute;top:331px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:331px;left:450px;white-space:nowrap" class="ft05">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, “IA32_MCi_ADDR MSRs.”<br/></a>The&#160;IA32_MC1_ADDR&#160;register&#160;is&#160;either&#160;not implemented or&#160;</p>
<p style="position:absolute;top:369px;left:450px;white-space:nowrap" class="ft02">contains&#160;no&#160;address if&#160;the ADDRV flag&#160;in the IA32_MC1_STATUS&#160;</p>
<p style="position:absolute;top:385px;left:450px;white-space:nowrap" class="ft02">register&#160;is&#160;clear.&#160;When&#160;not implemented&#160;in the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:402px;left:450px;white-space:nowrap" class="ft02">and&#160;writes&#160;to&#160;this MSR will cause a&#160;general-protection&#160;exception.</p>
<p style="position:absolute;top:426px;left:81px;white-space:nowrap" class="ft02">408H</p>
<p style="position:absolute;top:426px;left:137px;white-space:nowrap" class="ft02">1032</p>
<p style="position:absolute;top:426px;left:186px;white-space:nowrap" class="ft02">IA32_MC2_CTL</p>
<p style="position:absolute;top:426px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:426px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a></p>
<p style="position:absolute;top:450px;left:81px;white-space:nowrap" class="ft02">409H</p>
<p style="position:absolute;top:450px;left:137px;white-space:nowrap" class="ft02">1033</p>
<p style="position:absolute;top:450px;left:186px;white-space:nowrap" class="ft02">IA32_MC2_STATUS</p>
<p style="position:absolute;top:450px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:450px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, “IA32_MCi_STATUS&#160;MSRS.”</a></p>
<p style="position:absolute;top:474px;left:80px;white-space:nowrap" class="ft02">40AH</p>
<p style="position:absolute;top:474px;left:137px;white-space:nowrap" class="ft02">1034</p>
<p style="position:absolute;top:474px;left:186px;white-space:nowrap" class="ft02">IA32_MC2_ADDR</p>
<p style="position:absolute;top:474px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:474px;left:450px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, “IA32_MCi_ADDR MSRs.”&#160;<br/></a>The&#160;IA32_MC2_ADDR&#160;register&#160;is&#160;either&#160;not implemented or&#160;</p>
<p style="position:absolute;top:511px;left:450px;white-space:nowrap" class="ft02">contains&#160;no&#160;address if&#160;the ADDRV flag&#160;in the IA32_MC2_STATUS&#160;</p>
<p style="position:absolute;top:528px;left:450px;white-space:nowrap" class="ft02">register&#160;is&#160;clear.&#160;When&#160;not implemented&#160;in the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:544px;left:450px;white-space:nowrap" class="ft02">and&#160;writes&#160;to&#160;this MSR will cause a&#160;general-protection&#160;exception.</p>
<p style="position:absolute;top:568px;left:81px;white-space:nowrap" class="ft02">40CH</p>
<p style="position:absolute;top:568px;left:137px;white-space:nowrap" class="ft02">1036</p>
<p style="position:absolute;top:568px;left:186px;white-space:nowrap" class="ft02">MSR_MC4_CTL</p>
<p style="position:absolute;top:568px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:568px;left:450px;white-space:nowrap" class="ft02">See&#160;<a href="o_fe12b1e2a880e0ce-511.html">Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a></p>
<p style="position:absolute;top:592px;left:80px;white-space:nowrap" class="ft02">40DH</p>
<p style="position:absolute;top:592px;left:137px;white-space:nowrap" class="ft02">1037</p>
<p style="position:absolute;top:592px;left:187px;white-space:nowrap" class="ft02">MSR_MC4_STATUS</p>
<p style="position:absolute;top:592px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:592px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, “IA32_MCi_STATUS&#160;MSRS.”</a></p>
<p style="position:absolute;top:616px;left:81px;white-space:nowrap" class="ft02">40EH</p>
<p style="position:absolute;top:616px;left:137px;white-space:nowrap" class="ft02">1038</p>
<p style="position:absolute;top:616px;left:186px;white-space:nowrap" class="ft02">MSR_MC4_ADDR</p>
<p style="position:absolute;top:616px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:616px;left:450px;white-space:nowrap" class="ft05">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, “IA32_MCi_ADDR MSRs.”<br/></a>The&#160;MSR_MC4_ADDR&#160;register&#160;is&#160;either&#160;not implemented or&#160;</p>
<p style="position:absolute;top:654px;left:450px;white-space:nowrap" class="ft02">contains&#160;no&#160;address if&#160;the ADDRV&#160;flag&#160;in&#160;the&#160;MSR_MC4_STATUS&#160;</p>
<p style="position:absolute;top:670px;left:450px;white-space:nowrap" class="ft02">register&#160;is&#160;clear.&#160;When&#160;not implemented&#160;in the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:687px;left:450px;white-space:nowrap" class="ft02">and&#160;writes&#160;to&#160;this MSR will cause a&#160;general-protection&#160;exception.</p>
<p style="position:absolute;top:711px;left:81px;white-space:nowrap" class="ft02">410H</p>
<p style="position:absolute;top:711px;left:137px;white-space:nowrap" class="ft02">1040</p>
<p style="position:absolute;top:711px;left:186px;white-space:nowrap" class="ft02">IA32_MC3_CTL</p>
<p style="position:absolute;top:711px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a></p>
<p style="position:absolute;top:735px;left:81px;white-space:nowrap" class="ft02">411H</p>
<p style="position:absolute;top:735px;left:137px;white-space:nowrap" class="ft02">1041</p>
<p style="position:absolute;top:735px;left:186px;white-space:nowrap" class="ft02">IA32_MC3_STATUS</p>
<p style="position:absolute;top:735px;left:450px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, “IA32_MCi_STATUS&#160;MSRS.”</a></p>
<p style="position:absolute;top:759px;left:81px;white-space:nowrap" class="ft02">412H</p>
<p style="position:absolute;top:759px;left:137px;white-space:nowrap" class="ft02">1042</p>
<p style="position:absolute;top:759px;left:186px;white-space:nowrap" class="ft02">MSR_MC3_ADDR</p>
<p style="position:absolute;top:759px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:759px;left:450px;white-space:nowrap" class="ft04">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, “IA32_MCi_ADDR MSRs.”<br/></a>The&#160;MSR_MC3_ADDR&#160;register&#160;is&#160;either&#160;not implemented or&#160;</p>
<p style="position:absolute;top:796px;left:450px;white-space:nowrap" class="ft02">contains&#160;no&#160;address if&#160;the ADDRV&#160;flag&#160;in&#160;the&#160;MSR_MC3_STATUS&#160;</p>
<p style="position:absolute;top:813px;left:450px;white-space:nowrap" class="ft02">register&#160;is&#160;clear.&#160;When&#160;not implemented&#160;in the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:829px;left:450px;white-space:nowrap" class="ft02">and&#160;writes&#160;to&#160;this MSR will cause a&#160;general-protection&#160;exception.</p>
<p style="position:absolute;top:853px;left:81px;white-space:nowrap" class="ft02">413H</p>
<p style="position:absolute;top:853px;left:137px;white-space:nowrap" class="ft02">1043</p>
<p style="position:absolute;top:853px;left:186px;white-space:nowrap" class="ft02">MSR_MC3_MISC</p>
<p style="position:absolute;top:853px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:877px;left:81px;white-space:nowrap" class="ft02">414H</p>
<p style="position:absolute;top:877px;left:137px;white-space:nowrap" class="ft02">1044</p>
<p style="position:absolute;top:877px;left:186px;white-space:nowrap" class="ft02">MSR_MC5_CTL</p>
<p style="position:absolute;top:877px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:901px;left:81px;white-space:nowrap" class="ft02">415H</p>
<p style="position:absolute;top:901px;left:137px;white-space:nowrap" class="ft02">1045</p>
<p style="position:absolute;top:901px;left:186px;white-space:nowrap" class="ft02">MSR_MC5_STATUS</p>
<p style="position:absolute;top:901px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:925px;left:81px;white-space:nowrap" class="ft02">416H</p>
<p style="position:absolute;top:925px;left:137px;white-space:nowrap" class="ft02">1046</p>
<p style="position:absolute;top:925px;left:186px;white-space:nowrap" class="ft02">MSR_MC5_ADDR</p>
<p style="position:absolute;top:925px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:949px;left:81px;white-space:nowrap" class="ft02">417H</p>
<p style="position:absolute;top:949px;left:137px;white-space:nowrap" class="ft02">1047</p>
<p style="position:absolute;top:949px;left:186px;white-space:nowrap" class="ft02">MSR_MC5_MISC</p>
<p style="position:absolute;top:949px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:973px;left:81px;white-space:nowrap" class="ft02">480H</p>
<p style="position:absolute;top:973px;left:137px;white-space:nowrap" class="ft02">1152</p>
<p style="position:absolute;top:973px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_BASIC</p>
<p style="position:absolute;top:973px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:973px;left:450px;white-space:nowrap" class="ft04">Reporting Register of&#160;Basic&#160;VMX Capabilities (R/O)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>Se<a href="o_fe12b1e2a880e0ce-1943.html">e Appendix A.1,&#160;“Basic VMX Information”<br/></a>(If&#160;CPUID.01H:ECX.[bit&#160;9])</p>
<p style="position:absolute;top:100px;left:90px;white-space:nowrap" class="ft03">Table 35-44.&#160; MSRs in Intel®&#160;Core™ Solo, Intel®&#160;Core™ Duo&#160;Processors, and&#160;Dual-Core Intel®&#160;Xeon® Processor&#160;LV&#160;</p>
<p style="position:absolute;top:124px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:141px;left:222px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:124px;left:375px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:141px;left:377px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:141px;left:596px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:164px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
