
AVRASM ver. 2.2.8  C:\Users\ve3xone\Desktop\3\3\main.asm Thu Sep 15 15:56:15 2022

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m16def.inc'
C:\Users\ve3xone\Desktop\3\3\main.asm(12): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m16def.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m16def.inc'
C:\Users\ve3xone\Desktop\3\3\main.asm(12): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m16def.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16.xml ************
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16DEF_INC_
                                 #define _M16DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega16
                                 #pragma AVRPART ADMIN PART_NAME ATmega16
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x94
                                 .equ	SIGNATURE_002	= 0x03
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	OCR0	= 0x3c
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	OCDR	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 1
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF2	= 5	; External Interrupt Flag 2
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - General Interrupt Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEWEE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SE	= 6	; Sleep Enable
                                 .equ	SM2	= 7	; Sleep Mode Select
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SFIOR - Special function I/O register
                                 ;.equ	PSR10	= 0	; Prescaler reset
                                 .equ	PSR2	= 1	; Prescaler reset
                                 .equ	PUD	= 2	; Pull-up Disable
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Waveform Genration Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                                 .equ	ADFR	= ADATE	; For compatibility
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDTOE	= 4	; RW
                                 .equ	WDDE	= WDTOE	; For compatibility
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 1024
                                 .equ	RAMEND	= 0x045f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x01ff
                                 .equ	EEPROMEND	= 0x01ff
                                 .equ	EEADRBITS	= 9
                                 #pragma AVRPART MEMORY PROG_FLASH 16384
                                 #pragma AVRPART MEMORY EEPROM 512
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1c00
                                 .equ	NRWW_STOP_ADDR	= 0x1fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1bff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x1f80
                                 .equ	SECONDBOOTSTART	= 0x1f00
                                 .equ	THIRDBOOTSTART	= 0x1e00
                                 .equ	FOURTHBOOTSTART	= 0x1c00
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	OC2addr	= 0x0006	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0008	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x000c	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x000e	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0010	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0012	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0014	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0016	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x0018	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x001a	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x001c	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x001e	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0020	; Analog Comparator
                                 .equ	TWIaddr	= 0x0022	; 2-wire Serial Interface
                                 .equ	INT2addr	= 0x0024	; External Interrupt Request 2
                                 .equ	OC0addr	= 0x0026	; Timer/Counter0 Compare Match
                                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                                 
                                 #endif  /* _M16DEF_INC_ */
                                 
                                 
                                 ; 3.asm
                                 ;
                                 ; Created: 12.09.2022 13:22:01
                                 ; Author : ve3xone
                                 ;
                                 .def temp = r20
                                 .def temp1 = r19
                                 .def temp2 = r18
                                 .def temp3 = r17
                                 .device ATMEGA16
                                 .include "m16def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16.xml ************
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16DEF_INC_
                                 
                                 #endif  /* _M16DEF_INC_ */
                                 
                                 .org 0x00
                                 
                                 .macro readarraymain
                                 		ldi r23,@2
                                 		out PORTd,r23
                                 		ldi r23,@1
                                 		out PORTa,r23
                                 		call strob
                                 		ldi r23,@3
                                 		out PORTd,r23
                                 		ldi ZH,High(@0*2)  ;   
                                         ldi ZL,Low(@0*2)
                                 		ldi r19,64
                                 		loop:
                                 		lpm r16,Z+
                                 		out porta, r16
                                 		call strob
                                 		dec r19
                                 		brne loop
                                 .endmacro
                                 
                                 ; Replace with your application code
                                 
                                 // -------------------------------
                                 INIT:
000000 ef0f                      ldi r16,0b11111111
000001 bb0a                      out DDRa,r16
000002 e31f                      ldi r17,0b00111111
000003 bb11                      out DDRd,r17
                                 // ----------
000004 e50f                      ldi r16,low(ramEND)
000005 bf0d                      out SPL,r16
000006 e004                      ldi r16,high(ramEND)
000007 bf0e                      out SPH,r16
                                 //----------------------------
                                 // ----------
000008 e070                      ldi r23,0b00000000
000009 bb72                      out PORTd,r23
00000a 940e 0143                 call WAIT_5ms
00000c e278                      ldi r23,0b00101000
00000d bb72                      out PORTd,r23
00000e 940e 0143                 call WAIT_5ms
000010 e278                      ldi r23,0b00101000
000011 bb72                      out PORTd,r23
000012 940e 0143                 call WAIT_5ms
000014 e37f                      ldi r23, 0x3f
000015 bb7b                      out PORTa,r23
000016 940e 013f                 call strob
000018 940e 0143                 call WAIT_5ms
00001a e470                      ldi r23, 0x40
00001b bb7b                      out PORTa,r23
00001c 940e 013f                 call strob
00001e 940e 0143                 call WAIT_5ms
000020 eb78                      ldi r23, 0xB8
000021 bb7b                      out PORTa,r23
000022 940e 013f                 call strob
000024 940e 0143                 call WAIT_5ms
000026 940e 0143                 call WAIT_5ms
000028 ec70                      ldi r23, 0xC0
000029 bb7b                      out PORTa,r23
00002a 940e 013f                 call strob
00002c 940e 0143                 call WAIT_5ms
                                 
                                 readarray:
00002e e278
00002f bb72
000030 eb78
000031 bb7b
000032 940e 013f
000034 e279
000035 bb72
000036 e0f2
000037 e9e6
000038 e430
000039 9105
00003a bb0b
00003b 940e 013f
00003d 953a
00003e f7d1                      readarraymain Array1_1,0xB8,0b00101000,0b00101001
00003f e278
000040 bb72
000041 eb79
000042 bb7b
000043 940e 013f
000045 e279
000046 bb72
000047 e0f2
000048 ede6
000049 e430
00004a 9105
00004b bb0b
00004c 940e 013f
00004e 953a
00004f f7d1                      readarraymain Array1_2,0xB9,0b00101000,0b00101001
000050 e278
000051 bb72
000052 eb7a
000053 bb7b
000054 940e 013f
000056 e279
000057 bb72
000058 e0f3
000059 e1e6
00005a e430
00005b 9105
00005c bb0b
00005d 940e 013f
00005f 953a
000060 f7d1                      readarraymain Array1_3,0xBA,0b00101000,0b00101001
000061 e278
000062 bb72
000063 eb7b
000064 bb7b
000065 940e 013f
000067 e279
000068 bb72
000069 e0f3
00006a e5e6
00006b e430
00006c 9105
00006d bb0b
00006e 940e 013f
000070 953a
000071 f7d1                      readarraymain Array1_4,0xBb,0b00101000,0b00101001
000072 e278
000073 bb72
000074 eb7c
000075 bb7b
000076 940e 013f
000078 e279
000079 bb72
00007a e0f3
00007b e9e6
00007c e430
00007d 9105
00007e bb0b
00007f 940e 013f
000081 953a
000082 f7d1                      readarraymain Array1_5,0xBc,0b00101000,0b00101001
000083 e278
000084 bb72
000085 eb7d
000086 bb7b
000087 940e 013f
000089 e279
00008a bb72
00008b e0f3
00008c ede6
00008d e430
00008e 9105
00008f bb0b
000090 940e 013f
000092 953a
000093 f7d1                      readarraymain Array1_6,0xBd,0b00101000,0b00101001
000094 e278
000095 bb72
000096 eb7e
000097 bb7b
000098 940e 013f
00009a e279
00009b bb72
00009c e0f4
00009d e1e6
00009e e430
00009f 9105
0000a0 bb0b
0000a1 940e 013f
0000a3 953a
0000a4 f7d1                      readarraymain Array1_7,0xBe,0b00101000,0b00101001
0000a5 e278
0000a6 bb72
0000a7 eb7f
0000a8 bb7b
0000a9 940e 013f
0000ab e279
0000ac bb72
0000ad e0f4
0000ae e5e6
0000af e430
0000b0 9105
0000b1 bb0b
0000b2 940e 013f
0000b4 953a
0000b5 f7d1                      readarraymain Array1_8,0xBf,0b00101000,0b00101001
                                 
0000b6 e370
0000b7 bb72
0000b8 eb78
0000b9 bb7b
0000ba 940e 013f
0000bc e371
0000bd bb72
0000be e0f4
0000bf e9e6
0000c0 e430
0000c1 9105
0000c2 bb0b
0000c3 940e 013f
0000c5 953a
0000c6 f7d1                      readarraymain Array2_1,0xB8,0b00110000,0b00110001
0000c7 e370
0000c8 bb72
0000c9 eb79
0000ca bb7b
0000cb 940e 013f
0000cd e371
0000ce bb72
0000cf e0f4
0000d0 ede6
0000d1 e430
0000d2 9105
0000d3 bb0b
0000d4 940e 013f
0000d6 953a
0000d7 f7d1                      readarraymain Array2_2,0xB9,0b00110000,0b00110001
0000d8 e370
0000d9 bb72
0000da eb7a
0000db bb7b
0000dc 940e 013f
0000de e371
0000df bb72
0000e0 e0f5
0000e1 e1e6
0000e2 e430
0000e3 9105
0000e4 bb0b
0000e5 940e 013f
0000e7 953a
0000e8 f7d1                      readarraymain Array2_3,0xBA,0b00110000,0b00110001
0000e9 e370
0000ea bb72
0000eb eb7b
0000ec bb7b
0000ed 940e 013f
0000ef e371
0000f0 bb72
0000f1 e0f5
0000f2 e5e6
0000f3 e430
0000f4 9105
0000f5 bb0b
0000f6 940e 013f
0000f8 953a
0000f9 f7d1                      readarraymain Array2_4,0xBB,0b00110000,0b00110001
0000fa e370
0000fb bb72
0000fc eb7c
0000fd bb7b
0000fe 940e 013f
000100 e371
000101 bb72
000102 e0f5
000103 e9e6
000104 e430
000105 9105
000106 bb0b
000107 940e 013f
000109 953a
00010a f7d1                      readarraymain Array2_5,0xBC,0b00110000,0b00110001
00010b e370
00010c bb72
00010d eb7d
00010e bb7b
00010f 940e 013f
000111 e371
000112 bb72
000113 e0f5
000114 ede6
000115 e430
000116 9105
000117 bb0b
000118 940e 013f
00011a 953a
00011b f7d1                      readarraymain Array2_6,0xBD,0b00110000,0b00110001
00011c e370
00011d bb72
00011e eb7e
00011f bb7b
000120 940e 013f
000122 e371
000123 bb72
000124 e0f6
000125 e1e6
000126 e430
000127 9105
000128 bb0b
000129 940e 013f
00012b 953a
00012c f7d1                      readarraymain Array2_7,0xBE,0b00110000,0b00110001
00012d e370
00012e bb72
00012f eb7f
000130 bb7b
000131 940e 013f
000133 e371
000134 bb72
000135 e0f6
000136 e5e6
000137 e430
000138 9105
000139 bb0b
00013a 940e 013f
00013c 953a
00013d f7d1                      readarraymain Array2_8,0xBF,0b00110000,0b00110001
                                 
                                 loopend:
                                 
00013e cfff                      rjmp loopend
                                 
                                 strob:
00013f 9a92                      	sbi portd,2
000140 0000                      	nop
000141 9892                      	cbi portd,2
000142 9508                      ret
                                 
                                 WAIT_5ms: ;   
                                 ; =============================
                                 ; delay loop generator
                                 ; 40000 cycles:
                                 ; -----------------------------
                                 ; delaying 39999 cycles:
000143 e413                      ldi R17, $43
000144 ec26                      WGLOOP02: ldi R18, $C6
000145 952a                      WGLOOP12: dec R18
000146 f7f1                      brne WGLOOP12
000147 951a                      dec R17
000148 f7d9                      brne WGLOOP02
                                 ; -----------------------------
                                 ; delaying 1 cycle:
000149 0000                      nop
                                 ; =============================
00014a 9508                      ret
                                 
                                 ;                         ****  1 ****
                                 
                                 Array1_1:
00014b f800
00014c f8f8
00014d f8fc
00014e f8e0                                  .db            0x00,0xF8,0xF8,0xF8,0xFC,0xF8,0xE0,0xF8
00014f fce2
000150 faf4
000151 fcf8
000152 fcf8                                  .db            0xE2,0xFC,0xF4,0xFA,0xF8,0xFC,0xF8,0xFC
000153 fefc
000154 fffe
000155 ffff
000156 ffff                                  .db            0xFC,0xFE,0xFE,0xFF,0xFF,0xFF,0xFF,0xFF
000157 e5f3
000158 e0e1
000159 f0e0
00015a f0f0                                  .db            0xF3,0xE5,0xE1,0xE0,0xE0,0xF0,0xF0,0xF0
00015b f0f0
00015c f0f0
00015d f0f0
00015e f0f0                                  .db            0xF0,0xF0,0xF0,0xF0,0xF0,0xF0,0xF0,0xF0
00015f f0f0
000160 f0f0
000161 f0f0
000162 f0f0                                  .db            0xF0,0xF0,0xF0,0xF0,0xF0,0xF0,0xF0,0xF0
000163 f0f0
000164 e0f0
000165 e0e0
000166 c0e0                                  .db            0xF0,0xF0,0xF0,0xE0,0xE0,0xE0,0xE0,0xC0
000167 0000
000168 0000
000169 0000
00016a 0000                                  .db            0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
                                 Array1_2:
00016b ff00
00016c ffff
00016d ffff
00016e ffff                                  .db            0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
00016f ffff
000170 ffff
000171 ffff
000172 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000173 ffff
000174 ffff
000175 ffff
000176 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000177 ffff
000178 ffff
000179 ffff
00017a ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
00017b ffff
00017c ffff
00017d fffd
00017e fdff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFD,0xFF,0xFF,0xFD
00017f fffd
000180 ffff
000181 ffff
000182 ffff                                  .db            0xFD,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000183 ffff
000184 ffff
000185 3fff
000186 1f3f                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0x3F,0x3F,0x1F
000187 080d
000188 0000
000189 0000
00018a 0000                                  .db            0x0D,0x08,0x00,0x00,0x00,0x00,0x00,0x00
                                 Array1_3:
00018b ffa5
00018c ffff
00018d ffff
00018e ffff                                  .db            0xA5,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
00018f ffff
000190 ffff
000191 ffff
000192 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000193 ffff
000194 ffff
000195 ffff
000196 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000197 ffff
000198 ffff
000199 3fff
00019a 0f1f                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0x3F,0x1F,0x0F
00019b 0f0f
00019c 0f0f
00019d 0707
00019e 0707                                  .db            0x0F,0x0F,0x0F,0x0F,0x07,0x07,0x07,0x07
00019f cf07
0001a0 ffef
0001a1 ffff
0001a2 ffff                                  .db            0x07,0xCF,0xEF,0xFF,0xFF,0xFF,0xFF,0xFF
0001a3 ffff
0001a4 ffff
0001a5 ffff
0001a6 fcfe                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFE,0xFC
0001a7 fcfc
0001a8 f8fc
0001a9 fcfc
0001aa fcfc                                  .db            0xFC,0xFC,0xFC,0xF8,0xFC,0xFC,0xFC,0xFC
                                 Array1_4:
0001ab fffe
0001ac ffff
0001ad ffff
0001ae ffff                                  .db            0xFE,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001af ffff
0001b0 ffff
0001b1 ffff
0001b2 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001b3 ffff
0001b4 ffff
0001b5 ffff
0001b6 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001b7 ffff
0001b8 fdff
0001b9 f4e4
0001ba f0f0                                  .db            0xFF,0xFF,0xFF,0xFD,0xE4,0xF4,0xF0,0xF0
0001bb e4f4
0001bc f0fc
0001bd f8f0
0001be f8f8                                  .db            0xF4,0xE4,0xFC,0xF0,0xF0,0xF8,0xF8,0xF8
0001bf fdfc
0001c0 ffff
0001c1 ffff
0001c2 ffff                                  .db            0xFC,0xFD,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001c3 ffff
0001c4 ffff
0001c5 ffff
0001c6 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001c7 ffff
0001c8 ffff
0001c9 ffff
0001ca ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
                                 Array1_5:
0001cb ffff
0001cc ffff
0001cd ffff
0001ce ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001cf ffff
0001d0 ffff
0001d1 ffff
0001d2 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001d3 ffff
0001d4 ffff
0001d5 ffff
0001d6 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001d7 ffff
0001d8 ffff
0001d9 ffff
0001da ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001db ffff
0001dc ffff
0001dd ffff
0001de ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001df ffff
0001e0 ffff
0001e1 ffff
0001e2 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001e3 ffff
0001e4 ffff
0001e5 ffff
0001e6 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001e7 ffff
0001e8 ffff
0001e9 ffff
0001ea ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
                                 Array1_6:
0001eb ffff
0001ec ffff
0001ed ffff
0001ee ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001ef ffff
0001f0 ffff
0001f1 ffff
0001f2 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001f3 ffff
0001f4 ffff
0001f5 ffff
0001f6 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001f7 ffff
0001f8 ffff
0001f9 ffff
0001fa ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001fb ffff
0001fc ffff
0001fd ffff
0001fe ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0001ff ffff
000200 ffff
000201 ffff
000202 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000203 ffff
000204 ffff
000205 ffff
000206 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000207 ffff
000208 ffff
000209 ffff
00020a ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
                                 Array1_7:
00020b ffff
00020c ffff
00020d ffff
00020e ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
00020f ffff
000210 ffff
000211 ffff
000212 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000213 ffff
000214 ffff
000215 ffff
000216 3f7f                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x7F,0x3F
000217 3f3f
000218 9f9f
000219 9f9f
00021a 9f9f                                  .db            0x3F,0x3F,0x9F,0x9F,0x9F,0x9F,0x9F,0x9F
00021b 3f9f
00021c 3f3f
00021d ff7f
00021e ffff                                  .db            0x9F,0x3F,0x3F,0x3F,0x7F,0xFF,0xFF,0xFF
00021f ffff
000220 ffff
000221 ffff
000222 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000223 ffff
000224 ffff
000225 ffff
000226 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000227 ffff
000228 ffff
000229 ffff
00022a ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
                                 Array1_8:
00022b ffff
00022c ffff
00022d ffff
00022e ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
00022f ffff
000230 ffff
000231 ffff
000232 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000233 ffff
000234 ffff
000235 f0ff
000236 c0e0                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0xE0,0xC0
000237 8fc0
000238 9f9f
000239 bfbf
00023a bfbf                                  .db            0xC0,0x8F,0x9F,0x9F,0xBF,0xBF,0xBF,0xBF
00023b 8f9f
00023c c0c0
00023d f0e0
00023e ffff                                  .db            0x9F,0x8F,0xC0,0xC0,0xE0,0xF0,0xFF,0xFF
00023f fefe
000240 fefe
000241 80fe
000242 8080                                  .db            0xFE,0xFE,0xFE,0xFE,0xFE,0x80,0x80,0x80
000243 fe80
000244 fefe
000245 fffe
000246 ffff                                  .db            0x80,0xFE,0xFE,0xFE,0xFE,0xFF,0xFF,0xFF
000247 8080
000248 8080
000249 b6b6
00024a b6b6                                  .db            0x80,0x80,0x80,0x80,0xB6,0xB6,0xB6,0xB6
                                 
                                 
                                 ;                          ****  2 ****
                                 
                                 Array2_1:
00024b 6020
00024c e0e0
00024d f0e0
00024e f0f0                                  .db            0x20,0x60,0xE0,0xE0,0xE0,0xF0,0xF0,0xF0
00024f f8f0
000250 f0f0
000251 f8f8
000252 f8f8                                  .db            0xF0,0xF8,0xF0,0xF0,0xF8,0xF8,0xF8,0xF8
000253 f8f8
000254 f8f8
000255 f0f0
000256 f0f0                                  .db            0xF8,0xF8,0xF8,0xF8,0xF0,0xF0,0xF0,0xF0
000257 f0f0
000258 f0f0
000259 f0f0
00025a f0f0                                  .db            0xF0,0xF0,0xF0,0xF0,0xF0,0xF0,0xF0,0xF0
00025b f0f0
00025c e1e0
00025d c3d1
00025e efc3                                  .db            0xF0,0xF0,0xE0,0xE1,0xD1,0xC3,0xC3,0xEF
00025f ffef
000260 ffff
000261 ffff
000262 ffff                                  .db            0xEF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000263 ffff
000264 ffff
000265 ffff
000266 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000267 ffff
000268 ffff
000269 ffff
00026a ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
                                 Array2_2:
00026b 0000
00026c 3e30
00026d ffff
00026e ffff                                  .db            0x00,0x00,0x30,0x3E,0xFF,0xFF,0xFF,0xFF
00026f ffff
000270 ffff
000271 ffff
000272 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000273 ffff
000274 ffff
000275 ffff
000276 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000277 ffff
000278 ffff
000279 ffff
00027a ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
00027b ffff
00027c ffff
00027d ffff
00027e ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
00027f ffff
000280 ffff
000281 ffff
000282 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000283 ffff
000284 ffff
000285 ffff
000286 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000287 ffff
000288 ffff
000289 ffff
00028a ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
                                 Array2_3:
00028b fefe
00028c fefe
00028d fffd
00028e ffff                                  .db            0xFE,0xFE,0xFE,0xFE,0xFD,0xFF,0xFF,0xFF
00028f feff
000290 f1f8
000291 c1e0
000292 0101                                  .db            0xFF,0xFE,0xF8,0xF1,0xE0,0xC1,0x01,0x01
000293 0301
000294 0303
000295 0703
000296 0707                                  .db            0x01,0x03,0x03,0x03,0x03,0x07,0x07,0x07
000297 0707
000298 0707
000299 0707
00029a 0707                                  .db            0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07
00029b 0707
00029c 0707
00029d 0707
00029e 0707                                  .db            0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07
00029f 0707
0002a0 7f3f
0002a1 ffff
0002a2 ffff                                  .db            0x07,0x07,0x3F,0x7F,0xFF,0xFF,0xFF,0xFF
0002a3 ffff
0002a4 ffff
0002a5 ffff
0002a6 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0002a7 ffff
0002a8 ffff
0002a9 ffff
0002aa ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
                                 Array2_4:
0002ab ffff
0002ac ffff
0002ad ffff
0002ae ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0002af ffff
0002b0 ffff
0002b1 ffff
0002b2 fcfc                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFC,0xFC
0002b3 fcfc
0002b4 f8f8
0002b5 f0f0
0002b6 f0e0                                  .db            0xFC,0xFC,0xF8,0xF8,0xF0,0xF0,0xE0,0xF0
0002b7 e0f0
0002b8 e0e0
0002b9 00c0
0002ba 0000                                  .db            0xF0,0xE0,0xE0,0xE0,0xC0,0x00,0x00,0x00
0002bb 0000
0002bc 0000
0002bd 0000
0002be 0000                                  .db            0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
0002bf 0000
0002c0 fe06
0002c1 ffff
0002c2 ffff                                  .db            0x00,0x00,0x06,0xFE,0xFF,0xFF,0xFF,0xFF
0002c3 ffff
0002c4 ffff
0002c5 ffff
0002c6 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0002c7 ffff
0002c8 ffff
0002c9 ffff
0002ca ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
                                 Array2_5:
0002cb ffff
0002cc ffff
0002cd ffff
0002ce ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0002cf ffff
0002d0 ffff
0002d1 ffff
0002d2 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0002d3 ffff
0002d4 7fff
0002d5 ffff
0002d6 ff7f                                  .db            0xFF,0xFF,0xFF,0x7F,0xFF,0xFF,0x7F,0xFF
0002d7 ffff
0002d8 ffff
0002d9 ffff
0002da f0f0                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xF0,0xF0
0002db e0f0
0002dc fcf0
0002dd fcfc
0002de fcfc                                  .db            0xF0,0xE0,0xF0,0xFC,0xFC,0xFC,0xFC,0xFC
0002df ffff
0002e0 ffff
0002e1 ffff
0002e2 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0002e3 ffff
0002e4 ffff
0002e5 ffff
0002e6 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0002e7 ffff
0002e8 ffff
0002e9 ffff
0002ea ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
                                 Array2_6:
0002eb ffff
0002ec ffff
0002ed ffff
0002ee ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0002ef ffff
0002f0 ffff
0002f1 fdfb
0002f2 fcfd                                  .db            0xFF,0xFF,0xFF,0xFF,0xFB,0xFD,0xFD,0xFC
0002f3 fcfd
0002f4 fcfe
0002f5 fbfd
0002f6 fdfb                                  .db            0xFD,0xFC,0xFE,0xFC,0xFD,0xFB,0xFB,0xFD
0002f7 fbf9
0002f8 fffe
0002f9 ffff
0002fa ffff                                  .db            0xF9,0xFB,0xFE,0xFF,0xFF,0xFF,0xFF,0xFF
0002fb ffff
0002fc ffff
0002fd ffff
0002fe ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
0002ff ffff
000300 ffff
000301 ffff
000302 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000303 ffff
000304 ffff
000305 ffff
000306 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000307 ffff
000308 ffff
000309 ffff
00030a ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
                                 Array2_7:
00030b ffff
00030c ffff
00030d ffff
00030e ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
00030f ffff
000310 ffff
000311 ffff
000312 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000313 ffff
000314 ffff
000315 ffff
000316 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000317 ffff
000318 ffff
000319 ffff
00031a ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
00031b ffff
00031c ffff
00031d ffff
00031e ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
00031f ffff
000320 ffff
000321 ffff
000322 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000323 ffff
000324 ffff
000325 ffff
000326 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000327 ffff
000328 ffff
000329 ffff
00032a ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
                                 Array2_8:
00032b 80b0
00032c c980
00032d ffcf
00032e cdff                                  .db            0xB0,0x80,0x80,0xC9,0xCF,0xFF,0xFF,0xCD
00032f 8485
000330 b684
000331 b6b6
000332 d4b6                                  .db            0x85,0x84,0x84,0xB6,0xB6,0xB6,0xB6,0xD4
000333 80c0
000334 ff81
000335 ffff
000336 9fbf                                  .db            0xC0,0x80,0x81,0xFF,0xFF,0xFF,0xBF,0x9F
000337 8080
000338 e0c0
000339 fefe
00033a fefe                                  .db            0x80,0x80,0xC0,0xE0,0xFE,0xFE,0xFE,0xFE
00033b 8080
00033c 8080
00033d ffff
00033e ffff                                  .db            0x80,0x80,0x80,0x80,0xFF,0xFF,0xFF,0xFF
00033f ffff
000340 ffff
000341 ffff
000342 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000343 ffff
000344 ffff
000345 ffff
000346 ffff                                  .db            0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
000347 ffff
000348 ffff
000349 ffff


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega16" register use summary:
x  :   0 y  :   0 z  :  16 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  38 r17:   4 r18:   2 r19:  32 r20:   0 
r21:   0 r22:   0 r23: 110 r24:   0 r25:   0 r26:   0 r27:   0 r28:   0 
r29:   0 r30:  16 r31:  16 
Registers used: 8 out of 35 (22.9%)

"ATmega16" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   0 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  18 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  44 cbi   :   1 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :   0 cpse  :   0 dec   :  18 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   0 jmp   :   0 
ld    :   0 ldd   :   0 ldi   : 109 lds   :   0 lpm   :  16 lsl   :   0 
lsr   :   0 mov   :   0 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   2 or    :   0 ori   :   0 out   :  75 pop   :   0 
push  :   0 rcall :   0 ret   :   2 reti  :   0 rjmp  :   1 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   1 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   0 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 11 out of 113 (9.7%)

"ATmega16" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000696    662   1024   1686   16384  10.3%
[.dseg] 0x000060 0x000060      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
