{
  "module_name": "omap_l3_noc.h",
  "hash_id": "73fd91a638783b04896152a688f5e2b517097aafdfbc1604e18f2e6f491e777b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/bus/omap_l3_noc.h",
  "human_readable_source": " \n \n#ifndef __OMAP_L3_NOC_H\n#define __OMAP_L3_NOC_H\n\n#define MAX_L3_MODULES\t\t\t3\n#define MAX_CLKDM_TARGETS\t\t31\n\n#define CLEAR_STDERR_LOG\t\t(1 << 31)\n#define CUSTOM_ERROR\t\t\t0x2\n#define STANDARD_ERROR\t\t\t0x0\n#define INBAND_ERROR\t\t\t0x0\n#define L3_APPLICATION_ERROR\t\t0x0\n#define L3_DEBUG_ERROR\t\t\t0x1\n\n \n#define L3_TARG_STDERRLOG_MAIN\t\t0x48\n#define L3_TARG_STDERRLOG_HDR\t\t0x4c\n#define L3_TARG_STDERRLOG_MSTADDR\t0x50\n#define L3_TARG_STDERRLOG_INFO\t\t0x58\n#define L3_TARG_STDERRLOG_SLVOFSLSB\t0x5c\n#define L3_TARG_STDERRLOG_CINFO_INFO\t0x64\n#define L3_TARG_STDERRLOG_CINFO_MSTADDR\t0x68\n#define L3_TARG_STDERRLOG_CINFO_OPCODE\t0x6c\n#define L3_FLAGMUX_REGERR0\t\t0xc\n#define L3_FLAGMUX_MASK0\t\t0x8\n\n#define L3_TARGET_NOT_SUPPORTED\t\tNULL\n\n#define L3_BASE_IS_SUBMODULE\t\t((void __iomem *)(1 << 0))\n\nstatic const char * const l3_transaction_type[] = {\n\t  \"Idle\",\n\t  \"Write\",\n\t  \"Read\",\n\t  \"ReadEx\",\n\t  \"Read Link\",\n\t  \"Write Non-Posted\",\n\t  \"Write Conditional\",\n\t  \"Write Broadcast\",\n};\n\n \nstruct l3_masters_data {\n\tu32 id;\n\tchar *name;\n};\n\n \nstruct l3_target_data {\n\tu32 offset;\n\tchar *name;\n};\n\n \nstruct l3_flagmux_data {\n\tu32 offset;\n\tstruct l3_target_data *l3_targ;\n\tu8 num_targ_data;\n\tu32 mask_app_bits;\n\tu32 mask_dbg_bits;\n};\n\n\n \nstruct omap_l3 {\n\tstruct device *dev;\n\n\tvoid __iomem *l3_base[MAX_L3_MODULES];\n\tstruct l3_flagmux_data **l3_flagmux;\n\tint num_modules;\n\n\tstruct l3_masters_data *l3_masters;\n\tint num_masters;\n\tu32 mst_addr_mask;\n\n\tint debug_irq;\n\tint app_irq;\n};\n\nstatic struct l3_target_data omap_l3_target_data_clk1[] = {\n\t{0x100,\t\"DMM1\",},\n\t{0x200,\t\"DMM2\",},\n\t{0x300,\t\"ABE\",},\n\t{0x400,\t\"L4CFG\",},\n\t{0x600,\t\"CLK2PWRDISC\",},\n\t{0x0,\t\"HOSTCLK1\",},\n\t{0x900,\t\"L4WAKEUP\",},\n};\n\nstatic struct l3_flagmux_data omap_l3_flagmux_clk1 = {\n\t.offset = 0x500,\n\t.l3_targ = omap_l3_target_data_clk1,\n\t.num_targ_data = ARRAY_SIZE(omap_l3_target_data_clk1),\n};\n\n\nstatic struct l3_target_data omap_l3_target_data_clk2[] = {\n\t{0x500,\t\"CORTEXM3\",},\n\t{0x300,\t\"DSS\",},\n\t{0x100,\t\"GPMC\",},\n\t{0x400,\t\"ISS\",},\n\t{0x700,\t\"IVAHD\",},\n\t{0xD00,\t\"AES1\",},\n\t{0x900,\t\"L4PER0\",},\n\t{0x200,\t\"OCMRAM\",},\n\t{0x100,\t\"GPMCsERROR\",},\n\t{0x600,\t\"SGX\",},\n\t{0x800,\t\"SL2\",},\n\t{0x1600, \"C2C\",},\n\t{0x1100, \"PWRDISCCLK1\",},\n\t{0xF00,\t\"SHA1\",},\n\t{0xE00,\t\"AES2\",},\n\t{0xC00,\t\"L4PER3\",},\n\t{0xA00,\t\"L4PER1\",},\n\t{0xB00,\t\"L4PER2\",},\n\t{0x0,\t\"HOSTCLK2\",},\n\t{0x1800, \"CAL\",},\n\t{0x1700, \"LLI\",},\n};\n\nstatic struct l3_flagmux_data omap_l3_flagmux_clk2 = {\n\t.offset = 0x1000,\n\t.l3_targ = omap_l3_target_data_clk2,\n\t.num_targ_data = ARRAY_SIZE(omap_l3_target_data_clk2),\n};\n\n\nstatic struct l3_target_data omap4_l3_target_data_clk3[] = {\n\t{0x0100, \"DEBUGSS\",},\n};\n\nstatic struct l3_flagmux_data omap4_l3_flagmux_clk3 = {\n\t.offset = 0x0200,\n\t.l3_targ = omap4_l3_target_data_clk3,\n\t.num_targ_data = ARRAY_SIZE(omap4_l3_target_data_clk3),\n};\n\nstatic struct l3_masters_data omap_l3_masters[] = {\n\t{ 0x00, \"MPU\"},\n\t{ 0x04, \"CS_ADP\"},\n\t{ 0x05, \"xxx\"},\n\t{ 0x08, \"DSP\"},\n\t{ 0x0C, \"IVAHD\"},\n\t{ 0x10, \"ISS\"},\n\t{ 0x11, \"DucatiM3\"},\n\t{ 0x12, \"FaceDetect\"},\n\t{ 0x14, \"SDMA_Rd\"},\n\t{ 0x15, \"SDMA_Wr\"},\n\t{ 0x16, \"xxx\"},\n\t{ 0x17, \"xxx\"},\n\t{ 0x18, \"SGX\"},\n\t{ 0x1C, \"DSS\"},\n\t{ 0x20, \"C2C\"},\n\t{ 0x22, \"xxx\"},\n\t{ 0x23, \"xxx\"},\n\t{ 0x24, \"HSI\"},\n\t{ 0x28, \"MMC1\"},\n\t{ 0x29, \"MMC2\"},\n\t{ 0x2A, \"MMC6\"},\n\t{ 0x2C, \"UNIPRO1\"},\n\t{ 0x30, \"USBHOSTHS\"},\n\t{ 0x31, \"USBOTGHS\"},\n\t{ 0x32, \"USBHOSTFS\"}\n};\n\nstatic struct l3_flagmux_data *omap4_l3_flagmux[] = {\n\t&omap_l3_flagmux_clk1,\n\t&omap_l3_flagmux_clk2,\n\t&omap4_l3_flagmux_clk3,\n};\n\nstatic const struct omap_l3 omap4_l3_data = {\n\t.l3_flagmux = omap4_l3_flagmux,\n\t.num_modules = ARRAY_SIZE(omap4_l3_flagmux),\n\t.l3_masters = omap_l3_masters,\n\t.num_masters = ARRAY_SIZE(omap_l3_masters),\n\t \n\t.mst_addr_mask = 0xFC,\n};\n\n \nstatic struct l3_target_data omap5_l3_target_data_clk3[] = {\n\t{0x0100, \"L3INSTR\",},\n\t{0x0300, \"DEBUGSS\",},\n\t{0x0,\t \"HOSTCLK3\",},\n};\n\nstatic struct l3_flagmux_data omap5_l3_flagmux_clk3 = {\n\t.offset = 0x0200,\n\t.l3_targ = omap5_l3_target_data_clk3,\n\t.num_targ_data = ARRAY_SIZE(omap5_l3_target_data_clk3),\n};\n\nstatic struct l3_flagmux_data *omap5_l3_flagmux[] = {\n\t&omap_l3_flagmux_clk1,\n\t&omap_l3_flagmux_clk2,\n\t&omap5_l3_flagmux_clk3,\n};\n\nstatic const struct omap_l3 omap5_l3_data = {\n\t.l3_flagmux = omap5_l3_flagmux,\n\t.num_modules = ARRAY_SIZE(omap5_l3_flagmux),\n\t.l3_masters = omap_l3_masters,\n\t.num_masters = ARRAY_SIZE(omap_l3_masters),\n\t \n\t.mst_addr_mask = 0x7E0,\n};\n\n \nstatic struct l3_target_data dra_l3_target_data_clk1[] = {\n\t{0x2a00, \"AES1\",},\n\t{0x0200, \"DMM_P1\",},\n\t{0x0600, \"DSP2_SDMA\",},\n\t{0x0b00, \"EVE2\",},\n\t{0x1300, \"DMM_P2\",},\n\t{0x2c00, \"AES2\",},\n\t{0x0300, \"DSP1_SDMA\",},\n\t{0x0a00, \"EVE1\",},\n\t{0x0c00, \"EVE3\",},\n\t{0x0d00, \"EVE4\",},\n\t{0x2900, \"DSS\",},\n\t{0x0100, \"GPMC\",},\n\t{0x3700, \"PCIE1\",},\n\t{0x1600, \"IVA_CONFIG\",},\n\t{0x1800, \"IVA_SL2IF\",},\n\t{0x0500, \"L4_CFG\",},\n\t{0x1d00, \"L4_WKUP\",},\n\t{0x3800, \"PCIE2\",},\n\t{0x3300, \"SHA2_1\",},\n\t{0x1200, \"GPU\",},\n\t{0x1000, \"IPU1\",},\n\t{0x1100, \"IPU2\",},\n\t{0x2000, \"TPCC_EDMA\",},\n\t{0x2e00, \"TPTC1_EDMA\",},\n\t{0x2b00, \"TPTC2_EDMA\",},\n\t{0x0700, \"VCP1\",},\n\t{0x2500, \"L4_PER2_P3\",},\n\t{0x0e00, \"L4_PER3_P3\",},\n\t{0x2200, \"MMU1\",},\n\t{0x1400, \"PRUSS1\",},\n\t{0x1500, \"PRUSS2\"},\n\t{0x0800, \"VCP1\",},\n};\n\nstatic struct l3_flagmux_data dra_l3_flagmux_clk1 = {\n\t.offset = 0x803500,\n\t.l3_targ = dra_l3_target_data_clk1,\n\t.num_targ_data = ARRAY_SIZE(dra_l3_target_data_clk1),\n};\n\nstatic struct l3_target_data dra_l3_target_data_clk2[] = {\n\t{0x0,\t\"HOST CLK1\",},\n\t{0x800000, \"HOST CLK2\",},\n\t{0xdead, L3_TARGET_NOT_SUPPORTED,},\n\t{0x3400, \"SHA2_2\",},\n\t{0x0900, \"BB2D\",},\n\t{0xdead, L3_TARGET_NOT_SUPPORTED,},\n\t{0x2100, \"L4_PER1_P3\",},\n\t{0x1c00, \"L4_PER1_P1\",},\n\t{0x1f00, \"L4_PER1_P2\",},\n\t{0x2300, \"L4_PER2_P1\",},\n\t{0x2400, \"L4_PER2_P2\",},\n\t{0x2600, \"L4_PER3_P1\",},\n\t{0x2700, \"L4_PER3_P2\",},\n\t{0x2f00, \"MCASP1\",},\n\t{0x3000, \"MCASP2\",},\n\t{0x3100, \"MCASP3\",},\n\t{0x2800, \"MMU2\",},\n\t{0x0f00, \"OCMC_RAM1\",},\n\t{0x1700, \"OCMC_RAM2\",},\n\t{0x1900, \"OCMC_RAM3\",},\n\t{0x1e00, \"OCMC_ROM\",},\n\t{0x3900, \"QSPI\",},\n};\n\nstatic struct l3_flagmux_data dra_l3_flagmux_clk2 = {\n\t.offset = 0x803600,\n\t.l3_targ = dra_l3_target_data_clk2,\n\t.num_targ_data = ARRAY_SIZE(dra_l3_target_data_clk2),\n};\n\nstatic struct l3_target_data dra_l3_target_data_clk3[] = {\n\t{0x0100, \"L3_INSTR\"},\n\t{0x0300, \"DEBUGSS_CT_TBR\"},\n\t{0x0,\t \"HOST CLK3\"},\n};\n\nstatic struct l3_flagmux_data dra_l3_flagmux_clk3 = {\n\t.offset = 0x200,\n\t.l3_targ = dra_l3_target_data_clk3,\n\t.num_targ_data = ARRAY_SIZE(dra_l3_target_data_clk3),\n};\n\nstatic struct l3_masters_data dra_l3_masters[] = {\n\t{ 0x0, \"MPU\" },\n\t{ 0x4, \"CS_DAP\" },\n\t{ 0x5, \"IEEE1500_2_OCP\" },\n\t{ 0x8, \"DSP1_MDMA\" },\n\t{ 0x9, \"DSP1_CFG\" },\n\t{ 0xA, \"DSP1_DMA\" },\n\t{ 0xB, \"DSP2_MDMA\" },\n\t{ 0xC, \"DSP2_CFG\" },\n\t{ 0xD, \"DSP2_DMA\" },\n\t{ 0xE, \"IVA\" },\n\t{ 0x10, \"EVE1_P1\" },\n\t{ 0x11, \"EVE2_P1\" },\n\t{ 0x12, \"EVE3_P1\" },\n\t{ 0x13, \"EVE4_P1\" },\n\t{ 0x14, \"PRUSS1 PRU1\" },\n\t{ 0x15, \"PRUSS1 PRU2\" },\n\t{ 0x16, \"PRUSS2 PRU1\" },\n\t{ 0x17, \"PRUSS2 PRU2\" },\n\t{ 0x18, \"IPU1\" },\n\t{ 0x19, \"IPU2\" },\n\t{ 0x1A, \"SDMA\" },\n\t{ 0x1B, \"CDMA\" },\n\t{ 0x1C, \"TC1_EDMA\" },\n\t{ 0x1D, \"TC2_EDMA\" },\n\t{ 0x20, \"DSS\" },\n\t{ 0x21, \"MMU1\" },\n\t{ 0x22, \"PCIE1\" },\n\t{ 0x23, \"MMU2\" },\n\t{ 0x24, \"VIP1\" },\n\t{ 0x25, \"VIP2\" },\n\t{ 0x26, \"VIP3\" },\n\t{ 0x27, \"VPE\" },\n\t{ 0x28, \"GPU_P1\" },\n\t{ 0x29, \"BB2D\" },\n\t{ 0x29, \"GPU_P2\" },\n\t{ 0x2B, \"GMAC_SW\" },\n\t{ 0x2C, \"USB3\" },\n\t{ 0x2D, \"USB2_SS\" },\n\t{ 0x2E, \"USB2_ULPI_SS1\" },\n\t{ 0x2F, \"USB2_ULPI_SS2\" },\n\t{ 0x30, \"CSI2_1\" },\n\t{ 0x31, \"CSI2_2\" },\n\t{ 0x33, \"SATA\" },\n\t{ 0x34, \"EVE1_P2\" },\n\t{ 0x35, \"EVE2_P2\" },\n\t{ 0x36, \"EVE3_P2\" },\n\t{ 0x37, \"EVE4_P2\" }\n};\n\nstatic struct l3_flagmux_data *dra_l3_flagmux[] = {\n\t&dra_l3_flagmux_clk1,\n\t&dra_l3_flagmux_clk2,\n\t&dra_l3_flagmux_clk3,\n};\n\nstatic const struct omap_l3 dra_l3_data = {\n\t.l3_base = { [1] = L3_BASE_IS_SUBMODULE },\n\t.l3_flagmux = dra_l3_flagmux,\n\t.num_modules = ARRAY_SIZE(dra_l3_flagmux),\n\t.l3_masters = dra_l3_masters,\n\t.num_masters = ARRAY_SIZE(dra_l3_masters),\n\t \n\t.mst_addr_mask = 0xFC,\n};\n\n \nstatic struct l3_target_data am4372_l3_target_data_200f[] = {\n\t{0xf00,  \"EMIF\",},\n\t{0x1200, \"DES\",},\n\t{0x400,  \"OCMCRAM\",},\n\t{0x700,  \"TPTC0\",},\n\t{0x800,  \"TPTC1\",},\n\t{0x900,  \"TPTC2\"},\n\t{0xb00,  \"TPCC\",},\n\t{0xd00,  \"DEBUGSS\",},\n\t{0xdead, L3_TARGET_NOT_SUPPORTED,},\n\t{0x200,  \"SHA\",},\n\t{0xc00,  \"SGX530\",},\n\t{0x500,  \"AES0\",},\n\t{0xa00,  \"L4_FAST\",},\n\t{0x300,  \"MPUSS_L2_RAM\",},\n\t{0x100,  \"ICSS\",},\n};\n\nstatic struct l3_flagmux_data am4372_l3_flagmux_200f = {\n\t.offset = 0x1000,\n\t.l3_targ = am4372_l3_target_data_200f,\n\t.num_targ_data = ARRAY_SIZE(am4372_l3_target_data_200f),\n};\n\nstatic struct l3_target_data am4372_l3_target_data_100s[] = {\n\t{0x100, \"L4_PER_0\",},\n\t{0x200, \"L4_PER_1\",},\n\t{0x300, \"L4_PER_2\",},\n\t{0x400, \"L4_PER_3\",},\n\t{0x800, \"McASP0\",},\n\t{0x900, \"McASP1\",},\n\t{0xC00, \"MMCHS2\",},\n\t{0x700, \"GPMC\",},\n\t{0xD00, \"L4_FW\",},\n\t{0xdead, L3_TARGET_NOT_SUPPORTED,},\n\t{0x500, \"ADCTSC\",},\n\t{0xE00, \"L4_WKUP\",},\n\t{0xA00, \"MAG_CARD\",},\n};\n\nstatic struct l3_flagmux_data am4372_l3_flagmux_100s = {\n\t.offset = 0x600,\n\t.l3_targ = am4372_l3_target_data_100s,\n\t.num_targ_data = ARRAY_SIZE(am4372_l3_target_data_100s),\n};\n\nstatic struct l3_masters_data am4372_l3_masters[] = {\n\t{ 0x0, \"M1 (128-bit)\"},\n\t{ 0x1, \"M2 (64-bit)\"},\n\t{ 0x4, \"DAP\"},\n\t{ 0x5, \"P1500\"},\n\t{ 0xC, \"ICSS0\"},\n\t{ 0xD, \"ICSS1\"},\n\t{ 0x14, \"Wakeup Processor\"},\n\t{ 0x18, \"TPTC0 Read\"},\n\t{ 0x19, \"TPTC0 Write\"},\n\t{ 0x1A, \"TPTC1 Read\"},\n\t{ 0x1B, \"TPTC1 Write\"},\n\t{ 0x1C, \"TPTC2 Read\"},\n\t{ 0x1D, \"TPTC2 Write\"},\n\t{ 0x20, \"SGX530\"},\n\t{ 0x21, \"OCP WP Traffic Probe\"},\n\t{ 0x22, \"OCP WP DMA Profiling\"},\n\t{ 0x23, \"OCP WP Event Trace\"},\n\t{ 0x25, \"DSS\"},\n\t{ 0x28, \"Crypto DMA RD\"},\n\t{ 0x29, \"Crypto DMA WR\"},\n\t{ 0x2C, \"VPFE0\"},\n\t{ 0x2D, \"VPFE1\"},\n\t{ 0x30, \"GEMAC\"},\n\t{ 0x34, \"USB0 RD\"},\n\t{ 0x35, \"USB0 WR\"},\n\t{ 0x36, \"USB1 RD\"},\n\t{ 0x37, \"USB1 WR\"},\n};\n\nstatic struct l3_flagmux_data *am4372_l3_flagmux[] = {\n\t&am4372_l3_flagmux_200f,\n\t&am4372_l3_flagmux_100s,\n};\n\nstatic const struct omap_l3 am4372_l3_data = {\n\t.l3_flagmux = am4372_l3_flagmux,\n\t.num_modules = ARRAY_SIZE(am4372_l3_flagmux),\n\t.l3_masters = am4372_l3_masters,\n\t.num_masters = ARRAY_SIZE(am4372_l3_masters),\n\t \n\t.mst_addr_mask = 0x3F,\n};\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}