C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -mp  4  -prjfile  "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\scratchproject.prs"  -implementation  synthesis  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis"   -part AGLN250V2  -package VQFP100  -grade STD    -globalthreshold 50 -maxfan 24 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\synlog\report\Controller_Dual_SPI_premap.xml"  -top_level_module  work.Controller_Dual_SPI  -oedif  "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.edn"  -conchk_prepass  "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI_cck.rpt"   -freq 100.000   "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\synwork\Controller_Dual_SPI_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\synwork\Controller_Dual_SPI_prem.srd"  -qsap  "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.sap"  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v  -ologparam  "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\syntmp\Controller_Dual_SPI.plg"  -osyn  "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\synwork\Controller_Dual_SPI_prem.srd"  -prjdir  "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\"  -prjname  Controller_Dual_SPI_syn  -log  "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\synlog\Controller_Dual_SPI_premap.srr" 
relcom:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -mp 4 -prjfile "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\scratchproject.prs" -implementation synthesis -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis" -part AGLN250V2 -package VQFP100 -grade STD -globalthreshold 50 -maxfan 24 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\synlog\report\Controller_Dual_SPI_premap.xml" -top_level_module work.Controller_Dual_SPI -oedif "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.edn" -conchk_prepass "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI_cck.rpt" -freq 100.000 "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\synwork\Controller_Dual_SPI_mult.srs" -flow prepass -gcc_prepass -osrd "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\synwork\Controller_Dual_SPI_prem.srd" -qsap "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.sap" -devicelib ..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v -ologparam "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\syntmp\Controller_Dual_SPI.plg" -osyn "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\synwork\Controller_Dual_SPI_prem.srd" -prjdir "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\" -prjname Controller_Dual_SPI_syn -log "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\synlog\Controller_Dual_SPI_premap.srr"
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1696860286|size:2735|exec:0|csum:
file:..\Controller_Dual_SPI.edn|io:o|time:1696860292|size:407622|exec:0|csum:
file:..\Controller_Dual_SPI_cck.rpt|io:o|time:1696861690|size:21238|exec:0|csum:
file:..\synwork\Controller_Dual_SPI_mult.srs|io:i|time:1696861690|size:5412|exec:0|csum:E8C603A6FC21AA438CF992E2A04E0F84
file:..\synwork\Controller_Dual_SPI_prem.srd|io:o|time:1696861690|size:44622|exec:0|csum:
file:..\Controller_Dual_SPI.sap|io:o|time:1696861690|size:1578|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v|io:i|time:1509027488|size:50704|exec:0|csum:30991078F83C3293651DECB436D35B5C
file:"C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\syntmp\Controller_Dual_SPI.plg"|io:o|time:0|size:0|exec:0|csum:
file:..\synwork\Controller_Dual_SPI_prem.srd|io:o|time:1696861690|size:44622|exec:0|csum:
file:..\synlog\Controller_Dual_SPI_premap.srr|io:o|time:1696861691|size:4243|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509373872|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509375286|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
