{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616272484237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616272484237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 20 14:34:44 2021 " "Processing started: Sat Mar 20 14:34:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616272484237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272484237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sequential_Multiplier -c Sequential_Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sequential_Multiplier -c Sequential_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272484237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616272484912 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1616272484912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sequential_multiplier_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sequential_multiplier_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sequential_Multiplier_tb " "Found entity 1: Sequential_Multiplier_tb" {  } { { "Source/Sequential_Multiplier_tb.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier_tb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file source/not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not_Gate " "Found entity 1: Not_Gate" {  } { { "Source/Not_Gate.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Not_Gate.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file source/and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_Gate " "Found entity 1: And_Gate" {  } { { "Source/And_Gate.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/And_Gate.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux_two_to_one.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux_two_to_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Two_To_One " "Found entity 1: Mux_Two_To_One" {  } { { "Source/Mux_Two_To_One.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Mux_Two_To_One.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/register_with_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file source/register_with_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_With_Enable " "Found entity 1: Register_With_Enable" {  } { { "Source/Register_With_Enable.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Register_With_Enable.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/demux.v 1 1 " "Found 1 design units, including 1 entities, in source file source/demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux " "Found entity 1: Demux" {  } { { "Source/Demux.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shift_register_rigth.v 1 1 " "Found 1 design units, including 1 entities, in source file source/shift_register_rigth.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_rigth " "Found entity 1: Shift_Register_rigth" {  } { { "Source/Shift_Register_rigth.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Shift_Register_rigth.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shift_register_left.v 1 1 " "Found 1 design units, including 1 entities, in source file source/shift_register_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_left " "Found entity 1: Shift_Register_left" {  } { { "Source/Shift_Register_left.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Shift_Register_left.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sequential_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sequential_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sequential_Multiplier " "Found entity 1: Sequential_Multiplier" {  } { { "Source/Sequential_Multiplier.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/register_with_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file source/register_with_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_With_Reset " "Found entity 1: Register_With_Reset" {  } { { "Source/Register_With_Reset.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Register_With_Reset.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/or_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file source/or_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_Gate " "Found entity 1: Or_Gate" {  } { { "Source/Or_Gate.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Or_Gate.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/one_shot.v 1 1 " "Found 1 design units, including 1 entities, in source file source/one_shot.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_Shot " "Found entity 1: One_Shot" {  } { { "Source/One_Shot.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/One_Shot.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Load_1 LOAD_1 Control.v(18) " "Verilog HDL Declaration information at Control.v(18): object \"Load_1\" differs only in case from object \"LOAD_1\" in the same scope" {  } { { "Source/Control.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Control.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616272499431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Load_2 LOAD_2 Control.v(20) " "Verilog HDL Declaration information at Control.v(20): object \"Load_2\" differs only in case from object \"LOAD_2\" in the same scope" {  } { { "Source/Control.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Control.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616272499432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/control.v 1 1 " "Found 1 design units, including 1 entities, in source file source/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Source/Control.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file source/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub " "Found entity 1: Add_Sub" {  } { { "Source/Add_Sub.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Add_Sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sequential_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sequential_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sequential_Divider " "Found entity 1: Sequential_Divider" {  } { { "Source/Sequential_Divider.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sequential_divider_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sequential_divider_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sequential_Divider_tb " "Found entity 1: Sequential_Divider_tb" {  } { { "Source/Sequential_Divider_tb.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Divider_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616272499447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272499447 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sn Demux.v(13) " "Verilog HDL Implicit Net warning at Demux.v(13): created implicit net for \"sn\"" {  } { { "Source/Demux.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Demux.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616272499448 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Serial_r_out_wire Sequential_Multiplier.v(147) " "Verilog HDL Implicit Net warning at Sequential_Multiplier.v(147): created implicit net for \"Serial_r_out_wire\"" {  } { { "Source/Sequential_Multiplier.v" "" { Text "D:/Quartus_programs/Digital_II/Tarea_3/Source/Sequential_Multiplier.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616272499448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sequential_Divider " "Elaborating entity \"Sequential_Divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616272499520 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616272500545 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_programs/Digital_II/Tarea_3/output_files/Sequential_Multiplier.map.smsg " "Generated suppressed messages file D:/Quartus_programs/Digital_II/Tarea_3/output_files/Sequential_Multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272500875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616272501066 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616272501066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616272501142 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616272501142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616272501142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616272501142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616272501161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 20 14:35:01 2021 " "Processing ended: Sat Mar 20 14:35:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616272501161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616272501161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616272501161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616272501161 ""}
