// Seed: 689285214
`define pp_8 0
module module_0 (
    input logic id_0,
    input id_1,
    input reg id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    output id_6,
    input id_7
);
  tri   id_8;
  logic id_9;
  type_16(
      1, 1'd0
  );
  always @(posedge (1))
    if (id_1) begin
      id_6 = 1 == id_7;
      if (1'b0) id_5 <= id_2;
    end
  assign id_8[1'b0] = 1;
endmodule
