.. rst-class:: hide-header

*****************************
Pulsesync FPGA implementation
*****************************

.. toctree::
   :maxdepth: 2

   intro
   block_description
   memory_map
   development

Additional Notes
================

Design notes, legal information and changelog.


.. toctree::
   :maxdepth: 1

   changelog_link.md
