# do pbl3_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Modifying /opt/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {pbl3.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:31:20 on Jul 22,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." pbl3.vo 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 09:31:21 on Jul 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim maxv_ver.maxv_and1
# vsim maxv_ver.maxv_and1 
# Start time: 09:31:32 on Jul 22,2024
# Loading maxv_ver.maxv_and1
# couldn't load file "/opt/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# couldn't load file "/opt/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# End time: 09:31:51 on Jul 22,2024, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
