<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>fast_accel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>6.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.254</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>16400</Best-caseLatency>
            <Average-caseLatency>16400</Average-caseLatency>
            <Worst-caseLatency>16400</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
            <Interval-min>16401</Interval-min>
            <Interval-max>16401</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>2</DSP>
            <FF>8185</FF>
            <LUT>1786</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>fast_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_address0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_ce0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_q0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>threshold</name>
            <Object>threshold</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_address0</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_ce0</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_we0</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_out_d0</name>
            <Object>img_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rows</name>
            <Object>rows</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cols</name>
            <Object>cols</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>fast_accel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fast_accel_Pipeline_Compute_Loop_fu_54</InstName>
                    <ModuleName>fast_accel_Pipeline_Compute_Loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>54</ID>
                    <BindInstances>counter_2_fu_3274_p2 mac_muladd_15s_10s_7ns_15_4_1_U1 mac_muladd_15s_10s_7ns_15_4_1_U1 in_i_V_fu_3306_p2 in_j_V_fu_3320_p2 ret_V_2_fu_5682_p2 sub_ln61_fu_9688_p2 ret_V_3_fu_5692_p2 sub_ln61_1_fu_9693_p2 ret_V_4_fu_5702_p2 sub_ln61_2_fu_9698_p2 ret_V_5_fu_5712_p2 sub_ln61_3_fu_9703_p2 ret_V_6_fu_5722_p2 sub_ln61_4_fu_9708_p2 ret_V_7_fu_5732_p2 sub_ln61_5_fu_9713_p2 ret_V_8_fu_5742_p2 sub_ln61_6_fu_9718_p2 ret_V_9_fu_5752_p2 sub_ln61_7_fu_9723_p2 ret_V_10_fu_5762_p2 sub_ln61_8_fu_9728_p2 ret_V_11_fu_5772_p2 sub_ln61_9_fu_9733_p2 ret_V_12_fu_5782_p2 sub_ln61_10_fu_9738_p2 ret_V_13_fu_5792_p2 sub_ln61_11_fu_9743_p2 ret_V_14_fu_5802_p2 sub_ln61_12_fu_9748_p2 ret_V_15_fu_5812_p2 sub_ln61_13_fu_9753_p2 ret_V_16_fu_5822_p2 sub_ln61_14_fu_9758_p2 ret_V_17_fu_5832_p2 sub_ln61_15_fu_9763_p2 add_ln232_fu_10170_p2 add_ln232_1_fu_10180_p2 Comp_hard_V_fu_10190_p2 add_ln232_3_fu_10232_p2 add_ln232_4_fu_10242_p2 add_ln232_5_fu_10252_p2 add_ln232_6_fu_10258_p2 add_ln232_7_fu_10268_p2 add_ln232_8_fu_10278_p2 add_ln232_9_fu_10383_p2 add_ln232_10_fu_10284_p2 add_ln232_11_fu_10294_p2 add_ln232_12_fu_10304_p2 add_ln232_13_fu_10310_p2 add_ln232_14_fu_10320_p2 add_ln232_15_fu_10330_p2 add_ln232_16_fu_10395_p2 Comp_soft_V_fu_10412_p2 mac_muladd_7ns_15s_7ns_15_4_1_U2 mac_muladd_7ns_15s_7ns_15_4_1_U2 out_i_V_1_fu_10132_p2 out_j_V_1_fu_10146_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>op2_assign_fu_73_p2 op2_assign_1_fu_79_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fast_accel_Pipeline_Compute_Loop</Name>
            <Loops>
                <Compute_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>6.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16398</Best-caseLatency>
                    <Average-caseLatency>16398</Average-caseLatency>
                    <Worst-caseLatency>16398</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16398</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Compute_Loop>
                        <Name>Compute_Loop</Name>
                        <TripCount>16384</TripCount>
                        <Latency>16396</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Compute_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8102</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>1688</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="counter_2_fu_3274_p2" SOURCE="fast/code_src/fast.cpp:138" URAM="0" VARIABLE="counter_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Compute_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_10s_7ns_15_4_1_U1" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_10s_7ns_15_4_1_U1" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="in_i_V_fu_3306_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="in_i_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="in_j_V_fu_3320_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="in_j_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_2_fu_5682_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_fu_9688_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_3_fu_5692_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_1_fu_9693_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_4_fu_5702_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_2_fu_9698_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_5_fu_5712_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_3_fu_9703_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_6_fu_5722_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_4_fu_9708_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_7_fu_5732_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_5_fu_9713_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_8_fu_5742_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_6_fu_9718_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_9_fu_5752_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_7_fu_9723_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_10_fu_5762_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_8_fu_9728_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_11_fu_5772_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_9_fu_9733_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_12_fu_5782_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_10_fu_9738_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_13_fu_5792_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_11_fu_9743_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_14_fu_5802_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_12_fu_9748_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_15_fu_5812_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_13_fu_9753_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_16_fu_5822_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_14_fu_9758_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_17_fu_5832_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_15_fu_9763_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:61" URAM="0" VARIABLE="sub_ln61_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_10170_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_1_fu_10180_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="Comp_hard_V_fu_10190_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="Comp_hard_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_3_fu_10232_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_4_fu_10242_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_5_fu_10252_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_6_fu_10258_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_7_fu_10268_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_8_fu_10278_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_9_fu_10383_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_10_fu_10284_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_11_fu_10294_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_12_fu_10304_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_13_fu_10310_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_14_fu_10320_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_15_fu_10330_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_16_fu_10395_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="add_ln232_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="Comp_soft_V_fu_10412_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:232" URAM="0" VARIABLE="Comp_soft_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Compute_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_15s_7ns_15_4_1_U2" SOURCE="fast/code_src/fast.cpp:157" URAM="0" VARIABLE="mul_ln157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_15s_7ns_15_4_1_U2" SOURCE="fast/code_src/fast.cpp:157" URAM="0" VARIABLE="add_ln157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="out_i_V_1_fu_10132_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="out_i_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Compute_Loop" OPTYPE="add" PRAGMA="" RTLNAME="out_j_V_1_fu_10146_p2" SOURCE="C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886" URAM="0" VARIABLE="out_j_V_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fast_accel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>6.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.254</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16400</Best-caseLatency>
                    <Average-caseLatency>16400</Average-caseLatency>
                    <Worst-caseLatency>16400</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16401</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8185</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>1786</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="op2_assign_fu_73_p2" SOURCE="fast/code_src/fast.cpp:126" URAM="0" VARIABLE="op2_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="op2_assign_1_fu_79_p2" SOURCE="fast/code_src/fast.cpp:126" URAM="0" VARIABLE="op2_assign_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="img_in" index="0" direction="in" srcType="ap_int&lt;9&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="img_in_address0" name="img_in_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img_in_ce0" name="img_in_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_in_q0" name="img_in_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="threshold" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="threshold" name="threshold" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_out" index="2" direction="out" srcType="ap_int&lt;9&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="img_out_address0" name="img_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img_out_ce0" name="img_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_out_we0" name="img_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_out_d0" name="img_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rows" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="rows" name="rows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cols" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="cols" name="cols" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="img_in_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="img_in_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_in_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="9">
            <portMaps>
                <portMap portMapName="img_in_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="threshold" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="threshold">DATA</portMap>
            </portMaps>
            <ports>
                <port>threshold</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="threshold"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_out_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="img_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_out_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="img_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="rows" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="rows">DATA</portMap>
            </portMaps>
            <ports>
                <port>rows</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="rows"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cols" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="cols">DATA</portMap>
            </portMaps>
            <ports>
                <port>cols</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cols"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="img_in_address0">15, , </column>
                    <column name="img_in_q0">9, , </column>
                    <column name="img_out_address0">15, , </column>
                    <column name="img_out_d0">9, , </column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="cols">ap_none, 32, , </column>
                    <column name="rows">ap_none, 32, , </column>
                    <column name="threshold">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_in">in, ap_int&lt;9&gt;*</column>
                    <column name="threshold">in, int</column>
                    <column name="img_out">out, ap_int&lt;9&gt;*</column>
                    <column name="rows">in, int</column>
                    <column name="cols">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="img_in">img_in_address0, port, offset, </column>
                    <column name="img_in">img_in_ce0, port, , </column>
                    <column name="img_in">img_in_q0, port, , </column>
                    <column name="threshold">threshold, port, , </column>
                    <column name="img_out">img_out_address0, port, offset, </column>
                    <column name="img_out">img_out_ce0, port, , </column>
                    <column name="img_out">img_out_we0, port, , </column>
                    <column name="img_out">img_out_d0, port, , </column>
                    <column name="rows">rows, port, , </column>
                    <column name="cols">cols, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="fast/code_src/fast.cpp:11" status="valid" parentFunction="shift_data" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="fast/code_src/fast.cpp:14" status="valid" parentFunction="shift_data" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="fast/code_src/fast.cpp:24" status="valid" parentFunction="calculation" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="fast/code_src/fast.cpp:118" status="valid" parentFunction="write_data" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="fast/solution1/directives.tcl:14" status="valid" parentFunction="fast_accel" variable="buffer" isDirective="1" options="variable=buffer complete dim=1"/>
        <Pragma type="interface" location="fast/solution1/directives.tcl:8" status="valid" parentFunction="fast_accel" variable="img_in" isDirective="1" options="ap_memory depth=17000 port=img_in"/>
        <Pragma type="interface" location="fast/solution1/directives.tcl:9" status="valid" parentFunction="fast_accel" variable="img_out" isDirective="1" options="ap_memory depth=17000 latency=20 port=img_out"/>
        <Pragma type="pipeline" location="fast/solution1/directives.tcl:12" status="valid" parentFunction="fast_accel" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

