# Processor_Design
 For the Computer Design and Prototyping class, a dual core processor was built in SystemVerilog.
 The major design milestones were:
 1. SingleCycle Design
 2. Pipelined single core design
 3. Pipelined single core design with Caches
 4. Dual core design with Cache Coherence (MSI protocol)
 
