#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002e941998c10 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000002e941a08c40_0 .net "PC", 31 0, v000002e941a00270_0;  1 drivers
v000002e941a086a0_0 .var "clk", 0 0;
v000002e941a09320_0 .net "clkout", 0 0, L_000002e941990940;  1 drivers
v000002e941a07de0_0 .net "cycles_consumed", 31 0, v000002e941a06b00_0;  1 drivers
v000002e941a07ac0_0 .net "regs0", 31 0, L_000002e9419901d0;  1 drivers
v000002e941a093c0_0 .net "regs1", 31 0, L_000002e941990390;  1 drivers
v000002e941a08ce0_0 .net "regs2", 31 0, L_000002e941990160;  1 drivers
v000002e941a09460_0 .net "regs3", 31 0, L_000002e94198fd00;  1 drivers
v000002e941a07980_0 .net "regs4", 31 0, L_000002e941990400;  1 drivers
v000002e941a08ba0_0 .net "regs5", 31 0, L_000002e94198fde0;  1 drivers
v000002e941a09500_0 .var "rst", 0 0;
S_000002e9419154a0 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000002e941998c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002e94199af40 .param/l "RType" 0 4 2, C4<000000>;
P_000002e94199af78 .param/l "add" 0 4 5, C4<100000>;
P_000002e94199afb0 .param/l "addi" 0 4 8, C4<001000>;
P_000002e94199afe8 .param/l "addu" 0 4 5, C4<100001>;
P_000002e94199b020 .param/l "and_" 0 4 5, C4<100100>;
P_000002e94199b058 .param/l "andi" 0 4 8, C4<001100>;
P_000002e94199b090 .param/l "beq" 0 4 10, C4<000100>;
P_000002e94199b0c8 .param/l "bne" 0 4 10, C4<000101>;
P_000002e94199b100 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002e94199b138 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002e94199b170 .param/l "j" 0 4 12, C4<000010>;
P_000002e94199b1a8 .param/l "jal" 0 4 12, C4<000011>;
P_000002e94199b1e0 .param/l "jr" 0 4 6, C4<001000>;
P_000002e94199b218 .param/l "lw" 0 4 8, C4<100011>;
P_000002e94199b250 .param/l "nor_" 0 4 5, C4<100111>;
P_000002e94199b288 .param/l "or_" 0 4 5, C4<100101>;
P_000002e94199b2c0 .param/l "ori" 0 4 8, C4<001101>;
P_000002e94199b2f8 .param/l "sgt" 0 4 6, C4<101011>;
P_000002e94199b330 .param/l "sll" 0 4 6, C4<000000>;
P_000002e94199b368 .param/l "slt" 0 4 5, C4<101010>;
P_000002e94199b3a0 .param/l "slti" 0 4 8, C4<101010>;
P_000002e94199b3d8 .param/l "srl" 0 4 6, C4<000010>;
P_000002e94199b410 .param/l "sub" 0 4 5, C4<100010>;
P_000002e94199b448 .param/l "subu" 0 4 5, C4<100011>;
P_000002e94199b480 .param/l "sw" 0 4 8, C4<101011>;
P_000002e94199b4b8 .param/l "xor_" 0 4 5, C4<100110>;
P_000002e94199b4f0 .param/l "xori" 0 4 8, C4<001110>;
L_000002e9419908d0 .functor NOT 1, v000002e941a09500_0, C4<0>, C4<0>, C4<0>;
L_000002e94198ffa0 .functor NOT 1, v000002e941a09500_0, C4<0>, C4<0>, C4<0>;
L_000002e94198fc90 .functor NOT 1, v000002e941a09500_0, C4<0>, C4<0>, C4<0>;
L_000002e94198fd70 .functor NOT 1, v000002e941a09500_0, C4<0>, C4<0>, C4<0>;
L_000002e941990630 .functor NOT 1, v000002e941a09500_0, C4<0>, C4<0>, C4<0>;
L_000002e9419902b0 .functor NOT 1, v000002e941a09500_0, C4<0>, C4<0>, C4<0>;
L_000002e941990010 .functor NOT 1, v000002e941a09500_0, C4<0>, C4<0>, C4<0>;
L_000002e941990080 .functor NOT 1, v000002e941a09500_0, C4<0>, C4<0>, C4<0>;
L_000002e941990940 .functor OR 1, v000002e941a086a0_0, v000002e941988af0_0, C4<0>, C4<0>;
L_000002e9419906a0 .functor OR 1, L_000002e941a09780, L_000002e941a07c00, C4<0>, C4<0>;
L_000002e941990b00 .functor AND 1, L_000002e941a63710, L_000002e941a61910, C4<1>, C4<1>;
L_000002e9419909b0 .functor NOT 1, v000002e941a09500_0, C4<0>, C4<0>, C4<0>;
L_000002e941990470 .functor OR 1, L_000002e941a62d10, L_000002e941a62e50, C4<0>, C4<0>;
L_000002e941990a20 .functor OR 1, L_000002e941990470, L_000002e941a623b0, C4<0>, C4<0>;
L_000002e9419904e0 .functor OR 1, L_000002e941a61c30, L_000002e941a61cd0, C4<0>, C4<0>;
L_000002e941990550 .functor AND 1, L_000002e941a62450, L_000002e9419904e0, C4<1>, C4<1>;
L_000002e941990780 .functor OR 1, L_000002e941a626d0, L_000002e941a62770, C4<0>, C4<0>;
L_000002e9419907f0 .functor AND 1, L_000002e941a62630, L_000002e941990780, C4<1>, C4<1>;
v000002e941a01a30_0 .net "ALUOp", 3 0, v000002e9419893b0_0;  1 drivers
v000002e941a00310_0 .net "ALUResult", 31 0, v000002e9419fb820_0;  1 drivers
v000002e941a00130_0 .net "ALUSrc", 0 0, v000002e941987c90_0;  1 drivers
v000002e941a01170_0 .net "ALUin2", 31 0, L_000002e941a624f0;  1 drivers
v000002e941a01ad0_0 .net "MemReadEn", 0 0, v000002e9419889b0_0;  1 drivers
v000002e941a006d0_0 .net "MemWriteEn", 0 0, v000002e941989a90_0;  1 drivers
v000002e941a00590_0 .net "MemtoReg", 0 0, v000002e941988a50_0;  1 drivers
v000002e941a009f0_0 .net "PC", 31 0, v000002e941a00270_0;  alias, 1 drivers
v000002e941a001d0_0 .net "PCPlus1", 31 0, L_000002e941a08f60;  1 drivers
v000002e941a01710_0 .net "PCsrc", 1 0, v000002e9419fa9c0_0;  1 drivers
v000002e941a00e50_0 .net "RegDst", 0 0, v000002e941988190_0;  1 drivers
v000002e941a00950_0 .net "RegWriteEn", 0 0, v000002e941989450_0;  1 drivers
v000002e941a00f90_0 .net "WriteRegister", 4 0, L_000002e941a630d0;  1 drivers
v000002e941a01c10_0 .net *"_ivl_0", 0 0, L_000002e9419908d0;  1 drivers
L_000002e941a098f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002e941a01030_0 .net/2u *"_ivl_10", 4 0, L_000002e941a098f0;  1 drivers
L_000002e941a09ce0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a00810_0 .net *"_ivl_101", 15 0, L_000002e941a09ce0;  1 drivers
v000002e941a00a90_0 .net *"_ivl_102", 31 0, L_000002e941a63490;  1 drivers
L_000002e941a09d28 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a00450_0 .net *"_ivl_105", 25 0, L_000002e941a09d28;  1 drivers
L_000002e941a09d70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a00b30_0 .net/2u *"_ivl_106", 31 0, L_000002e941a09d70;  1 drivers
v000002e941a01350_0 .net *"_ivl_108", 0 0, L_000002e941a63710;  1 drivers
L_000002e941a09db8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002e941a004f0_0 .net/2u *"_ivl_110", 5 0, L_000002e941a09db8;  1 drivers
v000002e941a00630_0 .net *"_ivl_112", 0 0, L_000002e941a61910;  1 drivers
v000002e941a010d0_0 .net *"_ivl_115", 0 0, L_000002e941990b00;  1 drivers
v000002e941a00770_0 .net *"_ivl_116", 47 0, L_000002e941a619b0;  1 drivers
L_000002e941a09e00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a01e90_0 .net *"_ivl_119", 15 0, L_000002e941a09e00;  1 drivers
L_000002e941a09938 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002e941a00db0_0 .net/2u *"_ivl_12", 5 0, L_000002e941a09938;  1 drivers
v000002e941a01210_0 .net *"_ivl_120", 47 0, L_000002e941a61a50;  1 drivers
L_000002e941a09e48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a012b0_0 .net *"_ivl_123", 15 0, L_000002e941a09e48;  1 drivers
v000002e941a01b70_0 .net *"_ivl_125", 0 0, L_000002e941a62a90;  1 drivers
v000002e941a008b0_0 .net *"_ivl_126", 31 0, L_000002e941a62270;  1 drivers
v000002e941a01cb0_0 .net *"_ivl_128", 47 0, L_000002e941a62310;  1 drivers
v000002e941a01530_0 .net *"_ivl_130", 47 0, L_000002e941a633f0;  1 drivers
v000002e941a013f0_0 .net *"_ivl_132", 47 0, L_000002e941a61f50;  1 drivers
v000002e941a01490_0 .net *"_ivl_134", 47 0, L_000002e941a61eb0;  1 drivers
L_000002e941a09e90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002e941a00c70_0 .net/2u *"_ivl_138", 1 0, L_000002e941a09e90;  1 drivers
v000002e941a01d50_0 .net *"_ivl_14", 0 0, L_000002e941a07a20;  1 drivers
v000002e941a00d10_0 .net *"_ivl_140", 0 0, L_000002e941a63670;  1 drivers
L_000002e941a09ed8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002e941a015d0_0 .net/2u *"_ivl_142", 1 0, L_000002e941a09ed8;  1 drivers
v000002e941a01670_0 .net *"_ivl_144", 0 0, L_000002e941a62ef0;  1 drivers
L_000002e941a09f20 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002e941a017b0_0 .net/2u *"_ivl_146", 1 0, L_000002e941a09f20;  1 drivers
v000002e941a01f30_0 .net *"_ivl_148", 0 0, L_000002e941a63030;  1 drivers
L_000002e941a09f68 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002e941a01850_0 .net/2u *"_ivl_150", 31 0, L_000002e941a09f68;  1 drivers
L_000002e941a09fb0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002e941a018f0_0 .net/2u *"_ivl_152", 31 0, L_000002e941a09fb0;  1 drivers
v000002e941a03470_0 .net *"_ivl_154", 31 0, L_000002e941a62f90;  1 drivers
v000002e941a04410_0 .net *"_ivl_156", 31 0, L_000002e941a637b0;  1 drivers
L_000002e941a09980 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002e941a03150_0 .net/2u *"_ivl_16", 4 0, L_000002e941a09980;  1 drivers
v000002e941a04230_0 .net *"_ivl_160", 0 0, L_000002e9419909b0;  1 drivers
L_000002e941a0a040 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a049b0_0 .net/2u *"_ivl_162", 31 0, L_000002e941a0a040;  1 drivers
L_000002e941a0a118 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002e941a044b0_0 .net/2u *"_ivl_166", 5 0, L_000002e941a0a118;  1 drivers
v000002e941a03fb0_0 .net *"_ivl_168", 0 0, L_000002e941a62d10;  1 drivers
L_000002e941a0a160 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002e941a03c90_0 .net/2u *"_ivl_170", 5 0, L_000002e941a0a160;  1 drivers
v000002e941a04c30_0 .net *"_ivl_172", 0 0, L_000002e941a62e50;  1 drivers
v000002e941a04cd0_0 .net *"_ivl_175", 0 0, L_000002e941990470;  1 drivers
L_000002e941a0a1a8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002e941a04370_0 .net/2u *"_ivl_176", 5 0, L_000002e941a0a1a8;  1 drivers
v000002e941a04050_0 .net *"_ivl_178", 0 0, L_000002e941a623b0;  1 drivers
v000002e941a04550_0 .net *"_ivl_181", 0 0, L_000002e941990a20;  1 drivers
L_000002e941a0a1f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a04730_0 .net/2u *"_ivl_182", 15 0, L_000002e941a0a1f0;  1 drivers
v000002e941a03f10_0 .net *"_ivl_184", 31 0, L_000002e941a63210;  1 drivers
v000002e941a03330_0 .net *"_ivl_187", 0 0, L_000002e941a632b0;  1 drivers
v000002e941a04af0_0 .net *"_ivl_188", 15 0, L_000002e941a63350;  1 drivers
v000002e941a040f0_0 .net *"_ivl_19", 4 0, L_000002e941a08420;  1 drivers
v000002e941a04a50_0 .net *"_ivl_190", 31 0, L_000002e941a61ff0;  1 drivers
v000002e941a035b0_0 .net *"_ivl_194", 31 0, L_000002e941a63530;  1 drivers
L_000002e941a0a238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a03b50_0 .net *"_ivl_197", 25 0, L_000002e941a0a238;  1 drivers
L_000002e941a0a280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a031f0_0 .net/2u *"_ivl_198", 31 0, L_000002e941a0a280;  1 drivers
L_000002e941a098a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002e941a03d30_0 .net/2u *"_ivl_2", 5 0, L_000002e941a098a8;  1 drivers
v000002e941a042d0_0 .net *"_ivl_20", 4 0, L_000002e941a08240;  1 drivers
v000002e941a04f50_0 .net *"_ivl_200", 0 0, L_000002e941a62450;  1 drivers
L_000002e941a0a2c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002e941a03dd0_0 .net/2u *"_ivl_202", 5 0, L_000002e941a0a2c8;  1 drivers
v000002e941a033d0_0 .net *"_ivl_204", 0 0, L_000002e941a61c30;  1 drivers
L_000002e941a0a310 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002e941a04eb0_0 .net/2u *"_ivl_206", 5 0, L_000002e941a0a310;  1 drivers
v000002e941a04190_0 .net *"_ivl_208", 0 0, L_000002e941a61cd0;  1 drivers
v000002e941a045f0_0 .net *"_ivl_211", 0 0, L_000002e9419904e0;  1 drivers
v000002e941a04b90_0 .net *"_ivl_213", 0 0, L_000002e941990550;  1 drivers
L_000002e941a0a358 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002e941a036f0_0 .net/2u *"_ivl_214", 5 0, L_000002e941a0a358;  1 drivers
v000002e941a03790_0 .net *"_ivl_216", 0 0, L_000002e941a62130;  1 drivers
L_000002e941a0a3a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002e941a04690_0 .net/2u *"_ivl_218", 31 0, L_000002e941a0a3a0;  1 drivers
v000002e941a047d0_0 .net *"_ivl_220", 31 0, L_000002e941a61d70;  1 drivers
v000002e941a03a10_0 .net *"_ivl_224", 31 0, L_000002e941a61e10;  1 drivers
L_000002e941a0a3e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a04870_0 .net *"_ivl_227", 25 0, L_000002e941a0a3e8;  1 drivers
L_000002e941a0a430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a04910_0 .net/2u *"_ivl_228", 31 0, L_000002e941a0a430;  1 drivers
v000002e941a04d70_0 .net *"_ivl_230", 0 0, L_000002e941a62630;  1 drivers
L_000002e941a0a478 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002e941a04e10_0 .net/2u *"_ivl_232", 5 0, L_000002e941a0a478;  1 drivers
v000002e941a03830_0 .net *"_ivl_234", 0 0, L_000002e941a626d0;  1 drivers
L_000002e941a0a4c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002e941a030b0_0 .net/2u *"_ivl_236", 5 0, L_000002e941a0a4c0;  1 drivers
v000002e941a03510_0 .net *"_ivl_238", 0 0, L_000002e941a62770;  1 drivers
v000002e941a03970_0 .net *"_ivl_24", 0 0, L_000002e94198fc90;  1 drivers
v000002e941a03e70_0 .net *"_ivl_241", 0 0, L_000002e941990780;  1 drivers
v000002e941a03290_0 .net *"_ivl_243", 0 0, L_000002e9419907f0;  1 drivers
L_000002e941a0a508 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002e941a03650_0 .net/2u *"_ivl_244", 5 0, L_000002e941a0a508;  1 drivers
v000002e941a038d0_0 .net *"_ivl_246", 0 0, L_000002e941a628b0;  1 drivers
v000002e941a03ab0_0 .net *"_ivl_248", 31 0, L_000002e941a62950;  1 drivers
L_000002e941a099c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002e941a03bf0_0 .net/2u *"_ivl_26", 4 0, L_000002e941a099c8;  1 drivers
v000002e941a05e80_0 .net *"_ivl_29", 4 0, L_000002e941a084c0;  1 drivers
v000002e941a06240_0 .net *"_ivl_32", 0 0, L_000002e94198fd70;  1 drivers
L_000002e941a09a10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002e941a06f60_0 .net/2u *"_ivl_34", 4 0, L_000002e941a09a10;  1 drivers
v000002e941a06c40_0 .net *"_ivl_37", 4 0, L_000002e941a095a0;  1 drivers
v000002e941a061a0_0 .net *"_ivl_40", 0 0, L_000002e941990630;  1 drivers
L_000002e941a09a58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a06560_0 .net/2u *"_ivl_42", 15 0, L_000002e941a09a58;  1 drivers
v000002e941a06600_0 .net *"_ivl_45", 15 0, L_000002e941a08b00;  1 drivers
v000002e941a06880_0 .net *"_ivl_48", 0 0, L_000002e9419902b0;  1 drivers
v000002e941a062e0_0 .net *"_ivl_5", 5 0, L_000002e941a07f20;  1 drivers
L_000002e941a09aa0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a06380_0 .net/2u *"_ivl_50", 36 0, L_000002e941a09aa0;  1 drivers
L_000002e941a09ae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a05b60_0 .net/2u *"_ivl_52", 31 0, L_000002e941a09ae8;  1 drivers
v000002e941a06420_0 .net *"_ivl_55", 4 0, L_000002e941a096e0;  1 drivers
v000002e941a066a0_0 .net *"_ivl_56", 36 0, L_000002e941a089c0;  1 drivers
v000002e941a064c0_0 .net *"_ivl_58", 36 0, L_000002e941a08880;  1 drivers
v000002e941a05980_0 .net *"_ivl_62", 0 0, L_000002e941990010;  1 drivers
L_000002e941a09b30 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002e941a069c0_0 .net/2u *"_ivl_64", 5 0, L_000002e941a09b30;  1 drivers
v000002e941a05840_0 .net *"_ivl_67", 5 0, L_000002e941a08740;  1 drivers
v000002e941a06060_0 .net *"_ivl_70", 0 0, L_000002e941990080;  1 drivers
L_000002e941a09b78 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a05480_0 .net/2u *"_ivl_72", 57 0, L_000002e941a09b78;  1 drivers
L_000002e941a09bc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e941a06740_0 .net/2u *"_ivl_74", 31 0, L_000002e941a09bc0;  1 drivers
v000002e941a052a0_0 .net *"_ivl_77", 25 0, L_000002e941a08a60;  1 drivers
v000002e941a06ba0_0 .net *"_ivl_78", 57 0, L_000002e941a082e0;  1 drivers
v000002e941a058e0_0 .net *"_ivl_8", 0 0, L_000002e94198ffa0;  1 drivers
v000002e941a06ec0_0 .net *"_ivl_80", 57 0, L_000002e941a08d80;  1 drivers
L_000002e941a09c08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002e941a050c0_0 .net/2u *"_ivl_84", 31 0, L_000002e941a09c08;  1 drivers
L_000002e941a09c50 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002e941a05fc0_0 .net/2u *"_ivl_88", 5 0, L_000002e941a09c50;  1 drivers
v000002e941a05340_0 .net *"_ivl_90", 0 0, L_000002e941a09780;  1 drivers
L_000002e941a09c98 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002e941a06100_0 .net/2u *"_ivl_92", 5 0, L_000002e941a09c98;  1 drivers
v000002e941a06ce0_0 .net *"_ivl_94", 0 0, L_000002e941a07c00;  1 drivers
v000002e941a05c00_0 .net *"_ivl_97", 0 0, L_000002e9419906a0;  1 drivers
v000002e941a05a20_0 .net *"_ivl_98", 47 0, L_000002e941a09000;  1 drivers
v000002e941a05ac0_0 .net "adderResult", 31 0, L_000002e941a61b90;  1 drivers
v000002e941a05ca0_0 .net "address", 31 0, L_000002e941a08e20;  1 drivers
v000002e941a05160_0 .net "clk", 0 0, L_000002e941990940;  alias, 1 drivers
v000002e941a06b00_0 .var "cycles_consumed", 31 0;
o000002e9419b1888 .functor BUFZ 1, C4<z>; HiZ drive
v000002e941a067e0_0 .net "excep_flag", 0 0, o000002e9419b1888;  0 drivers
v000002e941a053e0_0 .net "extImm", 31 0, L_000002e941a62090;  1 drivers
v000002e941a05700_0 .net "funct", 5 0, L_000002e941a081a0;  1 drivers
v000002e941a06920_0 .net "hlt", 0 0, v000002e941988af0_0;  1 drivers
v000002e941a06a60_0 .net "imm", 15 0, L_000002e941a09640;  1 drivers
v000002e941a05de0_0 .net "immediate", 31 0, L_000002e941a62590;  1 drivers
v000002e941a055c0_0 .net "input_clk", 0 0, v000002e941a086a0_0;  1 drivers
v000002e941a05520_0 .net "instruction", 31 0, L_000002e941a62b30;  1 drivers
v000002e941a06d80_0 .net "memoryReadData", 31 0, v000002e941a00ef0_0;  1 drivers
v000002e941a06e20_0 .net "nextPC", 31 0, L_000002e941a61af0;  1 drivers
v000002e941a05200_0 .net "opcode", 5 0, L_000002e941a078e0;  1 drivers
v000002e941a05f20_0 .net "rd", 4 0, L_000002e941a08920;  1 drivers
v000002e941a05d40_0 .net "readData1", 31 0, L_000002e941990240;  1 drivers
v000002e941a05660_0 .net "readData1_w", 31 0, L_000002e941a67930;  1 drivers
v000002e941a057a0_0 .net "readData2", 31 0, L_000002e941990a90;  1 drivers
v000002e941a08ec0_0 .net "regs0", 31 0, L_000002e9419901d0;  alias, 1 drivers
v000002e941a07ca0_0 .net "regs1", 31 0, L_000002e941990390;  alias, 1 drivers
v000002e941a09140_0 .net "regs2", 31 0, L_000002e941990160;  alias, 1 drivers
v000002e941a08600_0 .net "regs3", 31 0, L_000002e94198fd00;  alias, 1 drivers
v000002e941a07e80_0 .net "regs4", 31 0, L_000002e941990400;  alias, 1 drivers
v000002e941a090a0_0 .net "regs5", 31 0, L_000002e94198fde0;  alias, 1 drivers
v000002e941a07d40_0 .net "rs", 4 0, L_000002e941a07fc0;  1 drivers
v000002e941a091e0_0 .net "rst", 0 0, v000002e941a09500_0;  1 drivers
v000002e941a08060_0 .net "rt", 4 0, L_000002e941a087e0;  1 drivers
v000002e941a07b60_0 .net "shamt", 31 0, L_000002e941a08100;  1 drivers
v000002e941a09280_0 .net "wire_instruction", 31 0, L_000002e941990710;  1 drivers
v000002e941a08560_0 .net "writeData", 31 0, L_000002e941a67a70;  1 drivers
v000002e941a08380_0 .net "zero", 0 0, L_000002e941a679d0;  1 drivers
L_000002e941a07f20 .part L_000002e941a62b30, 26, 6;
L_000002e941a078e0 .functor MUXZ 6, L_000002e941a07f20, L_000002e941a098a8, L_000002e9419908d0, C4<>;
L_000002e941a07a20 .cmp/eq 6, L_000002e941a078e0, L_000002e941a09938;
L_000002e941a08420 .part L_000002e941a62b30, 11, 5;
L_000002e941a08240 .functor MUXZ 5, L_000002e941a08420, L_000002e941a09980, L_000002e941a07a20, C4<>;
L_000002e941a08920 .functor MUXZ 5, L_000002e941a08240, L_000002e941a098f0, L_000002e94198ffa0, C4<>;
L_000002e941a084c0 .part L_000002e941a62b30, 21, 5;
L_000002e941a07fc0 .functor MUXZ 5, L_000002e941a084c0, L_000002e941a099c8, L_000002e94198fc90, C4<>;
L_000002e941a095a0 .part L_000002e941a62b30, 16, 5;
L_000002e941a087e0 .functor MUXZ 5, L_000002e941a095a0, L_000002e941a09a10, L_000002e94198fd70, C4<>;
L_000002e941a08b00 .part L_000002e941a62b30, 0, 16;
L_000002e941a09640 .functor MUXZ 16, L_000002e941a08b00, L_000002e941a09a58, L_000002e941990630, C4<>;
L_000002e941a096e0 .part L_000002e941a62b30, 6, 5;
L_000002e941a089c0 .concat [ 5 32 0 0], L_000002e941a096e0, L_000002e941a09ae8;
L_000002e941a08880 .functor MUXZ 37, L_000002e941a089c0, L_000002e941a09aa0, L_000002e9419902b0, C4<>;
L_000002e941a08100 .part L_000002e941a08880, 0, 32;
L_000002e941a08740 .part L_000002e941a62b30, 0, 6;
L_000002e941a081a0 .functor MUXZ 6, L_000002e941a08740, L_000002e941a09b30, L_000002e941990010, C4<>;
L_000002e941a08a60 .part L_000002e941a62b30, 0, 26;
L_000002e941a082e0 .concat [ 26 32 0 0], L_000002e941a08a60, L_000002e941a09bc0;
L_000002e941a08d80 .functor MUXZ 58, L_000002e941a082e0, L_000002e941a09b78, L_000002e941990080, C4<>;
L_000002e941a08e20 .part L_000002e941a08d80, 0, 32;
L_000002e941a08f60 .arith/sum 32, v000002e941a00270_0, L_000002e941a09c08;
L_000002e941a09780 .cmp/eq 6, L_000002e941a078e0, L_000002e941a09c50;
L_000002e941a07c00 .cmp/eq 6, L_000002e941a078e0, L_000002e941a09c98;
L_000002e941a09000 .concat [ 32 16 0 0], L_000002e941a08e20, L_000002e941a09ce0;
L_000002e941a63490 .concat [ 6 26 0 0], L_000002e941a078e0, L_000002e941a09d28;
L_000002e941a63710 .cmp/eq 32, L_000002e941a63490, L_000002e941a09d70;
L_000002e941a61910 .cmp/eq 6, L_000002e941a081a0, L_000002e941a09db8;
L_000002e941a619b0 .concat [ 32 16 0 0], L_000002e941990240, L_000002e941a09e00;
L_000002e941a61a50 .concat [ 32 16 0 0], v000002e941a00270_0, L_000002e941a09e48;
L_000002e941a62a90 .part L_000002e941a09640, 15, 1;
LS_000002e941a62270_0_0 .concat [ 1 1 1 1], L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90;
LS_000002e941a62270_0_4 .concat [ 1 1 1 1], L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90;
LS_000002e941a62270_0_8 .concat [ 1 1 1 1], L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90;
LS_000002e941a62270_0_12 .concat [ 1 1 1 1], L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90;
LS_000002e941a62270_0_16 .concat [ 1 1 1 1], L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90;
LS_000002e941a62270_0_20 .concat [ 1 1 1 1], L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90;
LS_000002e941a62270_0_24 .concat [ 1 1 1 1], L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90;
LS_000002e941a62270_0_28 .concat [ 1 1 1 1], L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90, L_000002e941a62a90;
LS_000002e941a62270_1_0 .concat [ 4 4 4 4], LS_000002e941a62270_0_0, LS_000002e941a62270_0_4, LS_000002e941a62270_0_8, LS_000002e941a62270_0_12;
LS_000002e941a62270_1_4 .concat [ 4 4 4 4], LS_000002e941a62270_0_16, LS_000002e941a62270_0_20, LS_000002e941a62270_0_24, LS_000002e941a62270_0_28;
L_000002e941a62270 .concat [ 16 16 0 0], LS_000002e941a62270_1_0, LS_000002e941a62270_1_4;
L_000002e941a62310 .concat [ 16 32 0 0], L_000002e941a09640, L_000002e941a62270;
L_000002e941a633f0 .arith/sum 48, L_000002e941a61a50, L_000002e941a62310;
L_000002e941a61f50 .functor MUXZ 48, L_000002e941a633f0, L_000002e941a619b0, L_000002e941990b00, C4<>;
L_000002e941a61eb0 .functor MUXZ 48, L_000002e941a61f50, L_000002e941a09000, L_000002e9419906a0, C4<>;
L_000002e941a61b90 .part L_000002e941a61eb0, 0, 32;
L_000002e941a63670 .cmp/eq 2, v000002e9419fa9c0_0, L_000002e941a09e90;
L_000002e941a62ef0 .cmp/eq 2, v000002e9419fa9c0_0, L_000002e941a09ed8;
L_000002e941a63030 .cmp/eq 2, v000002e9419fa9c0_0, L_000002e941a09f20;
L_000002e941a62f90 .functor MUXZ 32, L_000002e941a09fb0, L_000002e941a09f68, L_000002e941a63030, C4<>;
L_000002e941a637b0 .functor MUXZ 32, L_000002e941a62f90, L_000002e941a61b90, L_000002e941a62ef0, C4<>;
L_000002e941a61af0 .functor MUXZ 32, L_000002e941a637b0, L_000002e941a08f60, L_000002e941a63670, C4<>;
L_000002e941a62b30 .functor MUXZ 32, L_000002e941990710, L_000002e941a0a040, L_000002e9419909b0, C4<>;
L_000002e941a62d10 .cmp/eq 6, L_000002e941a078e0, L_000002e941a0a118;
L_000002e941a62e50 .cmp/eq 6, L_000002e941a078e0, L_000002e941a0a160;
L_000002e941a623b0 .cmp/eq 6, L_000002e941a078e0, L_000002e941a0a1a8;
L_000002e941a63210 .concat [ 16 16 0 0], L_000002e941a09640, L_000002e941a0a1f0;
L_000002e941a632b0 .part L_000002e941a09640, 15, 1;
LS_000002e941a63350_0_0 .concat [ 1 1 1 1], L_000002e941a632b0, L_000002e941a632b0, L_000002e941a632b0, L_000002e941a632b0;
LS_000002e941a63350_0_4 .concat [ 1 1 1 1], L_000002e941a632b0, L_000002e941a632b0, L_000002e941a632b0, L_000002e941a632b0;
LS_000002e941a63350_0_8 .concat [ 1 1 1 1], L_000002e941a632b0, L_000002e941a632b0, L_000002e941a632b0, L_000002e941a632b0;
LS_000002e941a63350_0_12 .concat [ 1 1 1 1], L_000002e941a632b0, L_000002e941a632b0, L_000002e941a632b0, L_000002e941a632b0;
L_000002e941a63350 .concat [ 4 4 4 4], LS_000002e941a63350_0_0, LS_000002e941a63350_0_4, LS_000002e941a63350_0_8, LS_000002e941a63350_0_12;
L_000002e941a61ff0 .concat [ 16 16 0 0], L_000002e941a09640, L_000002e941a63350;
L_000002e941a62090 .functor MUXZ 32, L_000002e941a61ff0, L_000002e941a63210, L_000002e941990a20, C4<>;
L_000002e941a63530 .concat [ 6 26 0 0], L_000002e941a078e0, L_000002e941a0a238;
L_000002e941a62450 .cmp/eq 32, L_000002e941a63530, L_000002e941a0a280;
L_000002e941a61c30 .cmp/eq 6, L_000002e941a081a0, L_000002e941a0a2c8;
L_000002e941a61cd0 .cmp/eq 6, L_000002e941a081a0, L_000002e941a0a310;
L_000002e941a62130 .cmp/eq 6, L_000002e941a078e0, L_000002e941a0a358;
L_000002e941a61d70 .functor MUXZ 32, L_000002e941a62090, L_000002e941a0a3a0, L_000002e941a62130, C4<>;
L_000002e941a62590 .functor MUXZ 32, L_000002e941a61d70, L_000002e941a08100, L_000002e941990550, C4<>;
L_000002e941a61e10 .concat [ 6 26 0 0], L_000002e941a078e0, L_000002e941a0a3e8;
L_000002e941a62630 .cmp/eq 32, L_000002e941a61e10, L_000002e941a0a430;
L_000002e941a626d0 .cmp/eq 6, L_000002e941a081a0, L_000002e941a0a478;
L_000002e941a62770 .cmp/eq 6, L_000002e941a081a0, L_000002e941a0a4c0;
L_000002e941a628b0 .cmp/eq 6, L_000002e941a078e0, L_000002e941a0a508;
L_000002e941a62950 .functor MUXZ 32, L_000002e941990240, v000002e941a00270_0, L_000002e941a628b0, C4<>;
L_000002e941a67930 .functor MUXZ 32, L_000002e941a62950, L_000002e941990a90, L_000002e9419907f0, C4<>;
S_000002e941915630 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000002e9419154a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002e941980290 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002e9419905c0 .functor NOT 1, v000002e941987c90_0, C4<0>, C4<0>, C4<0>;
v000002e941988910_0 .net *"_ivl_0", 0 0, L_000002e9419905c0;  1 drivers
v000002e941989090_0 .net "in1", 31 0, L_000002e941990a90;  alias, 1 drivers
v000002e941988690_0 .net "in2", 31 0, L_000002e941a62590;  alias, 1 drivers
v000002e9419880f0_0 .net "out", 31 0, L_000002e941a624f0;  alias, 1 drivers
v000002e941989590_0 .net "s", 0 0, v000002e941987c90_0;  alias, 1 drivers
L_000002e941a624f0 .functor MUXZ 32, L_000002e941a62590, L_000002e941990a90, L_000002e9419905c0, C4<>;
S_000002e941913b50 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000002e9419154a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002e9419ae170 .param/l "RType" 0 4 2, C4<000000>;
P_000002e9419ae1a8 .param/l "add" 0 4 5, C4<100000>;
P_000002e9419ae1e0 .param/l "addi" 0 4 8, C4<001000>;
P_000002e9419ae218 .param/l "addu" 0 4 5, C4<100001>;
P_000002e9419ae250 .param/l "and_" 0 4 5, C4<100100>;
P_000002e9419ae288 .param/l "andi" 0 4 8, C4<001100>;
P_000002e9419ae2c0 .param/l "beq" 0 4 10, C4<000100>;
P_000002e9419ae2f8 .param/l "bne" 0 4 10, C4<000101>;
P_000002e9419ae330 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002e9419ae368 .param/l "j" 0 4 12, C4<000010>;
P_000002e9419ae3a0 .param/l "jal" 0 4 12, C4<000011>;
P_000002e9419ae3d8 .param/l "jr" 0 4 6, C4<001000>;
P_000002e9419ae410 .param/l "lw" 0 4 8, C4<100011>;
P_000002e9419ae448 .param/l "nor_" 0 4 5, C4<100111>;
P_000002e9419ae480 .param/l "or_" 0 4 5, C4<100101>;
P_000002e9419ae4b8 .param/l "ori" 0 4 8, C4<001101>;
P_000002e9419ae4f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002e9419ae528 .param/l "sll" 0 4 6, C4<000000>;
P_000002e9419ae560 .param/l "slt" 0 4 5, C4<101010>;
P_000002e9419ae598 .param/l "slti" 0 4 8, C4<101010>;
P_000002e9419ae5d0 .param/l "srl" 0 4 6, C4<000010>;
P_000002e9419ae608 .param/l "sub" 0 4 5, C4<100010>;
P_000002e9419ae640 .param/l "subu" 0 4 5, C4<100011>;
P_000002e9419ae678 .param/l "sw" 0 4 8, C4<101011>;
P_000002e9419ae6b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002e9419ae6e8 .param/l "xori" 0 4 8, C4<001110>;
v000002e9419893b0_0 .var "ALUOp", 3 0;
v000002e941987c90_0 .var "ALUSrc", 0 0;
v000002e9419889b0_0 .var "MemReadEn", 0 0;
v000002e941989a90_0 .var "MemWriteEn", 0 0;
v000002e941988a50_0 .var "MemtoReg", 0 0;
v000002e941988190_0 .var "RegDst", 0 0;
v000002e941989450_0 .var "RegWriteEn", 0 0;
v000002e941988f50_0 .net "funct", 5 0, L_000002e941a081a0;  alias, 1 drivers
v000002e941988af0_0 .var "hlt", 0 0;
v000002e941988cd0_0 .net "opcode", 5 0, L_000002e941a078e0;  alias, 1 drivers
v000002e941988230_0 .net "rst", 0 0, v000002e941a09500_0;  alias, 1 drivers
E_000002e94197ff90 .event anyedge, v000002e941988230_0, v000002e941988cd0_0, v000002e941988f50_0;
S_000002e941913ce0 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000002e9419154a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002e941990710 .functor BUFZ 32, L_000002e941a629f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002e941988d70 .array "InstMem", 0 1023, 31 0;
v000002e9419891d0_0 .net *"_ivl_0", 31 0, L_000002e941a629f0;  1 drivers
v000002e941989630_0 .net *"_ivl_3", 9 0, L_000002e941a621d0;  1 drivers
v000002e941987bf0_0 .net *"_ivl_4", 11 0, L_000002e941a62bd0;  1 drivers
L_000002e941a09ff8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002e941988e10_0 .net *"_ivl_7", 1 0, L_000002e941a09ff8;  1 drivers
v000002e941988eb0_0 .net "address", 31 0, v000002e941a00270_0;  alias, 1 drivers
v000002e9419882d0_0 .var/i "i", 31 0;
v000002e9419896d0_0 .net "q", 31 0, L_000002e941990710;  alias, 1 drivers
L_000002e941a629f0 .array/port v000002e941988d70, L_000002e941a62bd0;
L_000002e941a621d0 .part v000002e941a00270_0, 0, 10;
L_000002e941a62bd0 .concat [ 10 2 0 0], L_000002e941a621d0, L_000002e941a09ff8;
S_000002e9418fe920 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000002e9419154a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002e941990240 .functor BUFZ 32, L_000002e941a635d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002e941990a90 .functor BUFZ 32, L_000002e941a62c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002e9419fb6e0_1 .array/port v000002e9419fb6e0, 1;
L_000002e9419901d0 .functor BUFZ 32, v000002e9419fb6e0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002e9419fb6e0_2 .array/port v000002e9419fb6e0, 2;
L_000002e941990390 .functor BUFZ 32, v000002e9419fb6e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002e9419fb6e0_3 .array/port v000002e9419fb6e0, 3;
L_000002e941990160 .functor BUFZ 32, v000002e9419fb6e0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002e9419fb6e0_4 .array/port v000002e9419fb6e0, 4;
L_000002e94198fd00 .functor BUFZ 32, v000002e9419fb6e0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002e9419fb6e0_5 .array/port v000002e9419fb6e0, 5;
L_000002e941990400 .functor BUFZ 32, v000002e9419fb6e0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002e9419fb6e0_6 .array/port v000002e9419fb6e0, 6;
L_000002e94198fde0 .functor BUFZ 32, v000002e9419fb6e0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002e94195c810_0 .net *"_ivl_0", 31 0, L_000002e941a635d0;  1 drivers
v000002e9419fae20_0 .net *"_ivl_10", 6 0, L_000002e941a63170;  1 drivers
L_000002e941a0a0d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002e9419fa380_0 .net *"_ivl_13", 1 0, L_000002e941a0a0d0;  1 drivers
v000002e9419fb500_0 .net *"_ivl_2", 6 0, L_000002e941a62db0;  1 drivers
L_000002e941a0a088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002e9419fb5a0_0 .net *"_ivl_5", 1 0, L_000002e941a0a088;  1 drivers
v000002e9419fa6a0_0 .net *"_ivl_8", 31 0, L_000002e941a62c70;  1 drivers
v000002e9419fa740_0 .net "clk", 0 0, L_000002e941990940;  alias, 1 drivers
v000002e9419fa420_0 .var/i "i", 31 0;
v000002e9419fb8c0_0 .net "readData1", 31 0, L_000002e941990240;  alias, 1 drivers
v000002e9419fb640_0 .net "readData2", 31 0, L_000002e941990a90;  alias, 1 drivers
v000002e9419fb460_0 .net "readRegister1", 4 0, L_000002e941a07fc0;  alias, 1 drivers
v000002e9419fbaa0_0 .net "readRegister2", 4 0, L_000002e941a087e0;  alias, 1 drivers
v000002e9419fb6e0 .array "registers", 31 0, 31 0;
v000002e9419fb0a0_0 .net "regs0", 31 0, L_000002e9419901d0;  alias, 1 drivers
v000002e9419faec0_0 .net "regs1", 31 0, L_000002e941990390;  alias, 1 drivers
v000002e9419fab00_0 .net "regs2", 31 0, L_000002e941990160;  alias, 1 drivers
v000002e9419faa60_0 .net "regs3", 31 0, L_000002e94198fd00;  alias, 1 drivers
v000002e9419fb780_0 .net "regs4", 31 0, L_000002e941990400;  alias, 1 drivers
v000002e9419face0_0 .net "regs5", 31 0, L_000002e94198fde0;  alias, 1 drivers
v000002e9419fa2e0_0 .net "rst", 0 0, v000002e941a09500_0;  alias, 1 drivers
v000002e9419fb320_0 .net "we", 0 0, v000002e941989450_0;  alias, 1 drivers
v000002e9419fa100_0 .net "writeData", 31 0, L_000002e941a67a70;  alias, 1 drivers
v000002e9419fa560_0 .net "writeRegister", 4 0, L_000002e941a630d0;  alias, 1 drivers
E_000002e941980610/0 .event negedge, v000002e941988230_0;
E_000002e941980610/1 .event posedge, v000002e9419fa740_0;
E_000002e941980610 .event/or E_000002e941980610/0, E_000002e941980610/1;
L_000002e941a635d0 .array/port v000002e9419fb6e0, L_000002e941a62db0;
L_000002e941a62db0 .concat [ 5 2 0 0], L_000002e941a07fc0, L_000002e941a0a088;
L_000002e941a62c70 .array/port v000002e9419fb6e0, L_000002e941a63170;
L_000002e941a63170 .concat [ 5 2 0 0], L_000002e941a087e0, L_000002e941a0a0d0;
S_000002e9418feab0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002e9418fe920;
 .timescale 0 0;
v000002e94195d7b0_0 .var/i "i", 31 0;
S_000002e941946e90 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000002e9419154a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002e941980650 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002e9419900f0 .functor NOT 1, v000002e941988190_0, C4<0>, C4<0>, C4<0>;
v000002e9419fa7e0_0 .net *"_ivl_0", 0 0, L_000002e9419900f0;  1 drivers
v000002e9419fa1a0_0 .net "in1", 4 0, L_000002e941a087e0;  alias, 1 drivers
v000002e9419fb3c0_0 .net "in2", 4 0, L_000002e941a08920;  alias, 1 drivers
v000002e9419fa600_0 .net "out", 4 0, L_000002e941a630d0;  alias, 1 drivers
v000002e9419fa880_0 .net "s", 0 0, v000002e941988190_0;  alias, 1 drivers
L_000002e941a630d0 .functor MUXZ 5, L_000002e941a08920, L_000002e941a087e0, L_000002e9419900f0, C4<>;
S_000002e941947020 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000002e9419154a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002e941980690 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002e94194ace0 .functor NOT 1, v000002e941988a50_0, C4<0>, C4<0>, C4<0>;
v000002e9419fa4c0_0 .net *"_ivl_0", 0 0, L_000002e94194ace0;  1 drivers
v000002e9419fb000_0 .net "in1", 31 0, v000002e9419fb820_0;  alias, 1 drivers
v000002e9419fad80_0 .net "in2", 31 0, v000002e941a00ef0_0;  alias, 1 drivers
v000002e9419faf60_0 .net "out", 31 0, L_000002e941a67a70;  alias, 1 drivers
v000002e9419fbc80_0 .net "s", 0 0, v000002e941988a50_0;  alias, 1 drivers
L_000002e941a67a70 .functor MUXZ 32, v000002e941a00ef0_0, v000002e9419fb820_0, L_000002e94194ace0, C4<>;
S_000002e9418f6af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000002e9419154a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002e9418f6c80 .param/l "ADD" 0 9 12, C4<0000>;
P_000002e9418f6cb8 .param/l "AND" 0 9 12, C4<0010>;
P_000002e9418f6cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002e9418f6d28 .param/l "OR" 0 9 12, C4<0011>;
P_000002e9418f6d60 .param/l "SGT" 0 9 12, C4<0111>;
P_000002e9418f6d98 .param/l "SLL" 0 9 12, C4<1000>;
P_000002e9418f6dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002e9418f6e08 .param/l "SRL" 0 9 12, C4<1001>;
P_000002e9418f6e40 .param/l "SUB" 0 9 12, C4<0001>;
P_000002e9418f6e78 .param/l "XOR" 0 9 12, C4<0100>;
P_000002e9418f6eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002e9418f6ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002e941a0a550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002e9419fa060_0 .net/2u *"_ivl_0", 31 0, L_000002e941a0a550;  1 drivers
v000002e9419fa920_0 .net "opSel", 3 0, v000002e9419893b0_0;  alias, 1 drivers
v000002e9419fb280_0 .net "operand1", 31 0, L_000002e941a67930;  alias, 1 drivers
v000002e9419fb1e0_0 .net "operand2", 31 0, L_000002e941a624f0;  alias, 1 drivers
v000002e9419fb820_0 .var "result", 31 0;
v000002e9419fb960_0 .net "zero", 0 0, L_000002e941a679d0;  alias, 1 drivers
E_000002e9419806d0 .event anyedge, v000002e9419893b0_0, v000002e9419fb280_0, v000002e9419880f0_0;
L_000002e941a679d0 .cmp/eq 32, v000002e9419fb820_0, L_000002e941a0a550;
S_000002e94192aec0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000002e9419154a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002e9419ae730 .param/l "RType" 0 4 2, C4<000000>;
P_000002e9419ae768 .param/l "add" 0 4 5, C4<100000>;
P_000002e9419ae7a0 .param/l "addi" 0 4 8, C4<001000>;
P_000002e9419ae7d8 .param/l "addu" 0 4 5, C4<100001>;
P_000002e9419ae810 .param/l "and_" 0 4 5, C4<100100>;
P_000002e9419ae848 .param/l "andi" 0 4 8, C4<001100>;
P_000002e9419ae880 .param/l "beq" 0 4 10, C4<000100>;
P_000002e9419ae8b8 .param/l "bne" 0 4 10, C4<000101>;
P_000002e9419ae8f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002e9419ae928 .param/l "j" 0 4 12, C4<000010>;
P_000002e9419ae960 .param/l "jal" 0 4 12, C4<000011>;
P_000002e9419ae998 .param/l "jr" 0 4 6, C4<001000>;
P_000002e9419ae9d0 .param/l "lw" 0 4 8, C4<100011>;
P_000002e9419aea08 .param/l "nor_" 0 4 5, C4<100111>;
P_000002e9419aea40 .param/l "or_" 0 4 5, C4<100101>;
P_000002e9419aea78 .param/l "ori" 0 4 8, C4<001101>;
P_000002e9419aeab0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002e9419aeae8 .param/l "sll" 0 4 6, C4<000000>;
P_000002e9419aeb20 .param/l "slt" 0 4 5, C4<101010>;
P_000002e9419aeb58 .param/l "slti" 0 4 8, C4<101010>;
P_000002e9419aeb90 .param/l "srl" 0 4 6, C4<000010>;
P_000002e9419aebc8 .param/l "sub" 0 4 5, C4<100010>;
P_000002e9419aec00 .param/l "subu" 0 4 5, C4<100011>;
P_000002e9419aec38 .param/l "sw" 0 4 8, C4<101011>;
P_000002e9419aec70 .param/l "xor_" 0 4 5, C4<100110>;
P_000002e9419aeca8 .param/l "xori" 0 4 8, C4<001110>;
v000002e9419fa9c0_0 .var "PCsrc", 1 0;
v000002e9419faba0_0 .net "excep_flag", 0 0, o000002e9419b1888;  alias, 0 drivers
v000002e9419fa240_0 .net "funct", 5 0, L_000002e941a081a0;  alias, 1 drivers
v000002e9419fbf00_0 .net "opcode", 5 0, L_000002e941a078e0;  alias, 1 drivers
v000002e9419fba00_0 .net "operand1", 31 0, L_000002e941990240;  alias, 1 drivers
v000002e9419fbb40_0 .net "operand2", 31 0, L_000002e941a624f0;  alias, 1 drivers
v000002e9419fac40_0 .net "rst", 0 0, v000002e941a09500_0;  alias, 1 drivers
E_000002e941980910/0 .event anyedge, v000002e941988230_0, v000002e9419faba0_0, v000002e941988cd0_0, v000002e9419fb8c0_0;
E_000002e941980910/1 .event anyedge, v000002e9419880f0_0, v000002e941988f50_0;
E_000002e941980910 .event/or E_000002e941980910/0, E_000002e941980910/1;
S_000002e9419aecf0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000002e9419154a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002e9419fbbe0 .array "DataMem", 0 1023, 31 0;
v000002e9419fb140_0 .net "address", 31 0, v000002e9419fb820_0;  alias, 1 drivers
v000002e9419fbd20_0 .net "clock", 0 0, L_000002e941990940;  alias, 1 drivers
v000002e9419fbdc0_0 .net "data", 31 0, L_000002e941990a90;  alias, 1 drivers
v000002e9419fbe60_0 .var/i "i", 31 0;
v000002e941a00ef0_0 .var "q", 31 0;
v000002e941a003b0_0 .net "rden", 0 0, v000002e9419889b0_0;  alias, 1 drivers
v000002e941a01990_0 .net "wren", 0 0, v000002e941989a90_0;  alias, 1 drivers
E_000002e941980810 .event negedge, v000002e9419fa740_0;
S_000002e94192b050 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000002e9419154a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002e941980710 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002e941a01df0_0 .net "PCin", 31 0, L_000002e941a61af0;  alias, 1 drivers
v000002e941a00270_0 .var "PCout", 31 0;
v000002e941a00090_0 .net "clk", 0 0, L_000002e941990940;  alias, 1 drivers
v000002e941a00bd0_0 .net "rst", 0 0, v000002e941a09500_0;  alias, 1 drivers
    .scope S_000002e94192aec0;
T_0 ;
    %wait E_000002e941980910;
    %load/vec4 v000002e9419fac40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002e9419fa9c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002e9419faba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002e9419fa9c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002e9419fbf00_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002e9419fba00_0;
    %load/vec4 v000002e9419fbb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002e9419fbf00_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002e9419fba00_0;
    %load/vec4 v000002e9419fbb40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002e9419fbf00_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002e9419fbf00_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002e9419fbf00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002e9419fa240_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002e9419fa9c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002e9419fa9c0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002e94192b050;
T_1 ;
    %wait E_000002e941980610;
    %load/vec4 v000002e941a00bd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002e941a00270_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002e941a01df0_0;
    %assign/vec4 v000002e941a00270_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002e941913ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002e9419882d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002e9419882d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002e9419882d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %load/vec4 v000002e9419882d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002e9419882d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e941988d70, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002e941913b50;
T_3 ;
    %wait E_000002e94197ff90;
    %load/vec4 v000002e941988230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002e941988af0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e941987c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e941989450_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e941989a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e941988a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002e9419889b0_0, 0;
    %assign/vec4 v000002e941988190_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002e941988af0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002e9419893b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002e941987c90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002e941989450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002e941989a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002e941988a50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002e9419889b0_0, 0, 1;
    %store/vec4 v000002e941988190_0, 0, 1;
    %load/vec4 v000002e941988cd0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941988af0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941988190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941989450_0, 0;
    %load/vec4 v000002e941988f50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941987c90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941987c90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941989450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941988190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941987c90_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941989450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002e941988190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941987c90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941989450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941987c90_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941989450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941987c90_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941989450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941987c90_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941989450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941987c90_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e9419889b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941989450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941987c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941988a50_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941989a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002e941987c90_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002e9419893b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002e9418fe920;
T_4 ;
    %wait E_000002e941980610;
    %fork t_1, S_000002e9418feab0;
    %jmp t_0;
    .scope S_000002e9418feab0;
t_1 ;
    %load/vec4 v000002e9419fa2e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002e94195d7b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002e94195d7b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002e94195d7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e9419fb6e0, 0, 4;
    %load/vec4 v000002e94195d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002e94195d7b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002e9419fb320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002e9419fa100_0;
    %load/vec4 v000002e9419fa560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e9419fb6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e9419fb6e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002e9418fe920;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002e9418fe920;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002e9419fa420_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002e9419fa420_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002e9419fa420_0;
    %ix/getv/s 4, v000002e9419fa420_0;
    %load/vec4a v000002e9419fb6e0, 4;
    %ix/getv/s 4, v000002e9419fa420_0;
    %load/vec4a v000002e9419fb6e0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002e9419fa420_0;
    %addi 1, 0, 32;
    %store/vec4 v000002e9419fa420_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002e9418f6af0;
T_6 ;
    %wait E_000002e9419806d0;
    %load/vec4 v000002e9419fa920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002e9419fb820_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002e9419fb280_0;
    %load/vec4 v000002e9419fb1e0_0;
    %add;
    %assign/vec4 v000002e9419fb820_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002e9419fb280_0;
    %load/vec4 v000002e9419fb1e0_0;
    %sub;
    %assign/vec4 v000002e9419fb820_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002e9419fb280_0;
    %load/vec4 v000002e9419fb1e0_0;
    %and;
    %assign/vec4 v000002e9419fb820_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002e9419fb280_0;
    %load/vec4 v000002e9419fb1e0_0;
    %or;
    %assign/vec4 v000002e9419fb820_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002e9419fb280_0;
    %load/vec4 v000002e9419fb1e0_0;
    %xor;
    %assign/vec4 v000002e9419fb820_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002e9419fb280_0;
    %load/vec4 v000002e9419fb1e0_0;
    %or;
    %inv;
    %assign/vec4 v000002e9419fb820_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002e9419fb280_0;
    %load/vec4 v000002e9419fb1e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002e9419fb820_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002e9419fb1e0_0;
    %load/vec4 v000002e9419fb280_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002e9419fb820_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002e9419fb280_0;
    %ix/getv 4, v000002e9419fb1e0_0;
    %shiftl 4;
    %assign/vec4 v000002e9419fb820_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002e9419fb280_0;
    %ix/getv 4, v000002e9419fb1e0_0;
    %shiftr 4;
    %assign/vec4 v000002e9419fb820_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002e9419aecf0;
T_7 ;
    %wait E_000002e941980810;
    %load/vec4 v000002e941a003b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002e9419fb140_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002e9419fbbe0, 4;
    %assign/vec4 v000002e941a00ef0_0, 0;
T_7.0 ;
    %load/vec4 v000002e941a01990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002e9419fbdc0_0;
    %ix/getv 3, v000002e9419fb140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002e9419fbbe0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002e9419aecf0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000002e9419aecf0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002e9419fbe60_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002e9419fbe60_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002e9419fbe60_0;
    %load/vec4a v000002e9419fbbe0, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000002e9419fbe60_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002e9419fbe60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002e9419fbe60_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002e9419154a0;
T_10 ;
    %wait E_000002e941980610;
    %load/vec4 v000002e941a091e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002e941a06b00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002e941a06b00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002e941a06b00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002e941998c10;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e941a086a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e941a09500_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002e941998c10;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002e941a086a0_0;
    %inv;
    %assign/vec4 v000002e941a086a0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002e941998c10;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./BubbleSort(Silicor_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002e941a09500_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002e941a09500_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002e941a07de0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
