V 000040 55 503 1580965253746 comp_defs
(_unit VHDL(comp_defs 0 97)
	(_version vde)
	(_time 1580965253747 2020.02.05 23:00:53)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\))
	(_parameters tan)
	(_code b8bfeaece6efb8afeeb9fee2edbebdbebebfbbbebb)
	(_object
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000044 55 2164          1580965253759 imp
(_unit VHDL(pselect_f 0 456(imp 0 476))
	(_version vde)
	(_time 1580965253760 2020.02.05 23:00:53)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\))
	(_parameters tan)
	(_code c8ce999cc39f99de9e98dd929acfcccd9ecececfc8)
	(_ent
		(_time 1580965253757)
	)
	(_generate XST_WA 0 520(_if 4)
		(_object
			(_prcs
				(line__521(_arch 1 0 521(_assignment(_trgt(2))(_sens(0(_range 5))(1))(_read(0(_range 6))))))
			)
		)
	)
	(_generate PASS_ON_GEN 0 525(_if 7)
		(_object
			(_prcs
				(line__526(_arch 2 0 526(_assignment(_alias((CS)(AValid)))(_simpleassign BUF)(_trgt(2))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen(_int C_AB -1 0 459 \9\ (_ent gms((i 9)))))
		(_gen(_int C_AW -1 0 460 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 461(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_BAR 0 0 461(_ent)))
		(_type(_int ~STRING~12 0 462(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 1 0 462(_ent(_string \"nofamily"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AW-1}~12 0 465(_array -2((_to i 0 c 8)))))
		(_port(_int A 2 0 465(_ent(_in))))
		(_port(_int AValid -2 0 466(_ent(_in))))
		(_port(_int CS -2 0 467(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_BAR'length-1}~13 0 492(_array -2((_to i 0 c 9)))))
		(_cnst(_int BAR 3 0 492(_arch gms(_code 10))))
		(_type(_int bo2sl_type 0 494(_array -2((_to i 0 i 1(_enum -4))))))
		(_cnst(_int bo2sl 4 0 495(_arch((0(i 2))(1(i 3))))))
		(_prcs
			(line__508(_arch 0 0 508(_assertion(_mon))))
		)
		(_subprogram
			(_int min 3 0 497(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1818588016 1601463141 1701257318 1769104750 1919230051 980578162 1598236704 1008747073 1598234685 659702082 1735288172 539584628 543452769 1096762152 1027350594 1096762144 1679829335 544433519 544501614 1684828008 46)
	)
	(_model . imp 11 -1)
)
V 000044 55 2200          1580965253768 imp
(_unit VHDL(counter_f 0 647(imp 0 669))
	(_version vde)
	(_time 1580965253769 2020.02.05 23:00:53)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\))
	(_parameters tan)
	(_code c8cf9a9d969e99de9b9cdc929ccfcacd9ececececb)
	(_ent
		(_time 1580965253766)
	)
	(_object
		(_gen(_int C_NUM_BITS -1 0 649 \9\ (_ent gms((i 9)))))
		(_type(_int ~STRING~12 0 650(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 650(_ent(_string \"nofamily"\))))
		(_port(_int Clk -3 0 654(_ent(_in)(_event))))
		(_port(_int Rst -3 0 655(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_BITS-1~downto~0}~12 0 656(_array -3((_dto c 5 i 0)))))
		(_port(_int Load_In 1 0 656(_ent(_in))))
		(_port(_int Count_Enable -3 0 657(_ent(_in))))
		(_port(_int Count_Load -3 0 658(_ent(_in))))
		(_port(_int Count_Down -3 0 659(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_BITS-1~downto~0}~122 0 660(_array -3((_dto c 6 i 0)))))
		(_port(_int Count_Out 2 0 660(_ent(_out))))
		(_port(_int Carry_Out -3 0 661(_ent(_out))))
		(_type(_int ~UNSIGNED{C_NUM_BITS~downto~0}~13 0 698(_array -3((_dto c 7 i 0)))))
		(_sig(_int icount_out 3 0 698(_arch(_uni))))
		(_sig(_int icount_out_x 3 0 699(_arch(_uni))))
		(_sig(_int load_in_x 3 0 700(_arch(_uni))))
		(_prcs
			(line__716(_arch 0 0 716(_assignment(_trgt(10))(_sens(2)))))
			(line__720(_arch 1 0 720(_assignment(_trgt(9))(_sens(8(_range 8)))(_read(8(_range 9))))))
			(CNTR_PROC(_arch 2 0 726(_prcs(_simple)(_trgt(8))(_sens(0))(_read(1)(3)(4)(5)(9)(10)))))
			(line__741(_arch 3 0 741(_assignment(_trgt(7))(_sens(8(_object 0)))(_read(8(_object 0))))))
			(line__742(_arch 4 0 742(_assignment(_trgt(6))(_sens(8(_range 10)))(_read(8(_range 11))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_part (8(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . imp 12 -1)
)
V 000055 55 5344          1580965254062 implementation
(_unit VHDL(soft_reset 0 842(implementation 0 874))
	(_version vde)
	(_time 1580965254063 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code f1f7a0a1a6a6a3e6a6a5b7aaa2f7f4f6f2f7f4f6f5)
	(_ent
		(_time 1580965254053)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDRSE
			(_object
				(_gen(_int INIT -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_CE_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_S_INVERTED -3 1 66343(_ent((i 0)))))
				(_port(_int Q -4 1 66343(_ent (_out))))
				(_port(_int C -4 1 66343(_ent (_in))))
				(_port(_int CE -4 1 66343(_ent (_in))))
				(_port(_int D -4 1 66343(_ent (_in))))
				(_port(_int R -4 1 66343(_ent (_in))))
				(_port(_int S -4 1 66343(_ent (_in))))
			)
		)
	)
	(_generate RESET_FLOPS 0 1001(_for 4 )
		(_inst RST_FLOPS 0 1005(_comp .unisim.VCOMPONENTS.FDRSE)
			(_port
				((Q)(flop_q_chain(_index 12)))
				((C)(Bus2IP_Clk))
				((CE)((i 3)))
				((D)(flop_q_chain(_object 4)))
				((R)(Bus2IP_Reset))
				((S)(reset_trig))
			)
			(_use(_ent unisim FDRSE)
				(_gen
					((IS_C_INVERTED)((i 0)))
					((IS_CE_INVERTED)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((R)(R))
					((S)(S))
					((D)(D))
				)
			)
		)
		(_object
			(_cnst(_int index 4 0 1001(_arch)))
		)
	)
	(_inst FF_WRACK 0 1028(_comp .unisim.VCOMPONENTS.FDRSE)
		(_port
			((Q)(wrack))
			((C)(Bus2IP_Clk))
			((CE)((i 3)))
			((D)(wrack_ff_chain))
			((R)(Bus2IP_Reset))
			((S)((i 2)))
		)
		(_use(_ent unisim FDRSE)
			(_gen
				((IS_C_INVERTED)((i 0)))
				((IS_CE_INVERTED)((i 0)))
			)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
			)
		)
	)
	(_object
		(_gen(_int C_SIPIF_DWIDTH -1 0 844 \32\ (_ent gms((i 32)))))
		(_gen(_int C_RESET_WIDTH -1 0 847 \4\ (_ent gms((i 4)))))
		(_port(_int Bus2IP_Reset -2 0 853(_ent(_in))))
		(_port(_int Bus2IP_Clk -2 0 854(_ent(_in)(_event))))
		(_port(_int Bus2IP_WrCE -2 0 855(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SIPIF_DWIDTH-1}~12 0 856(_array -2((_to i 0 c 13)))))
		(_port(_int Bus2IP_Data 0 0 856(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_SIPIF_DWIDTH/8}-1}~12 0 857(_array -2((_to i 0 c 14)))))
		(_port(_int Bus2IP_BE 1 0 857(_ent(_in))))
		(_port(_int Reset2IP_Reset -2 0 860(_ent(_out))))
		(_port(_int Reset2Bus_WrAck -2 0 863(_ent(_out))))
		(_port(_int Reset2Bus_Error -2 0 864(_ent(_out))))
		(_port(_int Reset2Bus_ToutSup -2 0 865(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 890(_array -2((_to i 0 i 3)))))
		(_cnst(_int RESET_MATCH 2 0 890(_arch(_string \"1010"\))))
		(_cnst(_int BE_MATCH -1 0 893(_arch((i 3)))))
		(_sig(_int sm_reset -2 0 899(_arch(_uni))))
		(_sig(_int error_reply -2 0 900(_arch(_uni))))
		(_sig(_int reset_wrack -2 0 901(_arch(_uni))))
		(_sig(_int reset_error -2 0 902(_arch(_uni))))
		(_sig(_int reset_trig -2 0 903(_arch(_uni))))
		(_sig(_int wrack -2 0 904(_arch(_uni))))
		(_sig(_int wrack_ff_chain -2 0 905(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_RESET_WIDTH}~13 0 906(_array -2((_to i 0 c 15)))))
		(_sig(_int flop_q_chain 3 0 906(_arch(_uni))))
		(_sig(_int data_is_non_reset_match -2 0 909(_arch(_uni))))
		(_sig(_int sw_rst_cond -2 0 910(_arch(_uni))))
		(_sig(_int sw_rst_cond_d1 -2 0 911(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_RESET_WIDTH-1~13 0 1001(_scalar (_to i 0 c 16))))
		(_prcs
			(line__920(_arch 0 0 920(_assignment(_alias((Reset2Bus_WrAck)(reset_wrack)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__921(_arch 1 0 921(_assignment(_alias((Reset2Bus_Error)(reset_error)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__922(_arch 2 0 922(_assignment(_alias((Reset2Bus_ToutSup)(sm_reset)))(_simpleassign BUF)(_trgt(8))(_sens(9)))))
			(line__925(_arch 3 0 925(_assignment(_trgt(11))(_sens(12)(14)))))
			(line__926(_arch 4 0 926(_assignment(_trgt(12))(_sens(17)(2)))))
			(line__927(_arch 5 0 927(_assignment(_trgt(5))(_sens(9)(0)))))
			(line__971(_arch 6 0 971(_assignment(_trgt(17))(_sens(3(_range 17))(4(3)))(_read(3(_range 18))))))
			(line__980(_arch 7 0 980(_assignment(_trgt(18))(_sens(17)(2)))))
			(RST_PULSE_PROC(_arch 8 0 982(_prcs(_trgt(13)(19))(_sens(1)(18)(19)(0))(_dssslsensitivity 1))))
			(line__995(_arch 9 0 995(_assignment(_trgt(16(0))))))
			(line__1019(_arch 10 0 1019(_assignment(_trgt(9))(_sens(16(_object 1)))(_read(16(_object 1))))))
			(line__1021(_arch 11 0 1021(_assignment(_trgt(15))(_sens(16(_index 19))(16(_object 1)))(_read(16(_object 1))(16(_index 20))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_part (16(_object 1))(16(_index 21))(16(_object 1))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . implementation 22 -1)
)
V 000044 55 41435         1580965254078 imp
(_unit VHDL(xip_cross_clk_sync 0 1161(imp 0 1233))
	(_version vde)
	(_time 1580965254079 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 01075a070957551457030b55135b060602060204570702)
	(_ent
		(_time 1580965254073)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDR
			(_object
				(_gen(_int INIT -3 1 66343(_ent((i 0)))))
				(_port(_int Q -4 1 66343(_ent (_out))))
				(_port(_int C -4 1 66343(_ent (_in))))
				(_port(_int D -4 1 66343(_ent (_in))))
				(_port(_int R -4 1 66343(_ent (_in))))
			)
		)
	)
	(_generate LOGIC_GENERATION_FDR 0 1348(_if 43)
		(_inst XFER_DONE_SYNC_SPI2AXI 0 1363(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(spiXfer_done_d1))
				((C)(S_AXI4_ACLK))
				((D)(spiXfer_done_cdc_from_spi_int_2))
				((R)(S_AXI4_ARESET))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst FER_DONE_SYNC_SPI2AXI_1 0 1371(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(spiXfer_done_d2))
				((C)(S_AXI4_ACLK))
				((D)(spiXfer_done_d1))
				((R)(S_AXI4_ARESET))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst FER_DONE_SYNC_SPI2AXI_2 0 1379(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(spiXfer_done_d3))
				((C)(S_AXI4_ACLK))
				((D)(spiXfer_done_d2))
				((R)(S_AXI4_ARESET))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst MST_MODF_SYNC_SPI2AXI 0 1389(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(mst_modf_err_d1))
				((C)(S_AXI_ACLK))
				((D)(mst_modf_err_cdc_from_spi))
				((R)(S_AXI_ARESETN))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst MST_MODF_SYNC_SPI2AXI_1 0 1397(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(mst_modf_err_d2))
				((C)(S_AXI_ACLK))
				((D)(mst_modf_err_d1))
				((R)(S_AXI_ARESETN))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst MST_MODF_SYNC_SPI2AXI4 0 1407(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(mst_modf_err_d3))
				((C)(S_AXI4_ACLK))
				((D)(mst_modf_err_cdc_from_spi))
				((R)(S_AXI4_ARESET))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst MST_MODF_SYNC_SPI2AXI4_1 0 1415(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(mst_modf_err_d4))
				((C)(S_AXI4_ACLK))
				((D)(mst_modf_err_d3))
				((R)(S_AXI4_ARESET))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst BYTE_XFER_SYNC_AXI2SPI 0 1425(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(byte_xfer_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(one_byte_xfer_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst BYTE_XFER_SYNC_AXI2SPI_1 0 1433(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(byte_xfer_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(byte_xfer_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst HW_XFER_SYNC_AXI2SPI 0 1444(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(hw_xfer_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(two_byte_xfer_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst HW_XFER_SYNC_AXI2SPI_1 0 1452(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(hw_xfer_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(hw_xfer_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst WORD_XFER_SYNC_AXI2SPI 0 1463(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(word_xfer_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(four_byte_xfer_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst WORD_XFER_SYNC_AXI2SPI_1 0 1471(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(word_xfer_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(word_xfer_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst LD_CMD_SYNC_AXI2SPI 0 1495(_comp .unisim.VCOMPONENTS.FDR)
			(_port
				((Q)(load_cmd_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(load_cmd_cdc_from_axi_int_2))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst LD_CMD_SYNC_AXI2SPI_1 0 1502(_comp .unisim.VCOMPONENTS.FDR)
			(_port
				((Q)(load_cmd_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(load_cmd_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst LD_CMD_SYNC_AXI2SPI_2 0 1509(_comp .unisim.VCOMPONENTS.FDR)
			(_port
				((Q)(load_cmd_cdc_from_axi_d3))
				((C)(EXT_SPI_CLK))
				((D)(load_cmd_cdc_from_axi_d2))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_generate TRANS_ADDR_SYNC_GEN 0 1520(_for 13 )
			(_inst TRANS_ADDR_SYNC_AXI2SPI_CDC 0 1527(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Transmit_Addr_cdc_from_axi_d1(_object 7)))
					((C)(EXT_SPI_CLK))
					((D)(Transmit_Addr_cdc_from_axi(_object 7)))
					((R)(Rst_from_axi_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_inst TRANS_ADDR_SYNC_AXI2SPI_1 0 1535(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Transmit_Addr_cdc_from_axi_d2(_object 7)))
					((C)(EXT_SPI_CLK))
					((D)(Transmit_Addr_cdc_from_axi_d1(_object 7)))
					((R)(Rst_from_axi_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_object
				(_cnst(_int i 13 0 1520(_arch)))
			)
		)
		(_inst CPOL_SYNC_AXI2SPI 0 1548(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(CPOL_cdc_to_spi_d1))
				((C)(EXT_SPI_CLK))
				((D)(CPOL_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst CPOL_SYNC_AXI2SPI_1 0 1556(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(CPOL_cdc_to_spi_d2))
				((C)(EXT_SPI_CLK))
				((D)(CPOL_cdc_to_spi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst CPHA_SYNC_AXI2SPI 0 1567(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(CPHA_cdc_to_spi_d1))
				((C)(EXT_SPI_CLK))
				((D)(CPHA_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst CPHA_SYNC_AXI2SPI_1 0 1575(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(CPHA_cdc_to_spi_d2))
				((C)(EXT_SPI_CLK))
				((D)(CPHA_cdc_to_spi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst LD_AXI_DATA_SYNC_AXI2SPI 0 1598(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(load_axi_data_cdc_to_spi_d1))
				((C)(EXT_SPI_CLK))
				((D)(ld_axi_data_cdc_from_axi_int_2))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst LD_AXI_DATA_SYNC_AXI2SPI_1 0 1606(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(load_axi_data_cdc_to_spi_d2))
				((C)(EXT_SPI_CLK))
				((D)(load_axi_data_cdc_to_spi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst LD_AXI_DATA_SYNC_AXI2SPI_2 0 1614(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(load_axi_data_cdc_to_spi_d3))
				((C)(EXT_SPI_CLK))
				((D)(load_axi_data_cdc_to_spi_d2))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_generate SS_SYNC_AXI_SPI_GEN 0 1624(_for 14 )
			(_inst SS_SYNC_AXI2SPI_CDC 0 1630(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(SS_cdc_from_spi_d1(_object 8)))
					((C)(EXT_SPI_CLK))
					((D)(SS_cdc_from_axi(_object 8)))
					((R)(Rst_from_axi_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 1)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_inst SS_SYNC_AXI2SPI_1 0 1638(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(SS_cdc_from_spi_d2(_object 8)))
					((C)(EXT_SPI_CLK))
					((D)(SS_cdc_from_spi_d1(_object 8)))
					((R)(Rst_from_axi_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 1)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_object
				(_cnst(_int i 14 0 1624(_arch)))
			)
		)
		(_inst TYP_OF_XFER_SYNC_AXI2SPI 0 1650(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(type_of_burst_cdc_to_spi_d1))
				((C)(EXT_SPI_CLK))
				((D)(type_of_burst_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst TYP_OF_XFER_SYNC_AXI2SPI_1 0 1658(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(type_of_burst_cdc_to_spi_d2))
				((C)(EXT_SPI_CLK))
				((D)(type_of_burst_cdc_to_spi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_generate AXI_LEN_SYNC_AXI_SPI_GEN 0 1670(_for 15 )
			(_inst AXI_LEN_SYNC_AXI2SPI 0 1676(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(axi_length_cdc_to_spi_d1(_object 9)))
					((C)(EXT_SPI_CLK))
					((D)(axi_length_cdc_from_axi(_object 9)))
					((R)(Rst_from_axi_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 1)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_inst AXI_LEN_SYNC_AXI2SPI_1 0 1684(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(axi_length_cdc_to_spi_d2(_object 9)))
					((C)(EXT_SPI_CLK))
					((D)(axi_length_cdc_to_spi_d1(_object 9)))
					((R)(Rst_from_axi_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 1)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_object
				(_cnst(_int i 15 0 1670(_arch)))
			)
		)
		(_generate DTR_LEN_SYNC_AXI_SPI_GEN 0 1695(_for 16 )
			(_inst DTR_LEN_SYNC_AXI2SPI 0 1701(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(dtr_length_cdc_from_axi_d1(_object 10)))
					((C)(EXT_SPI_CLK))
					((D)(dtr_length_cdc_from_axi(_object 10)))
					((R)(Rst_from_axi_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 1)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_inst DTR_LEN_SYNC_AXI2SPI_1 0 1709(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(dtr_length_cdc_from_axi_d2(_object 10)))
					((C)(EXT_SPI_CLK))
					((D)(dtr_length_cdc_from_axi_d1(_object 10)))
					((R)(Rst_from_axi_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 1)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_object
				(_cnst(_int i 16 0 1695(_arch)))
			)
		)
		(_inst Rx_FIFO_Full_SYNC_SPI2AXI 0 1721(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(rx_fifo_full_d1))
				((C)(S_AXI_ACLK))
				((D)(Rx_FIFO_Full_cdc_from_spi))
				((R)(S_AXI_ARESETN))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst Rx_FIFO_Full_SYNC_SPI2AXI_1 0 1729(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(rx_fifo_full_d2))
				((C)(S_AXI_ACLK))
				((D)(rx_fifo_full_d1))
				((R)(S_AXI_ARESETN))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst Rx_FIFO_Full_SYNC_SPI2AXI4 0 1740(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(rx_fifo_full_d3))
				((C)(S_AXI4_ACLK))
				((D)(Rx_FIFO_Full_cdc_from_spi))
				((R)(S_AXI4_ARESET))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst Rx_FIFO_Full_SYNC_SPI2AXI4_1 0 1748(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(rx_fifo_full_d4))
				((C)(S_AXI4_ACLK))
				((D)(rx_fifo_full_d3))
				((R)(S_AXI4_ARESET))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst WB_HPM_DONE_SYNC_SPI2AXI 0 1759(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(wb_hpm_done_cdc_from_spi_d1))
				((C)(S_AXI4_ACLK))
				((D)(wb_hpm_done_cdc_from_spi))
				((R)(S_AXI4_ARESET))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst WB_HPM_DONE_SYNC_SPI2AXI_1 0 1767(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(wb_hpm_done_cdc_from_spi_d2))
				((C)(S_AXI4_ACLK))
				((D)(wb_hpm_done_cdc_from_spi_d1))
				((R)(S_AXI4_ARESET))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_object
			(_type(_int ~INTEGER~range~C_SPI_MEM_ADDR_BITS-1~downto~0~13 0 1520(_scalar (_dto c 44 i 0))))
			(_type(_int ~INTEGER~range~{C_NUM_SS_BITS-1}~downto~0~13 0 1624(_scalar (_dto c 45 i 0))))
			(_type(_int ~INTEGER~range~7~downto~0~13 0 1670(_scalar (_dto i 7 i 0))))
			(_type(_int ~INTEGER~range~7~downto~0~134 0 1695(_scalar (_dto i 7 i 0))))
			(_prcs
				(SPI_XFER_DONE_STRETCH_1(_arch 0 0 1350(_prcs(_trgt(45))(_sens(0)(45)(5)(6))(_dssslsensitivity 1))))
				(line__1387(_arch 1 0 1387(_assignment(_trgt(7))(_sens(43)(44)))))
				(line__1405(_arch 2 0 1405(_assignment(_alias((mst_modf_err_cdc_to_axi)(mst_modf_err_d2)))(_simpleassign BUF)(_trgt(9))(_sens(55)))))
				(line__1423(_arch 3 0 1423(_assignment(_alias((mst_modf_err_cdc_to_axi4)(mst_modf_err_d4)))(_simpleassign BUF)(_trgt(10))(_sens(57)))))
				(line__1442(_arch 4 0 1442(_assignment(_alias((one_byte_xfer_cdc_to_spi)(byte_xfer_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(12))(_sens(47)))))
				(line__1461(_arch 5 0 1461(_assignment(_alias((two_byte_xfer_cdc_to_spi)(hw_xfer_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(14))(_sens(49)))))
				(line__1480(_arch 6 0 1480(_assignment(_alias((four_byte_xfer_cdc_to_spi)(word_xfer_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(16))(_sens(51)))))
				(LD_CMD_cdc_from_AXI_STRETCH(_arch 7 0 1482(_prcs(_trgt(76))(_sens(1)(76)(2)(19))(_dssslsensitivity 1))))
				(line__1516(_arch 8 0 1516(_assignment(_trgt(20))(_sens(74)(75)))))
				(line__1545(_arch 9 0 1545(_assignment(_trgt(18))(_sens(69)))))
				(line__1564(_arch 10 0 1564(_assignment(_alias((CPOL_cdc_to_spi)(CPOL_cdc_to_spi_d2)))(_simpleassign BUF)(_trgt(22))(_sens(63)))))
				(line__1583(_arch 11 0 1583(_assignment(_alias((CPHA_cdc_to_spi)(CPHA_cdc_to_spi_d2)))(_simpleassign BUF)(_trgt(24))(_sens(65)))))
				(LD_AXI_DATA_STRETCH(_arch 12 0 1585(_prcs(_trgt(81))(_sens(1)(81)(33)(2))(_dssslsensitivity 1))))
				(line__1622(_arch 13 0 1622(_assignment(_trgt(34))(_sens(67)(68)))))
				(line__1648(_arch 14 0 1648(_assignment(_trgt(26))(_sens(53)))))
				(line__1668(_arch 15 0 1668(_assignment(_alias((type_of_burst_cdc_to_spi)(type_of_burst_cdc_to_spi_d2)))(_simpleassign BUF)(_trgt(28))(_sens(72)))))
				(line__1693(_arch 16 0 1693(_assignment(_alias((axi_length_cdc_to_spi)(axi_length_cdc_to_spi_d2)))(_trgt(30))(_sens(61)))))
				(line__1718(_arch 17 0 1718(_assignment(_alias((dtr_length_cdc_to_spi)(dtr_length_cdc_from_axi_d2)))(_trgt(32))(_sens(59)))))
				(line__1737(_arch 18 0 1737(_assignment(_alias((Rx_FIFO_Full_cdc_to_axi)(rx_fifo_full_d2)))(_simpleassign BUF)(_trgt(36))(_sens(78)))))
				(line__1756(_arch 19 0 1756(_assignment(_alias((Rx_FIFO_Full_cdc_to_axi4)(rx_fifo_full_d4)))(_simpleassign BUF)(_trgt(37))(_sens(80)))))
				(line__1775(_arch 20 0 1775(_assignment(_alias((wb_hpm_done_cdc_to_axi)(wb_hpm_done_cdc_from_spi_d2)))(_simpleassign BUF)(_trgt(39))(_sens(83)))))
			)
		)
	)
	(_generate LOGIC_GENERATION_CDC 0 1780(_if 46)
		(_inst XFER_DONE_SYNC_SPI2AXI_CDC 0 1797(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 47))
				((C_RESET_STATE)(_code 48))
				((C_SINGLE_BIT)(_code 49))
				((C_FLOP_INPUT)(_code 50))
				((C_VECTOR_WIDTH)(_code 51))
				((C_MTBF_STAGES)(_code 52))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(spiXfer_done_cdc_from_spi_int_2))
				((prmry_vect_in)(_code 53))
				((scndry_aclk)(S_AXI4_ACLK))
				((scndry_resetn)(S_AXI4_ARESET))
				((scndry_out)(spiXfer_done_d2))
			)
		)
		(_inst MST_MODF_SYNC_SPI2AXI_CDC 0 1834(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 54))
				((C_RESET_STATE)(_code 55))
				((C_SINGLE_BIT)(_code 56))
				((C_FLOP_INPUT)(_code 57))
				((C_VECTOR_WIDTH)(_code 58))
				((C_MTBF_STAGES)(_code 59))
			)
			(_port
				((prmry_aclk)(S_AXI_ACLK))
				((prmry_resetn)(S_AXI_ARESETN))
				((prmry_in)(mst_modf_err_cdc_from_spi))
				((prmry_vect_in)(_code 60))
				((scndry_aclk)(S_AXI_ACLK))
				((scndry_resetn)(S_AXI_ARESETN))
				((scndry_out)(mst_modf_err_cdc_to_axi))
			)
		)
		(_inst MST_MODF_SYNC_SPI2AXI4_CDC 0 1856(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 61))
				((C_RESET_STATE)(_code 62))
				((C_SINGLE_BIT)(_code 63))
				((C_FLOP_INPUT)(_code 64))
				((C_VECTOR_WIDTH)(_code 65))
				((C_MTBF_STAGES)(_code 66))
			)
			(_port
				((prmry_aclk)(S_AXI4_ACLK))
				((prmry_resetn)(S_AXI4_ARESET))
				((prmry_in)(mst_modf_err_cdc_from_spi))
				((prmry_vect_in)(_code 67))
				((scndry_aclk)(S_AXI4_ACLK))
				((scndry_resetn)(S_AXI4_ARESET))
				((scndry_out)(mst_modf_err_cdc_to_axi4))
			)
		)
		(_inst BYTE_XFER_SYNC_AXI2SPI_CDC 0 1877(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 68))
				((C_RESET_STATE)(_code 69))
				((C_SINGLE_BIT)(_code 70))
				((C_FLOP_INPUT)(_code 71))
				((C_VECTOR_WIDTH)(_code 72))
				((C_MTBF_STAGES)(_code 73))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(one_byte_xfer_cdc_from_axi))
				((prmry_vect_in)(_code 74))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(one_byte_xfer_cdc_to_spi))
			)
		)
		(_inst HW_XFER_SYNC_AXI2SPI_CDC 0 1897(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 75))
				((C_RESET_STATE)(_code 76))
				((C_SINGLE_BIT)(_code 77))
				((C_FLOP_INPUT)(_code 78))
				((C_VECTOR_WIDTH)(_code 79))
				((C_MTBF_STAGES)(_code 80))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(two_byte_xfer_cdc_from_axi))
				((prmry_vect_in)(_code 81))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(two_byte_xfer_cdc_to_spi))
			)
		)
		(_inst WORD_XFER_SYNC_AXI2SPI_CDC 0 1918(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 82))
				((C_RESET_STATE)(_code 83))
				((C_SINGLE_BIT)(_code 84))
				((C_FLOP_INPUT)(_code 85))
				((C_VECTOR_WIDTH)(_code 86))
				((C_MTBF_STAGES)(_code 87))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(four_byte_xfer_cdc_from_axi))
				((prmry_vect_in)(_code 88))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(four_byte_xfer_cdc_to_spi))
			)
		)
		(_inst LD_CMD_SYNC_AXI2SPI_CDC 0 1953(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 89))
				((C_RESET_STATE)(_code 90))
				((C_SINGLE_BIT)(_code 91))
				((C_FLOP_INPUT)(_code 92))
				((C_VECTOR_WIDTH)(_code 93))
				((C_MTBF_STAGES)(_code 94))
			)
			(_port
				((prmry_aclk)(S_AXI4_ACLK))
				((prmry_resetn)(S_AXI4_ARESET))
				((prmry_in)(load_cmd_cdc_from_axi_int_2))
				((prmry_vect_in)(_code 95))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(load_cmd_cdc_from_axi_d2))
			)
		)
		(_generate TRANS_ADDR_SYNC_GEN_CDC 0 1992(_for 17 )
			(_inst TRANS_ADDR_SYNC_AXI2SPI_CDC 0 2000(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 96))
					((C_RESET_STATE)(_code 97))
					((C_SINGLE_BIT)(_code 98))
					((C_FLOP_INPUT)(_code 99))
					((C_VECTOR_WIDTH)(_code 100))
					((C_MTBF_STAGES)(_code 101))
				)
				(_port
					((prmry_aclk)(EXT_SPI_CLK))
					((prmry_resetn)(Rst_from_axi_cdc_to_spi))
					((prmry_in)(Transmit_Addr_cdc_from_axi(_object 11)))
					((prmry_vect_in)(_code 102))
					((scndry_aclk)(EXT_SPI_CLK))
					((scndry_resetn)(Rst_from_axi_cdc_to_spi))
					((scndry_out)(Transmit_Addr_cdc_from_axi_d2(_object 11)))
				)
			)
			(_object
				(_cnst(_int i 17 0 1992(_arch)))
			)
		)
		(_inst CPOL_SYNC_AXI2SPI_CDC 0 2025(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 103))
				((C_RESET_STATE)(_code 104))
				((C_SINGLE_BIT)(_code 105))
				((C_FLOP_INPUT)(_code 106))
				((C_VECTOR_WIDTH)(_code 107))
				((C_MTBF_STAGES)(_code 108))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(CPOL_cdc_from_axi))
				((prmry_vect_in)(_code 109))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(CPOL_cdc_to_spi))
			)
		)
		(_inst CPHA_SYNC_AXI2SPI_CDC 0 2048(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 110))
				((C_RESET_STATE)(_code 111))
				((C_SINGLE_BIT)(_code 112))
				((C_FLOP_INPUT)(_code 113))
				((C_VECTOR_WIDTH)(_code 114))
				((C_MTBF_STAGES)(_code 115))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(CPHA_cdc_from_axi))
				((prmry_vect_in)(_code 116))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(CPHA_cdc_to_spi))
			)
		)
		(_inst LD_AXI_DATA_SYNC_AXI2SPI_CDC 0 2084(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 117))
				((C_RESET_STATE)(_code 118))
				((C_SINGLE_BIT)(_code 119))
				((C_FLOP_INPUT)(_code 120))
				((C_VECTOR_WIDTH)(_code 121))
				((C_MTBF_STAGES)(_code 122))
			)
			(_port
				((prmry_aclk)(S_AXI4_ACLK))
				((prmry_resetn)(S_AXI4_ARESET))
				((prmry_in)(ld_axi_data_cdc_from_axi_int_2))
				((prmry_vect_in)(_code 123))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(load_axi_data_cdc_to_spi_d2))
			)
		)
		(_generate SS_SYNC_AXI_SPI_GEN_CDC 0 2121(_for 18 )
			(_inst SS_SYNC_AXI2SPI_CDC 0 2126(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 124))
					((C_RESET_STATE)(_code 125))
					((C_SINGLE_BIT)(_code 126))
					((C_FLOP_INPUT)(_code 127))
					((C_VECTOR_WIDTH)(_code 128))
					((C_MTBF_STAGES)(_code 129))
				)
				(_port
					((prmry_aclk)(EXT_SPI_CLK))
					((prmry_resetn)(Rst_from_axi_cdc_to_spi))
					((prmry_in)(SS_cdc_from_axi(_object 12)))
					((prmry_vect_in)(_code 130))
					((scndry_aclk)(EXT_SPI_CLK))
					((scndry_resetn)(Rst_from_axi_cdc_to_spi))
					((scndry_out)(SS_cdc_from_spi_d2(_object 12)))
				)
			)
			(_object
				(_cnst(_int i 18 0 2121(_arch)))
			)
		)
		(_inst TYP_OF_XFER_SYNC_AXI2SPI_CDC 0 2152(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 131))
				((C_RESET_STATE)(_code 132))
				((C_SINGLE_BIT)(_code 133))
				((C_FLOP_INPUT)(_code 134))
				((C_VECTOR_WIDTH)(_code 135))
				((C_MTBF_STAGES)(_code 136))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(type_of_burst_cdc_from_axi))
				((prmry_vect_in)(_code 137))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(type_of_burst_cdc_to_spi))
			)
		)
		(_generate AXI_LEN_SYNC_AXI_SPI_GEN_CDC 0 2174(_for 19 )
			(_inst AXI_LEN_SYNC_AXI2SPI_CDC 0 2180(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 138))
					((C_RESET_STATE)(_code 139))
					((C_SINGLE_BIT)(_code 140))
					((C_FLOP_INPUT)(_code 141))
					((C_VECTOR_WIDTH)(_code 142))
					((C_MTBF_STAGES)(_code 143))
				)
				(_port
					((prmry_aclk)(EXT_SPI_CLK))
					((prmry_resetn)(Rst_from_axi_cdc_to_spi))
					((prmry_in)(axi_length_cdc_from_axi(_object 13)))
					((prmry_vect_in)(_code 144))
					((scndry_aclk)(EXT_SPI_CLK))
					((scndry_resetn)(Rst_from_axi_cdc_to_spi))
					((scndry_out)(axi_length_cdc_to_spi_d2(_object 13)))
				)
			)
			(_object
				(_cnst(_int i 19 0 2174(_arch)))
			)
		)
		(_generate DTR_LEN_SYNC_AXI_SPI_GEN_CDC 0 2204(_for 20 )
			(_inst DTR_LEN_SYNC_AXI2SPI_CDC 0 2210(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 145))
					((C_RESET_STATE)(_code 146))
					((C_SINGLE_BIT)(_code 147))
					((C_FLOP_INPUT)(_code 148))
					((C_VECTOR_WIDTH)(_code 149))
					((C_MTBF_STAGES)(_code 150))
				)
				(_port
					((prmry_aclk)(EXT_SPI_CLK))
					((prmry_resetn)(Rst_from_axi_cdc_to_spi))
					((prmry_in)(dtr_length_cdc_from_axi(_object 14)))
					((prmry_vect_in)(_code 151))
					((scndry_aclk)(EXT_SPI_CLK))
					((scndry_resetn)(Rst_from_axi_cdc_to_spi))
					((scndry_out)(dtr_length_cdc_from_axi_d2(_object 14)))
				)
			)
			(_object
				(_cnst(_int i 20 0 2204(_arch)))
			)
		)
		(_inst Rx_FIFO_Full_SYNC_SPI2AXI_CDC 0 2236(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 152))
				((C_RESET_STATE)(_code 153))
				((C_SINGLE_BIT)(_code 154))
				((C_FLOP_INPUT)(_code 155))
				((C_VECTOR_WIDTH)(_code 156))
				((C_MTBF_STAGES)(_code 157))
			)
			(_port
				((prmry_aclk)(S_AXI_ACLK))
				((prmry_resetn)(S_AXI_ARESETN))
				((prmry_in)(Rx_FIFO_Full_cdc_from_spi))
				((prmry_vect_in)(_code 158))
				((scndry_aclk)(S_AXI_ACLK))
				((scndry_resetn)(S_AXI_ARESETN))
				((scndry_out)(Rx_FIFO_Full_cdc_to_axi))
			)
		)
		(_inst Rx_FIFO_Full_SYNC_SPI2AXI4_CDC 0 2258(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 159))
				((C_RESET_STATE)(_code 160))
				((C_SINGLE_BIT)(_code 161))
				((C_FLOP_INPUT)(_code 162))
				((C_VECTOR_WIDTH)(_code 163))
				((C_MTBF_STAGES)(_code 164))
			)
			(_port
				((prmry_aclk)(S_AXI4_ACLK))
				((prmry_resetn)(S_AXI4_ARESET))
				((prmry_in)(Rx_FIFO_Full_cdc_from_spi))
				((prmry_vect_in)(_code 165))
				((scndry_aclk)(S_AXI4_ACLK))
				((scndry_resetn)(S_AXI4_ARESET))
				((scndry_out)(Rx_FIFO_Full_cdc_to_axi4))
			)
		)
		(_inst WB_HPM_DONE_SYNC_SPI2AXI_CDC 0 2280(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 166))
				((C_RESET_STATE)(_code 167))
				((C_SINGLE_BIT)(_code 168))
				((C_FLOP_INPUT)(_code 169))
				((C_VECTOR_WIDTH)(_code 170))
				((C_MTBF_STAGES)(_code 171))
			)
			(_port
				((prmry_aclk)(S_AXI4_ACLK))
				((prmry_resetn)(S_AXI4_ARESET))
				((prmry_in)(wb_hpm_done_cdc_from_spi))
				((prmry_vect_in)(_code 172))
				((scndry_aclk)(S_AXI4_ACLK))
				((scndry_resetn)(S_AXI4_ARESET))
				((scndry_out)(wb_hpm_done_cdc_to_axi))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~C_SPI_MEM_ADDR_BITS-1~downto~0~1311 0 1992(_scalar (_dto c 173 i 0))))
			(_type(_int ~INTEGER~range~{C_NUM_SS_BITS-1}~downto~0~1316 0 2121(_scalar (_dto c 174 i 0))))
			(_type(_int ~INTEGER~range~7~downto~0~1319 0 2174(_scalar (_dto i 7 i 0))))
			(_type(_int ~INTEGER~range~7~downto~0~1321 0 2204(_scalar (_dto i 7 i 0))))
			(_prcs
				(SPI_XFER_DONE_STRETCH_1(_arch 21 0 1782(_prcs(_trgt(45))(_sens(0)(45)(5)(6))(_dssslsensitivity 1))))
				(SPI_XFER_DONE_STRETCH_1_CDC(_arch 22 0 1817(_prcs(_trgt(44))(_sens(1)(43)(2))(_dssslsensitivity 1))))
				(line__1831(_arch 23 0 1831(_assignment(_trgt(7))(_sens(43)(44)))))
				(LD_CMD_cdc_from_AXI_STRETCH_CDC(_arch 24 0 1939(_prcs(_trgt(76))(_sens(1)(76)(2)(19))(_dssslsensitivity 1))))
				(LD_CMD_cdc_from_AXI_STRETCH(_arch 25 0 1973(_prcs(_trgt(75))(_sens(0)(74)(5))(_dssslsensitivity 1))))
				(line__1986(_arch 26 0 1986(_assignment(_trgt(20))(_sens(74)(75)))))
				(line__2021(_arch 27 0 2021(_assignment(_trgt(18))(_sens(70)))))
				(LD_AXI_DATA_STRETCH_CDC(_arch 28 0 2069(_prcs(_trgt(81))(_sens(1)(81)(33)(2))(_dssslsensitivity 1))))
				(LD_AXI_DATA_STRETCH(_arch 29 0 2104(_prcs(_trgt(68))(_sens(0)(67)(5))(_dssslsensitivity 1))))
				(line__2117(_arch 30 0 2117(_assignment(_trgt(34))(_sens(67)(68)))))
				(line__2146(_arch 31 0 2146(_assignment(_trgt(26))(_sens(53)))))
				(line__2200(_arch 32 0 2200(_assignment(_alias((axi_length_cdc_to_spi)(axi_length_cdc_to_spi_d2)))(_trgt(30))(_sens(61)))))
				(line__2230(_arch 33 0 2230(_assignment(_alias((dtr_length_cdc_to_spi)(dtr_length_cdc_from_axi_d2)))(_trgt(32))(_sens(59)))))
				(line__2300(_arch 34 0 2300(_assignment(_alias((byte_xfer_cdc_from_axi_d2)(_string \"0"\)))(_trgt(47)))))
				(line__2301(_arch 35 0 2301(_assignment(_alias((hw_xfer_cdc_from_axi_d2)(_string \"0"\)))(_trgt(49)))))
				(line__2302(_arch 36 0 2302(_assignment(_alias((word_xfer_cdc_from_axi_d2)(_string \"0"\)))(_trgt(51)))))
				(line__2303(_arch 37 0 2303(_assignment(_alias((mst_modf_err_d2)(_string \"0"\)))(_trgt(55)))))
				(line__2304(_arch 38 0 2304(_assignment(_alias((mst_modf_err_d4)(_string \"0"\)))(_trgt(57)))))
				(line__2305(_arch 39 0 2305(_assignment(_alias((CPOL_cdc_to_spi_d2)(_string \"0"\)))(_trgt(63)))))
				(line__2306(_arch 40 0 2306(_assignment(_alias((CPHA_cdc_to_spi_d2)(_string \"0"\)))(_trgt(65)))))
				(line__2307(_arch 41 0 2307(_assignment(_alias((type_of_burst_cdc_to_spi_d2)(_string \"0"\)))(_trgt(72)))))
				(line__2308(_arch 42 0 2308(_assignment(_alias((rx_fifo_full_d2)(_string \"0"\)))(_trgt(78)))))
			)
		)
	)
	(_object
		(_gen(_int C_S_AXI4_DATA_WIDTH -1 0 1163(_ent)))
		(_gen(_int C_SPI_MEM_ADDR_BITS -1 0 1164(_ent gms)))
		(_gen(_int Async_Clk -1 0 1165(_ent gms)))
		(_gen(_int C_NUM_SS_BITS -1 0 1167(_ent gms)))
		(_port(_int EXT_SPI_CLK -2 0 1170(_ent(_in)(_event))))
		(_port(_int S_AXI4_ACLK -2 0 1172(_ent(_in)(_event))))
		(_port(_int S_AXI4_ARESET -2 0 1173(_ent(_in))))
		(_port(_int S_AXI_ACLK -2 0 1175(_ent(_in))))
		(_port(_int S_AXI_ARESETN -2 0 1176(_ent(_in))))
		(_port(_int Rst_from_axi_cdc_to_spi -2 0 1178(_ent(_in))))
		(_port(_int spiXfer_done_cdc_from_spi -2 0 1180(_ent(_in))))
		(_port(_int spiXfer_done_cdc_to_axi_1 -2 0 1181(_ent(_out))))
		(_port(_int mst_modf_err_cdc_from_spi -2 0 1183(_ent(_in))))
		(_port(_int mst_modf_err_cdc_to_axi -2 0 1184(_ent(_out))))
		(_port(_int mst_modf_err_cdc_to_axi4 -2 0 1185(_ent(_out))))
		(_port(_int one_byte_xfer_cdc_from_axi -2 0 1187(_ent(_in))))
		(_port(_int one_byte_xfer_cdc_to_spi -2 0 1188(_ent(_out))))
		(_port(_int two_byte_xfer_cdc_from_axi -2 0 1190(_ent(_in))))
		(_port(_int two_byte_xfer_cdc_to_spi -2 0 1191(_ent(_out))))
		(_port(_int four_byte_xfer_cdc_from_axi -2 0 1193(_ent(_in))))
		(_port(_int four_byte_xfer_cdc_to_spi -2 0 1194(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SPI_MEM_ADDR_BITS-1~downto~0}~12 0 1196(_array -2((_dto c 175 i 0)))))
		(_port(_int Transmit_Addr_cdc_from_axi 0 0 1196(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SPI_MEM_ADDR_BITS-1~downto~0}~122 0 1197(_array -2((_dto c 176 i 0)))))
		(_port(_int Transmit_Addr_cdc_to_spi 1 0 1197(_ent(_out))))
		(_port(_int load_cmd_cdc_from_axi -2 0 1199(_ent(_in))))
		(_port(_int load_cmd_cdc_to_spi -2 0 1200(_ent(_out))))
		(_port(_int CPOL_cdc_from_axi -2 0 1202(_ent(_in))))
		(_port(_int CPOL_cdc_to_spi -2 0 1203(_ent(_out))))
		(_port(_int CPHA_cdc_from_axi -2 0 1205(_ent(_in))))
		(_port(_int CPHA_cdc_to_spi -2 0 1206(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~12 0 1208(_array -2((_dto c 177 i 0)))))
		(_port(_int SS_cdc_from_axi 2 0 1208(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~124 0 1209(_array -2((_dto c 178 i 0)))))
		(_port(_int SS_cdc_to_spi 3 0 1209(_ent(_out))))
		(_port(_int type_of_burst_cdc_from_axi -2 0 1211(_ent(_in))))
		(_port(_int type_of_burst_cdc_to_spi -2 0 1212(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 1214(_array -2((_dto i 7 i 0)))))
		(_port(_int axi_length_cdc_from_axi 4 0 1214(_ent(_in))))
		(_port(_int axi_length_cdc_to_spi 4 0 1215(_ent(_out))))
		(_port(_int dtr_length_cdc_from_axi 4 0 1217(_ent(_in))))
		(_port(_int dtr_length_cdc_to_spi 4 0 1218(_ent(_out))))
		(_port(_int load_axi_data_cdc_from_axi -2 0 1220(_ent(_in))))
		(_port(_int load_axi_data_cdc_to_spi -2 0 1221(_ent(_out))))
		(_port(_int Rx_FIFO_Full_cdc_from_spi -2 0 1223(_ent(_in))))
		(_port(_int Rx_FIFO_Full_cdc_to_axi -2 0 1224(_ent(_out))))
		(_port(_int Rx_FIFO_Full_cdc_to_axi4 -2 0 1225(_ent(_out))))
		(_port(_int wb_hpm_done_cdc_from_spi -2 0 1227(_ent(_in))))
		(_port(_int wb_hpm_done_cdc_to_axi -2 0 1228(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 1241(_array -2((_dto i 1 i 0)))))
		(_sig(_int size_length_cdc_to_spi_d1 5 0 1241(_arch(_uni))))
		(_sig(_int size_length_cdc_to_spi_d2 5 0 1242(_arch(_uni))))
		(_sig(_int spiXfer_done_d1 -2 0 1244(_arch(_uni))))
		(_sig(_int spiXfer_done_d2 -2 0 1245(_arch(_uni))))
		(_sig(_int spiXfer_done_d3 -2 0 1246(_arch(_uni))))
		(_sig(_int spiXfer_done_cdc_from_spi_int_2 -2 0 1247(_arch(_uni))))
		(_sig(_int byte_xfer_cdc_from_axi_d1 -2 0 1248(_arch(_uni))))
		(_sig(_int byte_xfer_cdc_from_axi_d2 -2 0 1249(_arch(_uni))))
		(_sig(_int hw_xfer_cdc_from_axi_d1 -2 0 1251(_arch(_uni))))
		(_sig(_int hw_xfer_cdc_from_axi_d2 -2 0 1252(_arch(_uni))))
		(_sig(_int word_xfer_cdc_from_axi_d1 -2 0 1254(_arch(_uni))))
		(_sig(_int word_xfer_cdc_from_axi_d2 -2 0 1255(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~13 0 1257(_array -2((_dto c 179 i 0)))))
		(_sig(_int SS_cdc_from_spi_d1 6 0 1257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~132 0 1258(_array -2((_dto c 180 i 0)))))
		(_sig(_int SS_cdc_from_spi_d2 7 0 1258(_arch(_uni))))
		(_sig(_int mst_modf_err_d1 -2 0 1260(_arch(_uni))))
		(_sig(_int mst_modf_err_d2 -2 0 1261(_arch(_uni))))
		(_sig(_int mst_modf_err_d3 -2 0 1262(_arch(_uni))))
		(_sig(_int mst_modf_err_d4 -2 0 1263(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 1266(_array -2((_dto i 7 i 0)))))
		(_sig(_int dtr_length_cdc_from_axi_d1 8 0 1266(_arch(_uni))))
		(_sig(_int dtr_length_cdc_from_axi_d2 8 0 1267(_arch(_uni))))
		(_sig(_int axi_length_cdc_to_spi_d1 8 0 1269(_arch(_uni))))
		(_sig(_int axi_length_cdc_to_spi_d2 8 0 1270(_arch(_uni))))
		(_sig(_int CPOL_cdc_to_spi_d1 -2 0 1273(_arch(_uni))))
		(_sig(_int CPOL_cdc_to_spi_d2 -2 0 1274(_arch(_uni))))
		(_sig(_int CPHA_cdc_to_spi_d1 -2 0 1276(_arch(_uni))))
		(_sig(_int CPHA_cdc_to_spi_d2 -2 0 1277(_arch(_uni))))
		(_sig(_int load_axi_data_cdc_to_spi_d1 -2 0 1279(_arch(_uni))))
		(_sig(_int load_axi_data_cdc_to_spi_d2 -2 0 1280(_arch(_uni))))
		(_sig(_int load_axi_data_cdc_to_spi_d3 -2 0 1281(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SPI_MEM_ADDR_BITS-1~downto~0}~13 0 1282(_array -2((_dto c 181 i 0)))))
		(_sig(_int Transmit_Addr_cdc_from_axi_d1 9 0 1282(_arch(_uni))))
		(_sig(_int Transmit_Addr_cdc_from_axi_d2 9 0 1283(_arch(_uni))))
		(_sig(_int type_of_burst_cdc_to_spi_d1 -2 0 1285(_arch(_uni))))
		(_sig(_int type_of_burst_cdc_to_spi_d2 -2 0 1286(_arch(_uni))))
		(_sig(_int load_cmd_cdc_from_axi_d1 -2 0 1288(_arch(_uni))))
		(_sig(_int load_cmd_cdc_from_axi_d2 -2 0 1289(_arch(_uni))))
		(_sig(_int load_cmd_cdc_from_axi_d3 -2 0 1290(_arch(_uni))))
		(_sig(_int load_cmd_cdc_from_axi_int_2 -2 0 1291(_arch(_uni))))
		(_sig(_int rx_fifo_full_d1 -2 0 1293(_arch(_uni))))
		(_sig(_int rx_fifo_full_d2 -2 0 1294(_arch(_uni))))
		(_sig(_int rx_fifo_full_d3 -2 0 1295(_arch(_uni))))
		(_sig(_int rx_fifo_full_d4 -2 0 1296(_arch(_uni))))
		(_sig(_int ld_axi_data_cdc_from_axi_int_2 -2 0 1297(_arch(_uni))))
		(_sig(_int wb_hpm_done_cdc_from_spi_d1 -2 0 1298(_arch(_uni))))
		(_sig(_int wb_hpm_done_cdc_from_spi_d2 -2 0 1299(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 1342(_scalar (_to i 0 i 1))))
		(_cnst(_int LOGIC_CHANGE 10 0 1342(_arch((i 1)))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 1343(_scalar (_to i 0 i 6))))
		(_cnst(_int MTBF_STAGES_AXI2S 11 0 1343(_arch((i 3)))))
		(_type(_int ~INTEGER~range~0~to~6~133 0 1344(_scalar (_to i 0 i 6))))
		(_cnst(_int MTBF_STAGES_S2AXI 12 0 1344(_arch((i 4)))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_misc))(ieee(STD_LOGIC_UNSIGNED))(axi_lite_ipif_v3_0_4(ipif_pkg))(unisim(VCOMPONENTS)))
	(_static
		(2)
	)
	(_model . imp 182 -1)
)
V 000044 55 2317          1580965254089 imp
(_unit VHDL(reset_sync_module 0 2418(imp 0 2426))
	(_version vde)
	(_time 1580965254090 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 101641171546470611440449171713171916451613)
	(_ent
		(_time 1580965254087)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDR
			(_object
				(_gen(_int INIT -2 1 66343(_ent((i 0)))))
				(_port(_int Q -3 1 66343(_ent (_out))))
				(_port(_int C -3 1 66343(_ent (_in))))
				(_port(_int D -3 1 66343(_ent (_in))))
				(_port(_int R -3 1 66343(_ent (_in))))
			)
		)
	)
	(_inst RESET_SYNC_AX2S_1 0 2455(_comp .unisim.VCOMPONENTS.FDR)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(Soft_Reset_frm_axi_d1))
			((C)(EXT_SPI_CLK))
			((D)(Soft_Reset_frm_axi))
			((R)((i 2)))
		)
		(_use(_ent unisim FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_inst RESET_SYNC_AX2S_2 0 2463(_comp .unisim.VCOMPONENTS.FDR)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(Soft_Reset_frm_axi_d2))
			((C)(EXT_SPI_CLK))
			((D)(Soft_Reset_frm_axi_d1))
			((R)((i 2)))
		)
		(_use(_ent unisim FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_object
		(_port(_int EXT_SPI_CLK -1 0 2420(_ent(_in))))
		(_port(_int Soft_Reset_frm_axi -1 0 2421(_ent(_in))))
		(_port(_int Rst_to_spi -1 0 2422(_ent(_out))))
		(_sig(_int Soft_Reset_frm_axi_d1 -1 0 2435(_arch(_uni))))
		(_sig(_int Soft_Reset_frm_axi_d2 -1 0 2436(_arch(_uni))))
		(_sig(_int Soft_Reset_frm_axi_d3 -1 0 2437(_arch(_uni))))
		(_prcs
			(line__2471(_arch 0 0 2471(_assignment(_alias((Rst_to_spi)(Soft_Reset_frm_axi_d2)))(_simpleassign BUF)(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_misc))(ieee(STD_LOGIC_UNSIGNED))(axi_lite_ipif_v3_0_4(ipif_pkg))(unisim(VCOMPONENTS)))
	(_model . imp 1 -1)
)
V 000044 55 5386          1580965254096 imp
(_unit VHDL(qspi_status_slave_sel_reg 0 2604(imp 0 2658))
	(_version vde)
	(_time 1580965254097 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\))
	(_parameters tan)
	(_code 10164216134644064c13564b421714161117141715)
	(_ent
		(_time 1580965254094)
	)
	(_generate STATUS_REG_RD_GENERATE 0 2704(_for 6 )
		(_object
			(_cnst(_int i 6 0 2704(_arch)))
			(_prcs
				(line__2709(_arch 12 0 2709(_assignment(_trgt(15(_object 5)))(_sens(23(_object 5))(14))(_read(23(_object 5))))))
			)
		)
		(_part (23(_object 5))
		)
	)
	(_generate SPISSR_WR_GEN 0 2740(_for 7 )
		(_object
			(_cnst(_int i 7 0 2740(_arch)))
			(_prcs
				(line__2744(_arch 16 0 2744(_assignment(_trgt(27))(_sens(17)(18)))))
				(SPISSR_WR_PROCESS(_arch 17 0 2746(_prcs(_trgt(26(_object 6))(26(_object 6)))(_sens(0)(1)(20(_index 19)))(_dssslsensitivity 1)(_read(17)(18)(20(_index 20))))))
			)
		)
	)
	(_generate SLAVE_SEL_REG_RD_GENERATE 0 2778(_for 8 )
		(_object
			(_cnst(_int i 8 0 2778(_arch)))
			(_prcs
				(line__2782(_arch 18 0 2782(_assignment(_trgt(21(_object 7)))(_sens(26(_object 7))(19))(_read(26(_object 7))))))
			)
		)
		(_part (26(_object 7))
		)
	)
	(_object
		(_gen(_int C_SPI_NUM_BITS_REG -1 0 2607(_ent)))
		(_gen(_int C_S_AXI_DATA_WIDTH -1 0 2609(_ent gms)))
		(_gen(_int C_NUM_SS_BITS -1 0 2611(_ent gms)))
		(_gen(_int C_SPISR_REG_WIDTH -1 0 2613(_ent gms)))
		(_port(_int Bus2IP_Clk -2 0 2617(_ent(_in)(_event))))
		(_port(_int Soft_Reset_op -2 0 2618(_ent(_in))))
		(_port(_int SPISR_0_Command_Error -2 0 2621(_ent(_in))))
		(_port(_int SPISR_1_LOOP_Back_Error -2 0 2622(_ent(_in))))
		(_port(_int SPISR_2_MSB_Error -2 0 2623(_ent(_in))))
		(_port(_int SPISR_3_Slave_Mode_Error -2 0 2624(_ent(_in))))
		(_port(_int SPISR_4_CPOL_CPHA_Error -2 0 2625(_ent(_in))))
		(_port(_int SPISR_Ext_SPISEL_slave -2 0 2627(_ent(_in))))
		(_port(_int SPISR_7_Tx_Full -2 0 2628(_ent(_in))))
		(_port(_int SPISR_8_Tx_Empty -2 0 2629(_ent(_in))))
		(_port(_int SPISR_9_Rx_Full -2 0 2630(_ent(_in))))
		(_port(_int SPISR_10_Rx_Empty -2 0 2631(_ent(_in))))
		(_port(_int ModeFault_Strobe -2 0 2634(_ent(_in))))
		(_port(_int Rd_ce_reduce_ack_gen -2 0 2635(_ent(_in))))
		(_port(_int Bus2IP_SPISR_RdCE -2 0 2636(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_SPISR_REG_WIDTH-1}}~12 0 2638(_array -2((_to i 0 c 21)))))
		(_port(_int IP2Bus_SPISR_Data 0 0 2638(_ent(_out))))
		(_port(_int SR_3_modf -2 0 2639(_ent(_out))))
		(_port(_int Bus2IP_SPISSR_WrCE -2 0 2645(_ent(_in))))
		(_port(_int Wr_ce_reduce_ack_gen -2 0 2646(_ent(_in))))
		(_port(_int Bus2IP_SPISSR_RdCE -2 0 2648(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_DATA_WIDTH-1}}~12 0 2649(_array -2((_to i 0 c 22)))))
		(_port(_int Bus2IP_SPISSR_Data 1 0 2649(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~12 0 2650(_array -2((_to i 0 c 23)))))
		(_port(_int IP2Bus_SPISSR_Data 2 0 2650(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~122 0 2652(_array -2((_to i 0 c 24)))))
		(_port(_int SPISSR_Data_reg_op 3 0 2652(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_SPISR_REG_WIDTH-1}}~13 0 2669(_array -2((_to i 0 c 25)))))
		(_sig(_int SPISR_reg 4 0 2669(_arch(_uni))))
		(_sig(_int modf -2 0 2670(_arch(_uni))))
		(_sig(_int modf_Reset -2 0 2671(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~13 0 2673(_array -2((_to i 0 c 26)))))
		(_sig(_int SPISSR_Data_reg 5 0 2673(_arch(_uni))))
		(_sig(_int spissr_reg_en -2 0 2674(_arch(_uni))))
		(_cnst(_int RESET_ACTIVE -2 0 2676(_arch((i 3)))))
		(_type(_int ~INTEGER~range~0~to~C_SPISR_REG_WIDTH-1~13 0 2704(_scalar (_to i 0 c 27))))
		(_type(_int ~INTEGER~range~0~to~C_NUM_SS_BITS-1~13 0 2740(_scalar (_to i 0 c 28))))
		(_type(_int ~INTEGER~range~0~to~C_NUM_SS_BITS-1~131 0 2778(_scalar (_to i 0 c 29))))
		(_prcs
			(line__2688(_arch 0 0 2688(_assignment(_trgt(23(_index 30)))(_sens(2)))))
			(line__2689(_arch 1 0 2689(_assignment(_trgt(23(_index 31)))(_sens(3)))))
			(line__2690(_arch 2 0 2690(_assignment(_trgt(23(_index 32)))(_sens(4)))))
			(line__2691(_arch 3 0 2691(_assignment(_trgt(23(_index 33)))(_sens(5)))))
			(line__2692(_arch 4 0 2692(_assignment(_trgt(23(_index 34)))(_sens(6)))))
			(line__2693(_arch 5 0 2693(_assignment(_trgt(23(_index 35)))(_sens(7)))))
			(line__2694(_arch 6 0 2694(_assignment(_trgt(23(_index 36)))(_sens(24)))))
			(line__2695(_arch 7 0 2695(_assignment(_trgt(23(_index 37)))(_sens(8)))))
			(line__2696(_arch 8 0 2696(_assignment(_trgt(23(_index 38)))(_sens(9)))))
			(line__2697(_arch 9 0 2697(_assignment(_trgt(23(_index 39)))(_sens(10)))))
			(line__2698(_arch 10 0 2698(_assignment(_trgt(23(_index 40)))(_sens(11)))))
			(line__2700(_arch 11 0 2700(_assignment(_alias((SR_3_modf)(modf)))(_simpleassign BUF)(_trgt(16))(_sens(24)))))
			(MODF_REG_PROCESS(_arch 13 0 2715(_prcs(_trgt(24))(_sens(0)(25))(_dssslsensitivity 1)(_read(12)))))
			(line__2728(_arch 14 0 2728(_assignment(_trgt(25))(_sens(1)(13)(14)))))
			(line__2735(_arch 15 0 2735(_assignment(_trgt(22))(_sens(26)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_model . imp 41 -1)
)
V 000044 55 8773          1580965254106 imp
(_unit VHDL(qspi_startup_block 0 2888(imp 0 2929))
	(_version vde)
	(_time 1580965254107 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 202672252376743629247425337b752621272227242725)
	(_ent
		(_time 1580965254104)
	)
	(_comp
		(.unisim.VCOMPONENTS.STARTUPE2
			(_object
				(_type(_int ~STRING~1511526 1 66343(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int PROG_USR 4 1 66343(_ent(_string \"FALSE"\))))
				(_gen(_int SIM_CCLK_FREQ -4 1 66343(_ent((d 0)))))
				(_port(_int CFGCLK -5 1 66343(_ent (_out))))
				(_port(_int CFGMCLK -5 1 66343(_ent (_out))))
				(_port(_int EOS -5 1 66343(_ent (_out))))
				(_port(_int PREQ -5 1 66343(_ent (_out))))
				(_port(_int CLK -5 1 66343(_ent (_in))))
				(_port(_int GSR -5 1 66343(_ent (_in))))
				(_port(_int GTS -5 1 66343(_ent (_in))))
				(_port(_int KEYCLEARB -5 1 66343(_ent (_in))))
				(_port(_int PACK -5 1 66343(_ent (_in))))
				(_port(_int USRCCLKO -5 1 66343(_ent (_in))))
				(_port(_int USRCCLKTS -5 1 66343(_ent (_in))))
				(_port(_int USRDONEO -5 1 66343(_ent (_in))))
				(_port(_int USRDONETS -5 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.STARTUPE3
			(_object
				(_type(_int ~STRING~1511527 1 66343(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int PROG_USR 4 1 66343(_ent(_string \"FALSE"\))))
				(_gen(_int SIM_CCLK_FREQ -4 1 66343(_ent((d 0)))))
				(_port(_int CFGCLK -5 1 66343(_ent (_out))))
				(_port(_int CFGMCLK -5 1 66343(_ent (_out))))
				(_port(_int DI -6 1 66343(_ent (_out))))
				(_port(_int EOS -5 1 66343(_ent (_out))))
				(_port(_int PREQ -5 1 66343(_ent (_out))))
				(_port(_int DO -6 1 66343(_ent (_in))))
				(_port(_int DTS -6 1 66343(_ent (_in))))
				(_port(_int FCSBO -5 1 66343(_ent (_in))))
				(_port(_int FCSBTS -5 1 66343(_ent (_in))))
				(_port(_int GSR -5 1 66343(_ent (_in))))
				(_port(_int GTS -5 1 66343(_ent (_in))))
				(_port(_int KEYCLEARB -5 1 66343(_ent (_in))))
				(_port(_int PACK -5 1 66343(_ent (_in))))
				(_port(_int USRCCLKO -5 1 66343(_ent (_in))))
				(_port(_int USRCCLKTS -5 1 66343(_ent (_in))))
				(_port(_int USRDONEO -5 1 66343(_ent (_in))))
				(_port(_int USRDONETS -5 1 66343(_ent (_in))))
			)
		)
	)
	(_generate STARTUP_7SERIES_GEN 0 2977(_if 10)
		(_inst STARTUP2_7SERIES_inst 0 3007(_comp .unisim.VCOMPONENTS.STARTUPE2)
			(_gen
				((PROG_USR)(_string \"FALSE"\))
				((SIM_CCLK_FREQ)((d 0)))
			)
			(_port
				((CFGCLK)(CFGCLK))
				((CFGMCLK)(CFGMCLK))
				((EOS)(EOS))
				((PREQ)(PREQ_int))
				((CLK)((i 2)))
				((GSR)((i 2)))
				((GTS)((i 2)))
				((KEYCLEARB)((i 2)))
				((PACK)(PACK_int))
				((USRCCLKO)(SCK_O))
				((USRCCLKTS)((i 2)))
				((USRDONEO)((i 3)))
				((USRDONETS)((i 3)))
			)
			(_use(_ent unisim STARTUPE2)
				(_gen
					((PROG_USR)(_string \"FALSE"\))
					((SIM_CCLK_FREQ)((d 0)))
				)
				(_port
					((CFGCLK)(CFGCLK))
					((CFGMCLK)(CFGMCLK))
					((EOS)(EOS))
					((PREQ)(PREQ))
					((CLK)(CLK))
					((GSR)(GSR))
					((GTS)(GTS))
					((KEYCLEARB)(KEYCLEARB))
					((PACK)(PACK))
					((USRCCLKO)(USRCCLKO))
					((USRCCLKTS)(USRCCLKTS))
					((USRDONEO)(USRDONEO))
					((USRDONETS)(USRDONETS))
				)
			)
		)
		(_object
			(_prcs
				(line__2988(_arch 3 0 2988(_assertion(_mon))))
				(line__3004(_arch 4 0 3004(_assignment(_alias((IO1_Int)(IO1_I_startup)))(_simpleassign BUF)(_trgt(2))(_sens(1)))))
			)
		)
	)
	(_generate STARTUP_SHARE_7SERIES_GEN 0 3035(_if 11)
		(_inst STARTUP2_7SERIES_inst 0 3065(_comp .unisim.VCOMPONENTS.STARTUPE2)
			(_gen
				((PROG_USR)(_string \"FALSE"\))
				((SIM_CCLK_FREQ)((d 0)))
			)
			(_port
				((CFGCLK)(CFGCLK))
				((CFGMCLK)(CFGMCLK))
				((EOS)(EOS))
				((PREQ)(PREQ_int))
				((CLK)(CLK))
				((GSR)(GSR))
				((GTS)(GTS))
				((KEYCLEARB)(KEYCLEARB))
				((PACK)(PACK_int))
				((USRCCLKO)(SCK_O))
				((USRCCLKTS)(USRCCLKTS))
				((USRDONEO)(USRDONEO))
				((USRDONETS)(USRDONETS))
			)
			(_use(_ent unisim STARTUPE2)
				(_gen
					((PROG_USR)(_string \"FALSE"\))
					((SIM_CCLK_FREQ)((d 0)))
				)
			)
		)
		(_object
			(_prcs
				(line__3046(_arch 5 0 3046(_assertion(_mon))))
				(line__3062(_arch 6 0 3062(_assignment(_alias((IO1_Int)(IO1_I_startup)))(_simpleassign BUF)(_trgt(2))(_sens(1)))))
			)
		)
	)
	(_generate STARTUP_8SERIES_GEN 0 3096(_if 12)
		(_inst STARTUP3_8SERIES_inst 0 3126(_comp .unisim.VCOMPONENTS.STARTUPE3)
			(_gen
				((PROG_USR)(_string \"FALSE"\))
				((SIM_CCLK_FREQ)((d 0)))
			)
			(_port
				((CFGCLK)(CFGCLK))
				((CFGMCLK)(CFGMCLK))
				((DI)(DI))
				((EOS)(EOS))
				((PREQ)(PREQ_int))
				((DO)(DO))
				((DTS)(DTS))
				((FCSBO)(FCSBO))
				((FCSBTS)(FCSBTS))
				((GSR)(GSR))
				((GTS)(GTS))
				((KEYCLEARB)(KEYCLEARB))
				((PACK)(PACK_int))
				((USRCCLKO)(SCK_O))
				((USRCCLKTS)(USRCCLKTS))
				((USRDONEO)(USRDONEO))
				((USRDONETS)(USRDONETS))
			)
			(_use(_ent unisim STARTUPE3)
				(_gen
					((PROG_USR)(_string \"FALSE"\))
					((SIM_CCLK_FREQ)((d 0)))
				)
			)
		)
		(_object
			(_prcs
				(line__3107(_arch 7 0 3107(_assertion(_mon))))
				(line__3123(_arch 8 0 3123(_assignment(_alias((IO1_Int)(IO1_I_startup)))(_simpleassign BUF)(_trgt(2))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 2891(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_SUB_FAMILY 0 0 2891(_ent gms)))
		(_gen(_int C_USE_STARTUP -2 0 2893(_ent gms)))
		(_type(_int ~INTEGER~range~0~to~1~12 0 2895(_scalar (_to i 0 i 1))))
		(_gen(_int C_SHARED_STARTUP 1 0 2895 \0\ (_ent gms((i 0)))))
		(_gen(_int C_SPI_MODE -2 0 2897(_ent)))
		(_port(_int SCK_O -3 0 2902(_ent(_in))))
		(_port(_int IO1_I_startup -3 0 2903(_ent(_in))))
		(_port(_int IO1_Int -3 0 2904(_ent(_out))))
		(_port(_int Bus2IP_Clk -3 0 2905(_ent(_in)(_event))))
		(_port(_int reset2ip_reset -3 0 2906(_ent(_in))))
		(_port(_int CFGCLK -3 0 2907(_ent(_out))))
		(_port(_int CFGMCLK -3 0 2908(_ent(_out))))
		(_port(_int EOS -3 0 2909(_ent(_out))))
		(_port(_int PREQ -3 0 2910(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 2911(_array -3((_dto i 3 i 0)))))
		(_port(_int DI 2 0 2911(_ent(_out))))
		(_port(_int DO 2 0 2912(_ent(_in))))
		(_port(_int DTS 2 0 2913(_ent(_in))))
		(_port(_int FCSBO -3 0 2914(_ent(_in))))
		(_port(_int FCSBTS -3 0 2915(_ent(_in))))
		(_port(_int CLK -3 0 2916(_ent(_in))))
		(_port(_int GSR -3 0 2917(_ent(_in))))
		(_port(_int GTS -3 0 2918(_ent(_in))))
		(_port(_int KEYCLEARB -3 0 2919(_ent(_in))))
		(_port(_int PACK -3 0 2920(_ent(_in))))
		(_port(_int USRCCLKTS -3 0 2921(_ent(_in))))
		(_port(_int USRDONEO -3 0 2922(_ent(_in))))
		(_port(_int USRDONETS -3 0 2923(_ent(_in))))
		(_cnst(_int ADD_PIPELINTE -2 0 2938(_arch((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{ADD_PIPELINTE-1~downto~0}~13 0 2939(_array -3((_dto i 7 i 0)))))
		(_sig(_int pipe_signal 3 0 2939(_arch(_uni))))
		(_sig(_int PREQ_int -3 0 2940(_arch(_uni))))
		(_sig(_int PACK_int -3 0 2941(_arch(_uni))))
		(_prcs
			(PREQ_REG_P(_arch 0 0 2945(_prcs(_trgt(22(0)))(_sens(3)(4))(_dssslsensitivity 1)(_read(23)))))
			(PIPE_PACK_P(_arch 1 0 2956(_prcs(_trgt(22(7))(22(6))(22(5))(22(4))(22(3))(22(2))(22(1))(22(d_7_1)))(_sens(3)(22(6))(22(5))(22(4))(22(3))(22(2))(22(1))(22(0))(4))(_dssslsensitivity 1))))
			(line__2974(_arch 2 0 2974(_assignment(_alias((PACK_int)(pipe_signal(7))))(_simpleassign BUF)(_trgt(24))(_sens(22(7))))))
			(line__3159(_arch 9 0 3159(_assignment(_alias((PREQ)(PREQ_int)))(_simpleassign BUF)(_trgt(8))(_sens(23)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1511529(2 ~STD_LOGIC_VECTOR{3~downto~0}~1511529)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (22(7))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_misc))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(1953655158 3635301)
		(1953393003 3635301)
		(1903065466)
		(1918988403 929980788)
		(1769239137 14200)
		(539634218 543516756 543519605 1394632303 1414676820 1881165909 1768778098 1702259060 544434464 544501614 1886418291 1702130287 1852776548 1768453152 1635000435 1952802674 1679844453 1667855973 706752101 10794)
	)
	(_model . imp 13 -1)
)
V 000044 55 5475          1580965254116 imp
(_unit VHDL(qspi_receive_transmit_reg 0 3279(imp 0 3330))
	(_version vde)
	(_time 1580965254117 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\))
	(_parameters tan)
	(_code 2f297d2a7a797b39262b787d3d757b292c292a29262829)
	(_ent
		(_time 1580965254114)
	)
	(_generate RECEIVE_REG_GENERATE 0 3378(_for 5 )
		(_object
			(_cnst(_int i 5 0 3378(_arch)))
			(_prcs
				(RECEIVE_REG_PROCESS_P(_arch 2 0 3381(_prcs(_trgt(19(_object 3))(19(_object 3)))(_sens(0)(1)(6(_object 3)))(_dssslsensitivity 1)(_read(27)(6(_object 3))))))
			)
		)
	)
	(_generate RECEIVE_REG_RD_GENERATE 0 3397(_for 6 )
		(_object
			(_cnst(_int i 6 0 3397(_arch)))
			(_prcs
				(line__3399(_arch 3 0 3399(_assignment(_trgt(4(_object 4)))(_sens(19(_object 4))(2))(_read(19(_object 4))))))
			)
		)
		(_part (19(_object 4))
		)
	)
	(_generate TRANSMIT_REG_GENERATE 0 3444(_for 7 )
		(_object
			(_cnst(_int i 7 0 3444(_arch)))
			(_prcs
				(TRANSMIT_REG_PROCESS_P(_arch 10 0 3447(_prcs(_trgt(18(_object 5))(18(_object 5)))(_sens(0)(24)(8(_index 16)))(_dssslsensitivity 1)(_read(8(_index 17))(9)(10)))))
			)
		)
	)
	(_object
		(_gen(_int C_S_AXI_DATA_WIDTH -1 0 3282(_ent gms)))
		(_gen(_int C_NUM_TRANSFER_BITS -1 0 3284(_ent gms)))
		(_port(_int Bus2IP_Clk -2 0 3289(_ent(_in)(_event))))
		(_port(_int Soft_Reset_op -2 0 3290(_ent(_in))))
		(_port(_int Bus2IP_Receive_Reg_RdCE -2 0 3294(_ent(_in))))
		(_port(_int Receive_ip2bus_error -2 0 3295(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~12 0 3296(_array -2((_to i 0 c 18)))))
		(_port(_int IP2Bus_Receive_Reg_Data 0 0 3296(_ent(_out))))
		(_port(_int SPIXfer_done -2 0 3299(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~122 0 3300(_array -2((_to i 0 c 19)))))
		(_port(_int SPI_Received_Data 1 0 3300(_ent(_in))))
		(_port(_int SR_7_Rx_Empty -2 0 3304(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_DATA_WIDTH-1}}~12 0 3309(_array -2((_to i 0 c 20)))))
		(_port(_int Bus2IP_Transmit_Reg_Data 2 0 3309(_ent(_in))))
		(_port(_int Bus2IP_Transmit_Reg_WrCE -2 0 3310(_ent(_in))))
		(_port(_int Wr_ce_reduce_ack_gen -2 0 3311(_ent(_in))))
		(_port(_int Rd_ce_reduce_ack_gen -2 0 3312(_ent(_in))))
		(_port(_int Transmit_ip2bus_error -2 0 3314(_ent(_out))))
		(_port(_int DTR_underrun -2 0 3317(_ent(_in))))
		(_port(_int SR_5_Tx_Empty -2 0 3318(_ent(_out))))
		(_port(_int tx_empty_signal_handshake_req -2 0 3319(_ent(_out))))
		(_port(_int tx_empty_signal_handshake_gnt -2 0 3320(_ent(_in))))
		(_port(_int DTR_Underrun_strobe -2 0 3321(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~124 0 3322(_array -2((_to i 0 c 21)))))
		(_port(_int Transmit_Reg_Data_Out 3 0 3322(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~13 0 3341(_array -2((_to i 0 c 22)))))
		(_sig(_int Received_register_Data 4 0 3341(_arch(_uni))))
		(_sig(_int sr_7_Rx_Empty_reg -2 0 3342(_arch(_uni))))
		(_sig(_int drr_Overrun_strobe -2 0 3343(_arch(_uni))))
		(_sig(_int sr_5_Tx_Empty_i -2 0 3345(_arch(_uni))))
		(_sig(_int tx_empty_signal_handshake_req_i -2 0 3346(_arch(_uni))))
		(_sig(_int tx_Reg_Soft_Reset_op -2 0 3347(_arch(_uni))))
		(_sig(_int dtr_Underrun_strobe_i -2 0 3348(_arch(_uni))))
		(_sig(_int dtr_underrun_d1 -2 0 3349(_arch(_uni))))
		(_sig(_int SPIXfer_done_delay -2 0 3350(_arch(_uni))))
		(_cnst(_int RESET_ACTIVE -2 0 3352(_arch((i 3)))))
		(_type(_int ~INTEGER~range~0~to~C_NUM_TRANSFER_BITS-1~13 0 3378(_scalar (_to i 0 c 23))))
		(_type(_int ~INTEGER~range~0~to~C_NUM_TRANSFER_BITS-1~131 0 3397(_scalar (_to i 0 c 24))))
		(_type(_int ~INTEGER~range~0~to~C_NUM_TRANSFER_BITS-1~132 0 3444(_scalar (_to i 0 c 25))))
		(_prcs
			(line__3361(_arch 0 0 3361(_assignment(_alias((SR_7_Rx_Empty)(sr_7_Rx_Empty_reg)))(_simpleassign BUF)(_trgt(7))(_sens(20)))))
			(DELAY_XFER_DONE_P(_arch 1 0 3364(_prcs(_trgt(27))(_sens(0)(1)(5))(_dssslsensitivity 1))))
			(RX_ERROR_ACK_REG_PROCESS_P(_arch 4 0 3406(_prcs(_trgt(3))(_sens(0)(20)(2))(_dssslsensitivity 1))))
			(SR_7_RX_EMPTY_REG_PROCESS_P(_arch 5 0 3417(_prcs(_trgt(20))(_sens(0)(1)(2)(5)(11))(_dssslsensitivity 1))))
			(line__3434(_arch 6 0 3434(_assignment(_alias((tx_empty_signal_handshake_req)(tx_empty_signal_handshake_req_i)))(_simpleassign BUF)(_trgt(15))(_sens(23)))))
			(line__3435(_arch 7 0 3435(_assignment(_alias((SR_5_Tx_Empty)(sr_5_Tx_Empty_i)))(_simpleassign BUF)(_trgt(14))(_sens(22)))))
			(line__3436(_arch 8 0 3436(_assignment(_alias((DTR_Underrun_strobe)(dtr_Underrun_strobe_i)))(_simpleassign BUF)(_trgt(17))(_sens(25)))))
			(line__3438(_arch 9 0 3438(_assignment(_trgt(24))(_sens(1)(5)))))
			(TX_ERROR_ACK_REG_PROCESS_P(_arch 11 0 3465(_prcs(_trgt(12))(_sens(0)(22)(9))(_dssslsensitivity 1))))
			(SR_5_TX_EMPTY_REG_PROCESS_P(_arch 12 0 3476(_prcs(_trgt(22))(_sens(0)(1)(5)(9)(10))(_dssslsensitivity 1))))
			(line__3493(_arch 13 0 3493(_prcs(_trgt(23))(_sens(0)(22)(1)(16))(_dssslsensitivity 1))))
			(DTR_UNDERRUN_REG_PROCESS_P(_arch 14 0 3514(_prcs(_trgt(26))(_sens(0)(1)(13))(_dssslsensitivity 1))))
			(line__3526(_arch 15 0 3526(_assignment(_trgt(25))(_sens(26)(13)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(lib_pkg_v1_0_2(lib_pkg)))
	(_model . imp 26 -1)
)
V 000044 55 1321          1580965254130 imp
(_unit VHDL(qspi_occupancy_reg 0 3629(imp 0 3647))
	(_version vde)
	(_time 1580965254131 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\))
	(_parameters tan)
	(_code 3f396d3b6a696b293232796538393c393c383a383f)
	(_ent
		(_time 1580965254128)
	)
	(_generate OCCUPANCY_REG_RD_GENERATE 0 3662(_for 2 )
		(_object
			(_cnst(_int j 2 0 3662(_arch)))
			(_prcs
				(line__3664(_arch 0 0 3664(_assignment(_trgt(2(_object 1)))(_sens(0)(1(_index 1)))(_read(1(_index 2))))))
			)
		)
		(_part (1(_index 3))
		)
	)
	(_object
		(_gen(_int C_OCCUPANCY_NUM_BITS -1 0 3632(_ent gms)))
		(_port(_int Bus2IP_OCC_REG_RdCE -2 0 3637(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_OCCUPANCY_NUM_BITS-1}}~12 0 3638(_array -2((_to i 0 c 4)))))
		(_port(_int IP2Reg_OCC_Data 0 0 3638(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_OCCUPANCY_NUM_BITS-1}}~122 0 3639(_array -2((_to i 0 c 5)))))
		(_port(_int IP2Bus_OCC_REG_Data 1 0 3639(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~C_OCCUPANCY_NUM_BITS-1~13 0 3662(_scalar (_to i 0 c 6))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . imp 7 -1)
)
V 000044 55 37347         1580965254161 imp
(_unit VHDL(qspi_mode_control_logic 0 3768(imp 0 3872))
	(_version vde)
	(_time 1580965254162 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 5e580c5c08080a48565959091a0459585a585b5b08585d)
	(_ent
		(_time 1580965254139)
	)
	(_comp
		(.unisim.VCOMPONENTS.FD
			(_object
				(_gen(_int INIT -5 1 66343(_ent((i 0)))))
				(_port(_int Q -6 1 66343(_ent (_out))))
				(_port(_int C -6 1 66343(_ent (_in))))
				(_port(_int D -6 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -5 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -5 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -5 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -5 1 66343(_ent((i 0)))))
				(_port(_int Q -6 1 66343(_ent (_out(_code 123)))))
				(_port(_int C -6 1 66343(_ent (_in))))
				(_port(_int CE -6 1 66343(_ent (_in))))
				(_port(_int D -6 1 66343(_ent (_in))))
				(_port(_int R -6 1 66343(_ent (_in))))
			)
		)
	)
	(_inst QSPI_SS_T 0 4116(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 1)))
		)
		(_port
			((Q)(SS_T))
			((C)(Bus2IP_Clk))
			((D)(master_tri_state_en_control))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 1)))
			)
		)
	)
	(_inst QSPI_SCK_T 0 4138(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 1)))
		)
		(_port
			((Q)(SCK_T))
			((C)(Bus2IP_Clk))
			((D)(SCK_tri_state_en_control))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 1)))
			)
		)
	)
	(_inst QSPI_IO0_T 0 4159(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 1)))
		)
		(_port
			((Q)(IO0_T))
			((C)(Bus2IP_Clk))
			((D)(IO0_tri_state_en_control))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 1)))
			)
		)
	)
	(_inst QSPI_IO1_T 0 4181(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 1)))
		)
		(_port
			((Q)(IO1_T))
			((C)(Bus2IP_Clk))
			((D)(IO1_tri_state_en_control))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 1)))
			)
		)
	)
	(_generate QSPI_NO_MODE_2_T_CONTROL 0 4194(_if 124)
		(_object
			(_prcs
				(line__4199(_arch 20 0 4199(_assignment(_alias((IO2_tri_state_en_control)(_string \"1"\)))(_trgt(99)))))
				(line__4200(_arch 21 0 4200(_assignment(_alias((IO3_tri_state_en_control)(_string \"1"\)))(_trgt(100)))))
				(line__4201(_arch 22 0 4201(_assignment(_alias((IO2_T)(_string \"1"\)))(_trgt(46)))))
				(line__4202(_arch 23 0 4202(_assignment(_alias((IO3_T)(_string \"1"\)))(_trgt(49)))))
			)
		)
	)
	(_generate QSPI_MODE_2_T_CONTROL 0 4207(_if 125)
		(_inst QSPI_IO2_T 0 4221(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(IO2_T))
				((C)(Bus2IP_Clk))
				((D)(IO2_tri_state_en_control))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 1)))
				)
			)
		)
		(_inst QSPI_IO3_T 0 4243(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(IO3_T))
				((C)(Bus2IP_Clk))
				((D)(IO3_tri_state_en_control))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 1)))
				)
			)
		)
		(_object
			(_prcs
				(line__4212(_arch 24 0 4212(_assignment(_trgt(99))(_sens(56(1))(56(0))(10)(110)(138)))))
				(line__4233(_arch 25 0 4233(_assignment(_trgt(100))(_sens(56(1))(56(0))(10)(110)(139)))))
			)
		)
	)
	(_inst QSPI_SPISEL 0 4261(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 1)))
		)
		(_port
			((Q)(SPISEL_sync))
			((C)(Bus2IP_Clk))
			((D)(SPISEL))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 1)))
			)
		)
	)
	(_inst MST_TRANS_INHIBIT_D1_I 0 4298(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 1)))
		)
		(_port
			((Q)(Mst_Trans_inhibit_d1))
			((C)(Bus2IP_Clk))
			((D)(Mst_Trans_inhibit))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 1)))
			)
		)
	)
	(_generate RX_DATA_SCK_RATIO_2_GEN1 0 4582(_if 126)
		(_object
			(_prcs
				(TRANSFER_DONE_PROCESS(_arch 44 0 4589(_prcs(_trgt(77))(_sens(0)(1)(64(_index 127))(64(_index 128))(64(_index 129))(64(_index 130))(64(2))(64(0))(64(1))(76)(112)(113))(_dssslsensitivity 1)(_read(64(_index 131))(64(_index 132))(64(_index 133))(64(_index 134))))))
				(RECEIVE_DATA_STROBE_PROCESS(_arch 45 0 4624(_prcs(_trgt(123)(142))(_sens(0)(38)(41)(44)(47)(1)(112)(113)(124(_range 135))(124(_range 136))(124(_range 137))(124(_range 138))(124(_range 139))(124(_range 140)))(_dssslsensitivity 1)(_read(81)(124(_range 141))(124(_range 142))(124(_range 143))(124(_range 144))(124(_range 145))(124(_range 146))))))
				(RECEIVE_DATA_STROBE_PROCESS_1(_arch 46 0 4669(_prcs(_trgt(143))(_sens(0)(1)(142))(_dssslsensitivity 1)(_read(80)))))
				(line__4684(_arch 47 0 4684(_assignment(_alias((SPIXfer_done_drr)(SPIXfer_done_int_pulse_d3)))(_simpleassign BUF)(_trgt(152))(_sens(82)))))
				(line__4686(_arch 48 0 4686(_assignment(_trgt(9))(_sens(76)(81)))))
			)
		)
	)
	(_generate RATIO_OF_2_GENERATE 0 4694(_if 147)
		(_generate RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN 0 4815(_if 148)
			(_object
				(_prcs
					(RATIO_2_CAPTURE_AND_SHIFT_PROCESS(_arch 54 0 4830(_prcs(_simple)(_trgt(83)(84)(85)(86)(116)(116(_range 149)))(_sens(0))(_read(26)(38)(41)(44)(47)(1)(4)(64(0))(74)(76)(78)(112)(113)(116(_range 150))(116(_range 151))(116(_range 152))(116(3))(116(2))(116(1))(116(0))(128)))))
				)
			)
		)
		(_generate RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN 0 4896(_if 153)
			(_object
				(_prcs
					(RATIO_2_CAPTURE_AND_SHIFT_PROCESS(_arch 55 0 4911(_prcs(_simple)(_trgt(83)(84)(85)(86)(116)(116(_range 154)))(_sens(0))(_read(26)(38)(41)(44)(47)(1)(4)(64(0))(74)(76)(78)(112)(113)(116(_range 155))(116(_range 156))(116(_range 157))(116(3))(116(2))(116(1))(116(0))(128)))))
				)
			)
		)
		(_generate RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN 0 4977(_if 158)
			(_object
				(_prcs
					(RATIO_2_CAPTURE_AND_SHIFT_PROCESS(_arch 56 0 4992(_prcs(_simple)(_trgt(83)(84)(85)(86)(116)(116(_range 159)))(_sens(0))(_read(26)(38)(41)(44)(47)(1)(4)(64(0))(74)(76)(78)(112)(113)(116(_range 160))(116(_range 161))(116(_range 162))(116(3))(116(2))(116(1))(116(0))(128)))))
				)
			)
		)
		(_generate RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN 0 5059(_if 163)
			(_object
				(_prcs
					(RATIO_2_CAPTURE_AND_SHIFT_PROCESS(_arch 57 0 5079(_prcs(_simple)(_trgt(83)(84)(85)(86)(116)(116(_range 164)))(_sens(0))(_read(26)(38)(41)(44)(47)(1)(4)(64(0))(74)(76)(78)(112)(113)(116(_range 165))(116(_range 166))(116(_range 167))(116(3))(116(2))(116(1))(116(0))(128)))))
				)
			)
		)
		(_object
			(_prcs
				(RATIO_2_SCK_CYCLE_COUNT_PROCESS(_arch 49 0 4703(_prcs(_trgt(64))(_sens(0)(1)(64)(69)(70)(74)(77)(147))(_dssslsensitivity 1))))
				(RATIO_2_SCK_SET_RESET_PROCESS(_arch 50 0 4740(_prcs(_trgt(114))(_sens(0)(1)(74)(105)(106)(114))(_dssslsensitivity 1))))
				(RATIO_2_DELAY_CLK(_arch 51 0 4758(_prcs(_trgt(117)(118)(119))(_sens(0)(1)(114)(117)(118))(_dssslsensitivity 1))))
				(line__4776(_arch 52 0 4776(_assignment(_trgt(120))(_sens(117)(118)))))
				(RATIO_2_CAPT_RX_FE_MODE_00_11(_arch 53 0 4782(_prcs(_trgt(124))(_sens(0)(22)(38)(41)(44)(47)(1)(112)(113)(119)(124))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate RX_DATA_GEN_OTHER_SCK_RATIOS 0 5150(_if 168)
		(_object
			(_prcs
				(TRANSFER_DONE_PROCESS(_arch 58 0 5158(_prcs(_trgt(77))(_sens(0)(1)(64(_index 169))(64(_index 170))(64(_index 171))(64(_index 172))(64(_index 173))(64(_index 174))(64(_index 175))(64(_index 176))(64(2))(64(1))(64(0))(69)(70)(76)(112)(113))(_dssslsensitivity 1)(_read(64(_index 177))(64(_index 178))(64(_index 179))(64(_index 180))(64(_index 181))(64(_index 182))(64(_index 183))(64(_index 184))))))
				(RECEIVE_DATA_STROBE_PROCESS_OTHER_RATIO(_arch 59 0 5208(_prcs(_trgt(123))(_sens(0)(1)(124))(_dssslsensitivity 1)(_read(80)))))
				(line__5221(_arch 60 0 5221(_assignment(_alias((SPIXfer_done_drr)(SPIXfer_done_int_pulse_d2)))(_simpleassign BUF)(_trgt(152))(_sens(81)))))
				(line__5222(_arch 61 0 5222(_assignment(_trgt(9))(_sens(76)(81)))))
			)
		)
	)
	(_generate OTHER_RATIO_GENERATE 0 5229(_if 185)
		(_inst IO0_I_REG 0 5233(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(mosi_i_sync))
				((C)(Bus2IP_Clk))
				((D)(IO0_I))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 0)))
				)
			)
		)
		(_inst IO1_I_REG 0 5244(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(miso_i_sync))
				((C)(Bus2IP_Clk))
				((D)(IO1_I))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 0)))
				)
			)
		)
		(_generate NO_IO_x_I_SYNC_MODE_1_GEN 0 5256(_if 186)
			(_object
				(_prcs
					(line__5261(_arch 62 0 5261(_assignment(_alias((io2_i_sync)(_string \"0"\)))(_trgt(91)))))
					(line__5262(_arch 63 0 5262(_assignment(_alias((io3_i_sync)(_string \"0"\)))(_trgt(92)))))
				)
			)
		)
		(_generate IO_x_I_SYNC_MODE_2_GEN 0 5267(_if 187)
			(_inst IO2_I_REG 0 5273(_comp .unisim.VCOMPONENTS.FD)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(io2_i_sync))
					((C)(Bus2IP_Clk))
					((D)(IO2_I))
				)
				(_use(_ent unisim FD)
					(_gen
						((INIT)((i 0)))
					)
				)
			)
			(_inst IO3_I_REG 0 5285(_comp .unisim.VCOMPONENTS.FD)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(io3_i_sync))
					((C)(Bus2IP_Clk))
					((D)(IO3_I))
				)
				(_use(_ent unisim FD)
					(_gen
						((INIT)((i 0)))
					)
				)
			)
		)
		(_generate OTHER_RATIO_CAP_QSPI_QUAD_MODE_NM_MEM_GEN 0 5474(_if 188)
			(_object
				(_prcs
					(OTHER_RATIO_CAPTURE_AND_SHIFT_PROCESS(_arch 73 0 5482(_prcs(_simple)(_trgt(83)(84)(85)(86)(116)(116(_range 189)))(_sens(0))(_read(26)(38)(41)(44)(47)(1)(4)(64(0))(76)(78)(112)(113)(116(_range 190))(116(_range 191))(116(_range 192))(116(3))(116(2))(116(1))(116(0))(127)(128)))))
				)
			)
		)
		(_generate OTHER_RATIO_CAP_QSPI_QUAD_MODE_SP_MEM_GEN 0 5552(_if 193)
			(_object
				(_prcs
					(OTHER_RATIO_CAPTURE_AND_SHIFT_PROCESS(_arch 74 0 5561(_prcs(_simple)(_trgt(83)(84)(85)(86)(116)(116(_range 194)))(_sens(0))(_read(26)(38)(41)(44)(47)(1)(4)(64(0))(76)(78)(112)(113)(116(_range 195))(116(_range 196))(116(_range 197))(116(3))(116(2))(116(1))(116(0))(127)(128)))))
				)
			)
		)
		(_generate OTHER_RATIO_CAP_QSPI_QUAD_MODE_MX_MEM_GEN 0 5631(_if 198)
			(_object
				(_prcs
					(OTHER_RATIO_CAPTURE_AND_SHIFT_PROCESS(_arch 75 0 5639(_prcs(_simple)(_trgt(83)(84)(85)(86)(116)(116(_range 199)))(_sens(0))(_read(26)(38)(41)(44)(47)(1)(4)(64(0))(76)(78)(112)(113)(116(_range 200))(116(_range 201))(116(_range 202))(116(3))(116(2))(116(1))(116(0))(127)(128)))))
				)
			)
		)
		(_generate OTHER_RATIO_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN 0 5709(_if 203)
			(_object
				(_prcs
					(OTHER_RATIO_CAPTURE_AND_SHIFT_PROCESS(_arch 76 0 5725(_prcs(_simple)(_trgt(83)(84)(85)(86)(116)(116(_range 204)))(_sens(0))(_read(26)(38)(41)(44)(47)(1)(4)(64(0))(76)(78)(112)(113)(116(_range 205))(116(_range 206))(116(_range 207))(116(3))(116(2))(116(1))(116(0))(127)(128)))))
				)
			)
		)
		(_object
			(_prcs
				(OTHER_RATIO_COUNT_PROCESS(_arch 64 0 5305(_prcs(_simple)(_trgt(63))(_sens(0))(_read(1)(63)(74)))))
				(OTHER_RATIO_COUNT_TRIGGER_GEN_PROCESS(_arch 65 0 5327(_prcs(_simple)(_trgt(125))(_sens(0))(_read(1)(63)(74)(125)))))
				(OTHER_RATIO_COUNT_TRIGGER_1CLK_PROCESS(_arch 66 0 5347(_prcs(_trgt(126))(_sens(0)(1)(74)(125))(_dssslsensitivity 1))))
				(line__5361(_arch 67 0 5361(_assignment(_trgt(127))(_sens(125)(126)))))
				(OTHER_RATIO_SCK_CYCLE_COUNT_PROCESS(_arch 68 0 5368(_prcs(_simple)(_trgt(64))(_sens(0))(_read(1)(64)(74)(77)(127)))))
				(OTHER_RATIO_SCK_SET_RESET_PROCESS(_arch 69 0 5390(_prcs(_trgt(114))(_sens(0)(1)(74)(105)(106)(114)(127))(_dssslsensitivity 1))))
				(OTHER_RATIO_DELAY_CLK(_arch 70 0 5411(_prcs(_trgt(117)(118))(_sens(0)(1)(114)(117))(_dssslsensitivity 1))))
				(line__5429(_arch 71 0 5429(_assignment(_trgt(120))(_sens(117)(118)))))
				(OTHER_RATIO_CAPT_RX_FE_MODE_00_11(_arch 72 0 5433(_prcs(_trgt(124))(_sens(0)(22)(38)(41)(44)(47)(1)(74)(112)(113)(120)(124))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate QSPI_DUAL_MODE_MIXED_WB_MEM_GEN 0 5826(_if 208)
		(_object
			(_prcs
				(QSPI_CNTRL_PROCESS(_arch 82 0 5836(_prcs(_simple)(_trgt(62)(112)(113)(135)(136)(137))(_sens(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(11)(61)(79)(133)(141)(146)))))
				(line__6029(_arch 83 0 6029(_assignment(_trgt(129))(_sens(61)))))
				(QSPI_ADDR_CNTR_PROCESS(_arch 84 0 6032(_prcs(_simple)(_trgt(133))(_sens(0))(_read(79)(129)(133)))))
			)
		)
	)
	(_generate QSPI_QUAD_MODE_MIXED_WB_MEM_GEN 0 6051(_if 209)
		(_object
			(_prcs
				(QSPI_CNTRL_PROCESS(_arch 85 0 6060(_prcs(_simple)(_trgt(62)(112)(113)(135)(136)(137)(138)(139))(_sens(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(11)(61)(79)(133)(141)(146)))))
				(line__6312(_arch 86 0 6312(_assignment(_trgt(129))(_sens(61)))))
				(QSPI_ADDR_CNTR_PROCESS(_arch 87 0 6315(_prcs(_simple)(_trgt(133))(_sens(0))(_read(79)(129)(133)))))
			)
		)
	)
	(_generate QSPI_DUAL_MODE_NM_MEM_GEN 0 6334(_if 210)
		(_object
			(_prcs
				(QSPI_CNTRL_PROCESS(_arch 88 0 6338(_prcs(_simple)(_trgt(62)(112)(113)(135)(136)(137))(_sens(22)(23)(24)(25)(27)(28)(29)(30)(31)(32)(33)(34)(11)(61)(79)(133)(141)(146)))))
				(line__6595(_arch 89 0 6595(_assignment(_trgt(129))(_sens(61)))))
				(QSPI_ADDR_CNTR_PROCESS(_arch 90 0 6598(_prcs(_simple)(_trgt(133))(_sens(0))(_read(79)(129)(133)))))
			)
		)
	)
	(_generate QSPI_DUAL_MODE_SP_MEM_GEN 0 6614(_if 211)
		(_object
			(_prcs
				(QSPI_CNTRL_PROCESS(_arch 91 0 6618(_prcs(_simple)(_trgt(62)(112)(113)(135)(136)(137))(_sens(22)(23)(24)(25)(27)(28)(29)(30)(31)(32)(33)(34)(11)(61)(79)(133)(141)(146)))))
				(line__6862(_arch 92 0 6862(_assignment(_trgt(129))(_sens(61)))))
				(QSPI_ADDR_CNTR_PROCESS(_arch 93 0 6865(_prcs(_simple)(_trgt(133))(_sens(0))(_read(79)(129)(133)))))
			)
		)
	)
	(_generate QSPI_DUAL_MODE_MX_MEM_GEN 0 6882(_if 212)
		(_object
			(_prcs
				(QSPI_CNTRL_PROCESS(_arch 94 0 6886(_prcs(_simple)(_trgt(62)(112)(113)(135)(136)(137))(_sens(22)(23)(24)(25)(27)(28)(29)(30)(31)(32)(33)(34)(11)(61)(79)(133)(141)(146)))))
				(line__7143(_arch 95 0 7143(_assignment(_trgt(129))(_sens(61)))))
				(QSPI_ADDR_CNTR_PROCESS(_arch 96 0 7146(_prcs(_simple)(_trgt(133))(_sens(0))(_read(79)(129)(133)))))
			)
		)
	)
	(_generate QSPI_QUAD_MODE_NM_MEM_GEN 0 7163(_if 213)
		(_object
			(_prcs
				(QSPI_CNTRL_PROCESS(_arch 97 0 7167(_prcs(_simple)(_trgt(62)(112)(113)(135)(136)(137)(138)(139))(_sens(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(11)(61)(79)(133)(141)(146)))))
				(line__7451(_arch 98 0 7451(_assignment(_trgt(129))(_sens(61)))))
				(QSPI_ADDR_CNTR_PROCESS(_arch 99 0 7454(_prcs(_simple)(_trgt(133))(_sens(0))(_read(79)(129)(133)))))
			)
		)
	)
	(_generate QSPI_QUAD_MODE_SP_MEM_GEN 0 7471(_if 214)
		(_object
			(_prcs
				(QSPI_CNTRL_PROCESS(_arch 100 0 7475(_prcs(_simple)(_trgt(62)(112)(113)(135)(136)(137)(138)(139))(_sens(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(11)(61)(79)(133)(141)(146)))))
				(line__7759(_arch 101 0 7759(_assignment(_trgt(129))(_sens(61)))))
				(QSPI_ADDR_CNTR_PROCESS(_arch 102 0 7762(_prcs(_simple)(_trgt(133))(_sens(0))(_read(79)(129)(133)))))
			)
		)
	)
	(_generate QSPI_QUAD_MODE_MX_MEM_GEN 0 7779(_if 215)
		(_object
			(_prcs
				(QSPI_CNTRL_PROCESS(_arch 103 0 7783(_prcs(_simple)(_trgt(62)(112)(113)(135)(136)(137)(138)(139))(_sens(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(11)(61)(79)(133)(141)(146)))))
				(line__8067(_arch 104 0 8067(_assignment(_trgt(129))(_sens(61)))))
				(QSPI_ADDR_CNTR_PROCESS(_arch 105 0 8070(_prcs(_simple)(_trgt(133))(_sens(0))(_read(79)(129)(133)))))
			)
		)
	)
	(_generate RATIO_NOT_EQUAL_4_GENERATE 0 8091(_if 216)
		(_generate SCK_O_NQ_4_NO_STARTUP_USED_DM 0 8097(_if 217)
			(_inst SCK_O_NE_4_FDRE_INST 0 8131(_comp .unisim.VCOMPONENTS.FDRE)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SCK_O_reg))
					((C)(Bus2IP_Clk))
					((CE)((i 3)))
					((D)(sck_o_in))
					((R)(slave_mode))
				)
				(_use(_ent unisim FDRE)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_sig(_int slave_mode -3 0 8099(_arch(_uni))))
				(_prcs
					(SCK_O_NQ_4_SELECT_PROCESS(_arch 106 0 8107(_prcs(_simple)(_trgt(115))(_sens(64(_object 11))(70)(74)(75)(114)(132)))))
					(line__8128(_arch 107 0 8128(_assignment(_trgt(153))(_sens(71)))))
				)
			)
		)
		(_generate SCK_O_NQ_4_NO_STARTUP_USED 0 8149(_if 218)
			(_inst SCK_O_NE_4_FDRE_INST 0 8185(_comp .unisim.VCOMPONENTS.FDRE)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SCK_O_reg))
					((C)(Bus2IP_Clk))
					((CE)((i 3)))
					((D)(sck_o_in))
					((R)(slave_mode))
				)
				(_use(_ent unisim FDRE)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_sig(_int slave_mode -3 0 8153(_arch(_uni))))
				(_prcs
					(SCK_O_NQ_4_SELECT_PROCESS(_arch 108 0 8161(_prcs(_simple)(_trgt(115))(_sens(64(_object 11))(70)(74)(75)(114)(132)))))
					(line__8182(_arch 109 0 8182(_assignment(_trgt(154))(_sens(71)))))
				)
			)
		)
		(_generate SCK_O_NQ_4_NO_STARTUP_USED_EXT 0 8201(_if 219)
			(_inst SCK_O_NE_4_FDRE_INST 0 8235(_comp .unisim.VCOMPONENTS.FDRE)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SCK_O_reg))
					((C)(Bus2IP_Clk))
					((CE)((i 3)))
					((D)(sck_o_in))
					((R)(slave_mode))
				)
				(_use(_ent unisim FDRE)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_sig(_int slave_mode -3 0 8203(_arch(_uni))))
				(_prcs
					(SCK_O_NQ_4_SELECT_PROCESS(_arch 110 0 8211(_prcs(_simple)(_trgt(115))(_sens(64(_object 11))(70)(74)(75)(114)(132)))))
					(line__8232(_arch 111 0 8232(_assignment(_trgt(155))(_sens(71)))))
				)
			)
		)
		(_generate SCK_O_NQ_4_STARTUP_USED 0 8253(_if 220)
			(_object
				(_prcs
					(SCK_O_NQ_4_SELECT_PROCESS(_arch 112 0 8261(_prcs(_simple)(_trgt(115))(_sens(64(_object 11))(70)(74)(75)(114)))))
					(SCK_O_NQ_4_FINAL_PROCESS(_arch 113 0 8282(_prcs(_trgt(36))(_sens(0)(1)(71)(115)(132))(_dssslsensitivity 1))))
				)
			)
		)
	)
	(_generate RATIO_OF_4_GENERATE 0 8308(_if 221)
		(_generate SCK_O_EQ_4_NO_STARTUP_USED_DM 0 8321(_if 222)
			(_inst SCK_O_EQ_4_FDRE_INST 0 8355(_comp .unisim.VCOMPONENTS.FDRE)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SCK_O_reg))
					((C)(Bus2IP_Clk))
					((CE)((i 3)))
					((D)(SCK_O_1))
					((R)(slave_mode))
				)
				(_use(_ent unisim FDRE)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_sig(_int slave_mode -3 0 8323(_arch(_uni))))
				(_prcs
					(SCK_O_EQ_4_FINAL_PROCESS(_arch 114 0 8327(_prcs(_simple)(_trgt(122))(_sens(64(_object 11))(70)(71)(74)(75)(114)(132))(_read(64(_object 11))))))
					(line__8351(_arch 115 0 8351(_assignment(_trgt(156))(_sens(71)))))
				)
			)
		)
		(_generate SCK_O_EQ_4_NO_STARTUP_USED 0 8372(_if 223)
			(_inst SCK_O_EQ_4_FDRE_INST 0 8408(_comp .unisim.VCOMPONENTS.FDRE)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SCK_O_reg))
					((C)(Bus2IP_Clk))
					((CE)((i 3)))
					((D)(SCK_O_1))
					((R)(slave_mode))
				)
				(_use(_ent unisim FDRE)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_sig(_int slave_mode -3 0 8376(_arch(_uni))))
				(_prcs
					(SCK_O_EQ_4_FINAL_PROCESS(_arch 116 0 8380(_prcs(_simple)(_trgt(122))(_sens(64(_object 11))(70)(71)(74)(75)(114)(132))(_read(64(_object 11))))))
					(line__8404(_arch 117 0 8404(_assignment(_trgt(157))(_sens(71)))))
				)
			)
		)
		(_generate SCK_O_EQ_4_NO_STARTUP_USED_EXT 0 8424(_if 224)
			(_inst SCK_O_EQ_4_FDRE_INST 0 8458(_comp .unisim.VCOMPONENTS.FDRE)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SCK_O_reg))
					((C)(Bus2IP_Clk))
					((CE)((i 3)))
					((D)(SCK_O_1))
					((R)(slave_mode))
				)
				(_use(_ent unisim FDRE)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_sig(_int slave_mode -3 0 8426(_arch(_uni))))
				(_prcs
					(SCK_O_EQ_4_FINAL_PROCESS(_arch 118 0 8430(_prcs(_simple)(_trgt(122))(_sens(64(_object 11))(70)(71)(74)(75)(114)(132))(_read(64(_object 11))))))
					(line__8454(_arch 119 0 8454(_assignment(_trgt(158))(_sens(71)))))
				)
			)
		)
		(_generate SCK_O_EQ_4_STARTUP_USED 0 8476(_if 225)
			(_object
				(_prcs
					(SCK_O_EQ_4_FINAL_PROCESS(_arch 120 0 8480(_prcs(_simple)(_trgt(122))(_sens(64(_object 11))(70)(71)(74)(75)(114)))))
					(SCK_O_EQ_4_REG_PROCESS(_arch 121 0 8506(_prcs(_trgt(36))(_sens(0)(1)(71)(122)(132))(_dssslsensitivity 1))))
				)
			)
		)
	)
	(_object
		(_gen(_int C_SCK_RATIO -1 0 3770(_ent gms)))
		(_gen(_int C_NUM_SS_BITS -1 0 3771(_ent gms)))
		(_gen(_int C_NUM_TRANSFER_BITS -1 0 3772(_ent gms)))
		(_gen(_int C_SPI_MODE -1 0 3774(_ent gms)))
		(_gen(_int C_USE_STARTUP -1 0 3775(_ent gms)))
		(_gen(_int C_SPI_MEMORY -1 0 3776(_ent gms)))
		(_type(_int ~STRING~12 0 3777(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_SUB_FAMILY 0 0 3777(_ent)))
		(_gen(_int C_DUAL_MODE -1 0 3778(_ent gms)))
		(_gen(_int C_NEW_SEQ_EN -1 0 3779(_ent gms)))
		(_gen(_int C_STARTUP_EXT -1 0 3780(_ent gms)))
		(_port(_int Bus2IP_Clk -3 0 3783(_ent(_in)(_event))))
		(_port(_int Soft_Reset_op -3 0 3784(_ent(_in))))
		(_port(_int DTR_FIFO_Data_Exists -3 0 3786(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~12 0 3787(_array -3((_to i 0 c 226)))))
		(_port(_int Slave_Select_Reg 1 0 3787(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~12 0 3788(_array -3((_to i 0 c 227)))))
		(_port(_int Transmit_Data 2 0 3788(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~122 0 3789(_array -3((_to i 0 c 228)))))
		(_port(_int Receive_Data 3 0 3789(_ent(_out))))
		(_port(_int SPIXfer_done -3 0 3791(_ent(_out))))
		(_port(_int SPIXfer_done_Rx_Wr_en -3 0 3792(_ent(_out))))
		(_port(_int MODF_strobe -3 0 3793(_ent(_out))))
		(_port(_int SPIXfer_done_rd_tx_en -3 0 3794(_ent(_out))))
		(_port(_int SR_3_MODF -3 0 3796(_ent(_in))))
		(_port(_int SR_5_Tx_Empty -3 0 3797(_ent(_in))))
		(_port(_int SPICR_0_LOOP -3 0 3801(_ent(_in))))
		(_port(_int SPICR_1_SPE -3 0 3802(_ent(_in))))
		(_port(_int SPICR_2_MASTER_N_SLV -3 0 3803(_ent(_in))))
		(_port(_int SPICR_3_CPOL -3 0 3804(_ent(_in))))
		(_port(_int SPICR_4_CPHA -3 0 3805(_ent(_in))))
		(_port(_int SPICR_5_TXFIFO_RST -3 0 3806(_ent(_in))))
		(_port(_int SPICR_6_RXFIFO_RST -3 0 3807(_ent(_in))))
		(_port(_int SPICR_7_SS -3 0 3808(_ent(_in))))
		(_port(_int SPICR_8_TR_INHIBIT -3 0 3809(_ent(_in))))
		(_port(_int SPICR_9_LSB -3 0 3810(_ent(_in))))
		(_port(_int Data_Dir -3 0 3814(_ent(_in))))
		(_port(_int Data_Mode_1 -3 0 3815(_ent(_in))))
		(_port(_int Data_Mode_0 -3 0 3816(_ent(_in))))
		(_port(_int Data_Phase -3 0 3817(_ent(_in))))
		(_port(_int Quad_Phase -3 0 3819(_ent(_in))))
		(_port(_int Addr_Mode_1 -3 0 3822(_ent(_in))))
		(_port(_int Addr_Mode_0 -3 0 3823(_ent(_in))))
		(_port(_int Addr_Bit -3 0 3824(_ent(_in))))
		(_port(_int Addr_Phase -3 0 3825(_ent(_in))))
		(_port(_int CMD_Mode_1 -3 0 3827(_ent(_in))))
		(_port(_int CMD_Mode_0 -3 0 3828(_ent(_in))))
		(_port(_int CMD_Error -3 0 3829(_ent(_in))))
		(_port(_int CMD_decoded -3 0 3830(_ent(_in))))
		(_port(_int SCK_I -3 0 3834(_ent(_in))))
		(_port(_int SCK_O_reg -3 0 3835(_ent(_out))))
		(_port(_int SCK_T -3 0 3836(_ent(_out))))
		(_port(_int IO0_I -3 0 3838(_ent(_in))))
		(_port(_int IO0_O -3 0 3839(_ent(_out))))
		(_port(_int IO0_T -3 0 3840(_ent(_out))))
		(_port(_int IO1_I -3 0 3842(_ent(_in))))
		(_port(_int IO1_O -3 0 3843(_ent(_out))))
		(_port(_int IO1_T -3 0 3844(_ent(_out))))
		(_port(_int IO2_I -3 0 3846(_ent(_in))))
		(_port(_int IO2_O -3 0 3847(_ent(_out))))
		(_port(_int IO2_T -3 0 3848(_ent(_out))))
		(_port(_int IO3_I -3 0 3850(_ent(_in))))
		(_port(_int IO3_O -3 0 3851(_ent(_out))))
		(_port(_int IO3_T -3 0 3852(_ent(_out))))
		(_port(_int SPISEL -3 0 3854(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~12 0 3856(_array -3((_dto c 229 i 0)))))
		(_port(_int SS_I 4 0 3856(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~124 0 3857(_array -3((_dto c 230 i 0)))))
		(_port(_int SS_O 5 0 3857(_ent(_out))))
		(_port(_int SS_T -3 0 3858(_ent(_out))))
		(_port(_int SPISEL_pulse_op -3 0 3860(_ent(_out))))
		(_port(_int SPISEL_d1_reg -3 0 3861(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 3862(_array -3((_to i 0 i 1)))))
		(_port(_int Control_bit_7_8 6 0 3862(_ent(_in))))
		(_port(_int pr_state_idle -3 0 3863(_ent(_out))))
		(_port(_int Rx_FIFO_Full -3 0 3864(_ent(_in))))
		(_port(_int DRR_Overrun_reg -3 0 3865(_ent(_out))))
		(_port(_int reset_RcFIFO_ptr_to_spi -3 0 3866(_ent(_in))))
		(_cnst(_int RESET_ACTIVE -3 0 3881(_arch((i 3)))))
		(_cnst(_int COUNT_WIDTH -1 0 3882(_arch gms(_code 231))))
		(_type(_int STATE_TYPE 0 3906(_enum1 idle cmd_send addr_send temp_addr_send data_send temp_data_send data_receive temp_data_receive (_to i 0 i 7))))
		(_sig(_int qspi_cntrl_ps 7 0 3914(_arch(_uni))))
		(_sig(_int qspi_cntrl_ns 7 0 3915(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{spcl_log2{C_SCK_RATIO}}-2}~13 0 3918(_array -3((_to i 0 c 232)))))
		(_sig(_int Ratio_Count 8 0 3918(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNT_WIDTH~downto~0}~13 0 3920(_array -3((_dto c 233 i 0)))))
		(_sig(_int Count 9 0 3920(_arch(_uni))))
		(_sig(_int Count_1 9 0 3921(_arch(_uni))))
		(_sig(_int LSB_first -3 0 3922(_arch(_uni))))
		(_sig(_int Mst_Trans_inhibit -3 0 3923(_arch(_uni))))
		(_sig(_int Manual_SS_mode -3 0 3924(_arch(_uni))))
		(_sig(_int CPHA -3 0 3925(_arch(_uni))))
		(_sig(_int CPOL -3 0 3926(_arch(_uni))))
		(_sig(_int Mst_N_Slv -3 0 3927(_arch(_uni))))
		(_sig(_int SPI_En -3 0 3928(_arch(_uni))))
		(_sig(_int Loop_mode -3 0 3929(_arch(_uni))))
		(_sig(_int transfer_start -3 0 3931(_arch(_uni))))
		(_sig(_int transfer_start_d1 -3 0 3933(_arch(_uni))))
		(_sig(_int transfer_start_pulse -3 0 3934(_arch(_uni))))
		(_sig(_int SPIXfer_done_int -3 0 3935(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_d1 -3 0 3936(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_pulse -3 0 3937(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_pulse_d1 -3 0 3938(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_pulse_d2 -3 0 3939(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_pulse_d3 -3 0 3940(_arch(_uni))))
		(_sig(_int Serial_Dout_0 -3 0 3942(_arch(_uni))))
		(_sig(_int Serial_Dout_1 -3 0 3943(_arch(_uni))))
		(_sig(_int Serial_Dout_2 -3 0 3944(_arch(_uni))))
		(_sig(_int Serial_Dout_3 -3 0 3945(_arch(_uni))))
		(_sig(_int Serial_Din_0 -3 0 3946(_arch(_uni))))
		(_sig(_int Serial_Din_1 -3 0 3947(_arch(_uni))))
		(_sig(_int Serial_Din_2 -3 0 3948(_arch(_uni))))
		(_sig(_int Serial_Din_3 -3 0 3949(_arch(_uni))))
		(_sig(_int io2_i_sync -3 0 3951(_arch(_uni))))
		(_sig(_int io3_i_sync -3 0 3952(_arch(_uni))))
		(_sig(_int serial_dout_int -3 0 3953(_arch(_uni))))
		(_sig(_int mosi_i_sync -3 0 3954(_arch(_uni))))
		(_sig(_int miso_i_sync -3 0 3955(_arch(_uni))))
		(_sig(_int master_tri_state_en_control -3 0 3957(_arch(_uni))))
		(_sig(_int IO0_tri_state_en_control -3 0 3958(_arch(_uni))))
		(_sig(_int IO1_tri_state_en_control -3 0 3959(_arch(_uni))))
		(_sig(_int IO2_tri_state_en_control -3 0 3960(_arch(_uni))))
		(_sig(_int IO3_tri_state_en_control -3 0 3961(_arch(_uni))))
		(_sig(_int SCK_tri_state_en_control -3 0 3962(_arch(_uni))))
		(_sig(_int SPISEL_sync -3 0 3964(_arch(_uni))))
		(_sig(_int spisel_d1 -3 0 3965(_arch(_uni))))
		(_sig(_int spisel_pulse -3 0 3966(_arch(_uni))))
		(_sig(_int Sync_Set -3 0 3967(_arch(_uni))))
		(_sig(_int Sync_Reset -3 0 3968(_arch(_uni))))
		(_sig(_int SS_Asserted -3 0 3970(_arch(_uni))))
		(_sig(_int SS_Asserted_1dly -3 0 3971(_arch(_uni))))
		(_sig(_int Allow_MODF_Strobe -3 0 3972(_arch(_uni))))
		(_sig(_int MODF_strobe_int -3 0 3974(_arch(_uni))))
		(_sig(_int Load_tx_data_to_shift_reg_int -3 0 3975(_arch(_uni))))
		(_sig(_int mode_0 -3 0 3978(_arch(_uni))))
		(_sig(_int mode_1 -3 0 3979(_arch(_uni))))
		(_sig(_int sck_o_int -3 0 3981(_arch(_uni))))
		(_sig(_int sck_o_in -3 0 3982(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_TRANSFER_BITS-1}~13 0 3983(_array -3((_to i 0 c 234)))))
		(_sig(_int Shift_Reg 10 0 3983(_arch(_uni))))
		(_sig(_int sck_d1 -3 0 3985(_arch(_uni))))
		(_sig(_int sck_d2 -3 0 3986(_arch(_uni))))
		(_sig(_int sck_d3 -3 0 3987(_arch(_uni))))
		(_sig(_int sck_rising_edge -3 0 3988(_arch(_uni))))
		(_sig(_int rx_shft_reg 10 0 3989(_arch(_uni))))
		(_sig(_int SCK_O_1 -3 0 3990(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~13 0 3992(_array -3((_to i 0 c 235)))))
		(_sig(_int receive_Data_int 11 0 3992(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~132 0 3994(_array -3((_to i 0 c 236)))))
		(_sig(_int rx_shft_reg_mode_0011 12 0 3994(_arch(_uni))))
		(_sig(_int Count_trigger -3 0 3996(_arch(_uni))))
		(_sig(_int Count_trigger_d1 -3 0 3997(_arch(_uni))))
		(_sig(_int Count_trigger_pulse -3 0 3998(_arch(_uni))))
		(_sig(_int pr_state_cmd_ph -3 0 4000(_arch(_uni))))
		(_sig(_int pr_state_addr_ph -3 0 4001(_arch(_uni))))
		(_sig(_int pr_state_dummy_ph -3 0 4002(_arch(_uni))))
		(_sig(_int pr_state_data_receive -3 0 4003(_arch(_uni))))
		(_sig(_int pr_state_non_idle -3 0 4004(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 4006(_array -3((_dto i 2 i 0)))))
		(_sig(_int addr_cnt 13 0 4006(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 4007(_array -3((_dto i 3 i 0)))))
		(_sig(_int dummy_cnt 14 0 4007(_arch(_uni))))
		(_sig(_int stop_clock -3 0 4008(_arch(_uni))))
		(_sig(_int IO0_T_control -3 0 4010(_arch(_uni))))
		(_sig(_int IO1_T_control -3 0 4011(_arch(_uni))))
		(_sig(_int IO2_T_control -3 0 4012(_arch(_uni))))
		(_sig(_int IO3_T_control -3 0 4013(_arch(_uni))))
		(_sig(_int dummy -3 0 4014(_arch(_uni))))
		(_sig(_int no_slave_selected -3 0 4015(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~134 0 4017(_array -3((_to i 0 c 237)))))
		(_sig(_int Data_To_Rx_FIFO_1 15 0 4017(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~136 0 4018(_array -3((_to i 0 c 238)))))
		(_sig(_int Data_To_Rx_FIFO_2 16 0 4018(_arch(_uni))))
		(_sig(_int Mst_Trans_inhibit_d1 -3 0 4024(_arch(_uni))))
		(_sig(_int Mst_Trans_inhibit_pulse -3 0 4025(_arch(_uni))))
		(_sig(_int stop_clock_reg -3 0 4026(_arch(_uni))))
		(_sig(_int transfer_start_d2 -3 0 4028(_arch(_uni))))
		(_sig(_int transfer_start_d3 -3 0 4029(_arch(_uni))))
		(_sig(_int transfer_start_pulse_11 -3 0 4030(_arch(_uni))))
		(_sig(_int DRR_Overrun_reg_int -3 0 4031(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_reg -3 0 4032(_arch(_uni))))
		(_sig(_int SPIXfer_done_drr -3 0 4033(_arch(_uni))))
		(_prcs
			(line__4038(_arch 0 0 4038(_assignment(_alias((SPIXfer_done)(SPIXfer_done_drr)))(_simpleassign BUF)(_trgt(6))(_sens(152)))))
			(line__4040(_arch 1 0 4040(_assignment(_alias((LSB_first)(SPICR_9_LSB)))(_simpleassign BUF)(_trgt(66))(_sens(21)))))
			(line__4041(_arch 2 0 4041(_assignment(_alias((Mst_Trans_inhibit)(SPICR_8_TR_INHIBIT)))(_simpleassign BUF)(_trgt(67))(_sens(20)))))
			(line__4042(_arch 3 0 4042(_assignment(_alias((Manual_SS_mode)(SPICR_7_SS)))(_simpleassign BUF)(_trgt(68))(_sens(19)))))
			(line__4043(_arch 4 0 4043(_assignment(_alias((CPHA)(SPICR_4_CPHA)))(_simpleassign BUF)(_trgt(69))(_sens(16)))))
			(line__4044(_arch 5 0 4044(_assignment(_alias((CPOL)(SPICR_3_CPOL)))(_simpleassign BUF)(_trgt(70))(_sens(15)))))
			(line__4045(_arch 6 0 4045(_assignment(_alias((Mst_N_Slv)(SPICR_2_MASTER_N_SLV)))(_simpleassign BUF)(_trgt(71))(_sens(14)))))
			(line__4046(_arch 7 0 4046(_assignment(_alias((SPI_En)(SPICR_1_SPE)))(_simpleassign BUF)(_trgt(72))(_sens(13)))))
			(line__4047(_arch 8 0 4047(_assignment(_alias((Loop_mode)(SPICR_0_LOOP)))(_simpleassign BUF)(_trgt(73))(_sens(12)))))
			(line__4049(_arch 9 0 4049(_assignment(_alias((IO0_O)(Serial_Dout_0)))(_simpleassign BUF)(_trgt(39))(_sens(83)))))
			(line__4050(_arch 10 0 4050(_assignment(_alias((IO1_O)(Serial_Dout_1)))(_simpleassign BUF)(_trgt(42))(_sens(84)))))
			(line__4051(_arch 11 0 4051(_assignment(_alias((IO2_O)(Serial_Dout_2)))(_simpleassign BUF)(_trgt(45))(_sens(85)))))
			(line__4052(_arch 12 0 4052(_assignment(_alias((IO3_O)(Serial_Dout_3)))(_simpleassign BUF)(_trgt(48))(_sens(86)))))
			(line__4054(_arch 13 0 4054(_assignment(_trgt(5))(_sens(123)))))
			(line__4055(_arch 14 0 4055(_assignment(_alias((DRR_Overrun_reg)(DRR_Overrun_reg_int)))(_simpleassign BUF)(_trgt(59))(_sens(150)))))
			(DRR_OVERRUN_REG_PROCESS(_arch 15 0 4085(_prcs(_simple)(_trgt(150))(_sens(0))(_read(58)(1)(150)(152)))))
			(line__4106(_arch 16 0 4106(_assignment(_trgt(96))(_sens(56(1))(56(0))(10)(110)))))
			(line__4130(_arch 17 0 4130(_assignment(_trgt(101))(_sens(56(1))(56(0))(10)(110)))))
			(line__4150(_arch 18 0 4150(_assignment(_trgt(97))(_sens(56(1))(56(0))(10)(110)(136)))))
			(line__4171(_arch 19 0 4171(_assignment(_trgt(98))(_sens(56(1))(56(0))(10)(110)(137)))))
			(SPISEL_DELAY_1CLK_PROCESS_P(_arch 26 0 4274(_prcs(_trgt(103))(_sens(0)(1)(102))(_dssslsensitivity 1))))
			(line__4288(_arch 27 0 4288(_assignment(_trgt(104))(_sens(102)(103)))))
			(line__4294(_arch 28 0 4294(_assignment(_alias((SPISEL_pulse_op)(SPISEL_sync)))(_simpleassign "not")(_trgt(54))(_sens(102)))))
			(line__4295(_arch 29 0 4295(_assignment(_alias((SPISEL_d1_reg)(spisel_d1)))(_simpleassign BUF)(_trgt(55))(_sens(103)))))
			(line__4309(_arch 30 0 4309(_assignment(_trgt(145))(_sens(67)(144)))))
			(SCK_SET_GEN_PROCESS(_arch 31 0 4313(_prcs(_simple)(_trgt(105))(_sens(69)(70)(76)(77)(145)))))
			(SCK_RESET_GEN_PROCESS(_arch 32 0 4332(_prcs(_simple)(_trgt(106))(_sens(69)(70)(76)(77)(145)))))
			(SELECT_OUT_PROCESS(_arch 33 0 4356(_prcs(_trgt(52)(107)(108))(_sens(0)(1)(3)(74)(107))(_dssslsensitivity 1))))
			(line__4379(_arch 34 0 4379(_assignment(_trgt(141))(_sens(3(_range 239)))(_read(3(_range 240))))))
			(MODF_STROBE_PROCESS(_arch 35 0 4383(_prcs(_trgt(8)(109)(110))(_sens(0)(1)(71)(102)(109))(_dssslsensitivity 1))))
			(LOADING_FIRST_ELEMENT_PROCESS(_arch 36 0 4411(_prcs(_simple)(_trgt(111))(_sens(1)(10)(72)(107)(108)))))
			(TRANSFER_START_PROCESS(_arch 37 0 4442(_prcs(_trgt(74))(_sens(0)(25)(30)(1)(10)(11)(67)(72)(77)(135))(_dssslsensitivity 1))))
			(TRANSFER_START_1CLK_PROCESS(_arch 38 0 4516(_prcs(_trgt(75)(147)(148))(_sens(0)(1)(74)(75)(147))(_dssslsensitivity 1))))
			(line__4534(_arch 39 0 4534(_assignment(_trgt(76))(_sens(74)(75)))))
			(line__4536(_arch 40 0 4536(_assignment(_trgt(149))(_sens(147)(148)))))
			(TRANSFER_DONE_1CLK_PROCESS(_arch 41 0 4540(_prcs(_trgt(78))(_sens(0)(1)(77))(_dssslsensitivity 1))))
			(line__4554(_arch 42 0 4554(_assignment(_trgt(79))(_sens(77)(78)))))
			(TRANSFER_DONE_PULSE_DLY_PROCESS(_arch 43 0 4562(_prcs(_trgt(80)(81)(82))(_sens(0)(1)(79)(80)(81))(_dssslsensitivity 1))))
			(PS_TO_NS_PROCESS(_arch 77 0 5801(_prcs(_trgt(61)(146))(_sens(0)(1)(62)(135))(_dssslsensitivity 1))))
			(line__5816(_arch 78 0 5816(_assignment(_trgt(131))(_sens(61)))))
			(line__5818(_arch 79 0 5818(_assignment(_trgt(132))(_sens(61)))))
			(line__5820(_arch 80 0 5820(_assignment(_trgt(57))(_sens(61)))))
			(line__5822(_arch 81 0 5822(_assignment(_trgt(128))(_sens(61)))))
		)
		(_subprogram
			(_int spcl_log2 122 0 3887(_arch(_func -1)))
			(_ext log2(2 6))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.X01(1 X01)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_split (52)
	)
	(_use(std(standard))(ieee(std_logic_1164))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(197378)
		(131586)
		(131586)
		(131587)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
	)
	(_model . imp 241 -1)
)
V 000044 55 31606         1580965254189 imp
(_unit VHDL(qspi_mode_0_module 0 8695(imp 0 8775))
	(_version vde)
	(_time 1580965254190 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 6e683c6f38383a7867623d3b2a3469686a686b6b386d6e)
	(_ent
		(_time 1580965254177)
	)
	(_comp
		(.unisim.VCOMPONENTS.FD
			(_object
				(_gen(_int INIT -5 1 66343(_ent((i 0)))))
				(_port(_int Q -6 1 66343(_ent (_out))))
				(_port(_int C -6 1 66343(_ent (_in))))
				(_port(_int D -6 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -5 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -5 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -5 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -5 1 66343(_ent((i 0)))))
				(_port(_int Q -6 1 66343(_ent (_out(_code 111)))))
				(_port(_int C -6 1 66343(_ent (_in))))
				(_port(_int CE -6 1 66343(_ent (_in))))
				(_port(_int D -6 1 66343(_ent (_in))))
				(_port(_int R -6 1 66343(_ent (_in))))
			)
		)
	)
	(_generate LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN 0 8959(_if 112)
		(_inst rx_empty_no_fifo_CDC 0 8964(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 113))
				((C_RESET_STATE)(_code 114))
				((C_SINGLE_BIT)(_code 115))
				((C_FLOP_INPUT)(_code 116))
				((C_VECTOR_WIDTH)(_code 117))
				((C_MTBF_STAGES)(_code 118))
			)
			(_port
				((prmry_aclk)(_code 119))
				((prmry_resetn)(_code 120))
				((prmry_in)(Rx_FIFO_Empty_i_no_fifo))
				((prmry_vect_in)(_code 121))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(_code 122))
				((scndry_out)(Rx_FIFO_Empty_i_no_fifo_sync))
			)
		)
		(_object
			(_prcs
				(TX_EMPTY_MODE_0_P(_arch 1 0 8990(_prcs(_trgt(126))(_sens(0)(56)(127)(1))(_dssslsensitivity 1)(_read(59)))))
				(RX_FULL_CHECK_PROCESS(_arch 2 0 9018(_prcs(_trgt(116))(_sens(0)(59)(117)(128)(1))(_dssslsensitivity 1))))
				(DRR_OVERRUN_REG_PROCESS(_arch 3 0 9032(_prcs(_simple)(_trgt(117))(_sens(0))(_read(60)(116)(117)(1)))))
				(PS_TO_NS_PROCESS(_arch 4 0 9069(_prcs(_trgt(112)(114))(_sens(0)(113)(115)(1))(_dssslsensitivity 1))))
				(SPI_STATE_MACHINE_P(_arch 5 0 9084(_prcs(_simple)(_trgt(113)(115)(127))(_sens(51)(56)(59)(111)(112)(114)(126)(14)))))
			)
		)
	)
	(_generate LOCAL_TX_EMPTY_FIFO_12_GEN 0 9150(_if 123)
		(_object
			(_prcs
				(line__9154(_arch 6 0 9154(_assignment(_alias((xfer_done_fifo_0)(_string \"0"\)))(_trgt(126)))))
				(DRR_OVERRUN_REG_PROCESS(_arch 7 0 9196(_prcs(_simple)(_trgt(117))(_sens(0))(_read(117)(129)(1)(40)))))
				(PS_TO_NS_PROCESS(_arch 8 0 9216(_prcs(_trgt(112)(114))(_sens(0)(113)(115)(1))(_dssslsensitivity 1))))
				(SPI_STATE_MACHINE_P(_arch 9 0 9231(_prcs(_simple)(_trgt(113)(115))(_sens(51)(53)(56)(59)(94)(111)(112)(114)(122)(14)))))
			)
		)
	)
	(_inst MST_TRANS_INHIBIT_D1_I 0 9346(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 1)))
		)
		(_port
			((Q)(Mst_Trans_inhibit_d1))
			((C)(Bus2IP_Clk))
			((D)(Mst_Trans_inhibit))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 1)))
			)
		)
	)
	(_inst SPI_TRISTATE_CONTROL_II 0 9374(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 1)))
		)
		(_port
			((Q)(SCK_T))
			((C)(Bus2IP_Clk))
			((D)(master_tri_state_en_control))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 1)))
			)
		)
	)
	(_inst SPI_TRISTATE_CONTROL_III 0 9386(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 1)))
		)
		(_port
			((Q)(MOSI_T))
			((C)(Bus2IP_Clk))
			((D)(master_tri_state_en_control))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 1)))
			)
		)
	)
	(_inst SPI_TRISTATE_CONTROL_IV 0 9398(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 1)))
		)
		(_port
			((Q)(SS_T))
			((C)(Bus2IP_Clk))
			((D)(master_tri_state_en_control))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 1)))
			)
		)
	)
	(_inst SPI_TRISTATE_CONTROL_V 0 9422(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 1)))
		)
		(_port
			((Q)(MISO_T))
			((C)(Bus2IP_Clk))
			((D)(slave_tri_state_en_control))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 1)))
			)
		)
	)
	(_generate DTR_UNDERRUN_FIFO_0_GEN 0 9445(_if 124)
		(_object
			(_prcs
				(DTR_UNDERRUN_PROCESS_P(_arch 29 0 9449(_prcs(_trgt(22))(_sens(0)(51)(96)(122)(1))(_dssslsensitivity 1)(_read(52)))))
			)
		)
	)
	(_generate DTR_UNDERRUN_FIFO_EXIST_GEN 0 9471(_if 125)
		(_object
			(_prcs
				(DTR_UNDERRUN_PROCESS_P(_arch 30 0 9475(_prcs(_trgt(22))(_sens(0)(51)(59)(96)(122)(1))(_dssslsensitivity 1)(_read(52)))))
			)
		)
	)
	(_inst SPISEL_REG 0 9501(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 1)))
		)
		(_port
			((Q)(SPISEL_sync))
			((C)(Bus2IP_Clk))
			((D)(SPISEL))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 1)))
			)
		)
	)
	(_inst SCK_I_REG 0 9584(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(SCK_I_sync))
			((C)(Bus2IP_Clk))
			((D)(SCK_I))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_generate RISING_EDGE_CLK_RATIO_4_GEN 0 9612(_if 126)
		(_object
			(_prcs
				(line__9618(_arch 37 0 9618(_assignment(_trgt(81))(_sens(77)(96)(97)))))
				(line__9619(_arch 38 0 9619(_assignment(_trgt(82))(_sens(77)(96)(97)))))
				(DATA_I_DELAY_1CLK_PROCESS(_arch 39 0 9622(_prcs(_trgt(69))(_sens(0)(70)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate RISING_EDGE_CLK_RATIO_OTHERS_GEN 0 9641(_if 127)
		(_object
			(_prcs
				(line__9645(_arch 40 0 9645(_assignment(_trgt(81))(_sens(77)(96)(97)))))
				(line__9646(_arch 41 0 9646(_assignment(_trgt(82))(_sens(77)(96)(97)))))
				(line__9648(_arch 42 0 9648(_assignment(_alias((Serial_Din)(data_in)))(_simpleassign BUF)(_trgt(69))(_sens(70)))))
			)
		)
	)
	(_generate RX_DATA_SCK_RATIO_2_GEN1 0 9780(_if 128)
		(_generate TRANSFER_DONE_8 0 9783(_if 129)
			(_object
				(_prcs
					(TRANSFER_DONE_PROCESS_8(_arch 51 0 9784(_prcs(_trgt(57))(_sens(0)(56)(57)(1))(_dssslsensitivity 1)(_read(45(_index 130))(45(_index 131))(45(_index 132))(45(_index 133))))))
				)
			)
		)
		(_generate TRANSFER_DONE_16 0 9799(_if 134)
			(_object
				(_prcs
					(TRANSFER_DONE_PROCESS_16(_arch 52 0 9800(_prcs(_trgt(57))(_sens(0)(56)(57)(1))(_dssslsensitivity 1)(_read(45(_index 135))(45(_index 136))(45(_index 137))(45(_index 138))(45(_index 139))))))
				)
			)
		)
		(_generate TRANSFER_DONE_32 0 9816(_if 140)
			(_object
				(_prcs
					(TRANSFER_DONE_PROCESS_32(_arch 53 0 9817(_prcs(_trgt(57))(_sens(0)(56)(57)(1))(_dssslsensitivity 1)(_read(45(_index 141))(45(_index 142))(45(_index 143))(45(_index 144))(45(_index 145))(45(_index 146))))))
				)
			)
		)
		(_object
			(_prcs
				(line__9837(_arch 54 0 9837(_assignment(_trgt(93))(_sens(49)(50)(99)(100)))))
				(RECEIVE_DATA_STROBE_PROCESS(_arch 55 0 9851(_prcs(_trgt(105))(_sens(0)(46)(53)(60)(71)(93)(94))(_dssslsensitivity 1))))
				(line__9879(_arch 56 0 9879(_assignment(_alias((SPIXfer_done_drr)(SPIXfer_done_int_pulse_d3)))(_simpleassign BUF)(_trgt(129))(_sens(95)))))
				(line__9880(_arch 57 0 9880(_assignment(_trgt(17))(_sens(56)(95)))))
				(line__9881(_arch 58 0 9881(_assignment(_trgt(43))(_sens(56)(95)))))
				(RATIO_COUNT_PROCESS_SPI2(_arch 59 0 9890(_prcs(_trgt(44))(_sens(0)(44)(51)(54)(1))(_dssslsensitivity 1))))
				(COUNT_TRIGGER_GEN_SCK2_PROCESS(_arch 60 0 9910(_prcs(_simple)(_trgt(63))(_sens(0))(_read(44)(51)(54)(63)(1)))))
				(COUNT_TRIGGER_1CLK_SCK2_PROCESS(_arch 61 0 9926(_prcs(_trgt(64))(_sens(0)(54)(63)(1))(_dssslsensitivity 1))))
				(line__9940(_arch 62 0 9940(_assignment(_trgt(65))(_sens(63)(64)))))
			)
		)
		(_split (105)
		)
	)
	(_generate RX_DATA_GEN_OTHER_SCK_RATIOS 0 9950(_if 147)
		(_generate FIFO_PRESENT_GEN 0 9952(_if 148)
			(_object
				(_prcs
					(TRANSFER_DONE_PROCESS(_arch 63 0 9959(_prcs(_simple)(_trgt(57))(_sens(0))(_read(44)(45(_range 149))(45(_range 150))(45(_range 151))(49)(50)(51)(56)(57)(63)(81)(82)(1)))))
				)
			)
		)
		(_generate FIFO_ABSENT_GEN 0 10019(_if 152)
			(_object
				(_prcs
					(TRANSFER_DONE_PROCESS(_arch 64 0 10026(_prcs(_trgt(57))(_sens(0)(45(_range 153))(45(_range 154))(45(_object 10))(49)(50)(51)(56)(57)(63)(81)(82)(1))(_dssslsensitivity 1)(_read(45(_range 155))(45(_range 156))(45(_object 10))))))
				)
			)
		)
		(_object
			(_prcs
				(line__10054(_arch 65 0 10054(_assignment(_trgt(93))(_sens(49)(50)(99)(100)))))
				(RECEIVE_DATA_STROBE_PROCESS_OTHER_RATIO(_arch 66 0 10069(_prcs(_trgt(105))(_sens(0)(46)(51)(60)(93)(98))(_dssslsensitivity 1))))
				(line__10095(_arch 67 0 10095(_assignment(_alias((SPIXfer_done_drr)(SPIXfer_done_int_pulse_d2)))(_simpleassign BUF)(_trgt(129))(_sens(94)))))
				(line__10096(_arch 68 0 10096(_assignment(_trgt(17))(_sens(56)(79)(80)(94)))))
				(line__10099(_arch 69 0 10099(_assignment(_trgt(43))(_sens(56)(94)))))
			)
		)
		(_split (105)
		)
	)
	(_generate OTHER_RATIO_GENERATE 0 10106(_if 157)
		(_object
			(_prcs
				(line__10108(_arch 70 0 10108(_assignment(_alias((miso_i_sync)(MISO_I)))(_simpleassign BUF)(_trgt(107))(_sens(28)))))
				(line__10109(_arch 71 0 10109(_assignment(_alias((mosi_i_sync)(MOSI_I)))(_simpleassign BUF)(_trgt(106))(_sens(31)))))
				(LOOP_BACK_PROCESS(_arch 72 0 10111(_prcs(_trgt(108))(_sens(0)(53)(68)(1))(_dssslsensitivity 1))))
				(EXTERNAL_INPUT_OR_LOOP_PROCESS(_arch 73 0 10126(_prcs(_simple)(_trgt(70))(_sens(51)(53)(106)(107)(108)))))
				(RATIO_COUNT_PROCESS(_arch 74 0 10153(_prcs(_simple)(_trgt(44))(_sens(0))(_read(44)(54)(1)))))
				(COUNT_TRIGGER_GEN_PROCESS(_arch 75 0 10175(_prcs(_simple)(_trgt(63))(_sens(0))(_read(44)(54)(63)(1)))))
				(COUNT_TRIGGER_1CLK_PROCESS(_arch 76 0 10191(_prcs(_trgt(64))(_sens(0)(54)(63)(1))(_dssslsensitivity 1))))
				(line__10205(_arch 77 0 10205(_assignment(_trgt(65))(_sens(63)(64)))))
				(SCK_CYCLE_COUNT_PROCESS(_arch 78 0 10213(_prcs(_trgt(45))(_sens(0)(45)(51)(54)(57)(65)(85)(96)(126)(1))(_dssslsensitivity 1))))
				(SCK_SET_RESET_PROCESS(_arch 79 0 10251(_prcs(_trgt(61))(_sens(0)(51)(54)(61)(65)(66)(67)(1))(_dssslsensitivity 1))))
				(DELAY_CLK(_arch 80 0 10270(_prcs(_trgt(90)(91))(_sens(0)(61)(90)(1))(_dssslsensitivity 1))))
				(line__10285(_arch 81 0 10285(_assignment(_trgt(92))(_sens(90)(91)))))
				(CAPT_RX_FE_MODE_00_11(_arch 82 0 10289(_prcs(_simple)(_trgt(99))(_sens(0))(_read(54)(70)(92)(99(_range 158))(1)))))
				(line__10301(_arch 83 0 10301(_assignment(_trgt(101))(_sens(90)(91)))))
				(CAPT_RX_FE_MODE_01_10(_arch 84 0 10305(_prcs(_simple)(_trgt(100))(_sens(0))(_read(54)(70)(100(_range 159))(101)(1)))))
				(CAPTURE_AND_SHIFT_PROCESS(_arch 85 0 10322(_prcs(_simple)(_trgt(68)(71)(71(_range 160))(71(1))(71(0))(98))(_sens(0))(_read(45(0))(46)(49)(50)(51)(54)(56)(57)(58)(65)(69)(71(_range 161))(71(_range 162))(71(_range 163))(71(0))(81)(82)(98(_range 164))(98(_range 165))(121)(1)(19)))))
			)
		)
		(_split (71)
		)
	)
	(_generate RATIO_OF_2_GENERATE 0 10409(_if 166)
		(_object
			(_prcs
				(SCK_CYCLE_COUNT_PROCESS(_arch 86 0 10418(_prcs(_trgt(45))(_sens(0)(45)(49)(50)(51)(54)(55)(57)(1))(_dssslsensitivity 1))))
				(SCK_SET_RESET_PROCESS(_arch 87 0 10450(_prcs(_trgt(61))(_sens(0)(54)(61)(66)(67)(1))(_dssslsensitivity 1))))
				(CAPT_RX_FE_MODE_00_11(_arch 88 0 10480(_prcs(_trgt(90)(91)(99))(_sens(0)(61)(90)(91)(99(_range 167))(28))(_dssslsensitivity 1)(_read(99(_range 168))))))
				(line__10496(_arch 89 0 10496(_assignment(_trgt(92))(_sens(90)(91)))))
				(CAPT_RX_FE_MODE_01_10(_arch 90 0 10500(_prcs(_trgt(100)(102)(103))(_sens(0)(49)(50)(62)(91)(100(_range 169))(100(_range 170))(101)(103)(28))(_dssslsensitivity 1)(_read(100(_range 171))(100(_range 172))))))
				(line__10521(_arch 91 0 10521(_assignment(_trgt(101))(_sens(102)(103)))))
				(CAPTURE_AND_SHIFT_PROCESS(_arch 92 0 10527(_prcs(_simple)(_trgt(68)(71)(71(_range 173))(71(1))(71(0)))(_sens(0))(_read(45(0))(46)(51)(53)(56)(58)(68)(71(_range 174))(71(_range 175))(71(0))(80)(1)(19)(28)))))
			)
		)
		(_split (71)
		)
	)
	(_generate RATIO_NOT_EQUAL_4_GENERATE 0 10617(_if 176)
		(_generate SCK_O_NQ_4_NO_STARTUP_USED_DM 0 10644(_if 177)
			(_inst SCK_O_NE_4_FDRE_INST 0 10653(_comp .unisim.VCOMPONENTS.FDRE)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SCK_O_reg))
					((C)(Bus2IP_Clk))
					((CE)((i 3)))
					((D)(sck_o_in))
					((R)(slave_mode))
				)
				(_use(_ent unisim FDRE)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_sig(_int slave_mode -3 0 10646(_arch(_uni))))
				(_prcs
					(line__10650(_arch 96 0 10650(_assignment(_trgt(130))(_sens(51)))))
				)
			)
		)
		(_generate SCK_O_NQ_4_NO_STARTUP_USED 0 10670(_if 178)
			(_inst SCK_O_NE_4_FDRE_INST 0 10681(_comp .unisim.VCOMPONENTS.FDRE)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SCK_O_reg))
					((C)(Bus2IP_Clk))
					((CE)((i 3)))
					((D)(sck_o_in))
					((R)(slave_mode))
				)
				(_use(_ent unisim FDRE)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_sig(_int slave_mode -3 0 10674(_arch(_uni))))
				(_prcs
					(line__10678(_arch 97 0 10678(_assignment(_trgt(131))(_sens(51)))))
				)
			)
		)
		(_generate SCK_O_NQ_4_NO_STARTUP_USED_EXT 0 10696(_if 179)
			(_inst SCK_O_NE_4_FDRE_INST 0 10705(_comp .unisim.VCOMPONENTS.FDRE)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SCK_O_reg))
					((C)(Bus2IP_Clk))
					((CE)((i 3)))
					((D)(sck_o_in))
					((R)(slave_mode))
				)
				(_use(_ent unisim FDRE)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_sig(_int slave_mode -3 0 10698(_arch(_uni))))
				(_prcs
					(line__10702(_arch 98 0 10702(_assignment(_trgt(132))(_sens(51)))))
				)
			)
		)
		(_generate SCK_O_NQ_4_STARTUP_USED 0 10724(_if 180)
			(_object
				(_prcs
					(SCK_O_NQ_4_FINAL_PROCESS(_arch 99 0 10731(_prcs(_trgt(26))(_sens(0)(51)(62)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_object
			(_prcs
				(SCK_O_NQ_4_SELECT_PROCESS(_arch 95 0 10624(_prcs(_simple)(_trgt(62))(_sens(45(_object 10))(50)(54)(55)(61)(126))(_read(45(_object 10))))))
			)
		)
	)
	(_generate RATIO_OF_4_GENERATE 0 10755(_if 181)
		(_generate SCK_O_EQ_4_NO_STARTUP_USED_DM 0 10790(_if 182)
			(_inst SCK_O_EQ_4_FDRE_INST 0 10800(_comp .unisim.VCOMPONENTS.FDRE)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SCK_O_reg))
					((C)(Bus2IP_Clk))
					((CE)((i 3)))
					((D)(SCK_O_1))
					((R)(slave_mode))
				)
				(_use(_ent unisim FDRE)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_sig(_int slave_mode -3 0 10792(_arch(_uni))))
				(_prcs
					(line__10796(_arch 101 0 10796(_assignment(_trgt(133))(_sens(51)))))
				)
			)
		)
		(_generate SCK_O_EQ_4_NO_STARTUP_USED 0 10817(_if 183)
			(_inst SCK_O_EQ_4_FDRE_INST 0 10829(_comp .unisim.VCOMPONENTS.FDRE)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SCK_O_reg))
					((C)(Bus2IP_Clk))
					((CE)((i 3)))
					((D)(SCK_O_1))
					((R)(slave_mode))
				)
				(_use(_ent unisim FDRE)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_sig(_int slave_mode -3 0 10821(_arch(_uni))))
				(_prcs
					(line__10825(_arch 102 0 10825(_assignment(_trgt(134))(_sens(51)))))
				)
			)
		)
		(_generate SCK_O_EQ_4_NO_STARTUP_USED_EXT 0 10845(_if 184)
			(_inst SCK_O_EQ_4_FDRE_INST 0 10855(_comp .unisim.VCOMPONENTS.FDRE)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SCK_O_reg))
					((C)(Bus2IP_Clk))
					((CE)((i 3)))
					((D)(SCK_O_1))
					((R)(slave_mode))
				)
				(_use(_ent unisim FDRE)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_sig(_int slave_mode -3 0 10847(_arch(_uni))))
				(_prcs
					(line__10851(_arch 103 0 10851(_assignment(_trgt(135))(_sens(51)))))
				)
			)
		)
		(_generate SCK_O_EQ_4_STARTUP_USED 0 10872(_if 185)
			(_object
				(_prcs
					(SCK_O_EQ_4_REG_PROCESS(_arch 104 0 10879(_prcs(_trgt(26))(_sens(0)(51)(104)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_object
			(_prcs
				(SCK_O_EQ_4_FINAL_PROCESS(_arch 100 0 10766(_prcs(_simple)(_trgt(104))(_sens(45(_object 10))(50)(51)(54)(55)(61)(126))(_read(45(_object 10))))))
			)
		)
	)
	(_object
		(_gen(_int C_SCK_RATIO -1 0 8699(_ent gms)))
		(_gen(_int C_NUM_SS_BITS -1 0 8700(_ent gms)))
		(_gen(_int C_NUM_TRANSFER_BITS -1 0 8701(_ent gms)))
		(_gen(_int C_USE_STARTUP -1 0 8702(_ent gms)))
		(_gen(_int C_SPICR_REG_WIDTH -1 0 8703(_ent)))
		(_type(_int ~STRING~12 0 8704(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_SUB_FAMILY 0 0 8704(_ent)))
		(_gen(_int C_FIFO_EXIST -1 0 8705(_ent gms)))
		(_gen(_int C_DUAL_MODE -1 0 8706(_ent gms)))
		(_gen(_int C_STARTUP_EXT -1 0 8707(_ent gms)))
		(_port(_int Bus2IP_Clk -3 0 8711(_ent(_in)(_event))))
		(_port(_int Soft_Reset_op -3 0 8712(_ent(_in))))
		(_port(_int SPICR_0_LOOP -3 0 8716(_ent(_in))))
		(_port(_int SPICR_1_SPE -3 0 8717(_ent(_in))))
		(_port(_int SPICR_2_MASTER_N_SLV -3 0 8718(_ent(_in))))
		(_port(_int SPICR_3_CPOL -3 0 8719(_ent(_in))))
		(_port(_int SPICR_4_CPHA -3 0 8720(_ent(_in))))
		(_port(_int SPICR_5_TXFIFO_RST -3 0 8721(_ent(_in))))
		(_port(_int SPICR_6_RXFIFO_RST -3 0 8722(_ent(_in))))
		(_port(_int SPICR_7_SS -3 0 8723(_ent(_in))))
		(_port(_int SPICR_8_TR_INHIBIT -3 0 8724(_ent(_in))))
		(_port(_int SPICR_9_LSB -3 0 8725(_ent(_in))))
		(_port(_int Rx_FIFO_Empty_i_no_fifo -3 0 8727(_ent(_in))))
		(_port(_int SR_3_MODF -3 0 8728(_ent(_in))))
		(_port(_int SR_5_Tx_Empty -3 0 8729(_ent(_in))))
		(_port(_int Slave_MODF_strobe -3 0 8730(_ent(_out))))
		(_port(_int MODF_strobe -3 0 8731(_ent(_out))))
		(_port(_int SPIXfer_done_rd_tx_en -3 0 8732(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~12 0 8734(_array -3((_to i 0 c 186)))))
		(_port(_int Slave_Select_Reg 1 0 8734(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~12 0 8735(_array -3((_to i 0 c 187)))))
		(_port(_int Transmit_Data 2 0 8735(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~122 0 8736(_array -3((_to i 0 c 188)))))
		(_port(_int Receive_Data 3 0 8736(_ent(_out))))
		(_port(_int SPIXfer_done -3 0 8737(_ent(_out))))
		(_port(_int DTR_underrun -3 0 8738(_ent(_out))))
		(_port(_int SPISEL_pulse_op -3 0 8740(_ent(_out))))
		(_port(_int SPISEL_d1_reg -3 0 8741(_ent(_out))))
		(_port(_int SCK_I -3 0 8744(_ent(_in))))
		(_port(_int SCK_O_reg -3 0 8745(_ent(_out))))
		(_port(_int SCK_T -3 0 8746(_ent(_out))))
		(_port(_int MISO_I -3 0 8748(_ent(_in))))
		(_port(_int MISO_O -3 0 8749(_ent(_out))))
		(_port(_int MISO_T -3 0 8750(_ent(_out))))
		(_port(_int MOSI_I -3 0 8752(_ent(_in))))
		(_port(_int MOSI_O -3 0 8753(_ent(_out))))
		(_port(_int MOSI_T -3 0 8754(_ent(_out))))
		(_port(_int SPISEL -3 0 8756(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~12 0 8758(_array -3((_dto c 189 i 0)))))
		(_port(_int SS_I 4 0 8758(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~124 0 8759(_array -3((_dto c 190 i 0)))))
		(_port(_int SS_O 5 0 8759(_ent(_out))))
		(_port(_int SS_T -3 0 8760(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 8762(_array -3((_to i 0 i 1)))))
		(_port(_int control_bit_7_8 6 0 8762(_ent(_in))))
		(_port(_int Mst_N_Slv_mode -3 0 8763(_ent(_out))))
		(_port(_int Rx_FIFO_Full -3 0 8764(_ent(_in))))
		(_port(_int reset_RcFIFO_ptr_to_spi -3 0 8765(_ent(_in))))
		(_port(_int DRR_Overrun_reg -3 0 8766(_ent(_out))))
		(_port(_int tx_cntr_xfer_done -3 0 8767(_ent(_out))))
		(_cnst(_int RESET_ACTIVE -3 0 8836(_arch((i 3)))))
		(_cnst(_int COUNT_WIDTH -1 0 8837(_arch gms(_code 191))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{spcl_log2{C_SCK_RATIO}}-2}~13 0 8842(_array -3((_to i 0 c 192)))))
		(_sig(_int Ratio_Count 7 0 8842(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNT_WIDTH~downto~0}~13 0 8844(_array -3((_dto c 193 i 0)))))
		(_sig(_int Count 8 0 8844(_arch(_uni((_others(i 2)))))))
		(_sig(_int LSB_first -3 0 8847(_arch(_uni))))
		(_sig(_int Mst_Trans_inhibit -3 0 8848(_arch(_uni))))
		(_sig(_int Manual_SS_mode -3 0 8849(_arch(_uni))))
		(_sig(_int CPHA -3 0 8850(_arch(_uni))))
		(_sig(_int CPOL -3 0 8851(_arch(_uni))))
		(_sig(_int Mst_N_Slv -3 0 8852(_arch(_uni))))
		(_sig(_int SPI_En -3 0 8853(_arch(_uni))))
		(_sig(_int Loop_mode -3 0 8854(_arch(_uni))))
		(_sig(_int transfer_start -3 0 8855(_arch(_uni))))
		(_sig(_int transfer_start_d1 -3 0 8856(_arch(_uni))))
		(_sig(_int transfer_start_pulse -3 0 8857(_arch(_uni))))
		(_sig(_int SPIXfer_done_int -3 0 8858(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_d1 -3 0 8859(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_pulse -3 0 8860(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_pulse_d1 -3 0 8861(_arch(_uni))))
		(_sig(_int sck_o_int -3 0 8862(_arch(_uni))))
		(_sig(_int sck_o_in -3 0 8863(_arch(_uni))))
		(_sig(_int Count_trigger -3 0 8864(_arch(_uni))))
		(_sig(_int Count_trigger_d1 -3 0 8865(_arch(_uni))))
		(_sig(_int Count_trigger_pulse -3 0 8866(_arch(_uni))))
		(_sig(_int Sync_Set -3 0 8867(_arch(_uni))))
		(_sig(_int Sync_Reset -3 0 8868(_arch(_uni))))
		(_sig(_int Serial_Dout -3 0 8869(_arch(_uni))))
		(_sig(_int Serial_Din -3 0 8870(_arch(_uni))))
		(_sig(_int data_in -3 0 8871(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_TRANSFER_BITS-1}~13 0 8872(_array -3((_to i 0 c 194)))))
		(_sig(_int Shift_Reg 9 0 8872(_arch(_uni))))
		(_sig(_int SS_Asserted -3 0 8874(_arch(_uni))))
		(_sig(_int SS_Asserted_1dly -3 0 8875(_arch(_uni))))
		(_sig(_int Allow_Slave_MODF_Strobe -3 0 8876(_arch(_uni))))
		(_sig(_int Allow_MODF_Strobe -3 0 8877(_arch(_uni))))
		(_sig(_int Loading_SR_Reg_int -3 0 8878(_arch(_uni))))
		(_sig(_int sck_i_d1 -3 0 8879(_arch(_uni))))
		(_sig(_int spisel_d1 -3 0 8880(_arch(_uni))))
		(_sig(_int spisel_once_1 -3 0 8881(_arch(_uni))))
		(_sig(_int spisel_pulse -3 0 8882(_arch(_uni))))
		(_sig(_int rising_edge_sck_i -3 0 8883(_arch(_uni))))
		(_sig(_int falling_edge_sck_i -3 0 8884(_arch(_uni))))
		(_sig(_int rising_edge_sck_i_k -3 0 8885(_arch(_uni))))
		(_sig(_int falling_edge_sck_i_k -3 0 8886(_arch(_uni))))
		(_sig(_int edge_sck_i -3 0 8887(_arch(_uni))))
		(_sig(_int edge_sck_i_k -3 0 8888(_arch(_uni))))
		(_sig(_int MODF_strobe_int -3 0 8890(_arch(_uni))))
		(_sig(_int master_tri_state_en_control -3 0 8891(_arch(_uni))))
		(_sig(_int slave_tri_state_en_control -3 0 8892(_arch(_uni))))
		(_sig(_int sck_d1 -3 0 8895(_arch(_uni))))
		(_sig(_int sck_d2 -3 0 8896(_arch(_uni))))
		(_sig(_int sck_rising_edge -3 0 8897(_arch(_uni))))
		(_sig(_int rx_shft_reg 9 0 8898(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_pulse_d2 -3 0 8899(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_pulse_d3 -3 0 8900(_arch(_uni))))
		(_sig(_int SPISEL_sync -3 0 8903(_arch(_uni))))
		(_sig(_int SCK_I_sync -3 0 8904(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~13 0 8907(_array -3((_to i 0 c 195)))))
		(_sig(_int rx_shft_reg_s 10 0 8907(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~132 0 8909(_array -3((_to i 0 c 196)))))
		(_sig(_int rx_shft_reg_mode_0011 11 0 8909(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~134 0 8911(_array -3((_to i 0 c 197)))))
		(_sig(_int rx_shft_reg_mode_0110 12 0 8911(_arch(_uni((_others(i 2)))))))
		(_sig(_int sck_fe1 -3 0 8914(_arch(_uni))))
		(_sig(_int sck_d21 -3 0 8915(_arch(_uni((i 2))))))
		(_sig(_int sck_d11 -3 0 8916(_arch(_uni((i 2))))))
		(_sig(_int SCK_O_1 -3 0 8918(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~136 0 8920(_array -3((_to i 0 c 198)))))
		(_sig(_int receive_Data_int 13 0 8920(_arch(_uni((_others(i 2)))))))
		(_sig(_int mosi_i_sync -3 0 8922(_arch(_uni))))
		(_sig(_int miso_i_sync -3 0 8923(_arch(_uni))))
		(_sig(_int serial_dout_int -3 0 8924(_arch(_uni))))
		(_sig(_int Mst_Trans_inhibit_d1 -3 0 8927(_arch(_uni))))
		(_sig(_int Mst_Trans_inhibit_pulse -3 0 8927(_arch(_uni))))
		(_sig(_int no_slave_selected -3 0 8928(_arch(_uni))))
		(_type(_int STATE_TYPE 0 8929(_enum1 idle transfer_okay temp_transfer_okay (_to i 0 i 2))))
		(_sig(_int spi_cntrl_ps 14 0 8934(_arch(_uni))))
		(_sig(_int spi_cntrl_ns 14 0 8935(_arch(_uni))))
		(_sig(_int stop_clock_reg -3 0 8936(_arch(_uni))))
		(_sig(_int stop_clock -3 0 8937(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_reg -3 0 8938(_arch(_uni))))
		(_sig(_int DRR_Overrun_reg_int -3 0 8938(_arch(_uni))))
		(_sig(_int transfer_start_d2 -3 0 8939(_arch(_uni))))
		(_sig(_int transfer_start_d3 -3 0 8940(_arch(_uni))))
		(_sig(_int SR_5_Tx_Empty_d1 -3 0 8941(_arch(_uni))))
		(_sig(_int SR_5_Tx_Empty_pulse -3 0 8942(_arch(_uni))))
		(_sig(_int SR_5_Tx_comeplete_Empty -3 0 8943(_arch(_uni))))
		(_sig(_int falling_edge_sck_i_d1 -3 0 8944(_arch(_uni))))
		(_sig(_int rising_edge_sck_i_d1 -3 0 8944(_arch(_uni))))
		(_sig(_int spisel_d2 -3 0 8945(_arch(_uni))))
		(_sig(_int xfer_done_fifo_0 -3 0 8946(_arch(_uni))))
		(_sig(_int rst_xfer_done_fifo_0 -3 0 8947(_arch(_uni))))
		(_sig(_int Rx_FIFO_Empty_i_no_fifo_sync -3 0 8948(_arch(_uni))))
		(_sig(_int SPIXfer_done_drr -3 0 8949(_arch(_uni))))
		(_prcs
			(line__8957(_arch 0 0 8957(_assignment(_alias((SPIXfer_done)(SPIXfer_done_drr)))(_simpleassign BUF)(_trgt(21))(_sens(129)))))
			(SR_5_TX_EMPTY_PROCESS(_arch 10 0 9311(_prcs(_trgt(120))(_sens(0)(1)(14))(_dssslsensitivity 1))))
			(line__9324(_arch 11 0 9324(_assignment(_trgt(121))(_sens(120)(14)))))
			(line__9330(_arch 12 0 9330(_assignment(_alias((LSB_first)(SPICR_9_LSB)))(_simpleassign BUF)(_trgt(46))(_sens(11)))))
			(line__9331(_arch 13 0 9331(_assignment(_alias((Mst_Trans_inhibit)(SPICR_8_TR_INHIBIT)))(_simpleassign BUF)(_trgt(47))(_sens(10)))))
			(line__9332(_arch 14 0 9332(_assignment(_alias((Manual_SS_mode)(SPICR_7_SS)))(_simpleassign BUF)(_trgt(48))(_sens(9)))))
			(line__9333(_arch 15 0 9333(_assignment(_alias((CPHA)(SPICR_4_CPHA)))(_simpleassign BUF)(_trgt(49))(_sens(6)))))
			(line__9334(_arch 16 0 9334(_assignment(_alias((CPOL)(SPICR_3_CPOL)))(_simpleassign BUF)(_trgt(50))(_sens(5)))))
			(line__9335(_arch 17 0 9335(_assignment(_alias((Mst_N_Slv)(SPICR_2_MASTER_N_SLV)))(_simpleassign BUF)(_trgt(51))(_sens(4)))))
			(line__9336(_arch 18 0 9336(_assignment(_alias((SPI_En)(SPICR_1_SPE)))(_simpleassign BUF)(_trgt(52))(_sens(3)))))
			(line__9337(_arch 19 0 9337(_assignment(_alias((Loop_mode)(SPICR_0_LOOP)))(_simpleassign BUF)(_trgt(53))(_sens(2)))))
			(line__9338(_arch 20 0 9338(_assignment(_alias((Mst_N_Slv_mode)(SPICR_2_MASTER_N_SLV)))(_simpleassign BUF)(_trgt(39))(_sens(4)))))
			(line__9340(_arch 21 0 9340(_assignment(_alias((MOSI_O)(Serial_Dout)))(_simpleassign BUF)(_trgt(32))(_sens(68)))))
			(line__9341(_arch 22 0 9341(_assignment(_alias((MISO_O)(Serial_Dout)))(_simpleassign BUF)(_trgt(29))(_sens(68)))))
			(line__9343(_arch 23 0 9343(_assignment(_trgt(20))(_sens(105)))))
			(line__9344(_arch 24 0 9344(_assignment(_alias((DRR_Overrun_reg)(DRR_Overrun_reg_int)))(_simpleassign BUF)(_trgt(42))(_sens(117)))))
			(line__9357(_arch 25 0 9357(_assignment(_trgt(110))(_sens(47)(109)))))
			(line__9363(_arch 26 0 9363(_assignment(_trgt(88))(_sens(53)(87)(13)(38(1))(38(0))))))
			(line__9412(_arch 27 0 9412(_assignment(_trgt(89))(_sens(53)(96)(38(1))(38(0))))))
			(DTR_COMPLETE_EMPTY_P(_arch 28 0 9434(_prcs(_trgt(122))(_sens(0)(59)(14))(_dssslsensitivity 1))))
			(SPISEL_DELAY_1CLK_PROCESS_P(_arch 31 0 9515(_prcs(_trgt(78)(125))(_sens(0)(78)(96)(1))(_dssslsensitivity 1))))
			(line__9561(_arch 32 0 9561(_assignment(_trgt(80))(_sens(78)(125)))))
			(SPISEL_ONCE(_arch 33 0 9562(_prcs(_trgt(79))(_sens(0)(80)(1))(_dssslsensitivity 1))))
			(line__9578(_arch 34 0 9578(_assignment(_alias((SPISEL_pulse_op)(spisel_pulse)))(_simpleassign BUF)(_trgt(23))(_sens(80)))))
			(line__9579(_arch 35 0 9579(_assignment(_alias((SPISEL_d1_reg)(spisel_d2)))(_simpleassign BUF)(_trgt(24))(_sens(125)))))
			(SCK_I_DELAY_1CLK_PROCESS(_arch 36 0 9598(_prcs(_trgt(77))(_sens(0)(97)(1))(_dssslsensitivity 1))))
			(line__9653(_arch 43 0 9653(_assignment(_trgt(85))(_sens(81)(82)))))
			(line__9655(_arch 44 0 9655(_assignment(_trgt(111))(_sens(18(_range 199)))(_read(18(_range 200))))))
			(TRANSFER_START_PROCESS(_arch 45 0 9661(_prcs(_trgt(54))(_sens(0)(47)(51)(52)(57)(115)(1)(13)(14))(_dssslsensitivity 1))))
			(TRANSFER_START_1CLK_PROCESS(_arch 46 0 9704(_prcs(_trgt(55)(118)(119))(_sens(0)(54)(55)(118)(1))(_dssslsensitivity 1))))
			(line__9720(_arch 47 0 9720(_assignment(_trgt(56))(_sens(54)(55)))))
			(TRANSFER_DONE_1CLK_PROCESS(_arch 48 0 9741(_prcs(_trgt(58))(_sens(0)(57)(1))(_dssslsensitivity 1))))
			(line__9753(_arch 49 0 9753(_assignment(_trgt(59))(_sens(57)(58)))))
			(TRANSFER_DONE_PULSE_DLY_PROCESS(_arch 50 0 9761(_prcs(_trgt(60)(94)(95))(_sens(0)(59)(60)(94)(1))(_dssslsensitivity 1))))
			(SCK_SET_GEN_PROCESS(_arch 93 0 10581(_prcs(_simple)(_trgt(66))(_sens(49)(50)(56)(57)(110)))))
			(SCK_RESET_GEN_PROCESS(_arch 94 0 10598(_prcs(_simple)(_trgt(67))(_sens(49)(50)(56)(57)(110)))))
			(LOADING_FIRST_ELEMENT_PROCESS(_arch 105 0 10905(_prcs(_simple)(_trgt(76))(_sens(51)(52)(56)(72)(73)(1)(13)))))
			(SELECT_OUT_PROCESS(_arch 106 0 10940(_prcs(_trgt(72)(73)(36))(_sens(0)(48)(55)(72)(115)(126)(1)(18))(_dssslsensitivity 1))))
			(MODF_STROBE_PROCESS(_arch 107 0 10970(_prcs(_trgt(75)(87)(16))(_sens(0)(51)(75)(96)(1))(_dssslsensitivity 1))))
			(SLAVE_MODF_STROBE_PROCESS(_arch 108 0 10993(_prcs(_trgt(74)(15))(_sens(0)(51)(52)(74)(96)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_int spcl_log2 109 0 8789(_arch(_func -1)))
			(_int log2 110 0 8810(_arch(_func -1)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.X01(1 X01)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_split (36)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(lib_pkg_v1_0_2(lib_pkg))(axi_lite_ipif_v3_0_4(ipif_pkg))(unisim(VCOMPONENTS)))
	(_static
		(3)
		(2)
		(1668183366 1852795252 1735355424 1701978162 1986618723 1629512805 1836410738 544501349 1735549292 1948283493 544104808 544437353 1634754915 1768712546 1864399220 1580343398 539897907)
	)
	(_model . imp 201 -1)
)
V 000044 55 78348         1580965254212 imp
(_unit VHDL(qspi_look_up_logic 0 11118(imp 0 11156))
	(_version vde)
	(_time 1580965254213 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 8d8bdf82dadbd99b8480d38dced78a8bdb8bdf88db8a88)
	(_ent
		(_time 1580965254203)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -4 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -4 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -4 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -4 1 66343(_ent((i 0)))))
				(_port(_int Q -5 1 66343(_ent (_out(_code 152)))))
				(_port(_int C -5 1 66343(_ent (_in))))
				(_port(_int CE -5 1 66343(_ent (_in))))
				(_port(_int D -5 1 66343(_ent (_in))))
				(_port(_int R -5 1 66343(_ent (_in))))
			)
		)
		(xpm_memory_sprom
			(_object
				(_gen(_int MEMORY_SIZE -2 0 11166(_ent((i 131072)))))
				(_type(_int ~STRING~13 0 11167(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 2 0 11167(_ent(_string \"auto"\))))
				(_type(_int ~STRING~131 0 11168(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 3 0 11168(_ent(_string \"no_ecc"\))))
				(_gen(_int USE_MEM_INIT -2 0 11169(_ent((i 1)))))
				(_type(_int ~STRING~132 0 11170(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 4 0 11170(_ent(_string \"none"\))))
				(_type(_int ~STRING~133 0 11171(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 5 0 11171(_ent(_string \""\))))
				(_type(_int ~STRING~134 0 11172(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 6 0 11172(_ent(_string \"disable_sleep"\))))
				(_gen(_int MESSAGE_CONTROL -2 0 11173(_ent((i 0)))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 11175(_ent((i 32)))))
				(_gen(_int ADDR_WIDTH_A -2 0 11176(_ent((i 12)))))
				(_type(_int ~STRING~135 0 11177(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 7 0 11177(_ent(_string \"0"\))))
				(_gen(_int READ_LATENCY_A -2 0 11178(_ent((i 1)))))
				(_port(_int sleep -3 0 11184(_ent (_in))))
				(_port(_int clka -3 0 11187(_ent (_in))))
				(_port(_int rsta -3 0 11188(_ent (_in))))
				(_port(_int ena -3 0 11189(_ent (_in))))
				(_port(_int regcea -3 0 11190(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH_A-1~downto~0}~13 0 11191(_array -3((_dto c 153 i 0)))))
				(_port(_int addra 8 0 11191(_ent (_in))))
				(_port(_int injectsbiterra -3 0 11192(_ent (_in))))
				(_port(_int injectdbiterra -3 0 11193(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{READ_DATA_WIDTH_A-1~downto~0}~13 0 11194(_array -3((_dto c 154 i 0)))))
				(_port(_int douta 9 0 11194(_ent (_out))))
				(_port(_int sbiterra -3 0 11195(_ent (_out))))
				(_port(_int dbiterra -3 0 11196(_ent (_out))))
			)
		)
	)
	(_generate QSPI_LOOK_UP_MODE_1_MEMORY_0 0 11230(_if 155)
		(_generate TXFIFO_ADDR_BITS_GENERATE 0 11291(_for 6 )
			(_inst TXFIFO_FIRST_ENTRY_REG_I 0 11296(_comp .unisim.VCOMPONENTS.FDRE)
				(_port
					((Q)(Look_up_address(_object 8)))
					((C)(EXT_SPI_CLK))
					((CE)(Store_DTR_FIFO_First_Data))
					((D)(Data_From_TxFIFO(_object 8)))
					((R)(Local_rst))
				)
				(_use(_ent unisim FDRE)
				)
			)
			(_object
				(_cnst(_int i 6 0 11291(_arch)))
			)
		)
		(_generate xpm_mem_gen_QSPI_LOOK_UP_MODE_1_MEMORY_0 0 11309(_if 156)
			(_inst xpm_memory_inst 0 11310(_comp xpm_memory_sprom)
				(_gen
					((MEMORY_SIZE)((i 2816)))
					((MEMORY_PRIMITIVE)(_string \"auto"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((USE_MEM_INIT)((i 1)))
					((MEMORY_INIT_FILE)(_string \"mode_1_memory_0_mixed.mem"\))
					((MEMORY_INIT_PARAM)(_string \""\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 0)))
					((READ_DATA_WIDTH_A)((i 11)))
					((ADDR_WIDTH_A)((i 8)))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
				)
				(_port
					((sleep)((i 2)))
					((clka)(EXT_SPI_CLK))
					((rsta)(Rst_to_spi_b))
					((ena)((i 3)))
					((regcea)((i 3)))
					((addra)(Look_up_address))
					((injectsbiterra)((i 2)))
					((injectdbiterra)((i 2)))
					((douta)(Look_up_op))
					((sbiterra)(_open))
					((dbiterra)(_open))
				)
				(_use(_ent xpm xpm_memory_sprom)
					(_gen
						((MEMORY_SIZE)((i 2816)))
						((MEMORY_PRIMITIVE)(_string \"auto"\))
						((ECC_MODE)(_string \"no_ecc"\))
						((MEMORY_INIT_FILE)(_string \"mode_1_memory_0_mixed.mem"\))
						((MEMORY_INIT_PARAM)(_string \""\))
						((USE_MEM_INIT)((i 1)))
						((WAKEUP_TIME)(_string \"disable_sleep"\))
						((MESSAGE_CONTROL)((i 0)))
						((READ_DATA_WIDTH_A)((i 11)))
						((ADDR_WIDTH_A)((i 8)))
						((READ_RESET_VALUE_A)(_string \"0"\))
						((READ_LATENCY_A)((i 1)))
					)
					(_port
						((sleep)(sleep))
						((clka)(clka))
						((rsta)(rsta))
						((ena)(ena))
						((regcea)(regcea))
						((addra)(addra))
						((injectsbiterra)(injectsbiterra))
						((injectdbiterra)(injectdbiterra))
						((douta)(douta))
						((sbiterra)(_open))
						((dbiterra)(_open))
					)
				)
			)
		)
		(_generate dist_mem_gen_QSPI_LOOK_UP_MODE_1_MEMORY_0 0 11345(_if 157)
			(_inst C_SPI_MODE_1_MIXED_ROM_I 0 11347(_ent dist_mem_gen_v8_0_13 dist_mem_gen_v8_0_13)
				(_gen
					((C_FAMILY)(_code 158))
					((C_ADDR_WIDTH)(_code 159))
					((C_DEFAULT_DATA)(_code 160))
					((C_DEPTH)(_code 161))
					((C_HAS_CLK)(_code 162))
					((C_HAS_D)(_code 163))
					((C_HAS_DPO)(_code 164))
					((C_HAS_DPRA)(_code 165))
					((C_HAS_I_CE)(_code 166))
					((C_HAS_QDPO)(_code 167))
					((C_HAS_QDPO_CE)(_code 168))
					((C_HAS_QDPO_CLK)(_code 169))
					((C_HAS_QDPO_RST)(_code 170))
					((C_HAS_QDPO_SRST)(_code 171))
					((C_HAS_QSPO)(_code 172))
					((C_HAS_QSPO_CE)(_code 173))
					((C_HAS_QSPO_RST)(_code 174))
					((C_HAS_QSPO_SRST)(_code 175))
					((C_HAS_SPO)(_code 176))
					((C_HAS_WE)(_code 177))
					((C_MEM_INIT_FILE)(_code 178))
					((C_MEM_TYPE)(_code 179))
					((C_PIPELINE_STAGES)(_code 180))
					((C_QCE_JOINED)(_code 181))
					((C_QUALIFY_WE)(_code 182))
					((C_READ_MIF)(_code 183))
					((C_REG_A_D_INPUTS)(_code 184))
					((C_REG_DPRA_INPUT)(_code 185))
					((C_SYNC_ENABLE)(_code 186))
					((C_WIDTH)(_code 187))
					((C_PARSER_TYPE)(_code 188))
				)
				(_port
					((a)(Look_up_address))
					((d)(_code 189))
					((dpra)(_code 190))
					((clk)(EXT_SPI_CLK))
					((we)(_code 191))
					((i_ce)(_code 192))
					((qspo_ce)(_code 193))
					((qdpo_ce)(_code 194))
					((qdpo_clk)(_code 195))
					((qspo_rst)(_code 196))
					((qdpo_rst)(_code 197))
					((qspo_srst)(Rst_to_spi))
					((qdpo_srst)(_code 198))
					((spo)(spo_1))
					((dpo)(dpo_1))
					((qspo)(Look_up_op))
					((qdpo)(qdpo_1))
				)
			)
		)
		(_object
			(_cnst(_int C_LOOK_UP_TABLE_WIDTH -2 0 11233(_arch((i 11)))))
			(_type(_int ~NATURAL~range~C_LOOK_UP_TABLE_WIDTH-1~downto~0~13 0 11236(_scalar (_dto i 10 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_LOOK_UP_TABLE_WIDTH-1~downto~0}~13 0 11236(_array -3((_dto i 10 i 0)))))
			(_sig(_int Look_up_op 3 0 11236(_arch(_uni))))
			(_sig(_int CMD_decoded_int_d1 -3 0 11237(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d1 -3 0 11238(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d2 -3 0 11239(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d3 -3 0 11240(_arch(_uni))))
			(_sig(_int spo_1 3 0 11245(_arch(_uni))))
			(_sig(_int dpo_1 3 0 11246(_arch(_uni))))
			(_sig(_int qdpo_1 3 0 11247(_arch(_uni))))
			(_sig(_int Store_DTR_FIFO_First_Data -3 0 11249(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~13 0 11250(_scalar (_to i 0 c 199))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~13 0 11250(_array -3((_to i 0 c 200)))))
			(_sig(_int Look_up_address 5 0 11250(_arch(_uni))))
			(_type(_int ~INTEGER~range~0~to~{C_NUM_TRANSFER_BITS-1}~13 0 11291(_scalar (_to i 0 c 201))))
			(_prcs
				(TRFIFO_DATA_EXIST_D1_PROCESS(_arch 2 0 11259(_prcs(_trgt(24)(27)(28)(29)(30))(_sens(0)(27)(28)(29)(1)(3)(5))(_dssslsensitivity 1))))
				(line__11285(_arch 3 0 11285(_assignment(_alias((CMD_decoded)(CMD_decoded_int)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
				(line__11286(_arch 4 0 11286(_assignment(_trgt(34))(_sens(28)(3)(5)))))
				(line__11410(_arch 5 0 11410(_assignment(_alias((Data_Dir)(Look_up_op(10))))(_simpleassign BUF)(_trgt(6))(_sens(26(10))))))
				(line__11411(_arch 6 0 11411(_assignment(_alias((Data_Mode_1)(Look_up_op(9))))(_simpleassign BUF)(_trgt(7))(_sens(26(9))))))
				(line__11412(_arch 7 0 11412(_assignment(_alias((Data_Mode_0)(Look_up_op(8))))(_simpleassign BUF)(_trgt(8))(_sens(26(8))))))
				(line__11413(_arch 8 0 11413(_assignment(_alias((Data_Phase)(Look_up_op(7))))(_simpleassign BUF)(_trgt(9))(_sens(26(7))))))
				(line__11415(_arch 9 0 11415(_assignment(_alias((Quad_Phase)(_string \"0"\)))(_trgt(10)))))
				(line__11416(_arch 10 0 11416(_assignment(_alias((Addr_Mode_1)(Look_up_op(6))))(_simpleassign BUF)(_trgt(11))(_sens(26(6))))))
				(line__11417(_arch 11 0 11417(_assignment(_alias((Addr_Mode_0)(Look_up_op(5))))(_simpleassign BUF)(_trgt(12))(_sens(26(5))))))
				(line__11418(_arch 12 0 11418(_assignment(_alias((Addr_Bit)(Look_up_op(4))))(_simpleassign BUF)(_trgt(13))(_sens(26(4))))))
				(line__11419(_arch 13 0 11419(_assignment(_alias((Addr_Phase)(Look_up_op(3))))(_simpleassign BUF)(_trgt(14))(_sens(26(3))))))
				(line__11421(_arch 14 0 11421(_assignment(_alias((CMD_Mode_1)(Look_up_op(2))))(_simpleassign BUF)(_trgt(15))(_sens(26(2))))))
				(line__11422(_arch 15 0 11422(_assignment(_alias((CMD_Mode_0)(Look_up_op(1))))(_simpleassign BUF)(_trgt(16))(_sens(26(1))))))
				(line__11423(_arch 16 0 11423(_assignment(_trgt(17))(_sens(24)(26(0))))))
			)
		)
		(_part (26(10))(26(9))(26(8))(26(7))(26(6))(26(5))(26(4))(26(3))(26(2))(26(1))(26(0))
		)
	)
	(_generate QSPI_LOOK_UP_MODE_1_MEMORY_1 0 11433(_if 202)
		(_generate TXFIFO_ADDR_BITS_GENERATE 0 11492(_for 11 )
			(_inst TXFIFO_FIRST_ENTRY_REG_I 0 11497(_comp .unisim.VCOMPONENTS.FDRE)
				(_port
					((Q)(Look_up_address(_object 10)))
					((C)(EXT_SPI_CLK))
					((CE)(Store_DTR_FIFO_First_Data))
					((D)(Data_From_TxFIFO(_object 10)))
					((R)(Local_rst))
				)
				(_use(_ent unisim FDRE)
				)
			)
			(_object
				(_cnst(_int i 11 0 11492(_arch)))
			)
		)
		(_generate xpm_mem_gen_QSPI_LOOK_UP_MODE_1_MEMORY_1 0 11511(_if 203)
			(_inst xpm_memory_inst 0 11512(_comp xpm_memory_sprom)
				(_gen
					((MEMORY_SIZE)((i 2816)))
					((MEMORY_PRIMITIVE)(_string \"auto"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((USE_MEM_INIT)((i 1)))
					((MEMORY_INIT_FILE)(_string \"mode_1_memory_1_wb.mem"\))
					((MEMORY_INIT_PARAM)(_string \""\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 0)))
					((READ_DATA_WIDTH_A)((i 11)))
					((ADDR_WIDTH_A)((i 8)))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
				)
				(_port
					((sleep)((i 2)))
					((clka)(EXT_SPI_CLK))
					((rsta)(Rst_to_spi_b))
					((ena)((i 3)))
					((regcea)((i 3)))
					((addra)(Look_up_address))
					((injectsbiterra)((i 2)))
					((injectdbiterra)((i 2)))
					((douta)(Look_up_op))
					((sbiterra)(_open))
					((dbiterra)(_open))
				)
				(_use(_ent xpm xpm_memory_sprom)
					(_gen
						((MEMORY_SIZE)((i 2816)))
						((MEMORY_PRIMITIVE)(_string \"auto"\))
						((ECC_MODE)(_string \"no_ecc"\))
						((MEMORY_INIT_FILE)(_string \"mode_1_memory_1_wb.mem"\))
						((MEMORY_INIT_PARAM)(_string \""\))
						((USE_MEM_INIT)((i 1)))
						((WAKEUP_TIME)(_string \"disable_sleep"\))
						((MESSAGE_CONTROL)((i 0)))
						((READ_DATA_WIDTH_A)((i 11)))
						((ADDR_WIDTH_A)((i 8)))
						((READ_RESET_VALUE_A)(_string \"0"\))
						((READ_LATENCY_A)((i 1)))
					)
					(_port
						((sleep)(sleep))
						((clka)(clka))
						((rsta)(rsta))
						((ena)(ena))
						((regcea)(regcea))
						((addra)(addra))
						((injectsbiterra)(injectsbiterra))
						((injectdbiterra)(injectdbiterra))
						((douta)(douta))
						((sbiterra)(_open))
						((dbiterra)(_open))
					)
				)
			)
		)
		(_generate dist_mem_gen_QSPI_LOOK_UP_MODE_1_MEMORY_1 0 11547(_if 204)
			(_inst C_SPI_MODE_1_MIXED_ROM_I 0 11550(_ent dist_mem_gen_v8_0_13 dist_mem_gen_v8_0_13)
				(_gen
					((C_FAMILY)(_code 205))
					((C_ADDR_WIDTH)(_code 206))
					((C_DEFAULT_DATA)(_code 207))
					((C_DEPTH)(_code 208))
					((C_HAS_CLK)(_code 209))
					((C_HAS_D)(_code 210))
					((C_HAS_DPO)(_code 211))
					((C_HAS_DPRA)(_code 212))
					((C_HAS_I_CE)(_code 213))
					((C_HAS_QDPO)(_code 214))
					((C_HAS_QDPO_CE)(_code 215))
					((C_HAS_QDPO_CLK)(_code 216))
					((C_HAS_QDPO_RST)(_code 217))
					((C_HAS_QDPO_SRST)(_code 218))
					((C_HAS_QSPO)(_code 219))
					((C_HAS_QSPO_CE)(_code 220))
					((C_HAS_QSPO_RST)(_code 221))
					((C_HAS_QSPO_SRST)(_code 222))
					((C_HAS_SPO)(_code 223))
					((C_HAS_WE)(_code 224))
					((C_MEM_INIT_FILE)(_code 225))
					((C_MEM_TYPE)(_code 226))
					((C_PIPELINE_STAGES)(_code 227))
					((C_QCE_JOINED)(_code 228))
					((C_QUALIFY_WE)(_code 229))
					((C_READ_MIF)(_code 230))
					((C_REG_A_D_INPUTS)(_code 231))
					((C_REG_DPRA_INPUT)(_code 232))
					((C_SYNC_ENABLE)(_code 233))
					((C_WIDTH)(_code 234))
					((C_PARSER_TYPE)(_code 235))
				)
				(_port
					((a)(Look_up_address))
					((d)(_code 236))
					((dpra)(_code 237))
					((clk)(EXT_SPI_CLK))
					((we)(_code 238))
					((i_ce)(_code 239))
					((qspo_ce)(_code 240))
					((qdpo_ce)(_code 241))
					((qdpo_clk)(_code 242))
					((qspo_rst)(_code 243))
					((qdpo_rst)(_code 244))
					((qspo_srst)(Rst_to_spi))
					((qdpo_srst)(_code 245))
					((spo)(spo_2))
					((dpo)(dpo_2))
					((qspo)(Look_up_op))
					((qdpo)(qdpo_2))
				)
			)
		)
		(_object
			(_cnst(_int C_LOOK_UP_TABLE_WIDTH -2 0 11436(_arch((i 11)))))
			(_type(_int ~NATURAL~range~C_LOOK_UP_TABLE_WIDTH-1~downto~0~136 0 11438(_scalar (_dto i 10 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_LOOK_UP_TABLE_WIDTH-1~downto~0}~137 0 11438(_array -3((_dto i 10 i 0)))))
			(_sig(_int spo_2 8 0 11438(_arch(_uni))))
			(_sig(_int dpo_2 8 0 11439(_arch(_uni))))
			(_sig(_int qdpo_2 8 0 11440(_arch(_uni))))
			(_sig(_int Look_up_op 8 0 11443(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d1 -3 0 11444(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d2 -3 0 11445(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d3 -3 0 11446(_arch(_uni))))
			(_sig(_int CMD_decoded_int_d1 -3 0 11447(_arch(_uni))))
			(_sig(_int Store_DTR_FIFO_First_Data -3 0 11451(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~138 0 11452(_scalar (_to i 0 c 246))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~139 0 11452(_array -3((_to i 0 c 247)))))
			(_sig(_int Look_up_address 10 0 11452(_arch(_uni))))
			(_type(_int ~INTEGER~range~0~to~{C_NUM_TRANSFER_BITS-1}~1310 0 11492(_scalar (_to i 0 c 248))))
			(_prcs
				(TRFIFO_DATA_EXIST_D1_PROCESS(_arch 17 0 11461(_prcs(_trgt(24)(40)(41)(42)(43))(_sens(0)(40)(41)(43)(1)(3)(5))(_dssslsensitivity 1))))
				(line__11486(_arch 18 0 11486(_assignment(_alias((CMD_decoded)(CMD_decoded_int)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
				(line__11487(_arch 19 0 11487(_assignment(_trgt(44))(_sens(40)(3)(5)))))
				(line__11614(_arch 20 0 11614(_assignment(_alias((Data_Dir)(Look_up_op(10))))(_simpleassign BUF)(_trgt(6))(_sens(39(10))))))
				(line__11615(_arch 21 0 11615(_assignment(_alias((Data_Mode_1)(Look_up_op(9))))(_simpleassign BUF)(_trgt(7))(_sens(39(9))))))
				(line__11616(_arch 22 0 11616(_assignment(_alias((Data_Mode_0)(Look_up_op(8))))(_simpleassign BUF)(_trgt(8))(_sens(39(8))))))
				(line__11617(_arch 23 0 11617(_assignment(_alias((Data_Phase)(Look_up_op(7))))(_simpleassign BUF)(_trgt(9))(_sens(39(7))))))
				(line__11619(_arch 24 0 11619(_assignment(_alias((Quad_Phase)(_string \"0"\)))(_trgt(10)))))
				(line__11620(_arch 25 0 11620(_assignment(_alias((Addr_Mode_1)(Look_up_op(6))))(_simpleassign BUF)(_trgt(11))(_sens(39(6))))))
				(line__11621(_arch 26 0 11621(_assignment(_alias((Addr_Mode_0)(Look_up_op(5))))(_simpleassign BUF)(_trgt(12))(_sens(39(5))))))
				(line__11622(_arch 27 0 11622(_assignment(_alias((Addr_Bit)(Look_up_op(4))))(_simpleassign BUF)(_trgt(13))(_sens(39(4))))))
				(line__11623(_arch 28 0 11623(_assignment(_alias((Addr_Phase)(Look_up_op(3))))(_simpleassign BUF)(_trgt(14))(_sens(39(3))))))
				(line__11625(_arch 29 0 11625(_assignment(_alias((CMD_Mode_1)(Look_up_op(2))))(_simpleassign BUF)(_trgt(15))(_sens(39(2))))))
				(line__11626(_arch 30 0 11626(_assignment(_alias((CMD_Mode_0)(Look_up_op(1))))(_simpleassign BUF)(_trgt(16))(_sens(39(1))))))
				(line__11627(_arch 31 0 11627(_assignment(_trgt(17))(_sens(24)(39(0))))))
			)
		)
		(_part (39(10))(39(9))(39(8))(39(7))(39(6))(39(5))(39(4))(39(3))(39(2))(39(1))(39(0))
		)
	)
	(_generate QSPI_LOOK_UP_MODE_1_MEMORY_2 0 11637(_if 249)
		(_generate TXFIFO_ADDR_BITS_GENERATE 0 11696(_for 16 )
			(_inst TXFIFO_FIRST_ENTRY_REG_I 0 11701(_comp .unisim.VCOMPONENTS.FDRE)
				(_port
					((Q)(Look_up_address(_object 12)))
					((C)(EXT_SPI_CLK))
					((CE)(Store_DTR_FIFO_First_Data))
					((D)(Data_From_TxFIFO(_object 12)))
					((R)(Local_rst))
				)
				(_use(_ent unisim FDRE)
				)
			)
			(_object
				(_cnst(_int i 16 0 11696(_arch)))
			)
		)
		(_generate xpm_mem_gen_QSPI_LOOK_UP_MODE_1_MEMORY_2 0 11715(_if 250)
			(_inst xpm_memory_inst 0 11716(_comp xpm_memory_sprom)
				(_gen
					((MEMORY_SIZE)((i 2816)))
					((MEMORY_PRIMITIVE)(_string \"auto"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((USE_MEM_INIT)((i 1)))
					((MEMORY_INIT_FILE)(_string \"mode_1_memory_2_nm.mem"\))
					((MEMORY_INIT_PARAM)(_string \""\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 0)))
					((READ_DATA_WIDTH_A)((i 11)))
					((ADDR_WIDTH_A)((i 8)))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
				)
				(_port
					((sleep)((i 2)))
					((clka)(EXT_SPI_CLK))
					((rsta)(Rst_to_spi_b))
					((ena)((i 3)))
					((regcea)((i 3)))
					((addra)(Look_up_address))
					((injectsbiterra)((i 2)))
					((injectdbiterra)((i 2)))
					((douta)(Look_up_op))
					((sbiterra)(_open))
					((dbiterra)(_open))
				)
				(_use(_ent xpm xpm_memory_sprom)
					(_gen
						((MEMORY_SIZE)((i 2816)))
						((MEMORY_PRIMITIVE)(_string \"auto"\))
						((ECC_MODE)(_string \"no_ecc"\))
						((MEMORY_INIT_FILE)(_string \"mode_1_memory_2_nm.mem"\))
						((MEMORY_INIT_PARAM)(_string \""\))
						((USE_MEM_INIT)((i 1)))
						((WAKEUP_TIME)(_string \"disable_sleep"\))
						((MESSAGE_CONTROL)((i 0)))
						((READ_DATA_WIDTH_A)((i 11)))
						((ADDR_WIDTH_A)((i 8)))
						((READ_RESET_VALUE_A)(_string \"0"\))
						((READ_LATENCY_A)((i 1)))
					)
					(_port
						((sleep)(sleep))
						((clka)(clka))
						((rsta)(rsta))
						((ena)(ena))
						((regcea)(regcea))
						((addra)(addra))
						((injectsbiterra)(injectsbiterra))
						((injectdbiterra)(injectdbiterra))
						((douta)(douta))
						((sbiterra)(_open))
						((dbiterra)(_open))
					)
				)
			)
		)
		(_generate dist_mem_gen_QSPI_LOOK_UP_MODE_1_MEMORY_2 0 11751(_if 251)
			(_inst C_SPI_MODE_1_MIXED_ROM_I 0 11755(_ent dist_mem_gen_v8_0_13 dist_mem_gen_v8_0_13)
				(_gen
					((C_FAMILY)(_code 252))
					((C_ADDR_WIDTH)(_code 253))
					((C_DEFAULT_DATA)(_code 254))
					((C_DEPTH)(_code 255))
					((C_HAS_CLK)(_code 256))
					((C_HAS_D)(_code 257))
					((C_HAS_DPO)(_code 258))
					((C_HAS_DPRA)(_code 259))
					((C_HAS_I_CE)(_code 260))
					((C_HAS_QDPO)(_code 261))
					((C_HAS_QDPO_CE)(_code 262))
					((C_HAS_QDPO_CLK)(_code 263))
					((C_HAS_QDPO_RST)(_code 264))
					((C_HAS_QDPO_SRST)(_code 265))
					((C_HAS_QSPO)(_code 266))
					((C_HAS_QSPO_CE)(_code 267))
					((C_HAS_QSPO_RST)(_code 268))
					((C_HAS_QSPO_SRST)(_code 269))
					((C_HAS_SPO)(_code 270))
					((C_HAS_WE)(_code 271))
					((C_MEM_INIT_FILE)(_code 272))
					((C_MEM_TYPE)(_code 273))
					((C_PIPELINE_STAGES)(_code 274))
					((C_QCE_JOINED)(_code 275))
					((C_QUALIFY_WE)(_code 276))
					((C_READ_MIF)(_code 277))
					((C_REG_A_D_INPUTS)(_code 278))
					((C_REG_DPRA_INPUT)(_code 279))
					((C_SYNC_ENABLE)(_code 280))
					((C_WIDTH)(_code 281))
					((C_PARSER_TYPE)(_code 282))
				)
				(_port
					((a)(Look_up_address))
					((d)(_code 283))
					((dpra)(_code 284))
					((clk)(EXT_SPI_CLK))
					((we)(_code 285))
					((i_ce)(_code 286))
					((qspo_ce)(_code 287))
					((qdpo_ce)(_code 288))
					((qdpo_clk)(_code 289))
					((qspo_rst)(_code 290))
					((qdpo_rst)(_code 291))
					((qspo_srst)(Rst_to_spi))
					((qdpo_srst)(_code 292))
					((spo)(spo_3))
					((dpo)(dpo_3))
					((qspo)(Look_up_op))
					((qdpo)(qdpo_3))
				)
			)
		)
		(_object
			(_cnst(_int C_LOOK_UP_TABLE_WIDTH -2 0 11641(_arch((i 11)))))
			(_type(_int ~NATURAL~range~C_LOOK_UP_TABLE_WIDTH-1~downto~0~1311 0 11643(_scalar (_dto i 10 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_LOOK_UP_TABLE_WIDTH-1~downto~0}~1312 0 11643(_array -3((_dto i 10 i 0)))))
			(_sig(_int Look_up_op 13 0 11643(_arch(_uni))))
			(_sig(_int CMD_decoded_int_d1 -3 0 11644(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d1 -3 0 11645(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d2 -3 0 11646(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d3 -3 0 11647(_arch(_uni))))
			(_sig(_int spo_3 13 0 11649(_arch(_uni))))
			(_sig(_int dpo_3 13 0 11650(_arch(_uni))))
			(_sig(_int qdpo_3 13 0 11651(_arch(_uni))))
			(_sig(_int Store_DTR_FIFO_First_Data -3 0 11654(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~1313 0 11655(_scalar (_to i 0 c 293))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1314 0 11655(_array -3((_to i 0 c 294)))))
			(_sig(_int Look_up_address 15 0 11655(_arch(_uni))))
			(_type(_int ~INTEGER~range~0~to~{C_NUM_TRANSFER_BITS-1}~1315 0 11696(_scalar (_to i 0 c 295))))
			(_prcs
				(TRFIFO_DATA_EXIST_D1_PROCESS(_arch 32 0 11665(_prcs(_trgt(24)(47)(48)(49)(50))(_sens(0)(47)(48)(49)(1)(3)(5))(_dssslsensitivity 1))))
				(line__11690(_arch 33 0 11690(_assignment(_alias((CMD_decoded)(CMD_decoded_int)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
				(line__11691(_arch 34 0 11691(_assignment(_trgt(54))(_sens(48)(3)(5)))))
				(line__11820(_arch 35 0 11820(_assignment(_alias((Data_Dir)(Look_up_op(10))))(_simpleassign BUF)(_trgt(6))(_sens(46(10))))))
				(line__11821(_arch 36 0 11821(_assignment(_alias((Data_Mode_1)(Look_up_op(9))))(_simpleassign BUF)(_trgt(7))(_sens(46(9))))))
				(line__11822(_arch 37 0 11822(_assignment(_alias((Data_Mode_0)(Look_up_op(8))))(_simpleassign BUF)(_trgt(8))(_sens(46(8))))))
				(line__11823(_arch 38 0 11823(_assignment(_alias((Data_Phase)(Look_up_op(7))))(_simpleassign BUF)(_trgt(9))(_sens(46(7))))))
				(line__11825(_arch 39 0 11825(_assignment(_alias((Quad_Phase)(_string \"0"\)))(_trgt(10)))))
				(line__11826(_arch 40 0 11826(_assignment(_alias((Addr_Mode_1)(Look_up_op(6))))(_simpleassign BUF)(_trgt(11))(_sens(46(6))))))
				(line__11827(_arch 41 0 11827(_assignment(_alias((Addr_Mode_0)(Look_up_op(5))))(_simpleassign BUF)(_trgt(12))(_sens(46(5))))))
				(line__11828(_arch 42 0 11828(_assignment(_alias((Addr_Bit)(Look_up_op(4))))(_simpleassign BUF)(_trgt(13))(_sens(46(4))))))
				(line__11829(_arch 43 0 11829(_assignment(_alias((Addr_Phase)(Look_up_op(3))))(_simpleassign BUF)(_trgt(14))(_sens(46(3))))))
				(line__11831(_arch 44 0 11831(_assignment(_alias((CMD_Mode_1)(Look_up_op(2))))(_simpleassign BUF)(_trgt(15))(_sens(46(2))))))
				(line__11832(_arch 45 0 11832(_assignment(_alias((CMD_Mode_0)(Look_up_op(1))))(_simpleassign BUF)(_trgt(16))(_sens(46(1))))))
				(line__11833(_arch 46 0 11833(_assignment(_trgt(17))(_sens(24)(46(0))))))
			)
		)
		(_part (46(10))(46(9))(46(8))(46(7))(46(6))(46(5))(46(4))(46(3))(46(2))(46(1))(46(0))
		)
	)
	(_generate QSPI_LOOK_UP_MODE_1_MEMORY_3 0 11840(_if 296)
		(_generate TXFIFO_ADDR_BITS_GENERATE 0 11899(_for 21 )
			(_inst TXFIFO_FIRST_ENTRY_REG_I 0 11904(_comp .unisim.VCOMPONENTS.FDRE)
				(_port
					((Q)(Look_up_address(_object 14)))
					((C)(EXT_SPI_CLK))
					((CE)(Store_DTR_FIFO_First_Data))
					((D)(Data_From_TxFIFO(_object 14)))
					((R)(Local_rst))
				)
				(_use(_ent unisim FDRE)
				)
			)
			(_object
				(_cnst(_int i 21 0 11899(_arch)))
			)
		)
		(_generate xpm_mem_gen_QSPI_LOOK_UP_MODE_1_MEMORY_3 0 11917(_if 297)
			(_inst xpm_memory_inst 0 11918(_comp xpm_memory_sprom)
				(_gen
					((MEMORY_SIZE)((i 2816)))
					((MEMORY_PRIMITIVE)(_string \"auto"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((USE_MEM_INIT)((i 1)))
					((MEMORY_INIT_FILE)(_string \"mode_1_memory_3_sp.mem"\))
					((MEMORY_INIT_PARAM)(_string \""\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 0)))
					((READ_DATA_WIDTH_A)((i 11)))
					((ADDR_WIDTH_A)((i 8)))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
				)
				(_port
					((sleep)((i 2)))
					((clka)(EXT_SPI_CLK))
					((rsta)(Rst_to_spi_b))
					((ena)((i 3)))
					((regcea)((i 3)))
					((addra)(Look_up_address))
					((injectsbiterra)((i 2)))
					((injectdbiterra)((i 2)))
					((douta)(Look_up_op))
					((sbiterra)(_open))
					((dbiterra)(_open))
				)
				(_use(_ent xpm xpm_memory_sprom)
					(_gen
						((MEMORY_SIZE)((i 2816)))
						((MEMORY_PRIMITIVE)(_string \"auto"\))
						((ECC_MODE)(_string \"no_ecc"\))
						((MEMORY_INIT_FILE)(_string \"mode_1_memory_3_sp.mem"\))
						((MEMORY_INIT_PARAM)(_string \""\))
						((USE_MEM_INIT)((i 1)))
						((WAKEUP_TIME)(_string \"disable_sleep"\))
						((MESSAGE_CONTROL)((i 0)))
						((READ_DATA_WIDTH_A)((i 11)))
						((ADDR_WIDTH_A)((i 8)))
						((READ_RESET_VALUE_A)(_string \"0"\))
						((READ_LATENCY_A)((i 1)))
					)
					(_port
						((sleep)(sleep))
						((clka)(clka))
						((rsta)(rsta))
						((ena)(ena))
						((regcea)(regcea))
						((addra)(addra))
						((injectsbiterra)(injectsbiterra))
						((injectdbiterra)(injectdbiterra))
						((douta)(douta))
						((sbiterra)(_open))
						((dbiterra)(_open))
					)
				)
			)
		)
		(_generate dist_mem_gen_QSPI_LOOK_UP_MODE_1_MEMORY_3 0 11953(_if 298)
			(_inst C_SPI_MODE_1_MIXED_ROM_I 0 11956(_ent dist_mem_gen_v8_0_13 dist_mem_gen_v8_0_13)
				(_gen
					((C_FAMILY)(_code 299))
					((C_ADDR_WIDTH)(_code 300))
					((C_DEFAULT_DATA)(_code 301))
					((C_DEPTH)(_code 302))
					((C_HAS_CLK)(_code 303))
					((C_HAS_D)(_code 304))
					((C_HAS_DPO)(_code 305))
					((C_HAS_DPRA)(_code 306))
					((C_HAS_I_CE)(_code 307))
					((C_HAS_QDPO)(_code 308))
					((C_HAS_QDPO_CE)(_code 309))
					((C_HAS_QDPO_CLK)(_code 310))
					((C_HAS_QDPO_RST)(_code 311))
					((C_HAS_QDPO_SRST)(_code 312))
					((C_HAS_QSPO)(_code 313))
					((C_HAS_QSPO_CE)(_code 314))
					((C_HAS_QSPO_RST)(_code 315))
					((C_HAS_QSPO_SRST)(_code 316))
					((C_HAS_SPO)(_code 317))
					((C_HAS_WE)(_code 318))
					((C_MEM_INIT_FILE)(_code 319))
					((C_MEM_TYPE)(_code 320))
					((C_PIPELINE_STAGES)(_code 321))
					((C_QCE_JOINED)(_code 322))
					((C_QUALIFY_WE)(_code 323))
					((C_READ_MIF)(_code 324))
					((C_REG_A_D_INPUTS)(_code 325))
					((C_REG_DPRA_INPUT)(_code 326))
					((C_SYNC_ENABLE)(_code 327))
					((C_WIDTH)(_code 328))
					((C_PARSER_TYPE)(_code 329))
				)
				(_port
					((a)(Look_up_address))
					((d)(_code 330))
					((dpra)(_code 331))
					((clk)(EXT_SPI_CLK))
					((we)(_code 332))
					((i_ce)(_code 333))
					((qspo_ce)(_code 334))
					((qdpo_ce)(_code 335))
					((qdpo_clk)(_code 336))
					((qspo_rst)(_code 337))
					((qdpo_rst)(_code 338))
					((qspo_srst)(Rst_to_spi))
					((qdpo_srst)(_code 339))
					((spo)(spo_7))
					((dpo)(dpo_7))
					((qspo)(Look_up_op))
					((qdpo)(qdpo_7))
				)
			)
		)
		(_object
			(_cnst(_int C_LOOK_UP_TABLE_WIDTH -2 0 11844(_arch((i 11)))))
			(_type(_int ~NATURAL~range~C_LOOK_UP_TABLE_WIDTH-1~downto~0~1316 0 11846(_scalar (_dto i 10 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_LOOK_UP_TABLE_WIDTH-1~downto~0}~1317 0 11846(_array -3((_dto i 10 i 0)))))
			(_sig(_int Look_up_op 18 0 11846(_arch(_uni))))
			(_sig(_int CMD_decoded_int_d1 -3 0 11847(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d1 -3 0 11848(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d2 -3 0 11849(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d3 -3 0 11850(_arch(_uni))))
			(_sig(_int spo_7 18 0 11852(_arch(_uni))))
			(_sig(_int dpo_7 18 0 11853(_arch(_uni))))
			(_sig(_int qdpo_7 18 0 11854(_arch(_uni))))
			(_sig(_int Store_DTR_FIFO_First_Data -3 0 11857(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~1318 0 11858(_scalar (_to i 0 c 340))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1319 0 11858(_array -3((_to i 0 c 341)))))
			(_sig(_int Look_up_address 20 0 11858(_arch(_uni))))
			(_type(_int ~INTEGER~range~0~to~{C_NUM_TRANSFER_BITS-1}~1320 0 11899(_scalar (_to i 0 c 342))))
			(_prcs
				(TRFIFO_DATA_EXIST_D1_PROCESS(_arch 47 0 11868(_prcs(_trgt(24)(57)(58)(59)(60))(_sens(0)(57)(58)(59)(1)(3)(5))(_dssslsensitivity 1))))
				(line__11893(_arch 48 0 11893(_assignment(_alias((CMD_decoded)(CMD_decoded_int)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
				(line__11894(_arch 49 0 11894(_assignment(_trgt(64))(_sens(58)(3)(5)))))
				(line__12021(_arch 50 0 12021(_assignment(_alias((Data_Dir)(Look_up_op(10))))(_simpleassign BUF)(_trgt(6))(_sens(56(10))))))
				(line__12022(_arch 51 0 12022(_assignment(_alias((Data_Mode_1)(Look_up_op(9))))(_simpleassign BUF)(_trgt(7))(_sens(56(9))))))
				(line__12023(_arch 52 0 12023(_assignment(_alias((Data_Mode_0)(Look_up_op(8))))(_simpleassign BUF)(_trgt(8))(_sens(56(8))))))
				(line__12024(_arch 53 0 12024(_assignment(_alias((Data_Phase)(Look_up_op(7))))(_simpleassign BUF)(_trgt(9))(_sens(56(7))))))
				(line__12026(_arch 54 0 12026(_assignment(_alias((Quad_Phase)(_string \"0"\)))(_trgt(10)))))
				(line__12027(_arch 55 0 12027(_assignment(_alias((Addr_Mode_1)(Look_up_op(6))))(_simpleassign BUF)(_trgt(11))(_sens(56(6))))))
				(line__12028(_arch 56 0 12028(_assignment(_alias((Addr_Mode_0)(Look_up_op(5))))(_simpleassign BUF)(_trgt(12))(_sens(56(5))))))
				(line__12029(_arch 57 0 12029(_assignment(_alias((Addr_Bit)(Look_up_op(4))))(_simpleassign BUF)(_trgt(13))(_sens(56(4))))))
				(line__12030(_arch 58 0 12030(_assignment(_alias((Addr_Phase)(Look_up_op(3))))(_simpleassign BUF)(_trgt(14))(_sens(56(3))))))
				(line__12032(_arch 59 0 12032(_assignment(_alias((CMD_Mode_1)(Look_up_op(2))))(_simpleassign BUF)(_trgt(15))(_sens(56(2))))))
				(line__12033(_arch 60 0 12033(_assignment(_alias((CMD_Mode_0)(Look_up_op(1))))(_simpleassign BUF)(_trgt(16))(_sens(56(1))))))
				(line__12034(_arch 61 0 12034(_assignment(_trgt(17))(_sens(24)(56(0))))))
			)
		)
		(_part (56(10))(56(9))(56(8))(56(7))(56(6))(56(5))(56(4))(56(3))(56(2))(56(1))(56(0))
		)
	)
	(_generate QSPI_LOOK_UP_MODE_1_MEMORY_4 0 12042(_if 343)
		(_generate TXFIFO_ADDR_BITS_GENERATE 0 12101(_for 26 )
			(_inst TXFIFO_FIRST_ENTRY_REG_I 0 12106(_comp .unisim.VCOMPONENTS.FDRE)
				(_port
					((Q)(Look_up_address(_object 16)))
					((C)(EXT_SPI_CLK))
					((CE)(Store_DTR_FIFO_First_Data))
					((D)(Data_From_TxFIFO(_object 16)))
					((R)(Local_rst))
				)
				(_use(_ent unisim FDRE)
				)
			)
			(_object
				(_cnst(_int i 26 0 12101(_arch)))
			)
		)
		(_generate xpm_mem_gen_QSPI_LOOK_UP_MODE_1_MEMORY_4 0 12120(_if 344)
			(_inst xpm_memory_inst 0 12121(_comp xpm_memory_sprom)
				(_gen
					((MEMORY_SIZE)((i 2816)))
					((MEMORY_PRIMITIVE)(_string \"auto"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((USE_MEM_INIT)((i 1)))
					((MEMORY_INIT_FILE)(_string \"mode_1_memory_4_mx.mem"\))
					((MEMORY_INIT_PARAM)(_string \""\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 0)))
					((READ_DATA_WIDTH_A)((i 11)))
					((ADDR_WIDTH_A)((i 8)))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
				)
				(_port
					((sleep)((i 2)))
					((clka)(EXT_SPI_CLK))
					((rsta)(Rst_to_spi_b))
					((ena)((i 3)))
					((regcea)((i 3)))
					((addra)(Look_up_address))
					((injectsbiterra)((i 2)))
					((injectdbiterra)((i 2)))
					((douta)(Look_up_op))
					((sbiterra)(_open))
					((dbiterra)(_open))
				)
				(_use(_ent xpm xpm_memory_sprom)
					(_gen
						((MEMORY_SIZE)((i 2816)))
						((MEMORY_PRIMITIVE)(_string \"auto"\))
						((ECC_MODE)(_string \"no_ecc"\))
						((MEMORY_INIT_FILE)(_string \"mode_1_memory_4_mx.mem"\))
						((MEMORY_INIT_PARAM)(_string \""\))
						((USE_MEM_INIT)((i 1)))
						((WAKEUP_TIME)(_string \"disable_sleep"\))
						((MESSAGE_CONTROL)((i 0)))
						((READ_DATA_WIDTH_A)((i 11)))
						((ADDR_WIDTH_A)((i 8)))
						((READ_RESET_VALUE_A)(_string \"0"\))
						((READ_LATENCY_A)((i 1)))
					)
					(_port
						((sleep)(sleep))
						((clka)(clka))
						((rsta)(rsta))
						((ena)(ena))
						((regcea)(regcea))
						((addra)(addra))
						((injectsbiterra)(injectsbiterra))
						((injectdbiterra)(injectdbiterra))
						((douta)(douta))
						((sbiterra)(_open))
						((dbiterra)(_open))
					)
				)
			)
		)
		(_generate dist_mem_gen_QSPI_LOOK_UP_MODE_1_MEMORY_4 0 12156(_if 345)
			(_inst C_SPI_MODE_1_MIXED_ROM_I 0 12160(_ent dist_mem_gen_v8_0_13 dist_mem_gen_v8_0_13)
				(_gen
					((C_FAMILY)(_code 346))
					((C_ADDR_WIDTH)(_code 347))
					((C_DEFAULT_DATA)(_code 348))
					((C_DEPTH)(_code 349))
					((C_HAS_CLK)(_code 350))
					((C_HAS_D)(_code 351))
					((C_HAS_DPO)(_code 352))
					((C_HAS_DPRA)(_code 353))
					((C_HAS_I_CE)(_code 354))
					((C_HAS_QDPO)(_code 355))
					((C_HAS_QDPO_CE)(_code 356))
					((C_HAS_QDPO_CLK)(_code 357))
					((C_HAS_QDPO_RST)(_code 358))
					((C_HAS_QDPO_SRST)(_code 359))
					((C_HAS_QSPO)(_code 360))
					((C_HAS_QSPO_CE)(_code 361))
					((C_HAS_QSPO_RST)(_code 362))
					((C_HAS_QSPO_SRST)(_code 363))
					((C_HAS_SPO)(_code 364))
					((C_HAS_WE)(_code 365))
					((C_MEM_INIT_FILE)(_code 366))
					((C_MEM_TYPE)(_code 367))
					((C_PIPELINE_STAGES)(_code 368))
					((C_QCE_JOINED)(_code 369))
					((C_QUALIFY_WE)(_code 370))
					((C_READ_MIF)(_code 371))
					((C_REG_A_D_INPUTS)(_code 372))
					((C_REG_DPRA_INPUT)(_code 373))
					((C_SYNC_ENABLE)(_code 374))
					((C_WIDTH)(_code 375))
					((C_PARSER_TYPE)(_code 376))
				)
				(_port
					((a)(Look_up_address))
					((d)(_code 377))
					((dpra)(_code 378))
					((clk)(EXT_SPI_CLK))
					((we)(_code 379))
					((i_ce)(_code 380))
					((qspo_ce)(_code 381))
					((qdpo_ce)(_code 382))
					((qdpo_clk)(_code 383))
					((qspo_rst)(_code 384))
					((qdpo_rst)(_code 385))
					((qspo_srst)(Rst_to_spi))
					((qdpo_srst)(_code 386))
					((spo)(spo_3))
					((dpo)(dpo_3))
					((qspo)(Look_up_op))
					((qdpo)(qdpo_3))
				)
			)
		)
		(_object
			(_cnst(_int C_LOOK_UP_TABLE_WIDTH -2 0 12046(_arch((i 11)))))
			(_type(_int ~NATURAL~range~C_LOOK_UP_TABLE_WIDTH-1~downto~0~1321 0 12048(_scalar (_dto i 10 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_LOOK_UP_TABLE_WIDTH-1~downto~0}~1322 0 12048(_array -3((_dto i 10 i 0)))))
			(_sig(_int Look_up_op 23 0 12048(_arch(_uni))))
			(_sig(_int CMD_decoded_int_d1 -3 0 12049(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d1 -3 0 12050(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d2 -3 0 12051(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d3 -3 0 12052(_arch(_uni))))
			(_sig(_int spo_3 23 0 12054(_arch(_uni))))
			(_sig(_int dpo_3 23 0 12055(_arch(_uni))))
			(_sig(_int qdpo_3 23 0 12056(_arch(_uni))))
			(_sig(_int Store_DTR_FIFO_First_Data -3 0 12059(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~1323 0 12060(_scalar (_to i 0 c 387))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1324 0 12060(_array -3((_to i 0 c 388)))))
			(_sig(_int Look_up_address 25 0 12060(_arch(_uni))))
			(_type(_int ~INTEGER~range~0~to~{C_NUM_TRANSFER_BITS-1}~1325 0 12101(_scalar (_to i 0 c 389))))
			(_prcs
				(TRFIFO_DATA_EXIST_D1_PROCESS(_arch 62 0 12070(_prcs(_trgt(24)(67)(68)(69)(70))(_sens(0)(67)(68)(69)(1)(3)(5))(_dssslsensitivity 1))))
				(line__12095(_arch 63 0 12095(_assignment(_alias((CMD_decoded)(CMD_decoded_int)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
				(line__12096(_arch 64 0 12096(_assignment(_trgt(74))(_sens(68)(3)(5)))))
				(line__12225(_arch 65 0 12225(_assignment(_alias((Data_Dir)(Look_up_op(10))))(_simpleassign BUF)(_trgt(6))(_sens(66(10))))))
				(line__12226(_arch 66 0 12226(_assignment(_alias((Data_Mode_1)(Look_up_op(9))))(_simpleassign BUF)(_trgt(7))(_sens(66(9))))))
				(line__12227(_arch 67 0 12227(_assignment(_alias((Data_Mode_0)(Look_up_op(8))))(_simpleassign BUF)(_trgt(8))(_sens(66(8))))))
				(line__12228(_arch 68 0 12228(_assignment(_alias((Data_Phase)(Look_up_op(7))))(_simpleassign BUF)(_trgt(9))(_sens(66(7))))))
				(line__12230(_arch 69 0 12230(_assignment(_alias((Quad_Phase)(_string \"0"\)))(_trgt(10)))))
				(line__12231(_arch 70 0 12231(_assignment(_alias((Addr_Mode_1)(Look_up_op(6))))(_simpleassign BUF)(_trgt(11))(_sens(66(6))))))
				(line__12232(_arch 71 0 12232(_assignment(_alias((Addr_Mode_0)(Look_up_op(5))))(_simpleassign BUF)(_trgt(12))(_sens(66(5))))))
				(line__12233(_arch 72 0 12233(_assignment(_alias((Addr_Bit)(Look_up_op(4))))(_simpleassign BUF)(_trgt(13))(_sens(66(4))))))
				(line__12234(_arch 73 0 12234(_assignment(_alias((Addr_Phase)(Look_up_op(3))))(_simpleassign BUF)(_trgt(14))(_sens(66(3))))))
				(line__12236(_arch 74 0 12236(_assignment(_alias((CMD_Mode_1)(Look_up_op(2))))(_simpleassign BUF)(_trgt(15))(_sens(66(2))))))
				(line__12237(_arch 75 0 12237(_assignment(_alias((CMD_Mode_0)(Look_up_op(1))))(_simpleassign BUF)(_trgt(16))(_sens(66(1))))))
				(line__12238(_arch 76 0 12238(_assignment(_trgt(17))(_sens(24)(66(0))))))
			)
		)
		(_part (66(10))(66(9))(66(8))(66(7))(66(6))(66(5))(66(4))(66(3))(66(2))(66(1))(66(0))
		)
	)
	(_generate QSPI_LOOK_UP_MODE_2_MEMORY_0 0 12253(_if 390)
		(_generate TXFIFO_ADDR_BITS_GENERATE 0 12315(_for 31 )
			(_inst TXFIFO_FIRST_ENTRY_REG_I 0 12320(_comp .unisim.VCOMPONENTS.FDRE)
				(_port
					((Q)(Look_up_address(_object 18)))
					((C)(EXT_SPI_CLK))
					((CE)(Store_DTR_FIFO_First_Data))
					((D)(Data_From_TxFIFO(_object 18)))
					((R)(Local_rst))
				)
				(_use(_ent unisim FDRE)
				)
			)
			(_object
				(_cnst(_int i 31 0 12315(_arch)))
			)
		)
		(_generate xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_0 0 12333(_if 391)
			(_inst xpm_memory_inst 0 12334(_comp xpm_memory_sprom)
				(_gen
					((MEMORY_SIZE)((i 3072)))
					((MEMORY_PRIMITIVE)(_string \"auto"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((USE_MEM_INIT)((i 1)))
					((MEMORY_INIT_FILE)(_string \"mode_2_memory_0_mixed.mem"\))
					((MEMORY_INIT_PARAM)(_string \""\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 0)))
					((READ_DATA_WIDTH_A)((i 12)))
					((ADDR_WIDTH_A)((i 8)))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
				)
				(_port
					((sleep)((i 2)))
					((clka)(EXT_SPI_CLK))
					((rsta)(Rst_to_spi_b))
					((ena)((i 3)))
					((regcea)((i 3)))
					((addra)(Look_up_address))
					((injectsbiterra)((i 2)))
					((injectdbiterra)((i 2)))
					((douta)(Look_up_op))
					((sbiterra)(_open))
					((dbiterra)(_open))
				)
				(_use(_ent xpm xpm_memory_sprom)
					(_gen
						((MEMORY_SIZE)((i 3072)))
						((MEMORY_PRIMITIVE)(_string \"auto"\))
						((ECC_MODE)(_string \"no_ecc"\))
						((MEMORY_INIT_FILE)(_string \"mode_2_memory_0_mixed.mem"\))
						((MEMORY_INIT_PARAM)(_string \""\))
						((USE_MEM_INIT)((i 1)))
						((WAKEUP_TIME)(_string \"disable_sleep"\))
						((MESSAGE_CONTROL)((i 0)))
						((READ_DATA_WIDTH_A)((i 12)))
						((ADDR_WIDTH_A)((i 8)))
						((READ_RESET_VALUE_A)(_string \"0"\))
						((READ_LATENCY_A)((i 1)))
					)
					(_port
						((sleep)(sleep))
						((clka)(clka))
						((rsta)(rsta))
						((ena)(ena))
						((regcea)(regcea))
						((addra)(addra))
						((injectsbiterra)(injectsbiterra))
						((injectdbiterra)(injectdbiterra))
						((douta)(douta))
						((sbiterra)(_open))
						((dbiterra)(_open))
					)
				)
			)
		)
		(_generate dist_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_0 0 12369(_if 392)
			(_inst C_SPI_MODE_1_MIXED_ROM_I 0 12373(_ent dist_mem_gen_v8_0_13 dist_mem_gen_v8_0_13)
				(_gen
					((C_FAMILY)(_code 393))
					((C_ADDR_WIDTH)(_code 394))
					((C_DEFAULT_DATA)(_code 395))
					((C_DEPTH)(_code 396))
					((C_HAS_CLK)(_code 397))
					((C_HAS_D)(_code 398))
					((C_HAS_DPO)(_code 399))
					((C_HAS_DPRA)(_code 400))
					((C_HAS_I_CE)(_code 401))
					((C_HAS_QDPO)(_code 402))
					((C_HAS_QDPO_CE)(_code 403))
					((C_HAS_QDPO_CLK)(_code 404))
					((C_HAS_QDPO_RST)(_code 405))
					((C_HAS_QDPO_SRST)(_code 406))
					((C_HAS_QSPO)(_code 407))
					((C_HAS_QSPO_CE)(_code 408))
					((C_HAS_QSPO_RST)(_code 409))
					((C_HAS_QSPO_SRST)(_code 410))
					((C_HAS_SPO)(_code 411))
					((C_HAS_WE)(_code 412))
					((C_MEM_INIT_FILE)(_code 413))
					((C_MEM_TYPE)(_code 414))
					((C_PIPELINE_STAGES)(_code 415))
					((C_QCE_JOINED)(_code 416))
					((C_QUALIFY_WE)(_code 417))
					((C_READ_MIF)(_code 418))
					((C_REG_A_D_INPUTS)(_code 419))
					((C_REG_DPRA_INPUT)(_code 420))
					((C_SYNC_ENABLE)(_code 421))
					((C_WIDTH)(_code 422))
					((C_PARSER_TYPE)(_code 423))
				)
				(_port
					((a)(Look_up_address))
					((d)(_code 424))
					((dpra)(_code 425))
					((clk)(EXT_SPI_CLK))
					((we)(_code 426))
					((i_ce)(_code 427))
					((qspo_ce)(_code 428))
					((qdpo_ce)(_code 429))
					((qdpo_clk)(_code 430))
					((qspo_rst)(_code 431))
					((qdpo_rst)(_code 432))
					((qspo_srst)(Rst_to_spi))
					((qdpo_srst)(_code 433))
					((spo)(spo_6))
					((dpo)(dpo_6))
					((qspo)(Look_up_op))
					((qdpo)(qdpo_6))
				)
			)
		)
		(_object
			(_cnst(_int C_LOOK_UP_TABLE_WIDTH -2 0 12257(_arch((i 12)))))
			(_type(_int ~NATURAL~range~C_LOOK_UP_TABLE_WIDTH-1~downto~0~1326 0 12259(_scalar (_dto i 11 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_LOOK_UP_TABLE_WIDTH-1~downto~0}~1327 0 12259(_array -3((_dto i 11 i 0)))))
			(_sig(_int Look_up_op 28 0 12259(_arch(_uni))))
			(_sig(_int CMD_decoded_int_d1 -3 0 12260(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d1 -3 0 12261(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d2 -3 0 12262(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d3 -3 0 12263(_arch(_uni))))
			(_sig(_int spo_6 28 0 12265(_arch(_uni))))
			(_sig(_int dpo_6 28 0 12266(_arch(_uni))))
			(_sig(_int qdpo_6 28 0 12267(_arch(_uni))))
			(_sig(_int Store_DTR_FIFO_First_Data -3 0 12270(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~1328 0 12271(_scalar (_to i 0 c 434))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1329 0 12271(_array -3((_to i 0 c 435)))))
			(_sig(_int Look_up_address 30 0 12271(_arch(_uni))))
			(_type(_int ~INTEGER~range~0~to~{C_NUM_TRANSFER_BITS-1}~1330 0 12315(_scalar (_to i 0 c 436))))
			(_prcs
				(TRFIFO_DATA_EXIST_D1_PROCESS(_arch 77 0 12281(_prcs(_trgt(24)(77)(78)(79)(80))(_sens(0)(77)(78)(79)(1)(3)(5))(_dssslsensitivity 1))))
				(line__12309(_arch 78 0 12309(_assignment(_alias((CMD_decoded)(CMD_decoded_int)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
				(line__12310(_arch 79 0 12310(_assignment(_trgt(84))(_sens(78)(3)(5)))))
				(line__12437(_arch 80 0 12437(_assignment(_alias((Data_Dir)(Look_up_op(11))))(_simpleassign BUF)(_trgt(6))(_sens(76(11))))))
				(line__12438(_arch 81 0 12438(_assignment(_alias((Data_Mode_1)(Look_up_op(10))))(_simpleassign BUF)(_trgt(7))(_sens(76(10))))))
				(line__12439(_arch 82 0 12439(_assignment(_alias((Data_Mode_0)(Look_up_op(9))))(_simpleassign BUF)(_trgt(8))(_sens(76(9))))))
				(line__12440(_arch 83 0 12440(_assignment(_alias((Data_Phase)(Look_up_op(8))))(_simpleassign BUF)(_trgt(9))(_sens(76(8))))))
				(line__12442(_arch 84 0 12442(_assignment(_alias((Quad_Phase)(Look_up_op(7))))(_simpleassign BUF)(_trgt(10))(_sens(76(7))))))
				(line__12443(_arch 85 0 12443(_assignment(_alias((Addr_Mode_1)(Look_up_op(6))))(_simpleassign BUF)(_trgt(11))(_sens(76(6))))))
				(line__12444(_arch 86 0 12444(_assignment(_alias((Addr_Mode_0)(Look_up_op(5))))(_simpleassign BUF)(_trgt(12))(_sens(76(5))))))
				(line__12445(_arch 87 0 12445(_assignment(_alias((Addr_Bit)(Look_up_op(4))))(_simpleassign BUF)(_trgt(13))(_sens(76(4))))))
				(line__12446(_arch 88 0 12446(_assignment(_alias((Addr_Phase)(Look_up_op(3))))(_simpleassign BUF)(_trgt(14))(_sens(76(3))))))
				(line__12448(_arch 89 0 12448(_assignment(_alias((CMD_Mode_1)(Look_up_op(2))))(_simpleassign BUF)(_trgt(15))(_sens(76(2))))))
				(line__12449(_arch 90 0 12449(_assignment(_alias((CMD_Mode_0)(Look_up_op(1))))(_simpleassign BUF)(_trgt(16))(_sens(76(1))))))
				(line__12450(_arch 91 0 12450(_assignment(_trgt(17))(_sens(24)(76(0))))))
			)
		)
		(_part (76(11))(76(10))(76(9))(76(8))(76(7))(76(6))(76(5))(76(4))(76(3))(76(2))(76(1))(76(0))
		)
	)
	(_generate QSPI_LOOK_UP_MODE_2_MEMORY_1 0 12459(_if 437)
		(_generate TXFIFO_ADDR_BITS_GENERATE 0 12519(_for 36 )
			(_inst TXFIFO_FIRST_ENTRY_REG_I 0 12524(_comp .unisim.VCOMPONENTS.FDRE)
				(_port
					((Q)(Look_up_address(_object 20)))
					((C)(EXT_SPI_CLK))
					((CE)(Store_DTR_FIFO_First_Data))
					((D)(Data_From_TxFIFO(_object 20)))
					((R)(Local_rst))
				)
				(_use(_ent unisim FDRE)
				)
			)
			(_object
				(_cnst(_int i 36 0 12519(_arch)))
			)
		)
		(_generate xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1 0 12538(_if 438)
			(_inst xpm_memory_inst 0 12539(_comp xpm_memory_sprom)
				(_gen
					((MEMORY_SIZE)((i 2816)))
					((MEMORY_PRIMITIVE)(_string \"auto"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((USE_MEM_INIT)((i 1)))
					((MEMORY_INIT_FILE)(_string \"mode_2_memory_1_wb.mem"\))
					((MEMORY_INIT_PARAM)(_string \""\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 0)))
					((READ_DATA_WIDTH_A)((i 11)))
					((ADDR_WIDTH_A)((i 8)))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
				)
				(_port
					((sleep)((i 2)))
					((clka)(EXT_SPI_CLK))
					((rsta)(Rst_to_spi_b))
					((ena)((i 3)))
					((regcea)((i 3)))
					((addra)(Look_up_address))
					((injectsbiterra)((i 2)))
					((injectdbiterra)((i 2)))
					((douta)(Look_up_op))
					((sbiterra)(_open))
					((dbiterra)(_open))
				)
				(_use(_ent xpm xpm_memory_sprom)
					(_gen
						((MEMORY_SIZE)((i 2816)))
						((MEMORY_PRIMITIVE)(_string \"auto"\))
						((ECC_MODE)(_string \"no_ecc"\))
						((MEMORY_INIT_FILE)(_string \"mode_2_memory_1_wb.mem"\))
						((MEMORY_INIT_PARAM)(_string \""\))
						((USE_MEM_INIT)((i 1)))
						((WAKEUP_TIME)(_string \"disable_sleep"\))
						((MESSAGE_CONTROL)((i 0)))
						((READ_DATA_WIDTH_A)((i 11)))
						((ADDR_WIDTH_A)((i 8)))
						((READ_RESET_VALUE_A)(_string \"0"\))
						((READ_LATENCY_A)((i 1)))
					)
					(_port
						((sleep)(sleep))
						((clka)(clka))
						((rsta)(rsta))
						((ena)(ena))
						((regcea)(regcea))
						((addra)(addra))
						((injectsbiterra)(injectsbiterra))
						((injectdbiterra)(injectdbiterra))
						((douta)(douta))
						((sbiterra)(_open))
						((dbiterra)(_open))
					)
				)
			)
		)
		(_generate dist_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1 0 12574(_if 439)
			(_inst C_SPI_MODE_1_MIXED_ROM_I 0 12577(_ent dist_mem_gen_v8_0_13 dist_mem_gen_v8_0_13)
				(_gen
					((C_FAMILY)(_code 440))
					((C_ADDR_WIDTH)(_code 441))
					((C_DEFAULT_DATA)(_code 442))
					((C_DEPTH)(_code 443))
					((C_HAS_CLK)(_code 444))
					((C_HAS_D)(_code 445))
					((C_HAS_DPO)(_code 446))
					((C_HAS_DPRA)(_code 447))
					((C_HAS_I_CE)(_code 448))
					((C_HAS_QDPO)(_code 449))
					((C_HAS_QDPO_CE)(_code 450))
					((C_HAS_QDPO_CLK)(_code 451))
					((C_HAS_QDPO_RST)(_code 452))
					((C_HAS_QDPO_SRST)(_code 453))
					((C_HAS_QSPO)(_code 454))
					((C_HAS_QSPO_CE)(_code 455))
					((C_HAS_QSPO_RST)(_code 456))
					((C_HAS_QSPO_SRST)(_code 457))
					((C_HAS_SPO)(_code 458))
					((C_HAS_WE)(_code 459))
					((C_MEM_INIT_FILE)(_code 460))
					((C_MEM_TYPE)(_code 461))
					((C_PIPELINE_STAGES)(_code 462))
					((C_QCE_JOINED)(_code 463))
					((C_QUALIFY_WE)(_code 464))
					((C_READ_MIF)(_code 465))
					((C_REG_A_D_INPUTS)(_code 466))
					((C_REG_DPRA_INPUT)(_code 467))
					((C_SYNC_ENABLE)(_code 468))
					((C_WIDTH)(_code 469))
					((C_PARSER_TYPE)(_code 470))
				)
				(_port
					((a)(Look_up_address))
					((d)(_code 471))
					((dpra)(_code 472))
					((clk)(EXT_SPI_CLK))
					((we)(_code 473))
					((i_ce)(_code 474))
					((qspo_ce)(_code 475))
					((qdpo_ce)(_code 476))
					((qdpo_clk)(_code 477))
					((qspo_rst)(_code 478))
					((qdpo_rst)(_code 479))
					((qspo_srst)(Rst_to_spi))
					((qdpo_srst)(_code 480))
					((spo)(spo_4))
					((dpo)(dpo_4))
					((qspo)(Look_up_op))
					((qdpo)(qdpo_4))
				)
			)
		)
		(_object
			(_cnst(_int C_LOOK_UP_TABLE_WIDTH -2 0 12463(_arch((i 11)))))
			(_type(_int ~NATURAL~range~C_LOOK_UP_TABLE_WIDTH-1~downto~0~1331 0 12465(_scalar (_dto i 10 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_LOOK_UP_TABLE_WIDTH-1~downto~0}~1332 0 12465(_array -3((_dto i 10 i 0)))))
			(_sig(_int Look_up_op 33 0 12465(_arch(_uni))))
			(_sig(_int CMD_decoded_int_d1 -3 0 12466(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d1 -3 0 12467(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d2 -3 0 12468(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d3 -3 0 12469(_arch(_uni))))
			(_sig(_int spo_4 33 0 12471(_arch(_uni))))
			(_sig(_int dpo_4 33 0 12472(_arch(_uni))))
			(_sig(_int qdpo_4 33 0 12473(_arch(_uni))))
			(_sig(_int Store_DTR_FIFO_First_Data -3 0 12476(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~1333 0 12477(_scalar (_to i 0 c 481))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1334 0 12477(_array -3((_to i 0 c 482)))))
			(_sig(_int Look_up_address 35 0 12477(_arch(_uni))))
			(_type(_int ~INTEGER~range~0~to~{C_NUM_TRANSFER_BITS-1}~1335 0 12519(_scalar (_to i 0 c 483))))
			(_prcs
				(TRFIFO_DATA_EXIST_D1_PROCESS(_arch 92 0 12487(_prcs(_trgt(24)(87)(88)(89)(90))(_sens(0)(87)(88)(89)(1)(3)(5))(_dssslsensitivity 1))))
				(line__12513(_arch 93 0 12513(_assignment(_alias((CMD_decoded)(CMD_decoded_int)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
				(line__12514(_arch 94 0 12514(_assignment(_trgt(94))(_sens(88)(3)(5)))))
				(line__12643(_arch 95 0 12643(_assignment(_alias((Data_Dir)(Look_up_op(10))))(_simpleassign BUF)(_trgt(6))(_sens(86(10))))))
				(line__12644(_arch 96 0 12644(_assignment(_alias((Data_Mode_1)(Look_up_op(9))))(_simpleassign BUF)(_trgt(7))(_sens(86(9))))))
				(line__12645(_arch 97 0 12645(_assignment(_alias((Data_Mode_0)(Look_up_op(8))))(_simpleassign BUF)(_trgt(8))(_sens(86(8))))))
				(line__12646(_arch 98 0 12646(_assignment(_alias((Data_Phase)(Look_up_op(7))))(_simpleassign BUF)(_trgt(9))(_sens(86(7))))))
				(line__12648(_arch 99 0 12648(_assignment(_alias((Quad_Phase)(_string \"0"\)))(_trgt(10)))))
				(line__12649(_arch 100 0 12649(_assignment(_alias((Addr_Mode_1)(Look_up_op(6))))(_simpleassign BUF)(_trgt(11))(_sens(86(6))))))
				(line__12650(_arch 101 0 12650(_assignment(_alias((Addr_Mode_0)(Look_up_op(5))))(_simpleassign BUF)(_trgt(12))(_sens(86(5))))))
				(line__12651(_arch 102 0 12651(_assignment(_alias((Addr_Bit)(Look_up_op(4))))(_simpleassign BUF)(_trgt(13))(_sens(86(4))))))
				(line__12652(_arch 103 0 12652(_assignment(_alias((Addr_Phase)(Look_up_op(3))))(_simpleassign BUF)(_trgt(14))(_sens(86(3))))))
				(line__12654(_arch 104 0 12654(_assignment(_alias((CMD_Mode_1)(Look_up_op(2))))(_simpleassign BUF)(_trgt(15))(_sens(86(2))))))
				(line__12655(_arch 105 0 12655(_assignment(_alias((CMD_Mode_0)(Look_up_op(1))))(_simpleassign BUF)(_trgt(16))(_sens(86(1))))))
				(line__12656(_arch 106 0 12656(_assignment(_trgt(17))(_sens(24)(86(0))))))
			)
		)
		(_part (86(10))(86(9))(86(8))(86(7))(86(6))(86(5))(86(4))(86(3))(86(2))(86(1))(86(0))
		)
	)
	(_generate QSPI_LOOK_UP_MODE_2_MEMORY_2 0 12670(_if 484)
		(_generate TXFIFO_ADDR_BITS_GENERATE 0 12730(_for 41 )
			(_inst TXFIFO_FIRST_ENTRY_REG_I 0 12735(_comp .unisim.VCOMPONENTS.FDRE)
				(_port
					((Q)(Look_up_address(_object 22)))
					((C)(EXT_SPI_CLK))
					((CE)(Store_DTR_FIFO_First_Data))
					((D)(Data_From_TxFIFO(_object 22)))
					((R)(Local_rst))
				)
				(_use(_ent unisim FDRE)
				)
			)
			(_object
				(_cnst(_int i 41 0 12730(_arch)))
			)
		)
		(_generate xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2 0 12748(_if 485)
			(_inst xpm_memory_inst 0 12749(_comp xpm_memory_sprom)
				(_gen
					((MEMORY_SIZE)((i 3072)))
					((MEMORY_PRIMITIVE)(_string \"auto"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((USE_MEM_INIT)((i 1)))
					((MEMORY_INIT_FILE)(_string \"mode_2_memory_2_nm.mem"\))
					((MEMORY_INIT_PARAM)(_string \""\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 0)))
					((READ_DATA_WIDTH_A)((i 12)))
					((ADDR_WIDTH_A)((i 8)))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
				)
				(_port
					((sleep)((i 2)))
					((clka)(EXT_SPI_CLK))
					((rsta)(Rst_to_spi_b))
					((ena)((i 3)))
					((regcea)((i 3)))
					((addra)(Look_up_address))
					((injectsbiterra)((i 2)))
					((injectdbiterra)((i 2)))
					((douta)(Look_up_op))
					((sbiterra)(_open))
					((dbiterra)(_open))
				)
				(_use(_ent xpm xpm_memory_sprom)
					(_gen
						((MEMORY_SIZE)((i 3072)))
						((MEMORY_PRIMITIVE)(_string \"auto"\))
						((ECC_MODE)(_string \"no_ecc"\))
						((MEMORY_INIT_FILE)(_string \"mode_2_memory_2_nm.mem"\))
						((MEMORY_INIT_PARAM)(_string \""\))
						((USE_MEM_INIT)((i 1)))
						((WAKEUP_TIME)(_string \"disable_sleep"\))
						((MESSAGE_CONTROL)((i 0)))
						((READ_DATA_WIDTH_A)((i 12)))
						((ADDR_WIDTH_A)((i 8)))
						((READ_RESET_VALUE_A)(_string \"0"\))
						((READ_LATENCY_A)((i 1)))
					)
					(_port
						((sleep)(sleep))
						((clka)(clka))
						((rsta)(rsta))
						((ena)(ena))
						((regcea)(regcea))
						((addra)(addra))
						((injectsbiterra)(injectsbiterra))
						((injectdbiterra)(injectdbiterra))
						((douta)(douta))
						((sbiterra)(_open))
						((dbiterra)(_open))
					)
				)
			)
		)
		(_generate dist_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2 0 12784(_if 486)
			(_inst C_SPI_MODE_1_MIXED_ROM_I 0 12787(_ent dist_mem_gen_v8_0_13 dist_mem_gen_v8_0_13)
				(_gen
					((C_FAMILY)(_code 487))
					((C_ADDR_WIDTH)(_code 488))
					((C_DEFAULT_DATA)(_code 489))
					((C_DEPTH)(_code 490))
					((C_HAS_CLK)(_code 491))
					((C_HAS_D)(_code 492))
					((C_HAS_DPO)(_code 493))
					((C_HAS_DPRA)(_code 494))
					((C_HAS_I_CE)(_code 495))
					((C_HAS_QDPO)(_code 496))
					((C_HAS_QDPO_CE)(_code 497))
					((C_HAS_QDPO_CLK)(_code 498))
					((C_HAS_QDPO_RST)(_code 499))
					((C_HAS_QDPO_SRST)(_code 500))
					((C_HAS_QSPO)(_code 501))
					((C_HAS_QSPO_CE)(_code 502))
					((C_HAS_QSPO_RST)(_code 503))
					((C_HAS_QSPO_SRST)(_code 504))
					((C_HAS_SPO)(_code 505))
					((C_HAS_WE)(_code 506))
					((C_MEM_INIT_FILE)(_code 507))
					((C_MEM_TYPE)(_code 508))
					((C_PIPELINE_STAGES)(_code 509))
					((C_QCE_JOINED)(_code 510))
					((C_QUALIFY_WE)(_code 511))
					((C_READ_MIF)(_code 512))
					((C_REG_A_D_INPUTS)(_code 513))
					((C_REG_DPRA_INPUT)(_code 514))
					((C_SYNC_ENABLE)(_code 515))
					((C_WIDTH)(_code 516))
					((C_PARSER_TYPE)(_code 517))
				)
				(_port
					((a)(Look_up_address))
					((d)(_code 518))
					((dpra)(_code 519))
					((clk)(EXT_SPI_CLK))
					((we)(_code 520))
					((i_ce)(_code 521))
					((qspo_ce)(_code 522))
					((qdpo_ce)(_code 523))
					((qdpo_clk)(_code 524))
					((qspo_rst)(_code 525))
					((qdpo_rst)(_code 526))
					((qspo_srst)(Rst_to_spi))
					((qdpo_srst)(_code 527))
					((spo)(spo_5))
					((dpo)(dpo_5))
					((qspo)(Look_up_op))
					((qdpo)(qdpo_5))
				)
			)
		)
		(_object
			(_cnst(_int C_LOOK_UP_TABLE_WIDTH -2 0 12674(_arch((i 12)))))
			(_type(_int ~NATURAL~range~C_LOOK_UP_TABLE_WIDTH-1~downto~0~1336 0 12676(_scalar (_dto i 11 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_LOOK_UP_TABLE_WIDTH-1~downto~0}~1337 0 12676(_array -3((_dto i 11 i 0)))))
			(_sig(_int Look_up_op 38 0 12676(_arch(_uni))))
			(_sig(_int CMD_decoded_int_d1 -3 0 12677(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d1 -3 0 12678(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d2 -3 0 12679(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d3 -3 0 12680(_arch(_uni))))
			(_sig(_int spo_5 38 0 12682(_arch(_uni))))
			(_sig(_int dpo_5 38 0 12683(_arch(_uni))))
			(_sig(_int qdpo_5 38 0 12684(_arch(_uni))))
			(_sig(_int Store_DTR_FIFO_First_Data -3 0 12687(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~1338 0 12688(_scalar (_to i 0 c 528))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1339 0 12688(_array -3((_to i 0 c 529)))))
			(_sig(_int Look_up_address 40 0 12688(_arch(_uni))))
			(_type(_int ~INTEGER~range~0~to~{C_NUM_TRANSFER_BITS-1}~1340 0 12730(_scalar (_to i 0 c 530))))
			(_prcs
				(TRFIFO_DATA_EXIST_D1_PROCESS(_arch 107 0 12698(_prcs(_trgt(24)(97)(98)(99)(100))(_sens(0)(97)(98)(99)(1)(3)(5))(_dssslsensitivity 1))))
				(line__12724(_arch 108 0 12724(_assignment(_alias((CMD_decoded)(CMD_decoded_int)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
				(line__12725(_arch 109 0 12725(_assignment(_trgt(104))(_sens(98)(3)(5)))))
				(line__12850(_arch 110 0 12850(_assignment(_alias((Data_Dir)(Look_up_op(11))))(_simpleassign BUF)(_trgt(6))(_sens(96(11))))))
				(line__12851(_arch 111 0 12851(_assignment(_alias((Data_Mode_1)(Look_up_op(10))))(_simpleassign BUF)(_trgt(7))(_sens(96(10))))))
				(line__12852(_arch 112 0 12852(_assignment(_alias((Data_Mode_0)(Look_up_op(9))))(_simpleassign BUF)(_trgt(8))(_sens(96(9))))))
				(line__12853(_arch 113 0 12853(_assignment(_alias((Data_Phase)(Look_up_op(8))))(_simpleassign BUF)(_trgt(9))(_sens(96(8))))))
				(line__12855(_arch 114 0 12855(_assignment(_alias((Quad_Phase)(Look_up_op(7))))(_simpleassign BUF)(_trgt(10))(_sens(96(7))))))
				(line__12856(_arch 115 0 12856(_assignment(_alias((Addr_Mode_1)(Look_up_op(6))))(_simpleassign BUF)(_trgt(11))(_sens(96(6))))))
				(line__12857(_arch 116 0 12857(_assignment(_alias((Addr_Mode_0)(Look_up_op(5))))(_simpleassign BUF)(_trgt(12))(_sens(96(5))))))
				(line__12858(_arch 117 0 12858(_assignment(_alias((Addr_Bit)(Look_up_op(4))))(_simpleassign BUF)(_trgt(13))(_sens(96(4))))))
				(line__12859(_arch 118 0 12859(_assignment(_alias((Addr_Phase)(Look_up_op(3))))(_simpleassign BUF)(_trgt(14))(_sens(96(3))))))
				(line__12861(_arch 119 0 12861(_assignment(_alias((CMD_Mode_1)(Look_up_op(2))))(_simpleassign BUF)(_trgt(15))(_sens(96(2))))))
				(line__12862(_arch 120 0 12862(_assignment(_alias((CMD_Mode_0)(Look_up_op(1))))(_simpleassign BUF)(_trgt(16))(_sens(96(1))))))
				(line__12863(_arch 121 0 12863(_assignment(_trgt(17))(_sens(24)(96(0))))))
			)
		)
		(_part (96(11))(96(10))(96(9))(96(8))(96(7))(96(6))(96(5))(96(4))(96(3))(96(2))(96(1))(96(0))
		)
	)
	(_generate QSPI_LOOK_UP_MODE_2_MEMORY_3 0 12871(_if 531)
		(_generate TXFIFO_ADDR_BITS_GENERATE 0 12931(_for 46 )
			(_inst TXFIFO_FIRST_ENTRY_REG_I 0 12936(_comp .unisim.VCOMPONENTS.FDRE)
				(_port
					((Q)(Look_up_address(_object 24)))
					((C)(EXT_SPI_CLK))
					((CE)(Store_DTR_FIFO_First_Data))
					((D)(Data_From_TxFIFO(_object 24)))
					((R)(Local_rst))
				)
				(_use(_ent unisim FDRE)
				)
			)
			(_object
				(_cnst(_int i 46 0 12931(_arch)))
			)
		)
		(_generate xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3 0 12949(_if 532)
			(_inst xpm_memory_inst 0 12950(_comp xpm_memory_sprom)
				(_gen
					((MEMORY_SIZE)((i 3072)))
					((MEMORY_PRIMITIVE)(_string \"auto"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((USE_MEM_INIT)((i 1)))
					((MEMORY_INIT_FILE)(_string \"mode_2_memory_3_sp.mem"\))
					((MEMORY_INIT_PARAM)(_string \""\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 0)))
					((READ_DATA_WIDTH_A)((i 12)))
					((ADDR_WIDTH_A)((i 8)))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
				)
				(_port
					((sleep)((i 2)))
					((clka)(EXT_SPI_CLK))
					((rsta)(Rst_to_spi_b))
					((ena)((i 3)))
					((regcea)((i 3)))
					((addra)(Look_up_address))
					((injectsbiterra)((i 2)))
					((injectdbiterra)((i 2)))
					((douta)(Look_up_op))
					((sbiterra)(_open))
					((dbiterra)(_open))
				)
				(_use(_ent xpm xpm_memory_sprom)
					(_gen
						((MEMORY_SIZE)((i 3072)))
						((MEMORY_PRIMITIVE)(_string \"auto"\))
						((ECC_MODE)(_string \"no_ecc"\))
						((MEMORY_INIT_FILE)(_string \"mode_2_memory_3_sp.mem"\))
						((MEMORY_INIT_PARAM)(_string \""\))
						((USE_MEM_INIT)((i 1)))
						((WAKEUP_TIME)(_string \"disable_sleep"\))
						((MESSAGE_CONTROL)((i 0)))
						((READ_DATA_WIDTH_A)((i 12)))
						((ADDR_WIDTH_A)((i 8)))
						((READ_RESET_VALUE_A)(_string \"0"\))
						((READ_LATENCY_A)((i 1)))
					)
					(_port
						((sleep)(sleep))
						((clka)(clka))
						((rsta)(rsta))
						((ena)(ena))
						((regcea)(regcea))
						((addra)(addra))
						((injectsbiterra)(injectsbiterra))
						((injectdbiterra)(injectdbiterra))
						((douta)(douta))
						((sbiterra)(_open))
						((dbiterra)(_open))
					)
				)
			)
		)
		(_generate dist_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_3 0 12985(_if 533)
			(_inst C_SPI_MODE_1_MIXED_ROM_I 0 12988(_ent dist_mem_gen_v8_0_13 dist_mem_gen_v8_0_13)
				(_gen
					((C_FAMILY)(_code 534))
					((C_ADDR_WIDTH)(_code 535))
					((C_DEFAULT_DATA)(_code 536))
					((C_DEPTH)(_code 537))
					((C_HAS_CLK)(_code 538))
					((C_HAS_D)(_code 539))
					((C_HAS_DPO)(_code 540))
					((C_HAS_DPRA)(_code 541))
					((C_HAS_I_CE)(_code 542))
					((C_HAS_QDPO)(_code 543))
					((C_HAS_QDPO_CE)(_code 544))
					((C_HAS_QDPO_CLK)(_code 545))
					((C_HAS_QDPO_RST)(_code 546))
					((C_HAS_QDPO_SRST)(_code 547))
					((C_HAS_QSPO)(_code 548))
					((C_HAS_QSPO_CE)(_code 549))
					((C_HAS_QSPO_RST)(_code 550))
					((C_HAS_QSPO_SRST)(_code 551))
					((C_HAS_SPO)(_code 552))
					((C_HAS_WE)(_code 553))
					((C_MEM_INIT_FILE)(_code 554))
					((C_MEM_TYPE)(_code 555))
					((C_PIPELINE_STAGES)(_code 556))
					((C_QCE_JOINED)(_code 557))
					((C_QUALIFY_WE)(_code 558))
					((C_READ_MIF)(_code 559))
					((C_REG_A_D_INPUTS)(_code 560))
					((C_REG_DPRA_INPUT)(_code 561))
					((C_SYNC_ENABLE)(_code 562))
					((C_WIDTH)(_code 563))
					((C_PARSER_TYPE)(_code 564))
				)
				(_port
					((a)(Look_up_address))
					((d)(_code 565))
					((dpra)(_code 566))
					((clk)(EXT_SPI_CLK))
					((we)(_code 567))
					((i_ce)(_code 568))
					((qspo_ce)(_code 569))
					((qdpo_ce)(_code 570))
					((qdpo_clk)(_code 571))
					((qspo_rst)(_code 572))
					((qdpo_rst)(_code 573))
					((qspo_srst)(Rst_to_spi))
					((qdpo_srst)(_code 574))
					((spo)(spo_8))
					((dpo)(dpo_8))
					((qspo)(Look_up_op))
					((qdpo)(qdpo_8))
				)
			)
		)
		(_object
			(_cnst(_int C_LOOK_UP_TABLE_WIDTH -2 0 12875(_arch((i 12)))))
			(_type(_int ~NATURAL~range~C_LOOK_UP_TABLE_WIDTH-1~downto~0~1341 0 12877(_scalar (_dto i 11 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_LOOK_UP_TABLE_WIDTH-1~downto~0}~1342 0 12877(_array -3((_dto i 11 i 0)))))
			(_sig(_int Look_up_op 43 0 12877(_arch(_uni))))
			(_sig(_int CMD_decoded_int_d1 -3 0 12878(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d1 -3 0 12879(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d2 -3 0 12880(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d3 -3 0 12881(_arch(_uni))))
			(_sig(_int spo_8 43 0 12883(_arch(_uni))))
			(_sig(_int dpo_8 43 0 12884(_arch(_uni))))
			(_sig(_int qdpo_8 43 0 12885(_arch(_uni))))
			(_sig(_int Store_DTR_FIFO_First_Data -3 0 12888(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~1343 0 12889(_scalar (_to i 0 c 575))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1344 0 12889(_array -3((_to i 0 c 576)))))
			(_sig(_int Look_up_address 45 0 12889(_arch(_uni))))
			(_type(_int ~INTEGER~range~0~to~{C_NUM_TRANSFER_BITS-1}~1345 0 12931(_scalar (_to i 0 c 577))))
			(_prcs
				(TRFIFO_DATA_EXIST_D1_PROCESS(_arch 122 0 12899(_prcs(_trgt(24)(107)(108)(109)(110))(_sens(0)(107)(108)(109)(1)(3)(5))(_dssslsensitivity 1))))
				(line__12925(_arch 123 0 12925(_assignment(_alias((CMD_decoded)(CMD_decoded_int)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
				(line__12926(_arch 124 0 12926(_assignment(_trgt(114))(_sens(108)(3)(5)))))
				(line__13051(_arch 125 0 13051(_assignment(_alias((Data_Dir)(Look_up_op(11))))(_simpleassign BUF)(_trgt(6))(_sens(106(11))))))
				(line__13052(_arch 126 0 13052(_assignment(_alias((Data_Mode_1)(Look_up_op(10))))(_simpleassign BUF)(_trgt(7))(_sens(106(10))))))
				(line__13053(_arch 127 0 13053(_assignment(_alias((Data_Mode_0)(Look_up_op(9))))(_simpleassign BUF)(_trgt(8))(_sens(106(9))))))
				(line__13054(_arch 128 0 13054(_assignment(_alias((Data_Phase)(Look_up_op(8))))(_simpleassign BUF)(_trgt(9))(_sens(106(8))))))
				(line__13056(_arch 129 0 13056(_assignment(_alias((Quad_Phase)(Look_up_op(7))))(_simpleassign BUF)(_trgt(10))(_sens(106(7))))))
				(line__13057(_arch 130 0 13057(_assignment(_alias((Addr_Mode_1)(Look_up_op(6))))(_simpleassign BUF)(_trgt(11))(_sens(106(6))))))
				(line__13058(_arch 131 0 13058(_assignment(_alias((Addr_Mode_0)(Look_up_op(5))))(_simpleassign BUF)(_trgt(12))(_sens(106(5))))))
				(line__13059(_arch 132 0 13059(_assignment(_alias((Addr_Bit)(Look_up_op(4))))(_simpleassign BUF)(_trgt(13))(_sens(106(4))))))
				(line__13060(_arch 133 0 13060(_assignment(_alias((Addr_Phase)(Look_up_op(3))))(_simpleassign BUF)(_trgt(14))(_sens(106(3))))))
				(line__13062(_arch 134 0 13062(_assignment(_alias((CMD_Mode_1)(Look_up_op(2))))(_simpleassign BUF)(_trgt(15))(_sens(106(2))))))
				(line__13063(_arch 135 0 13063(_assignment(_alias((CMD_Mode_0)(Look_up_op(1))))(_simpleassign BUF)(_trgt(16))(_sens(106(1))))))
				(line__13064(_arch 136 0 13064(_assignment(_trgt(17))(_sens(24)(106(0))))))
			)
		)
		(_part (106(11))(106(10))(106(9))(106(8))(106(7))(106(6))(106(5))(106(4))(106(3))(106(2))(106(1))(106(0))
		)
	)
	(_generate QSPI_LOOK_UP_MODE_2_MEMORY_4 0 13073(_if 578)
		(_generate TXFIFO_ADDR_BITS_GENERATE 0 13133(_for 51 )
			(_inst TXFIFO_FIRST_ENTRY_REG_I 0 13138(_comp .unisim.VCOMPONENTS.FDRE)
				(_port
					((Q)(Look_up_address(_object 26)))
					((C)(EXT_SPI_CLK))
					((CE)(Store_DTR_FIFO_First_Data))
					((D)(Data_From_TxFIFO(_object 26)))
					((R)(Local_rst))
				)
				(_use(_ent unisim FDRE)
				)
			)
			(_object
				(_cnst(_int i 51 0 13133(_arch)))
			)
		)
		(_generate xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4 0 13151(_if 579)
			(_inst xpm_memory_inst 0 13152(_comp xpm_memory_sprom)
				(_gen
					((MEMORY_SIZE)((i 3072)))
					((MEMORY_PRIMITIVE)(_string \"auto"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((USE_MEM_INIT)((i 1)))
					((MEMORY_INIT_FILE)(_string \"mode_2_memory_4_mx.mem"\))
					((MEMORY_INIT_PARAM)(_string \""\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 0)))
					((READ_DATA_WIDTH_A)((i 12)))
					((ADDR_WIDTH_A)((i 8)))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
				)
				(_port
					((sleep)((i 2)))
					((clka)(EXT_SPI_CLK))
					((rsta)(Rst_to_spi_b))
					((ena)((i 3)))
					((regcea)((i 3)))
					((addra)(Look_up_address))
					((injectsbiterra)((i 2)))
					((injectdbiterra)((i 2)))
					((douta)(Look_up_op))
					((sbiterra)(_open))
					((dbiterra)(_open))
				)
				(_use(_ent xpm xpm_memory_sprom)
					(_gen
						((MEMORY_SIZE)((i 3072)))
						((MEMORY_PRIMITIVE)(_string \"auto"\))
						((ECC_MODE)(_string \"no_ecc"\))
						((MEMORY_INIT_FILE)(_string \"mode_2_memory_4_mx.mem"\))
						((MEMORY_INIT_PARAM)(_string \""\))
						((USE_MEM_INIT)((i 1)))
						((WAKEUP_TIME)(_string \"disable_sleep"\))
						((MESSAGE_CONTROL)((i 0)))
						((READ_DATA_WIDTH_A)((i 12)))
						((ADDR_WIDTH_A)((i 8)))
						((READ_RESET_VALUE_A)(_string \"0"\))
						((READ_LATENCY_A)((i 1)))
					)
					(_port
						((sleep)(sleep))
						((clka)(clka))
						((rsta)(rsta))
						((ena)(ena))
						((regcea)(regcea))
						((addra)(addra))
						((injectsbiterra)(injectsbiterra))
						((injectdbiterra)(injectdbiterra))
						((douta)(douta))
						((sbiterra)(_open))
						((dbiterra)(_open))
					)
				)
			)
		)
		(_generate dist_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4 0 13187(_if 580)
			(_inst C_SPI_MODE_1_MIXED_ROM_I 0 13190(_ent dist_mem_gen_v8_0_13 dist_mem_gen_v8_0_13)
				(_gen
					((C_FAMILY)(_code 581))
					((C_ADDR_WIDTH)(_code 582))
					((C_DEFAULT_DATA)(_code 583))
					((C_DEPTH)(_code 584))
					((C_HAS_CLK)(_code 585))
					((C_HAS_D)(_code 586))
					((C_HAS_DPO)(_code 587))
					((C_HAS_DPRA)(_code 588))
					((C_HAS_I_CE)(_code 589))
					((C_HAS_QDPO)(_code 590))
					((C_HAS_QDPO_CE)(_code 591))
					((C_HAS_QDPO_CLK)(_code 592))
					((C_HAS_QDPO_RST)(_code 593))
					((C_HAS_QDPO_SRST)(_code 594))
					((C_HAS_QSPO)(_code 595))
					((C_HAS_QSPO_CE)(_code 596))
					((C_HAS_QSPO_RST)(_code 597))
					((C_HAS_QSPO_SRST)(_code 598))
					((C_HAS_SPO)(_code 599))
					((C_HAS_WE)(_code 600))
					((C_MEM_INIT_FILE)(_code 601))
					((C_MEM_TYPE)(_code 602))
					((C_PIPELINE_STAGES)(_code 603))
					((C_QCE_JOINED)(_code 604))
					((C_QUALIFY_WE)(_code 605))
					((C_READ_MIF)(_code 606))
					((C_REG_A_D_INPUTS)(_code 607))
					((C_REG_DPRA_INPUT)(_code 608))
					((C_SYNC_ENABLE)(_code 609))
					((C_WIDTH)(_code 610))
					((C_PARSER_TYPE)(_code 611))
				)
				(_port
					((a)(Look_up_address))
					((d)(_code 612))
					((dpra)(_code 613))
					((clk)(EXT_SPI_CLK))
					((we)(_code 614))
					((i_ce)(_code 615))
					((qspo_ce)(_code 616))
					((qdpo_ce)(_code 617))
					((qdpo_clk)(_code 618))
					((qspo_rst)(_code 619))
					((qdpo_rst)(_code 620))
					((qspo_srst)(Rst_to_spi))
					((qdpo_srst)(_code 621))
					((spo)(spo_5))
					((dpo)(dpo_5))
					((qspo)(Look_up_op))
					((qdpo)(qdpo_5))
				)
			)
		)
		(_object
			(_cnst(_int C_LOOK_UP_TABLE_WIDTH -2 0 13077(_arch((i 12)))))
			(_type(_int ~NATURAL~range~C_LOOK_UP_TABLE_WIDTH-1~downto~0~1346 0 13079(_scalar (_dto i 11 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_LOOK_UP_TABLE_WIDTH-1~downto~0}~1347 0 13079(_array -3((_dto i 11 i 0)))))
			(_sig(_int Look_up_op 48 0 13079(_arch(_uni))))
			(_sig(_int CMD_decoded_int_d1 -3 0 13080(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d1 -3 0 13081(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d2 -3 0 13082(_arch(_uni))))
			(_sig(_int DTR_FIFO_Data_Exists_d3 -3 0 13083(_arch(_uni))))
			(_sig(_int spo_5 48 0 13085(_arch(_uni))))
			(_sig(_int dpo_5 48 0 13086(_arch(_uni))))
			(_sig(_int qdpo_5 48 0 13087(_arch(_uni))))
			(_sig(_int Store_DTR_FIFO_First_Data -3 0 13090(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~1348 0 13091(_scalar (_to i 0 c 622))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1349 0 13091(_array -3((_to i 0 c 623)))))
			(_sig(_int Look_up_address 50 0 13091(_arch(_uni))))
			(_type(_int ~INTEGER~range~0~to~{C_NUM_TRANSFER_BITS-1}~1350 0 13133(_scalar (_to i 0 c 624))))
			(_prcs
				(TRFIFO_DATA_EXIST_D1_PROCESS(_arch 137 0 13101(_prcs(_trgt(24)(117)(118)(119)(120))(_sens(0)(117)(118)(119)(1)(3)(5))(_dssslsensitivity 1))))
				(line__13127(_arch 138 0 13127(_assignment(_alias((CMD_decoded)(CMD_decoded_int)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
				(line__13128(_arch 139 0 13128(_assignment(_trgt(124))(_sens(118)(3)(5)))))
				(line__13253(_arch 140 0 13253(_assignment(_alias((Data_Dir)(Look_up_op(11))))(_simpleassign BUF)(_trgt(6))(_sens(116(11))))))
				(line__13254(_arch 141 0 13254(_assignment(_alias((Data_Mode_1)(Look_up_op(10))))(_simpleassign BUF)(_trgt(7))(_sens(116(10))))))
				(line__13255(_arch 142 0 13255(_assignment(_alias((Data_Mode_0)(Look_up_op(9))))(_simpleassign BUF)(_trgt(8))(_sens(116(9))))))
				(line__13256(_arch 143 0 13256(_assignment(_alias((Data_Phase)(Look_up_op(8))))(_simpleassign BUF)(_trgt(9))(_sens(116(8))))))
				(line__13258(_arch 144 0 13258(_assignment(_alias((Quad_Phase)(Look_up_op(7))))(_simpleassign BUF)(_trgt(10))(_sens(116(7))))))
				(line__13259(_arch 145 0 13259(_assignment(_alias((Addr_Mode_1)(Look_up_op(6))))(_simpleassign BUF)(_trgt(11))(_sens(116(6))))))
				(line__13260(_arch 146 0 13260(_assignment(_alias((Addr_Mode_0)(Look_up_op(5))))(_simpleassign BUF)(_trgt(12))(_sens(116(5))))))
				(line__13261(_arch 147 0 13261(_assignment(_alias((Addr_Bit)(Look_up_op(4))))(_simpleassign BUF)(_trgt(13))(_sens(116(4))))))
				(line__13262(_arch 148 0 13262(_assignment(_alias((Addr_Phase)(Look_up_op(3))))(_simpleassign BUF)(_trgt(14))(_sens(116(3))))))
				(line__13264(_arch 149 0 13264(_assignment(_alias((CMD_Mode_1)(Look_up_op(2))))(_simpleassign BUF)(_trgt(15))(_sens(116(2))))))
				(line__13265(_arch 150 0 13265(_assignment(_alias((CMD_Mode_0)(Look_up_op(1))))(_simpleassign BUF)(_trgt(16))(_sens(116(1))))))
				(line__13266(_arch 151 0 13266(_assignment(_trgt(17))(_sens(24)(116(0))))))
			)
		)
		(_part (116(11))(116(10))(116(9))(116(8))(116(7))(116(6))(116(5))(116(4))(116(3))(116(2))(116(1))(116(0))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 11120(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 11120(_ent)))
		(_gen(_int C_SPI_MODE -2 0 11121(_ent gms)))
		(_gen(_int C_SELECT_XPM -2 0 11122 \0\ (_ent gms((i 0)))))
		(_gen(_int C_SPI_MEMORY -2 0 11123(_ent gms)))
		(_gen(_int C_NUM_TRANSFER_BITS -2 0 11124(_ent gms)))
		(_port(_int EXT_SPI_CLK -3 0 11127(_ent(_in)(_event))))
		(_port(_int Rst_to_spi -3 0 11128(_ent(_in))))
		(_port(_int TXFIFO_RST -3 0 11129(_ent(_in))))
		(_port(_int DTR_FIFO_Data_Exists -3 0 11131(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~12 0 11132(_array -3((_to i 0 c 625)))))
		(_port(_int Data_From_TxFIFO 1 0 11132(_ent(_in))))
		(_port(_int pr_state_idle -3 0 11134(_ent(_in))))
		(_port(_int Data_Dir -3 0 11136(_ent(_out))))
		(_port(_int Data_Mode_1 -3 0 11137(_ent(_out))))
		(_port(_int Data_Mode_0 -3 0 11138(_ent(_out))))
		(_port(_int Data_Phase -3 0 11139(_ent(_out))))
		(_port(_int Quad_Phase -3 0 11141(_ent(_out))))
		(_port(_int Addr_Mode_1 -3 0 11143(_ent(_out))))
		(_port(_int Addr_Mode_0 -3 0 11144(_ent(_out))))
		(_port(_int Addr_Bit -3 0 11145(_ent(_out))))
		(_port(_int Addr_Phase -3 0 11146(_ent(_out))))
		(_port(_int CMD_Mode_1 -3 0 11148(_ent(_out))))
		(_port(_int CMD_Mode_0 -3 0 11149(_ent(_out))))
		(_port(_int CMD_Error -3 0 11150(_ent(_out))))
		(_port(_int CMD_decoded -3 0 11152(_ent(_out))))
		(_cnst(_int C_LUT_DWIDTH -2 0 11203(_arch((i 8)))))
		(_cnst(_int C_LUT_DEPTH -2 0 11204(_arch((i 256)))))
		(_sig(_int Local_rst -3 0 11211(_arch(_uni))))
		(_sig(_int Dummy_3 -3 0 11212(_arch(_uni))))
		(_sig(_int Dummy_2 -3 0 11213(_arch(_uni))))
		(_sig(_int Dummy_1 -3 0 11214(_arch(_uni))))
		(_sig(_int Dummy_0 -3 0 11215(_arch(_uni))))
		(_sig(_int CMD_decoded_int -3 0 11216(_arch(_uni))))
		(_sig(_int Rst_to_spi_b -3 0 11217(_arch(_uni))))
		(_prcs
			(line__11222(_arch 0 0 11222(_assignment(_trgt(19))(_sens(1)(2)))))
			(line__11223(_arch 1 0 11223(_assignment(_alias((Rst_to_spi_b)(Rst_to_spi)))(_simpleassign BUF)(_trgt(25))(_sens(1)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext lib_pkg_v1_0_2.lib_pkg.RESET_ACTIVE(2 RESET_ACTIVE)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.X01(1 X01)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(.(comp_defs))(unisim(VCOMPONENTS)))
	(_static
		(48)
		(1701080941 1834955103 1919905125 1597005689 1702390125 1768762980 102)
		(0 0 0)
		(0 0)
		(1701080941 1834955103 1919905125 1597071225 1831756407 26217)
		(1701080941 1834955103 1919905125 1597136761 1831759214 26217)
		(1701080941 1834955103 1919905125 1597202297 1831759987 26217)
		(1701080941 1834955103 1919905125 1597267833 1831762029 26217)
		(1701080941 1834955359 1919905125 1597005689 1702390125 1768762980 102)
		(0 0 0)
		(1701080941 1834955359 1919905125 1597071225 1831756407 26217)
		(1701080941 1834955359 1919905125 1597136761 1831759214 26217)
		(1701080941 1834955359 1919905125 1597202297 1831759987 26217)
		(1701080941 1834955359 1919905125 1597267833 1831762029 26217)
	)
	(_model . imp 626 -1)
)
V 000044 55 4483          1580965254228 imp
(_unit VHDL(qspi_fifo_ifmodule 0 13412(imp 0 13461))
	(_version vde)
	(_time 1580965254229 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\))
	(_parameters tan)
	(_code 9d9bcf93cacbc98b9499ca9c8bc7c59b9b9bcb98cb9b94)
	(_ent
		(_time 1580965254226)
	)
	(_generate SPI_RECEIVE_FIFO_RD_GENERATE 0 13493(_for 4 )
		(_object
			(_cnst(_int i 4 0 13493(_arch)))
			(_prcs
				(line__13497(_arch 0 0 13497(_assignment(_trgt(8(_object 1)))(_sens(2)(4)(6(_object 1))(22))(_read(6(_object 1))))))
			)
		)
	)
	(_generate PUT_ZEROS_IN_SR_GENERATE 0 13507(_for 5 )
		(_object
			(_cnst(_int i 5 0 13507(_arch)))
			(_prcs
				(line__13510(_arch 1 0 13510(_assignment(_trgt(7(_object 2)))(_sens(5(_object 2))(11))(_read(5(_object 2))))))
			)
		)
		(_part (5(_object 2))
		)
	)
	(_object
		(_gen(_int C_NUM_TRANSFER_BITS -1 0 13415(_ent gms)))
		(_port(_int Bus2IP_Clk -2 0 13420(_ent(_in)(_event))))
		(_port(_int Soft_Reset_op -2 0 13421(_ent(_in))))
		(_port(_int Bus2IP_RcFIFO_RdCE -2 0 13423(_ent(_in))))
		(_port(_int Bus2IP_TxFIFO_WrCE -2 0 13424(_ent(_in))))
		(_port(_int Rd_ce_reduce_ack_gen -2 0 13425(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~12 0 13428(_array -2((_to i 0 c 12)))))
		(_port(_int Data_From_TxFIFO 0 0 13428(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~122 0 13429(_array -2((_to i 0 c 13)))))
		(_port(_int Data_From_Rc_FIFO 1 0 13429(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~124 0 13430(_array -2((_to i 0 c 14)))))
		(_port(_int Tx_FIFO_Data_WithZero 2 0 13430(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~126 0 13431(_array -2((_to i 0 c 15)))))
		(_port(_int IP2Bus_RX_FIFO_Data 3 0 13431(_ent(_out))))
		(_port(_int Rc_FIFO_Full -2 0 13433(_ent(_in))))
		(_port(_int Rc_FIFO_Full_strobe -2 0 13434(_ent(_out))))
		(_port(_int Tx_FIFO_Empty -2 0 13436(_ent(_in))))
		(_port(_int Tx_FIFO_Empty_strobe -2 0 13437(_ent(_out))))
		(_port(_int Rc_FIFO_Empty -2 0 13439(_ent(_in))))
		(_port(_int Receive_ip2bus_error -2 0 13440(_ent(_out))))
		(_port(_int Tx_FIFO_Full -2 0 13441(_ent(_in))))
		(_port(_int Transmit_ip2bus_error -2 0 13442(_ent(_out))))
		(_port(_int Tx_FIFO_Occpncy_MSB -2 0 13444(_ent(_in))))
		(_port(_int Tx_FIFO_less_half -2 0 13445(_ent(_out))))
		(_port(_int DTR_underrun -2 0 13447(_ent(_in))))
		(_port(_int DTR_Underrun_strobe -2 0 13448(_ent(_out))))
		(_port(_int SPIXfer_done -2 0 13450(_ent(_in))))
		(_port(_int rready -2 0 13451(_ent(_in))))
		(_port(_int wready -2 0 13452(_ent(_in))))
		(_sig(_int rc_FIFO_Full_d1 -2 0 13473(_arch(_uni))))
		(_sig(_int dtr_Underrun_strobe_i -2 0 13474(_arch(_uni))))
		(_sig(_int tx_FIFO_Empty_d1 -2 0 13475(_arch(_uni))))
		(_sig(_int tx_FIFO_Occpncy_MSB_d1 -2 0 13476(_arch(_uni))))
		(_sig(_int dtr_underrun_d1 -2 0 13477(_arch(_uni))))
		(_sig(_int RST_TxFIFO_ptr_int -2 0 13479(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_NUM_TRANSFER_BITS-1~13 0 13493(_scalar (_to i 0 c 16))))
		(_type(_int ~INTEGER~range~0~to~C_NUM_TRANSFER_BITS-1~131 0 13507(_scalar (_to i 0 c 17))))
		(_prcs
			(RX_ERROR_ACK_REG_PROCESS(_arch 2 0 13517(_prcs(_trgt(14))(_sens(0)(1)(2)(13))(_dssslsensitivity 1))))
			(TX_ERROR_ACK_REG_PROCESS(_arch 3 0 13532(_prcs(_trgt(16))(_sens(0)(1)(3)(15)(23))(_dssslsensitivity 1))))
			(RX_FIFO_STROBE_REG_PROCESS(_arch 4 0 13568(_prcs(_trgt(24))(_sens(0)(1)(9))(_dssslsensitivity 1))))
			(line__13580(_arch 5 0 13580(_assignment(_trgt(10))(_sens(24)(9)))))
			(TX_FIFO_STROBE_REG_PROCESS(_arch 6 0 13585(_prcs(_trgt(26))(_sens(0)(1)(11))(_dssslsensitivity 1))))
			(line__13597(_arch 7 0 13597(_assignment(_trgt(12))(_sens(26)(11)))))
			(DTR_UNDERRUN_REG_PROCESS_P(_arch 8 0 13603(_prcs(_trgt(28))(_sens(0)(1)(19))(_dssslsensitivity 1))))
			(line__13616(_arch 9 0 13616(_assignment(_trgt(20))(_sens(28)(19)))))
			(TX_FIFO_HALFFULL_STROBE_REG_PROCESS_P(_arch 10 0 13622(_prcs(_trgt(27))(_sens(0)(1)(17))(_dssslsensitivity 1))))
			(line__13636(_arch 11 0 13636(_assignment(_trgt(18))(_sens(27)(17)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext lib_pkg_v1_0_2.lib_pkg.RESET_ACTIVE(2 RESET_ACTIVE)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(lib_pkg_v1_0_2(lib_pkg)))
	(_model . imp 18 -1)
)
V 000044 55 8383          1580965254237 imp
(_unit VHDL(qspi_cntrl_reg 0 13761(imp 0 13816))
	(_version vde)
	(_time 1580965254238 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 9d9bcf93cacbc98b9499c8ca8ec7999a999a9f9bce98cb)
	(_ent
		(_time 1580965254235)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -3 1 66343(_ent((i 0)))))
				(_port(_int Q -4 1 66343(_ent (_out(_code 26)))))
				(_port(_int C -4 1 66343(_ent (_in))))
				(_port(_int CE -4 1 66343(_ent (_in))))
				(_port(_int D -4 1 66343(_ent (_in))))
				(_port(_int R -4 1 66343(_ent (_in))))
			)
		)
	)
	(_generate SPISR_DUAL_MODE_STATUS_GEN 0 13854(_if 27)
		(_object
			(_prcs
				(line__13862(_arch 10 0 13862(_assignment(_trgt(16))(_sens(22(_index 28)))(_read(22(_index 29))))))
				(line__13864(_arch 11 0 13864(_assignment(_trgt(17))(_sens(22(_index 30)))(_read(22(_index 31))))))
				(line__13866(_arch 12 0 13866(_assignment(_trgt(18))(_sens(22(_index 32)))(_read(22(_index 33))))))
				(line__13868(_arch 13 0 13868(_assignment(_trgt(19))(_sens(22(_index 34))(22(_index 35)))(_read(22(_index 36))(22(_index 37))))))
			)
		)
		(_part (22(_index 38))(22(_index 39))(22(_index 40))(22(_index 41))(22(_index 42))
		)
	)
	(_generate SPISR_NO_DUAL_MODE_STATUS_GEN 0 13874(_if 43)
		(_object
			(_prcs
				(line__13878(_arch 14 0 13878(_assignment(_alias((SPISR_1_LOOP_Back_Error)(_string \"0"\)))(_trgt(16)))))
				(line__13879(_arch 15 0 13879(_assignment(_alias((SPISR_2_MSB_Error)(_string \"0"\)))(_trgt(17)))))
				(line__13880(_arch 16 0 13880(_assignment(_alias((SPISR_3_Slave_Mode_Error)(_string \"0"\)))(_trgt(18)))))
				(line__13881(_arch 17 0 13881(_assignment(_alias((SPISR_4_CPOL_CPHA_Error)(_string \"0"\)))(_trgt(19)))))
			)
		)
	)
	(_generate SPICR_REG_RD_GENERATE 0 13886(_for 5 )
		(_object
			(_cnst(_int i 5 0 13886(_arch)))
			(_prcs
				(line__13890(_arch 18 0 13890(_assignment(_trgt(20(_object 4)))(_sens(22(_object 4))(4))(_read(22(_object 4))))))
			)
		)
		(_part (22(_object 4))
		)
	)
	(_generate CONTROL_REG_1_2_GENERATE 0 13942(_for 6 )
		(_object
			(_cnst(_int i 6 0 13942(_arch)))
			(_prcs
				(SPICR_REG_1_2_PROCESS(_arch 21 0 13948(_prcs(_trgt(22(_object 5))(22(_object 5)))(_sens(0)(1)(5(_index 44)))(_dssslsensitivity 1)(_read(2)(3)(5(_index 45))))))
			)
		)
	)
	(_generate CONTROL_REG_3_4_GENERATE 0 13970(_for 7 )
		(_object
			(_cnst(_int i 7 0 13970(_arch)))
			(_prcs
				(SPICR_REG_3_4_PROCESS(_arch 23 0 13974(_prcs(_trgt(22(_object 6))(22(_object 6)))(_sens(0)(23)(5(_index 46)))(_dssslsensitivity 1)(_read(2)(3)(5(_index 47))))))
			)
		)
	)
	(_generate CONTROL_REG_5_9_GENERATE 0 13993(_for 8 )
		(_object
			(_cnst(_int i 8 0 13993(_arch)))
			(_prcs
				(SPICR_REG_5_9_PROCESS(_arch 24 0 13997(_prcs(_trgt(22(_object 7))(22(_object 7)))(_sens(0)(1)(5(_index 48)))(_dssslsensitivity 1)(_read(2)(3)(5(_index 49))))))
			)
		)
	)
	(_generate SPICR_REG_78_GENERATE 0 14019(_for 9 )
		(_inst SPI_TRISTATE_CONTROL_I 0 14023(_comp .unisim.VCOMPONENTS.FDRE)
			(_port
				((Q)(Control_bit_7_8_int(_object 8)))
				((C)(Bus2IP_Clk))
				((CE)(Bus2IP_SPICR_WrCE))
				((D)(Bus2IP_SPICR_data(_index 50)))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDRE)
			)
		)
		(_object
			(_cnst(_int i 9 0 14019(_arch)))
		)
	)
	(_object
		(_gen(_int C_S_AXI_DATA_WIDTH -1 0 13765(_ent gms)))
		(_gen(_int C_SPI_NUM_BITS_REG -1 0 13768(_ent)))
		(_gen(_int C_SPICR_REG_WIDTH -1 0 13770(_ent gms)))
		(_gen(_int C_SPI_MODE -1 0 13772(_ent gms)))
		(_port(_int Bus2IP_Clk -2 0 13777(_ent(_in)(_event))))
		(_port(_int Soft_Reset_op -2 0 13778(_ent(_in))))
		(_port(_int Wr_ce_reduce_ack_gen -2 0 13781(_ent(_in))))
		(_port(_int Bus2IP_SPICR_WrCE -2 0 13782(_ent(_in))))
		(_port(_int Bus2IP_SPICR_RdCE -2 0 13783(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_DATA_WIDTH-1}}~12 0 13784(_array -2((_to i 0 c 51)))))
		(_port(_int Bus2IP_SPICR_data 0 0 13784(_ent(_in))))
		(_port(_int SPICR_0_LOOP -2 0 13787(_ent(_out))))
		(_port(_int SPICR_1_SPE -2 0 13788(_ent(_out))))
		(_port(_int SPICR_2_MASTER_N_SLV -2 0 13789(_ent(_out))))
		(_port(_int SPICR_3_CPOL -2 0 13790(_ent(_out))))
		(_port(_int SPICR_4_CPHA -2 0 13791(_ent(_out))))
		(_port(_int SPICR_5_TXFIFO_RST -2 0 13792(_ent(_out))))
		(_port(_int SPICR_6_RXFIFO_RST -2 0 13793(_ent(_out))))
		(_port(_int SPICR_7_SS -2 0 13794(_ent(_out))))
		(_port(_int SPICR_8_TR_INHIBIT -2 0 13795(_ent(_out))))
		(_port(_int SPICR_9_LSB -2 0 13796(_ent(_out))))
		(_port(_int SPISR_1_LOOP_Back_Error -2 0 13800(_ent(_out))))
		(_port(_int SPISR_2_MSB_Error -2 0 13801(_ent(_out))))
		(_port(_int SPISR_3_Slave_Mode_Error -2 0 13802(_ent(_out))))
		(_port(_int SPISR_4_CPOL_CPHA_Error -2 0 13805(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_SPICR_REG_WIDTH-1}}~12 0 13807(_array -2((_to i 0 c 52)))))
		(_port(_int IP2Bus_SPICR_Data 1 0 13807(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 13809(_array -2((_to i 0 i 1)))))
		(_port(_int Control_bit_7_8 2 0 13809(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_SPICR_REG_WIDTH-1}}~13 0 13827(_array -2((_to i 0 c 53)))))
		(_sig(_int SPICR_data_int 3 0 13827(_arch(_uni))))
		(_sig(_int SPICR_3_4_Reset -2 0 13828(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~to~8}~13 0 13829(_array -2((_to i 7 i 8)))))
		(_sig(_int Control_bit_7_8_int 4 0 13829(_arch(_uni))))
		(_sig(_int temp_wr_ce -2 0 13831(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_SPICR_REG_WIDTH-1~13 0 13886(_scalar (_to i 0 c 54))))
		(_type(_int ~INTEGER~range~1~to~2~13 0 13942(_scalar (_to i 1 i 2))))
		(_type(_int ~INTEGER~range~3~to~4~13 0 13970(_scalar (_to i 3 i 4))))
		(_type(_int ~INTEGER~range~5~to~C_SPICR_REG_WIDTH-1~13 0 13993(_scalar (_to i 5 c 55))))
		(_type(_int ~INTEGER~range~7~to~8~13 0 14019(_scalar (_to i 7 i 8))))
		(_prcs
			(line__13841(_arch 0 0 13841(_assignment(_trgt(6))(_sens(22(_index 56)))(_read(22(_index 57))))))
			(line__13842(_arch 1 0 13842(_assignment(_trgt(7))(_sens(22(_index 58)))(_read(22(_index 59))))))
			(line__13843(_arch 2 0 13843(_assignment(_trgt(8))(_sens(22(_index 60)))(_read(22(_index 61))))))
			(line__13844(_arch 3 0 13844(_assignment(_trgt(9))(_sens(22(_index 62)))(_read(22(_index 63))))))
			(line__13845(_arch 4 0 13845(_assignment(_trgt(10))(_sens(22(_index 64)))(_read(22(_index 65))))))
			(line__13846(_arch 5 0 13846(_assignment(_trgt(11))(_sens(22(_index 66)))(_read(22(_index 67))))))
			(line__13847(_arch 6 0 13847(_assignment(_trgt(12))(_sens(22(_index 68)))(_read(22(_index 69))))))
			(line__13848(_arch 7 0 13848(_assignment(_trgt(13))(_sens(22(_index 70)))(_read(22(_index 71))))))
			(line__13849(_arch 8 0 13849(_assignment(_trgt(14))(_sens(22(_index 72)))(_read(22(_index 73))))))
			(line__13850(_arch 9 0 13850(_assignment(_trgt(15))(_sens(22(_index 74)))(_read(22(_index 75))))))
			(line__13922(_arch 19 0 13922(_assignment(_trgt(25))(_sens(2)(3)))))
			(SPICR_REG_0_PROCESS(_arch 20 0 13927(_prcs(_trgt(22(0)))(_sens(0)(1)(5(_index 76)))(_dssslsensitivity 1)(_read(2)(3)(5(_index 77))))))
			(line__13966(_arch 22 0 13966(_assignment(_trgt(23))(_sens(1)(3)))))
			(line__14035(_arch 25 0 14035(_assignment(_alias((Control_bit_7_8)(Control_bit_7_8_int)))(_trgt(21))(_sens(24)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext lib_pkg_v1_0_2.lib_pkg.RESET_ACTIVE(2 RESET_ACTIVE)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.X01(1 X01)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (22(_index 78))(22(_index 79))(22(_index 80))(22(_index 81))(22(_index 82))(22(_index 83))(22(_index 84))(22(_index 85))(22(_index 86))(22(_index 87))
	)
	(_use(std(standard))(ieee(std_logic_1164))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_model . imp 88 -1)
)
V 000044 55 9791          1580965254245 imp
(_unit VHDL(qspi_address_decoder 0 14151(imp 0 14198))
	(_version vde)
	(_time 1580965254246 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\))
	(_parameters tan)
	(_code acaafefafcfaf8baa5a8f3f9bdf6f9aaa8abaeaaa9abaf)
	(_ent
		(_time 1580965254243)
	)
	(_generate MEM_DECODE_GEN 0 14382(_for 18 )
		(_generate GEN_FOR_MULTI_CS 0 14402(_if 18)
			(_inst MEM_SELECT_I 0 14404(_ent . pselect_f)
				(_gen
					((C_AB)(_code 19))
					((C_AW)(_code 20))
					((C_BAR)(_code 21))
					((C_FAMILY)(_code 22))
				)
				(_port
					((A)(Address_In_Erly))
					((AValid)(Address_Valid_Erly))
					((CS)(pselect_hit_i(_object 10)))
				)
			)
		)
		(_generate GEN_FOR_ONE_CS 0 14422(_if 23)
			(_object
				(_prcs
					(line__14423(_arch 2 0 14423(_assignment(_trgt(13(_object 10)))(_sens(3)))))
				)
			)
		)
		(_generate PER_CE_GEN 0 14442(_for 25 )
			(_generate MULTIPLE_CES_THIS_CS_GEN 0 14449(_if 24)
				(_inst CE_I 0 14453(_ent . pselect_f)
					(_gen
						((C_AB)(_code 25))
						((C_AW)(_code 26))
						((C_BAR)(_code 27))
						((C_FAMILY)(_code 28))
					)
					(_port
						((A)(addr_out_s_h(_range 29)))
						((AValid)(pselect_hit_i(_object 10)))
						((CS)(ce_expnd_i(_index 30)))
					)
				)
				(_object
					(_type(_int ~NATURAL~range~0~to~CE_ADDR_SIZE-1~13 0 14450(_scalar (_to i 0 c 31))))
					(_type(_int ~STD_LOGIC_VECTOR{0~to~CE_ADDR_SIZE-1}~13 0 14450(_array -2((_to i 0 c 32)))))
					(_cnst(_int BAR 27 0 14450(_arch gms(_code 33))))
				)
			)
			(_generate SINGLE_CE_THIS_CS_GEN 0 14472(_if 34)
				(_object
					(_prcs
						(line__14473(_arch 4 0 14473(_assignment(_trgt(15(_index 35)))(_sens(13(_object 10)))(_read(13(_object 10))))))
					)
				)
				(_part (13(_object 10))
				)
			)
			(_object
				(_cnst(_int j 25 0 14442(_arch)))
			)
		)
		(_object
			(_cnst(_int bar_index 18 0 14382(_arch)))
			(_cnst(_int CE_INDEX_START -1 0 14384(_arch gms(_code 36))))
			(_type(_int ~INTEGER~range~0~to~15~13 0 14386(_scalar (_to i 0 i 15))))
			(_cnst(_int CE_ADDR_SIZE 20 0 14386(_arch gms(_code 37))))
			(_cnst(_int OFFSET -1 0 14388(_arch((i 2)))))
			(_type(_int ~NATURAL~range~0~to~C_BUS_AWIDTH-1~1312 0 14390(_scalar (_to i 0 c 38))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~C_BUS_AWIDTH-1}~1313 0 14390(_array -2((_to i 0 c 39)))))
			(_cnst(_int BASE_ADDR_x 22 0 14390(_arch gms(_code 40))))
			(_type(_int ~NATURAL~range~0~to~C_BUS_AWIDTH-1~1314 0 14393(_scalar (_to i 0 c 41))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~C_BUS_AWIDTH-1}~1315 0 14393(_array -2((_to i 0 c 42)))))
			(_cnst(_int HIGH_ADDR_X 24 0 14393(_arch gms(_code 43))))
			(_type(_int ~INTEGER~range~0~to~C_ARD_NUM_CE_ARRAY{bar_index}-1~13 0 14442(_scalar (_to i 0 c 44))))
			(_prcs
				(BKEND_CS_REG(_arch 3 0 14428(_prcs(_trgt(14(_object 10))(14(_object 10)))(_sens(0)(13(_object 10))(1)(7))(_dssslsensitivity 1)(_read(13(_object 10))(6)))))
			)
		)
	)
	(_generate GEN_BKEND_CE_REGISTERS 0 14497(_for 19 )
		(_object
			(_cnst(_int ce_index 19 0 14497(_arch)))
			(_type(_int ~NATURAL~range~0~to~NUM_CE_SIGNALS-1~1316 0 14498(_scalar (_to i 0 c 45))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~NUM_CE_SIGNALS-1}~1317 0 14498(_array -2((_to i 0 c 46)))))
			(_sig(_int rdce_expnd_i 29 0 14498(_arch(_uni))))
			(_sig(_int wrce_expnd_i 29 0 14499(_arch(_uni))))
			(_prcs
				(BKEND_RDCE_REG(_arch 6 0 14505(_prcs(_trgt(18(_object 18))(18(_object 18)))(_sens(0)(15(_object 18))(19))(_dssslsensitivity 1)(_read(15(_object 18))(8)))))
				(line__14515(_arch 7 0 14515(_assignment(_trgt(16(_object 18)))(_sens(18(_object 18))(21))(_read(18(_object 18))))))
				(line__14516(_arch 8 0 14516(_assignment(_trgt(17(_object 18)))(_sens(18(_object 18))(21))(_read(18(_object 18))))))
			)
		)
		(_part (18(_object 18))(18(_object 18))
		)
	)
	(_object
		(_gen(_int C_BUS_AWIDTH -1 0 14153 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~12 0 14154(_array -2((_to i 0 i 31)))))
		(_gen(_int C_S_AXI4_MIN_SIZE 0 0 14154(_ent(_string \"00000000000000000000000111111111"\))))
		(_type(_int ~SLV64_ARRAY_TYPE~12 0 14155(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_ARD_ADDR_RANGE_ARRAY 1 0 14155(_ent gms(((_string \"0000000000000000000000000000000000010000000000000000000000000000"\))((_string \"0000000000000000000000000000000000010000000000000000000111111111"\))((_string \"0000000000000000000000000000000000010000000000000000001000000000"\))((_string \"0000000000000000000000000000000000010000000000000000001011111111"\))))))
		(_type(_int ~INTEGER_ARRAY_TYPE~12 0 14162(_array -1((_uto i 0 i 2147483647)))))
		(_gen(_int C_ARD_NUM_CE_ARRAY 2 0 14162(_ent gms(((i 8))((i 1))))))
		(_type(_int ~STRING~12 0 14167(_array -4((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 3 0 14167(_ent(_string \"virtex7"\))))
		(_port(_int Bus_clk -2 0 14170(_ent(_in)(_event))))
		(_port(_int Bus_rst -2 0 14171(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_BUS_AWIDTH-1}~12 0 14174(_array -2((_to i 0 c 47)))))
		(_port(_int Address_In_Erly 4 0 14174(_ent(_in))))
		(_port(_int Address_Valid_Erly -2 0 14175(_ent(_in))))
		(_port(_int Bus_RNW -2 0 14176(_ent(_in))))
		(_port(_int Bus_RNW_Erly -2 0 14177(_ent(_in))))
		(_port(_int CS_CE_ld_enable -2 0 14180(_ent(_in))))
		(_port(_int Clear_CS_CE_Reg -2 0 14181(_ent(_in))))
		(_port(_int RW_CE_ld_enable -2 0 14182(_ent(_in))))
		(_port(_int CS_for_gaps -2 0 14183(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{{C_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1}~12 0 14185(_array -2((_to i 0 c 48)))))
		(_port(_int CS_Out 5 0 14185(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~calc_num_ce{C_ARD_NUM_CE_ARRAY}-1}~12 0 14187(_array -2((_to i 0 c 49)))))
		(_port(_int RdCE_Out 6 0 14187(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~calc_num_ce{C_ARD_NUM_CE_ARRAY}-1}~122 0 14189(_array -2((_to i 0 c 50)))))
		(_port(_int WrCE_Out 7 0 14189(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~{{C_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1~13 0 14208(_scalar (_to i 0 c 51))))
		(_type(_int decode_bit_array_type 0 14208(_array -1((_to i 0 c 52)))))
		(_type(_int ~NATURAL~range~0~to~C_ARD_ADDR_RANGE_ARRAY'LENGTH-1~13 0 14212(_scalar (_to i 0 c 53))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_BUS_AWIDTH-1}~13 0 14214(_array -2((_to i 0 c 54)))))
		(_type(_int short_addr_array_type 0 14212(_array 11((_to i 0 c 55)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~13 0 14227(_array -2((_to i 0 i 63)))))
		(_cnst(_int ARD_ADDR_RANGE_ARRAY 12 0 14337(_arch gms(_code 56))))
		(_cnst(_int NUM_BASE_ADDRS -1 0 14341(_arch gms(_code 57))))
		(_cnst(_int DECODE_BITS 9 0 14343(_arch gms(_code 58))))
		(_cnst(_int NUM_CE_SIGNALS -1 0 14346(_arch gms(_code 59))))
		(_cnst(_int NUM_S_H_ADDR_BITS -1 0 14349(_arch gms(_code 60))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{{C_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1}~13 0 14354(_array -2((_to i 0 c 61)))))
		(_sig(_int pselect_hit_i 14 0 14354(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{{C_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1}~1311 0 14356(_array -2((_to i 0 c 62)))))
		(_sig(_int cs_out_i 15 0 14356(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NUM_CE_SIGNALS-1}~13 0 14358(_array -2((_to i 0 c 63)))))
		(_sig(_int ce_expnd_i 16 0 14358(_arch(_uni))))
		(_sig(_int rdce_out_i 16 0 14359(_arch(_uni))))
		(_sig(_int wrce_out_i 16 0 14360(_arch(_uni))))
		(_sig(_int ce_out_i 16 0 14362(_arch(_uni))))
		(_sig(_int cs_ce_clr -2 0 14364(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NUM_S_H_ADDR_BITS-1}~13 0 14365(_array -2((_to i 0 c 64)))))
		(_sig(_int addr_out_s_h 17 0 14365(_arch(_uni))))
		(_sig(_int Bus_RNW_reg -2 0 14367(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~NUM_BASE_ADDRS-1~13 0 14382(_scalar (_to i 0 c 65))))
		(_type(_int ~INTEGER~range~0~to~NUM_CE_SIGNALS-1~13 0 14497(_scalar (_to i 0 c 66))))
		(_prcs
			(line__14375(_arch 0 0 14375(_assignment(_trgt(19))(_sens(1)(7)))))
			(line__14377(_arch 1 0 14377(_assignment(_trgt(20))(_sens(2(_range 67)))(_read(2(_range 68))))))
			(RNW_REG_P(_arch 5 0 14483(_prcs(_trgt(21))(_sens(0)(5)(8))(_dssslsensitivity 1))))
			(line__14522(_arch 9 0 14522(_assignment(_alias((CS_for_gaps)(_string \"0"\)))(_trgt(9)))))
			(line__14524(_arch 10 0 14524(_assignment(_trgt(10))(_sens(14)))))
			(line__14525(_arch 11 0 14525(_assignment(_trgt(11))(_sens(16)))))
			(line__14526(_arch 12 0 14526(_assignment(_trgt(12))(_sens(17)))))
		)
		(_subprogram
			(_int slv64_2_slv_awidth 13 0 14223(_arch(_func)))
			(_int Addr_Bits 14 0 14246(_arch(_func)))
			(_int Get_Addr_Bits 15 0 14267(_arch(_func 9)))
			(_int needed_addr_bits 16 0 14295(_arch(_func -1(_range(_to 0 2147483647)))))
			(_int calc_high_address 17 0 14320(_arch(_func)))
			(_ext clog2(2 22))
			(_ext calc_start_ce_index(2 3))
			(_ext calc_num_ce(2 2))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.SLV64_TYPE(2 SLV64_TYPE)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.INTEGER_ARRAY_TYPE(2 INTEGER_ARRAY_TYPE)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.SLV64_ARRAY_TYPE(2 SLV64_ARRAY_TYPE)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(axi_lite_ipif_v3_0_4(ipif_pkg))(ieee(NUMERIC_STD)))
	(_model . imp 69 -1)
)
V 000045 55 4416          1580965254256 work
(_unit VHDL(qspi_dual_quad_mode 0 14605(work 0 14656))
	(_version vde)
	(_time 1580965254257 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\))
	(_parameters tan)
	(_code bcbaeee9eceae8aabdbdfae6e9bbb9babdbaefb9ea)
	(_ent
		(_time 1580965254254)
	)
	(_inst QSPI_STARTUP_BLOCK_I 0 14686(_ent . qspi_startup_block)
		(_gen
			((C_SUB_FAMILY)(_code 10))
			((C_USE_STARTUP)(_code 11))
			((C_SHARED_STARTUP)(_code 12))
			((C_SPI_MODE)(_code 13))
		)
		(_port
			((SCK_O)(SCK))
			((IO1_I_startup)(tmp))
			((IO1_Int)(_open))
			((Bus2IP_Clk)(Bus2IP_Clk))
			((reset2ip_reset)(reset_invert))
			((CFGCLK)(cfgclk))
			((CFGMCLK)(cfgmclk))
			((EOS)(eos))
			((PREQ)(preq))
			((DI)(di_int))
			((DO)(do_int))
			((DTS)(dts_int))
			((FCSBO)(SS(0)))
			((FCSBTS)(SS_T))
			((CLK)(clk))
			((GSR)(gsr))
			((GTS)(gts))
			((KEYCLEARB)(keyclearb))
			((PACK)(tmp_pack))
			((USRCCLKTS)(SCK_T))
			((USRDONEO)(usrdoneo))
			((USRDONETS)(usrdonets))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 14608(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_SUB_FAMILY 0 0 14608(_ent)))
		(_gen(_int C_USE_STARTUP -2 0 14610(_ent)))
		(_type(_int ~INTEGER~range~0~to~1~12 0 14612(_scalar (_to i 0 i 1))))
		(_gen(_int C_SHARED_STARTUP 1 0 14612 \0\ (_ent((i 0)))))
		(_gen(_int C_SPI_MODE -2 0 14614(_ent)))
		(_port(_int Bus2IP_Clk -3 0 14619(_ent(_in))))
		(_port(_int reset2ip_reset -3 0 14620(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14621(_array -3((_dto i 3 i 0)))))
		(_port(_int DI 2 0 14621(_ent(_out))))
		(_port(_int DO 2 0 14622(_ent(_in))))
		(_port(_int DT 2 0 14623(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14624(_array -3((_dto i 1 i 0)))))
		(_port(_int SS 3 0 14624(_ent(_in))))
		(_port(_int SS_T -3 0 14625(_ent(_in))))
		(_port(_int SCK -3 0 14626(_ent(_in))))
		(_port(_int SCK_T -3 0 14627(_ent(_in))))
		(_port(_int spi_1_do 2 0 14629(_ent(_out))))
		(_port(_int spi_1_dt 2 0 14630(_ent(_out))))
		(_port(_int spi_1_di 2 0 14631(_ent(_in))))
		(_port(_int spi_1_ss -3 0 14632(_ent(_out))))
		(_port(_int spi_1_ss_t -3 0 14633(_ent(_out))))
		(_port(_int cfgclk -3 0 14637(_ent(_out))))
		(_port(_int cfgmclk -3 0 14638(_ent(_out))))
		(_port(_int eos -3 0 14639(_ent(_out))))
		(_port(_int preq -3 0 14640(_ent(_out))))
		(_port(_int clk -3 0 14641(_ent(_in))))
		(_port(_int gsr -3 0 14642(_ent(_in))))
		(_port(_int gts -3 0 14643(_ent(_in))))
		(_port(_int keyclearb -3 0 14644(_ent(_in))))
		(_port(_int usrcclkts -3 0 14645(_ent(_in))))
		(_port(_int usrdoneo -3 0 14646(_ent(_in))))
		(_port(_int usrdonets -3 0 14647(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14663(_array -3((_dto i 3 i 0)))))
		(_sig(_int di_int 4 0 14663(_arch(_uni))))
		(_sig(_int do_int 4 0 14664(_arch(_uni))))
		(_sig(_int dts_int 4 0 14665(_arch(_uni))))
		(_sig(_int tmp -3 0 14666(_arch(_uni))))
		(_sig(_int reset_invert -3 0 14667(_arch(_uni))))
		(_sig(_int tmp_pack -3 0 14668(_arch(_uni))))
		(_prcs
			(line__14672(_arch 0 0 14672(_assignment(_alias((tmp)(_string \"0"\)))(_trgt(28)))))
			(line__14673(_arch 1 0 14673(_assignment(_alias((tmp_pack)(_string \"1"\)))(_trgt(30)))))
			(line__14674(_arch 2 0 14674(_assignment(_alias((spi_1_ss)(SS(1))))(_simpleassign BUF)(_trgt(12))(_sens(5(1))))))
			(line__14675(_arch 3 0 14675(_assignment(_alias((spi_1_ss_t)(SS_T)))(_simpleassign BUF)(_trgt(13))(_sens(6)))))
			(line__14676(_arch 4 0 14676(_assignment(_trgt(9))(_sens(3)(5)))))
			(line__14677(_arch 5 0 14677(_assignment(_trgt(10))(_sens(4)(5)))))
			(line__14678(_arch 6 0 14678(_assignment(_trgt(2))(_sens(25)(5)(11)))))
			(line__14681(_arch 7 0 14681(_assignment(_trgt(26))(_sens(3)(5)))))
			(line__14682(_arch 8 0 14682(_assignment(_trgt(27))(_sens(4)(5)))))
			(line__14684(_arch 9 0 14684(_assignment(_alias((reset_invert)(reset2ip_reset)))(_simpleassign "not")(_trgt(29))(_sens(1)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (5(1))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_misc))(lib_pkg_v1_0_2(lib_pkg))(unisim(VCOMPONENTS)))
	(_static
		(770)
		(33686018)
		(515)
	)
	(_model . work 14 -1)
)
V 000044 55 65559         1580965254267 imp
(_unit VHDL(cross_clk_sync_fifo_1 0 14830(imp 0 14937))
	(_version vde)
	(_time 1580965254268 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code bcbbece9edebbeabbfbcb7b1fae6eebaefbaeeb9eabbbf)
	(_ent
		(_time 1580965254263)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDR
			(_object
				(_gen(_int INIT -5 1 66343(_ent((i 0)))))
				(_port(_int Q -6 1 66343(_ent (_out))))
				(_port(_int C -6 1 66343(_ent (_in))))
				(_port(_int D -6 1 66343(_ent (_in))))
				(_port(_int R -6 1 66343(_ent (_in))))
			)
		)
	)
	(_generate LOGIC_GENERATION_FDR 0 15218(_if 61)
		(_inst CMD_ERR_S2AX_1_CDC 0 15220(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPISR_0_CMD_Error_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(SPISR_0_CMD_Error_cdc_from_spi))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst CMD_ERR_S2AX_2 0 15228(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPISR_0_CMD_Error_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(SPISR_0_CMD_Error_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPISEL_D1_REG_S2AX_1_CDC 0 15239(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(spisel_d1_reg_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(spisel_d1_reg_cdc_from_spi))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPISEL_D1_REG_S2AX_2 0 15247(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(spisel_d1_reg_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(spisel_d1_reg_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPISEL_PULSE_S2AX_1_CDC 0 15273(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(spisel_pulse_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(spisel_pulse_cdc_from_spi_int_2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPISEL_PULSE_S2AX_2 0 15281(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(spisel_pulse_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(spisel_pulse_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPISEL_PULSE_S2AX_3 0 15289(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(spisel_pulse_cdc_from_spi_d3))
				((C)(Bus2IP_Clk))
				((D)(spisel_pulse_cdc_from_spi_d2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst MST_N_SLV_MODE_S2AX_1_CDC 0 15302(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Mst_N_Slv_mode_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(Mst_N_Slv_mode_cdc_from_spi))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst MST_N_SLV_MODE_S2AX_2 0 15310(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Mst_N_Slv_mode_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(Mst_N_Slv_mode_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SLV_MODF_STRB_S2AX_1_CDC 0 15335(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Slave_MODF_strobe_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(Slave_MODF_strobe_cdc_from_spi_int_2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SLV_MODF_STRB_S2AX_2 0 15343(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Slave_MODF_strobe_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(Slave_MODF_strobe_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SLV_MODF_STRB_S2AX_3 0 15351(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Slave_MODF_strobe_cdc_from_spi_d3))
				((C)(Bus2IP_Clk))
				((D)(Slave_MODF_strobe_cdc_from_spi_d2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst MODF_STROBE_S2AX_1_CDC 0 15376(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(modf_strobe_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(modf_strobe_cdc_from_spi_int_2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst MODF_STROBE_S2AX_2 0 15384(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(modf_strobe_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(modf_strobe_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst MODF_STROBE_S2AX_3 0 15392(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(modf_strobe_cdc_from_spi_d3))
				((C)(Bus2IP_Clk))
				((D)(modf_strobe_cdc_from_spi_d2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst RX_FIFO_EMPTY_AX2S_1_CDC 0 15405(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Rx_FIFO_Empty_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(Rx_FIFO_Empty_cdc_from_axi))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst RX_FIFO_EMPTY_AX2S_2 0 15413(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Rx_FIFO_Empty_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(Rx_FIFO_Empty_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst TX_FIFO_EMPTY_S2AX_1_CDC 0 15425(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Tx_FIFO_Empty_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(Tx_FIFO_Empty_cdc_from_spi))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst TX_FIFO_EMPTY_S2AX_2 0 15433(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Tx_FIFO_Empty_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(Tx_FIFO_Empty_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst TX_EMPT_4_SPISR_S2AX_1_CDC 0 15445(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(Tx_FIFO_Empty_SPISR_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(Tx_FIFO_Empty_SPISR_cdc_from_spi))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst TX_EMPT_4_SPISR_S2AX_2 0 15453(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(Tx_FIFO_Empty_SPISR_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(Tx_FIFO_Empty_SPISR_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst TX_FIFO_FULL_AX2S_1_CDC 0 15464(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Tx_FIFO_Full_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(Tx_FIFO_Full_cdc_from_axi))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst TX_FIFO_FULL_AX2S_2 0 15472(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Tx_FIFO_Full_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(Tx_FIFO_Full_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPIXFER_DONE_S2AX_1_CDC 0 15483(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(spiXfer_done_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(spiXfer_done_cdc_from_spi))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPIXFER_DONE_S2AX_2 0 15491(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(spiXfer_done_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(spiXfer_done_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst RX_FIFO_RST_AX2S_1_CDC 0 15516(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(reset_RcFIFO_ptr_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_RX_FIFO_Rst_en_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst RX_FIFO_RST_AX2S_2 0 15524(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(reset_RcFIFO_ptr_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(reset_RcFIFO_ptr_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst RX_FIFO_FULL_S2AX_1_CDC 0 15538(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Rx_FIFO_Full_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(Rx_FIFO_Full_cdc_from_axi))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst RX_FIFO_FULL_S2AX_2 0 15546(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Rx_FIFO_Full_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(Rx_FIFO_Full_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SYNC_SPIXFER_DONE_S2AX_1_CDC 0 15569(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(spiXfer_done_d1))
				((C)(Bus2IP_Clk))
				((D)(spiXfer_done_cdc_from_spi_int_2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SYNC_SPIXFER_DONE_S2AX_2 0 15577(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(spiXfer_done_d2))
				((C)(Bus2IP_Clk))
				((D)(spiXfer_done_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SYNC_SPIXFER_DONE_S2AX_3 0 15585(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(spiXfer_done_d3))
				((C)(Bus2IP_Clk))
				((D)(spiXfer_done_d2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst DTR_UNDERRUN_S2AX_1_CDC 0 15595(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(dtr_underrun_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(dtr_underrun_cdc_from_spi))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst DTR_UNDERRUN_S2AX_2 0 15603(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(dtr_underrun_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(dtr_underrun_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_0_LOOP_AX2S_1_CDC 0 15613(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_0_LOOP_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_0_LOOP_cdc_from_axi))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_0_LOOP_AX2S_2 0 15621(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_0_LOOP_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_0_LOOP_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_1_SPE_AX2S_1_CDC 0 15632(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_1_SPE_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_1_SPE_cdc_from_axi))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_1_SPE_AX2S_2 0 15640(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_1_SPE_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_1_SPE_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_2_MST_N_SLV_AX2S_1_CDC 0 15651(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_2_MST_N_SLV_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_2_MST_N_SLV_cdc_from_axi))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_2_MST_N_SLV_AX2S_2 0 15659(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_2_MST_N_SLV_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_2_MST_N_SLV_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_3_CPOL_AX2S_1_CDC 0 15670(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_3_CPOL_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_3_CPOL_cdc_from_axi))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_3_CPOL_AX2S_2 0 15678(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_3_CPOL_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_3_CPOL_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_4_CPHA_AX2S_1_CDC 0 15689(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_4_CPHA_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_4_CPHA_cdc_from_axi))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_4_CPHA_AX2S_2 0 15697(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_4_CPHA_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_4_CPHA_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_5_TXFIFO_AX2S_1_CDC 0 15708(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_5_TXFIFO_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_5_TXFIFO_cdc_from_axi))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_5_TXFIFO_AX2S_2 0 15716(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_5_TXFIFO_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_5_TXFIFO_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_6_RXFIFO_RST_AX2S_1_CDC 0 15727(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_6_RXFIFO_RST_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_6_RXFIFO_RST_cdc_from_axi))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_6_RXFIFO_RST_AX2S_2 0 15735(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_6_RXFIFO_RST_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_6_RXFIFO_RST_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_7_SS_AX2S_1_CDC 0 15746(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(SPICR_7_SS_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_7_SS_cdc_from_axi))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_7_SS_AX2S_2 0 15754(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(SPICR_7_SS_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_7_SS_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_8_TR_INHIBIT_AX2S_1_CDC 0 15765(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(SPICR_8_TR_INHIBIT_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_8_TR_INHIBIT_cdc_from_axi))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_8_TR_INHIBIT_AX2S_2 0 15773(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(SPICR_8_TR_INHIBIT_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_8_TR_INHIBIT_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_9_LSB_AX2S_1_CDC 0 15784(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_9_LSB_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_9_LSB_cdc_from_axi))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_9_LSB_AX2S_2 0 15792(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_9_LSB_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_9_LSB_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_generate SPICR_BITS_7_8_SYNC_GEN 0 15803(_for 10 )
			(_inst SPICR_BITS_7_8_AX2S_1_CDC 0 15808(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SPICR_bits_7_8_cdc_from_axi_d1(_object 10)))
					((C)(EXT_SPI_CLK))
					((D)(SPICR_bits_7_8_cdc_from_axi(_object 10)))
					((R)(Rst_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_inst SPICR_BITS_7_8_AX2S_2 0 15816(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SPICR_bits_7_8_cdc_from_axi_d2(_object 10)))
					((C)(EXT_SPI_CLK))
					((D)(SPICR_bits_7_8_cdc_from_axi_d1(_object 10)))
					((R)(Rst_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_object
				(_cnst(_int i 10 0 15803(_arch)))
			)
		)
		(_inst SR_3_MODF_AX2S_1_CDC 0 15829(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SR_3_modf_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SR_3_modf_cdc_from_axi))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SR_3_MODF_AX2S_2 0 15837(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SR_3_modf_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SR_3_modf_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_generate SPISSR_SYNC_GEN 0 15848(_for 11 )
			(_inst SPISSR_AX2S_1_CDC 0 15854(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(SPISSR_cdc_from_axi_d1(_object 11)))
					((C)(EXT_SPI_CLK))
					((D)(SPISSR_cdc_from_axi(_object 11)))
					((R)(Rst_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 1)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_inst SPISSR_SYNC_AXI_2_SPI_2 0 15862(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(SPISSR_cdc_from_axi_d2(_object 11)))
					((C)(EXT_SPI_CLK))
					((D)(SPISSR_cdc_from_axi_d1(_object 11)))
					((R)(Rst_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 1)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_object
				(_cnst(_int i 11 0 15848(_arch)))
			)
		)
		(_inst DRR_OVERRUN_S2AX_1_CDC 0 15887(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(drr_Overrun_int_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(drr_Overrun_int_cdc_from_spi_int_2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst DRR_OVERRUN_S2AX_2 0 15895(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(drr_Overrun_int_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(drr_Overrun_int_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst DRR_OVERRUN_S2AX_3 0 15903(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(drr_Overrun_int_cdc_from_spi_d3))
				((C)(Bus2IP_Clk))
				((D)(drr_Overrun_int_cdc_from_spi_d2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_object
			(_type(_int ~INTEGER~range~1~downto~0~13 0 15803(_scalar (_dto i 1 i 0))))
			(_type(_int ~INTEGER~range~0~to~C_NUM_SS_BITS-1~13 0 15848(_scalar (_to i 0 c 62))))
			(_prcs
				(line__15236(_arch 1 0 15236(_assignment(_alias((SPISR_0_CMD_Error_cdc_to_axi)(SPISR_0_CMD_Error_cdc_from_spi_d2)))(_simpleassign BUF)(_trgt(5))(_sens(62)))))
				(line__15256(_arch 2 0 15256(_assignment(_alias((spisel_d1_reg_cdc_to_axi)(spisel_d1_reg_cdc_from_spi_d2)))(_simpleassign BUF)(_trgt(7))(_sens(64)))))
				(SPISEL_PULSE_STRETCH_1(_arch 3 0 15260(_prcs(_trgt(135))(_sens(0)(135)(3)(8))(_dssslsensitivity 1))))
				(line__15299(_arch 4 0 15299(_assignment(_trgt(9))(_sens(66)(67)))))
				(line__15319(_arch 5 0 15319(_assignment(_alias((Mst_N_Slv_mode_cdc_to_axi)(Mst_N_Slv_mode_cdc_from_spi_d2)))(_simpleassign BUF)(_trgt(11))(_sens(70)))))
				(SLAVE_MODF_STROBE_STRETCH_1(_arch 6 0 15323(_prcs(_trgt(74))(_sens(0)(74)(3)(12))(_dssslsensitivity 1))))
				(line__15360(_arch 7 0 15360(_assignment(_trgt(13))(_sens(72)(73)))))
				(MODF_STROBE_STRETCH_1(_arch 8 0 15364(_prcs(_trgt(92))(_sens(0)(92)(3)(14))(_dssslsensitivity 1))))
				(line__15401(_arch 9 0 15401(_assignment(_trgt(15))(_sens(76)(77)))))
				(line__15421(_arch 10 0 15421(_assignment(_alias((Rx_FIFO_Empty_cdc_to_spi)(Rx_FIFO_Empty_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(21))(_sens(85)))))
				(line__15441(_arch 11 0 15441(_assignment(_alias((Tx_FIFO_Empty_cdc_to_axi)(Tx_FIFO_Empty_cdc_from_spi_d2)))(_simpleassign BUF)(_trgt(23))(_sens(87)))))
				(line__15461(_arch 12 0 15461(_assignment(_alias((Tx_FIFO_Empty_SPISR_cdc_to_axi)(Tx_FIFO_Empty_SPISR_cdc_from_spi_d2)))(_simpleassign BUF)(_trgt(25))(_sens(131)))))
				(line__15480(_arch 13 0 15480(_assignment(_alias((Tx_FIFO_Full_cdc_to_spi)(Tx_FIFO_Full_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(27))(_sens(89)))))
				(line__15499(_arch 14 0 15499(_assignment(_alias((spiXfer_done_cdc_to_axi)(spiXfer_done_cdc_from_spi_d2)))(_simpleassign BUF)(_trgt(29))(_sens(94)))))
				(line__15501(_arch 15 0 15501(_assignment(_trgt(134))(_sens(133)(18)))))
				(SPICR_RX_FIFO_RST_REG_SPI_DOMAIN_P(_arch 16 0 15503(_prcs(_trgt(133))(_sens(1)(134)(2))(_dssslsensitivity 1))))
				(line__15532(_arch 17 0 15532(_assignment(_trgt(19))(_sens(82)(83)))))
				(line__15554(_arch 18 0 15554(_assignment(_alias((Rx_FIFO_Full_cdc_to_spi)(Rx_FIFO_Full_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(17))(_sens(81)))))
				(SPI_XFER_DONE_STRETCH_1(_arch 19 0 15557(_prcs(_trgt(128))(_sens(0)(128)(3)(28))(_dssslsensitivity 1))))
				(line__15593(_arch 20 0 15593(_assignment(_trgt(58))(_sens(126)(127)))))
				(line__15611(_arch 21 0 15611(_assignment(_alias((dtr_underrun_cdc_to_axi)(dtr_underrun_cdc_from_spi_d2)))(_simpleassign BUF)(_trgt(31))(_sens(96)))))
				(line__15629(_arch 22 0 15629(_assignment(_alias((SPICR_0_LOOP_cdc_to_spi)(SPICR_0_LOOP_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(33))(_sens(98)))))
				(line__15648(_arch 23 0 15648(_assignment(_alias((SPICR_1_SPE_cdc_to_spi)(SPICR_1_SPE_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(35))(_sens(100)))))
				(line__15667(_arch 24 0 15667(_assignment(_alias((SPICR_2_MST_N_SLV_cdc_to_spi)(SPICR_2_MST_N_SLV_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(37))(_sens(102)))))
				(line__15686(_arch 25 0 15686(_assignment(_alias((SPICR_3_CPOL_cdc_to_spi)(SPICR_3_CPOL_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(39))(_sens(104)))))
				(line__15705(_arch 26 0 15705(_assignment(_alias((SPICR_4_CPHA_cdc_to_spi)(SPICR_4_CPHA_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(41))(_sens(106)))))
				(line__15724(_arch 27 0 15724(_assignment(_alias((SPICR_5_TXFIFO_cdc_to_spi)(SPICR_5_TXFIFO_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(43))(_sens(108)))))
				(line__15743(_arch 28 0 15743(_assignment(_alias((SPICR_6_RXFIFO_RST_cdc_to_spi)(SPICR_6_RXFIFO_RST_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(45))(_sens(79)))))
				(line__15762(_arch 29 0 15762(_assignment(_alias((SPICR_7_SS_cdc_to_spi)(SPICR_7_SS_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(47))(_sens(110)))))
				(line__15781(_arch 30 0 15781(_assignment(_alias((SPICR_8_TR_INHIBIT_cdc_to_spi)(SPICR_8_TR_INHIBIT_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(49))(_sens(112)))))
				(line__15800(_arch 31 0 15800(_assignment(_alias((SPICR_9_LSB_cdc_to_spi)(SPICR_9_LSB_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(51))(_sens(114)))))
				(line__15826(_arch 32 0 15826(_assignment(_alias((SPICR_bits_7_8_cdc_to_spi)(SPICR_bits_7_8_cdc_from_axi_d2)))(_trgt(53))(_sens(116)))))
				(line__15845(_arch 33 0 15845(_assignment(_alias((SR_3_modf_cdc_to_spi)(SR_3_modf_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(55))(_sens(118)))))
				(line__15872(_arch 34 0 15872(_assignment(_trgt(57))(_sens(120)))))
				(DRR_OVERRUN_STRETCH_1(_arch 35 0 15875(_prcs(_trgt(140))(_sens(0)(140)(3)(59))(_dssslsensitivity 1))))
				(line__15912(_arch 36 0 15912(_assignment(_trgt(60))(_sens(138)(139)))))
			)
		)
	)
	(_generate LOGIC_GENERATION_CDC 0 15917(_if 63)
		(_inst CMD_ERR_S2AX_1 0 15927(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 64))
				((C_RESET_STATE)(_code 65))
				((C_SINGLE_BIT)(_code 66))
				((C_FLOP_INPUT)(_code 67))
				((C_VECTOR_WIDTH)(_code 68))
				((C_MTBF_STAGES)(_code 69))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPISR_0_CMD_Error_cdc_from_spi))
				((prmry_vect_in)(_code 70))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(SPISR_0_CMD_Error_cdc_to_axi))
			)
		)
		(_inst SPISEL_D1_REG_S2AX_1 0 15949(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 71))
				((C_RESET_STATE)(_code 72))
				((C_SINGLE_BIT)(_code 73))
				((C_FLOP_INPUT)(_code 74))
				((C_VECTOR_WIDTH)(_code 75))
				((C_MTBF_STAGES)(_code 76))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(spisel_d1_reg_cdc_from_spi))
				((prmry_vect_in)(_code 77))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(spisel_d1_reg_cdc_to_axi))
			)
		)
		(_inst SPISEL_PULSE_S2AX_1_CDC 0 15984(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(spisel_pulse_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(spisel_pulse_cdc_from_spi_int_2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPISEL_PULSE_S2AX_2 0 15992(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(spisel_pulse_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(spisel_pulse_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPISEL_PULSE_S2AX_3 0 16000(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(spisel_pulse_cdc_from_spi_d3))
				((C)(Bus2IP_Clk))
				((D)(spisel_pulse_cdc_from_spi_d2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPISEL_PULSE_S2AX_4 0 16008(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(spisel_pulse_cdc_from_spi_d4))
				((C)(Bus2IP_Clk))
				((D)(spisel_pulse_cdc_from_spi_d3))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst MST_N_SLV_MODE_S2AX_1 0 16021(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 78))
				((C_RESET_STATE)(_code 79))
				((C_SINGLE_BIT)(_code 80))
				((C_FLOP_INPUT)(_code 81))
				((C_VECTOR_WIDTH)(_code 82))
				((C_MTBF_STAGES)(_code 83))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_cdc_to_spi))
				((prmry_in)(Mst_N_Slv_mode_cdc_from_spi))
				((prmry_vect_in)(_code 84))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(Mst_N_Slv_mode_cdc_to_axi))
			)
		)
		(_inst SLV_MODF_STRB_S2AX_1 0 16055(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 85))
				((C_RESET_STATE)(_code 86))
				((C_SINGLE_BIT)(_code 87))
				((C_FLOP_INPUT)(_code 88))
				((C_VECTOR_WIDTH)(_code 89))
				((C_MTBF_STAGES)(_code 90))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_cdc_to_spi))
				((prmry_in)(Slave_MODF_strobe_cdc_from_spi_int_2))
				((prmry_vect_in)(_code 91))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(Slave_MODF_strobe_cdc_from_spi_d2))
			)
		)
		(_inst MODF_STROBE_S2AX_1 0 16101(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 92))
				((C_RESET_STATE)(_code 93))
				((C_SINGLE_BIT)(_code 94))
				((C_FLOP_INPUT)(_code 95))
				((C_VECTOR_WIDTH)(_code 96))
				((C_MTBF_STAGES)(_code 97))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_cdc_to_spi))
				((prmry_in)(modf_strobe_cdc_from_spi_int_2))
				((prmry_vect_in)(_code 98))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(modf_strobe_cdc_from_spi_d2))
			)
		)
		(_inst RX_FIFO_EMPTY_AX2S_1 0 16134(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 99))
				((C_RESET_STATE)(_code 100))
				((C_SINGLE_BIT)(_code 101))
				((C_FLOP_INPUT)(_code 102))
				((C_VECTOR_WIDTH)(_code 103))
				((C_MTBF_STAGES)(_code 104))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_cdc_to_spi))
				((prmry_in)(Rx_FIFO_Empty_cdc_from_axi))
				((prmry_vect_in)(_code 105))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_cdc_to_spi))
				((scndry_out)(Rx_FIFO_Empty_cdc_to_spi))
			)
		)
		(_inst TX_FIFO_EMPTY_S2AX_1 0 16156(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 106))
				((C_RESET_STATE)(_code 107))
				((C_SINGLE_BIT)(_code 108))
				((C_FLOP_INPUT)(_code 109))
				((C_VECTOR_WIDTH)(_code 110))
				((C_MTBF_STAGES)(_code 111))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(Tx_FIFO_Empty_cdc_from_spi))
				((prmry_vect_in)(_code 112))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(Tx_FIFO_Empty_cdc_to_axi))
			)
		)
		(_inst TX_EMPT_4_SPISR_S2AX_1 0 16177(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 113))
				((C_RESET_STATE)(_code 114))
				((C_SINGLE_BIT)(_code 115))
				((C_FLOP_INPUT)(_code 116))
				((C_VECTOR_WIDTH)(_code 117))
				((C_MTBF_STAGES)(_code 118))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(Tx_FIFO_Empty_SPISR_cdc_from_spi))
				((prmry_vect_in)(_code 119))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(Tx_FIFO_Empty_SPISR_cdc_to_axi))
			)
		)
		(_inst TX_FIFO_FULL_AX2S_1 0 16199(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 120))
				((C_RESET_STATE)(_code 121))
				((C_SINGLE_BIT)(_code 122))
				((C_FLOP_INPUT)(_code 123))
				((C_VECTOR_WIDTH)(_code 124))
				((C_MTBF_STAGES)(_code 125))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(Tx_FIFO_Full_cdc_from_axi))
				((prmry_vect_in)(_code 126))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(Tx_FIFO_Full_cdc_to_spi))
			)
		)
		(_inst SPIXFER_DONE_S2AX_1 0 16221(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 127))
				((C_RESET_STATE)(_code 128))
				((C_SINGLE_BIT)(_code 129))
				((C_FLOP_INPUT)(_code 130))
				((C_VECTOR_WIDTH)(_code 131))
				((C_MTBF_STAGES)(_code 132))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(spiXfer_done_cdc_from_spi))
				((prmry_vect_in)(_code 133))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(spiXfer_done_cdc_to_axi))
			)
		)
		(_inst RX_FIFO_FULL_S2AX_1 0 16241(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 134))
				((C_RESET_STATE)(_code 135))
				((C_SINGLE_BIT)(_code 136))
				((C_FLOP_INPUT)(_code 137))
				((C_VECTOR_WIDTH)(_code 138))
				((C_MTBF_STAGES)(_code 139))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(Rx_FIFO_Full_cdc_from_axi))
				((prmry_vect_in)(_code 140))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_cdc_to_spi))
				((scndry_out)(Rx_FIFO_Full_cdc_to_spi))
			)
		)
		(_inst SYNC_SPIXFER_DONE_S2AX_1 0 16276(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 141))
				((C_RESET_STATE)(_code 142))
				((C_SINGLE_BIT)(_code 143))
				((C_FLOP_INPUT)(_code 144))
				((C_VECTOR_WIDTH)(_code 145))
				((C_MTBF_STAGES)(_code 146))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_cdc_to_spi))
				((prmry_in)(spiXfer_done_cdc_from_spi_int_2))
				((prmry_vect_in)(_code 147))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(spiXfer_done_d2))
			)
		)
		(_inst DTR_UNDERRUN_S2AX_1 0 16309(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 148))
				((C_RESET_STATE)(_code 149))
				((C_SINGLE_BIT)(_code 150))
				((C_FLOP_INPUT)(_code 151))
				((C_VECTOR_WIDTH)(_code 152))
				((C_MTBF_STAGES)(_code 153))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(dtr_underrun_cdc_from_spi))
				((prmry_vect_in)(_code 154))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(dtr_underrun_cdc_to_axi))
			)
		)
		(_inst SPICR_0_LOOP_AX2S_1 0 16330(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 155))
				((C_RESET_STATE)(_code 156))
				((C_SINGLE_BIT)(_code 157))
				((C_FLOP_INPUT)(_code 158))
				((C_VECTOR_WIDTH)(_code 159))
				((C_MTBF_STAGES)(_code 160))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_cdc_to_spi))
				((prmry_in)(SPICR_0_LOOP_cdc_from_axi))
				((prmry_vect_in)(_code 161))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_cdc_to_spi))
				((scndry_out)(SPICR_0_LOOP_cdc_to_spi))
			)
		)
		(_inst SPICR_1_SPE_AX2S_1 0 16351(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 162))
				((C_RESET_STATE)(_code 163))
				((C_SINGLE_BIT)(_code 164))
				((C_FLOP_INPUT)(_code 165))
				((C_VECTOR_WIDTH)(_code 166))
				((C_MTBF_STAGES)(_code 167))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_cdc_to_spi))
				((prmry_in)(SPICR_1_SPE_cdc_from_axi))
				((prmry_vect_in)(_code 168))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_cdc_to_spi))
				((scndry_out)(SPICR_1_SPE_cdc_to_spi))
			)
		)
		(_inst SPICR_2_MST_N_SLV_AX2S_1 0 16373(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 169))
				((C_RESET_STATE)(_code 170))
				((C_SINGLE_BIT)(_code 171))
				((C_FLOP_INPUT)(_code 172))
				((C_VECTOR_WIDTH)(_code 173))
				((C_MTBF_STAGES)(_code 174))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_2_MST_N_SLV_cdc_from_axi))
				((prmry_vect_in)(_code 175))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_cdc_to_spi))
				((scndry_out)(SPICR_2_MST_N_SLV_cdc_to_spi))
			)
		)
		(_inst SPICR_3_CPOL_AX2S_1 0 16394(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 176))
				((C_RESET_STATE)(_code 177))
				((C_SINGLE_BIT)(_code 178))
				((C_FLOP_INPUT)(_code 179))
				((C_VECTOR_WIDTH)(_code 180))
				((C_MTBF_STAGES)(_code 181))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_3_CPOL_cdc_from_axi))
				((prmry_vect_in)(_code 182))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_cdc_to_spi))
				((scndry_out)(SPICR_3_CPOL_cdc_to_spi))
			)
		)
		(_inst SPICR_4_CPHA_AX2S_1 0 16415(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 183))
				((C_RESET_STATE)(_code 184))
				((C_SINGLE_BIT)(_code 185))
				((C_FLOP_INPUT)(_code 186))
				((C_VECTOR_WIDTH)(_code 187))
				((C_MTBF_STAGES)(_code 188))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_4_CPHA_cdc_from_axi))
				((prmry_vect_in)(_code 189))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_cdc_to_spi))
				((scndry_out)(SPICR_4_CPHA_cdc_to_spi))
			)
		)
		(_inst SPICR_5_TXFIFO_AX2S_1 0 16436(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 190))
				((C_RESET_STATE)(_code 191))
				((C_SINGLE_BIT)(_code 192))
				((C_FLOP_INPUT)(_code 193))
				((C_VECTOR_WIDTH)(_code 194))
				((C_MTBF_STAGES)(_code 195))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_5_TXFIFO_cdc_from_axi))
				((prmry_vect_in)(_code 196))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_cdc_to_spi))
				((scndry_out)(SPICR_5_TXFIFO_cdc_to_spi))
			)
		)
		(_inst SPICR_6_RXFIFO_RST_AX2S_1 0 16457(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 197))
				((C_RESET_STATE)(_code 198))
				((C_SINGLE_BIT)(_code 199))
				((C_FLOP_INPUT)(_code 200))
				((C_VECTOR_WIDTH)(_code 201))
				((C_MTBF_STAGES)(_code 202))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_6_RXFIFO_RST_cdc_from_axi))
				((prmry_vect_in)(_code 203))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_cdc_to_spi))
				((scndry_out)(SPICR_6_RXFIFO_RST_cdc_to_spi))
			)
		)
		(_inst SPICR_7_SS_AX2S_1 0 16478(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 204))
				((C_RESET_STATE)(_code 205))
				((C_SINGLE_BIT)(_code 206))
				((C_FLOP_INPUT)(_code 207))
				((C_VECTOR_WIDTH)(_code 208))
				((C_MTBF_STAGES)(_code 209))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_7_SS_cdc_from_axi))
				((prmry_vect_in)(_code 210))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_cdc_to_spi))
				((scndry_out)(SPICR_7_SS_cdc_to_spi))
			)
		)
		(_inst SPICR_8_TR_INHIBIT_AX2S_1 0 16499(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 211))
				((C_RESET_STATE)(_code 212))
				((C_SINGLE_BIT)(_code 213))
				((C_FLOP_INPUT)(_code 214))
				((C_VECTOR_WIDTH)(_code 215))
				((C_MTBF_STAGES)(_code 216))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_8_TR_INHIBIT_cdc_from_axi))
				((prmry_vect_in)(_code 217))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_cdc_to_spi))
				((scndry_out)(SPICR_8_TR_INHIBIT_cdc_to_spi))
			)
		)
		(_inst SPICR_9_LSB_AX2S_1 0 16520(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 218))
				((C_RESET_STATE)(_code 219))
				((C_SINGLE_BIT)(_code 220))
				((C_FLOP_INPUT)(_code 221))
				((C_VECTOR_WIDTH)(_code 222))
				((C_MTBF_STAGES)(_code 223))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_9_LSB_cdc_from_axi))
				((prmry_vect_in)(_code 224))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_cdc_to_spi))
				((scndry_out)(SPICR_9_LSB_cdc_to_spi))
			)
		)
		(_inst SR_3_MODF_AX2S_1 0 16541(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 225))
				((C_RESET_STATE)(_code 226))
				((C_SINGLE_BIT)(_code 227))
				((C_FLOP_INPUT)(_code 228))
				((C_VECTOR_WIDTH)(_code 229))
				((C_MTBF_STAGES)(_code 230))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SR_3_modf_cdc_from_axi))
				((prmry_vect_in)(_code 231))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_cdc_to_spi))
				((scndry_out)(SR_3_modf_cdc_to_spi))
			)
		)
		(_generate SPISSR_SYNC_GEN_CDC 0 16562(_for 12 )
			(_inst SPISSR_AX2S_1_CDC 0 16567(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 232))
					((C_RESET_STATE)(_code 233))
					((C_SINGLE_BIT)(_code 234))
					((C_FLOP_INPUT)(_code 235))
					((C_VECTOR_WIDTH)(_code 236))
					((C_MTBF_STAGES)(_code 237))
				)
				(_port
					((prmry_aclk)(Bus2IP_Clk))
					((prmry_resetn)(Soft_Reset_op))
					((prmry_in)(SPISSR_cdc_from_axi(_object 12)))
					((prmry_vect_in)(_code 238))
					((scndry_aclk)(EXT_SPI_CLK))
					((scndry_resetn)(Rst_cdc_to_spi))
					((scndry_out)(SPISSR_cdc_from_axi_d2(_object 12)))
				)
			)
			(_object
				(_cnst(_int i 12 0 16562(_arch)))
			)
		)
		(_inst DRR_OVERRUN_S2AX_1 0 16605(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 239))
				((C_RESET_STATE)(_code 240))
				((C_SINGLE_BIT)(_code 241))
				((C_FLOP_INPUT)(_code 242))
				((C_VECTOR_WIDTH)(_code 243))
				((C_MTBF_STAGES)(_code 244))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_cdc_to_spi))
				((prmry_in)(drr_Overrun_int_cdc_from_spi_int_2))
				((prmry_vect_in)(_code 245))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(drr_Overrun_int_cdc_from_spi_d2))
			)
		)
		(_inst RX_FIFO_RST_AX2S_1 0 16652(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 246))
				((C_RESET_STATE)(_code 247))
				((C_SINGLE_BIT)(_code 248))
				((C_FLOP_INPUT)(_code 249))
				((C_VECTOR_WIDTH)(_code 250))
				((C_MTBF_STAGES)(_code 251))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_RX_FIFO_Rst_en_d1))
				((prmry_vect_in)(_code 252))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_cdc_to_spi))
				((scndry_out)(SPICR_RX_FIFO_Rst_en_d2))
			)
		)
		(_inst RX_FIFO_RST_AX2S_1_CDC_1 0 16673(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(reset_RcFIFO_ptr_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_RX_FIFO_Rst_en_d2))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst RX_FIFO_RST_AX2S_2 0 16681(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(reset_RcFIFO_ptr_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(reset_RcFIFO_ptr_cdc_from_axi_d1))
				((R)(Rst_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_generate SPICR_BITS_7_8_SYNC_GEN_CDC 0 16697(_for 13 )
			(_inst SPICR_BITS_7_8_AX2S_1_CDC 0 16702(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 253))
					((C_RESET_STATE)(_code 254))
					((C_SINGLE_BIT)(_code 255))
					((C_FLOP_INPUT)(_code 256))
					((C_VECTOR_WIDTH)(_code 257))
					((C_MTBF_STAGES)(_code 258))
				)
				(_port
					((prmry_aclk)(Bus2IP_Clk))
					((prmry_resetn)(Soft_Reset_op))
					((prmry_in)(SPICR_bits_7_8_cdc_from_axi(_object 13)))
					((prmry_vect_in)(_code 259))
					((scndry_aclk)(EXT_SPI_CLK))
					((scndry_resetn)(Rst_cdc_to_spi))
					((scndry_out)(SPICR_bits_7_8_cdc_from_axi_d2(_object 13)))
				)
			)
			(_object
				(_cnst(_int i 13 0 16697(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~C_NUM_SS_BITS-1~1327 0 16562(_scalar (_to i 0 c 260))))
			(_type(_int ~INTEGER~range~1~downto~0~1331 0 16697(_scalar (_dto i 1 i 0))))
			(_prcs
				(SPISEL_PULSE_STRETCH_1(_arch 37 0 15971(_prcs(_trgt(135))(_sens(0)(135)(3)(8))(_dssslsensitivity 1))))
				(line__16018(_arch 38 0 16018(_assignment(_trgt(9))(_sens(67)(68)))))
				(SLAVE_MODF_STROBE_STRETCH_1_CDC(_arch 39 0 16041(_prcs(_trgt(74))(_sens(0)(74)(3)(12))(_dssslsensitivity 1))))
				(SLAVE_MODF_STROBE_STRETCH_1(_arch 40 0 16075(_prcs(_trgt(73))(_sens(1)(72))(_dssslsensitivity 1))))
				(line__16084(_arch 41 0 16084(_assignment(_trgt(13))(_sens(72)(73)))))
				(MODF_STROBE_STRETCH_1_CDC(_arch 42 0 16087(_prcs(_trgt(92))(_sens(0)(92)(3)(14))(_dssslsensitivity 1))))
				(MODF_STROBE_STRETCH_1(_arch 43 0 16120(_prcs(_trgt(77))(_sens(1)(76))(_dssslsensitivity 1))))
				(line__16128(_arch 44 0 16128(_assignment(_trgt(15))(_sens(76)(77)))))
				(SPI_XFER_DONE_STRETCH_1_CDC(_arch 45 0 16262(_prcs(_trgt(128))(_sens(0)(128)(3)(28))(_dssslsensitivity 1))))
				(SPI_XFER_DONE_STRETCH_1(_arch 46 0 16296(_prcs(_trgt(127))(_sens(1)(126))(_dssslsensitivity 1))))
				(line__16305(_arch 47 0 16305(_assignment(_trgt(58))(_sens(126)(127)))))
				(line__16588(_arch 48 0 16588(_assignment(_trgt(57))(_sens(120)))))
				(DRR_OVERRUN_STRETCH_1_CDC(_arch 49 0 16591(_prcs(_trgt(140))(_sens(0)(140)(3)(59))(_dssslsensitivity 1))))
				(DRR_OVERRUN_STRETCH_1(_arch 50 0 16625(_prcs(_trgt(139))(_sens(1)(138))(_dssslsensitivity 1))))
				(line__16633(_arch 51 0 16633(_assignment(_trgt(60))(_sens(138)(139)))))
				(line__16637(_arch 52 0 16637(_assignment(_trgt(134))(_sens(133)(18)))))
				(SPICR_RX_FIFO_RST_REG_SPI_DOMAIN_P_CDC(_arch 53 0 16639(_prcs(_trgt(133))(_sens(1)(134)(2))(_dssslsensitivity 1))))
				(line__16689(_arch 54 0 16689(_assignment(_trgt(19))(_sens(82)(83)))))
				(line__16723(_arch 55 0 16723(_assignment(_alias((SPICR_bits_7_8_cdc_to_spi)(SPICR_bits_7_8_cdc_from_axi_d2)))(_trgt(53))(_sens(116)))))
				(line__16725(_arch 56 0 16725(_assignment(_alias((SPISR_0_CMD_Error_cdc_from_spi_d2)(_string \"0"\)))(_trgt(62)))))
				(line__16726(_arch 57 0 16726(_assignment(_alias((spisel_d1_reg_cdc_from_spi_d2)(_string \"0"\)))(_trgt(64)))))
				(line__16727(_arch 58 0 16727(_assignment(_alias((Mst_N_Slv_mode_cdc_from_spi_d2)(_string \"0"\)))(_trgt(70)))))
				(line__16728(_arch 59 0 16728(_assignment(_alias((slave_MODF_strobe_cdc_from_spi_d1)(_string \"0"\)))(_trgt(71)))))
				(line__16729(_arch 60 0 16729(_assignment(_alias((modf_strobe_cdc_from_spi_d1)(_string \"0"\)))(_trgt(75)))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 14832(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 14832(_ent)))
		(_gen(_int Async_Clk -2 0 14833(_ent gms)))
		(_gen(_int C_FIFO_DEPTH -2 0 14834(_ent)))
		(_gen(_int C_DATA_WIDTH -2 0 14835(_ent)))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 14838(_ent)))
		(_gen(_int C_NUM_TRANSFER_BITS -2 0 14839(_ent)))
		(_gen(_int C_NUM_SS_BITS -2 0 14841(_ent gms)))
		(_port(_int EXT_SPI_CLK -3 0 14844(_ent(_in)(_event))))
		(_port(_int Bus2IP_Clk -3 0 14845(_ent(_in)(_event))))
		(_port(_int Soft_Reset_op -3 0 14846(_ent(_in))))
		(_port(_int Rst_cdc_to_spi -3 0 14847(_ent(_in))))
		(_port(_int SPISR_0_CMD_Error_cdc_from_spi -3 0 14849(_ent(_in))))
		(_port(_int SPISR_0_CMD_Error_cdc_to_axi -3 0 14850(_ent(_out))))
		(_port(_int spisel_d1_reg_cdc_from_spi -3 0 14852(_ent(_in))))
		(_port(_int spisel_d1_reg_cdc_to_axi -3 0 14853(_ent(_out))))
		(_port(_int spisel_pulse_cdc_from_spi -3 0 14855(_ent(_in))))
		(_port(_int spisel_pulse_cdc_to_axi -3 0 14856(_ent(_out))))
		(_port(_int Mst_N_Slv_mode_cdc_from_spi -3 0 14858(_ent(_in))))
		(_port(_int Mst_N_Slv_mode_cdc_to_axi -3 0 14859(_ent(_out))))
		(_port(_int slave_MODF_strobe_cdc_from_spi -3 0 14861(_ent(_in))))
		(_port(_int slave_MODF_strobe_cdc_to_axi -3 0 14862(_ent(_out))))
		(_port(_int modf_strobe_cdc_from_spi -3 0 14864(_ent(_in))))
		(_port(_int modf_strobe_cdc_to_axi -3 0 14865(_ent(_out))))
		(_port(_int Rx_FIFO_Full_cdc_from_axi -3 0 14867(_ent(_in))))
		(_port(_int Rx_FIFO_Full_cdc_to_spi -3 0 14868(_ent(_out))))
		(_port(_int reset_RcFIFO_ptr_cdc_from_axi -3 0 14870(_ent(_in))))
		(_port(_int reset_RcFIFO_ptr_cdc_to_spi -3 0 14871(_ent(_out))))
		(_port(_int Rx_FIFO_Empty_cdc_from_axi -3 0 14873(_ent(_in))))
		(_port(_int Rx_FIFO_Empty_cdc_to_spi -3 0 14874(_ent(_out))))
		(_port(_int Tx_FIFO_Empty_cdc_from_spi -3 0 14876(_ent(_in))))
		(_port(_int Tx_FIFO_Empty_cdc_to_axi -3 0 14877(_ent(_out))))
		(_port(_int Tx_FIFO_Empty_SPISR_cdc_from_spi -3 0 14879(_ent(_in))))
		(_port(_int Tx_FIFO_Empty_SPISR_cdc_to_axi -3 0 14880(_ent(_out))))
		(_port(_int Tx_FIFO_Full_cdc_from_axi -3 0 14882(_ent(_in))))
		(_port(_int Tx_FIFO_Full_cdc_to_spi -3 0 14883(_ent(_out))))
		(_port(_int spiXfer_done_cdc_from_spi -3 0 14885(_ent(_in))))
		(_port(_int spiXfer_done_cdc_to_axi -3 0 14886(_ent(_out))))
		(_port(_int dtr_underrun_cdc_from_spi -3 0 14888(_ent(_in))))
		(_port(_int dtr_underrun_cdc_to_axi -3 0 14889(_ent(_out))))
		(_port(_int SPICR_0_LOOP_cdc_from_axi -3 0 14891(_ent(_in))))
		(_port(_int SPICR_0_LOOP_cdc_to_spi -3 0 14892(_ent(_out))))
		(_port(_int SPICR_1_SPE_cdc_from_axi -3 0 14894(_ent(_in))))
		(_port(_int SPICR_1_SPE_cdc_to_spi -3 0 14895(_ent(_out))))
		(_port(_int SPICR_2_MST_N_SLV_cdc_from_axi -3 0 14897(_ent(_in))))
		(_port(_int SPICR_2_MST_N_SLV_cdc_to_spi -3 0 14898(_ent(_out))))
		(_port(_int SPICR_3_CPOL_cdc_from_axi -3 0 14900(_ent(_in))))
		(_port(_int SPICR_3_CPOL_cdc_to_spi -3 0 14901(_ent(_out))))
		(_port(_int SPICR_4_CPHA_cdc_from_axi -3 0 14903(_ent(_in))))
		(_port(_int SPICR_4_CPHA_cdc_to_spi -3 0 14904(_ent(_out))))
		(_port(_int SPICR_5_TXFIFO_cdc_from_axi -3 0 14906(_ent(_in))))
		(_port(_int SPICR_5_TXFIFO_cdc_to_spi -3 0 14907(_ent(_out))))
		(_port(_int SPICR_6_RXFIFO_RST_cdc_from_axi -3 0 14909(_ent(_in))))
		(_port(_int SPICR_6_RXFIFO_RST_cdc_to_spi -3 0 14910(_ent(_out))))
		(_port(_int SPICR_7_SS_cdc_from_axi -3 0 14912(_ent(_in))))
		(_port(_int SPICR_7_SS_cdc_to_spi -3 0 14913(_ent(_out))))
		(_port(_int SPICR_8_TR_INHIBIT_cdc_from_axi -3 0 14915(_ent(_in))))
		(_port(_int SPICR_8_TR_INHIBIT_cdc_to_spi -3 0 14916(_ent(_out))))
		(_port(_int SPICR_9_LSB_cdc_from_axi -3 0 14918(_ent(_in))))
		(_port(_int SPICR_9_LSB_cdc_to_spi -3 0 14919(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14921(_array -3((_dto i 1 i 0)))))
		(_port(_int SPICR_bits_7_8_cdc_from_axi 1 0 14921(_ent(_in))))
		(_port(_int SPICR_bits_7_8_cdc_to_spi 1 0 14922(_ent(_out))))
		(_port(_int SR_3_modf_cdc_from_axi -3 0 14924(_ent(_in))))
		(_port(_int SR_3_modf_cdc_to_spi -3 0 14925(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~12 0 14927(_array -3((_to i 0 c 261)))))
		(_port(_int SPISSR_cdc_from_axi 2 0 14927(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~122 0 14928(_array -3((_to i 0 c 262)))))
		(_port(_int SPISSR_cdc_to_spi 3 0 14928(_ent(_out))))
		(_port(_int spiXfer_done_cdc_to_axi_1 -3 0 14930(_ent(_out))))
		(_port(_int drr_Overrun_int_cdc_from_spi -3 0 14932(_ent(_in))))
		(_port(_int drr_Overrun_int_cdc_to_axi -3 0 14933(_ent(_out))))
		(_sig(_int SPISR_0_CMD_Error_cdc_from_spi_d1 -3 0 14946(_arch(_uni))))
		(_sig(_int SPISR_0_CMD_Error_cdc_from_spi_d2 -3 0 14947(_arch(_uni))))
		(_sig(_int spisel_d1_reg_cdc_from_spi_d1 -3 0 14949(_arch(_uni))))
		(_sig(_int spisel_d1_reg_cdc_from_spi_d2 -3 0 14950(_arch(_uni))))
		(_sig(_int spisel_pulse_cdc_from_spi_d1 -3 0 14952(_arch(_uni))))
		(_sig(_int spisel_pulse_cdc_from_spi_d2 -3 0 14953(_arch(_uni))))
		(_sig(_int spisel_pulse_cdc_from_spi_d3 -3 0 14954(_arch(_uni))))
		(_sig(_int spisel_pulse_cdc_from_spi_d4 -3 0 14955(_arch(_uni))))
		(_sig(_int Mst_N_Slv_mode_cdc_from_spi_d1 -3 0 14956(_arch(_uni))))
		(_sig(_int Mst_N_Slv_mode_cdc_from_spi_d2 -3 0 14957(_arch(_uni))))
		(_sig(_int slave_MODF_strobe_cdc_from_spi_d1 -3 0 14959(_arch(_uni))))
		(_sig(_int slave_MODF_strobe_cdc_from_spi_d2 -3 0 14960(_arch(_uni))))
		(_sig(_int slave_MODF_strobe_cdc_from_spi_d3 -3 0 14961(_arch(_uni))))
		(_sig(_int Slave_MODF_strobe_cdc_from_spi_int_2 -3 0 14962(_arch(_uni))))
		(_sig(_int modf_strobe_cdc_from_spi_d1 -3 0 14964(_arch(_uni))))
		(_sig(_int modf_strobe_cdc_from_spi_d2 -3 0 14965(_arch(_uni))))
		(_sig(_int modf_strobe_cdc_from_spi_d3 -3 0 14966(_arch(_uni))))
		(_sig(_int SPICR_6_RXFIFO_RST_cdc_from_axi_d1 -3 0 14968(_arch(_uni))))
		(_sig(_int SPICR_6_RXFIFO_RST_cdc_from_axi_d2 -3 0 14969(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_cdc_from_axi_d1 -3 0 14971(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_cdc_from_axi_d2 -3 0 14972(_arch(_uni))))
		(_sig(_int reset_RcFIFO_ptr_cdc_from_axi_d1 -3 0 14974(_arch(_uni))))
		(_sig(_int reset_RcFIFO_ptr_cdc_from_axi_d2 -3 0 14975(_arch(_uni))))
		(_sig(_int Rx_FIFO_Empty_cdc_from_axi_d1 -3 0 14977(_arch(_uni))))
		(_sig(_int Rx_FIFO_Empty_cdc_from_axi_d2 -3 0 14978(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_cdc_from_spi_d1 -3 0 14980(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_cdc_from_spi_d2 -3 0 14981(_arch(_uni))))
		(_sig(_int Tx_FIFO_Full_cdc_from_axi_d1 -3 0 14984(_arch(_uni))))
		(_sig(_int Tx_FIFO_Full_cdc_from_axi_d2 -3 0 14985(_arch(_uni))))
		(_sig(_int modf_strobe_cdc_to_axi_d1 -3 0 14987(_arch(_uni))))
		(_sig(_int modf_strobe_cdc_to_axi_d2 -3 0 14988(_arch(_uni))))
		(_sig(_int modf_strobe_cdc_from_spi_int_2 -3 0 14989(_arch(_uni))))
		(_sig(_int spiXfer_done_cdc_from_spi_d1 -3 0 14991(_arch(_uni))))
		(_sig(_int spiXfer_done_cdc_from_spi_d2 -3 0 14992(_arch(_uni))))
		(_sig(_int dtr_underrun_cdc_from_spi_d1 -3 0 14994(_arch(_uni))))
		(_sig(_int dtr_underrun_cdc_from_spi_d2 -3 0 14995(_arch(_uni))))
		(_sig(_int SPICR_0_LOOP_cdc_from_axi_d1 -3 0 14997(_arch(_uni))))
		(_sig(_int SPICR_0_LOOP_cdc_from_axi_d2 -3 0 14998(_arch(_uni))))
		(_sig(_int SPICR_1_SPE_cdc_from_axi_d1 -3 0 15000(_arch(_uni))))
		(_sig(_int SPICR_1_SPE_cdc_from_axi_d2 -3 0 15001(_arch(_uni))))
		(_sig(_int SPICR_2_MST_N_SLV_cdc_from_axi_d1 -3 0 15003(_arch(_uni))))
		(_sig(_int SPICR_2_MST_N_SLV_cdc_from_axi_d2 -3 0 15004(_arch(_uni))))
		(_sig(_int SPICR_3_CPOL_cdc_from_axi_d1 -3 0 15006(_arch(_uni))))
		(_sig(_int SPICR_3_CPOL_cdc_from_axi_d2 -3 0 15007(_arch(_uni))))
		(_sig(_int SPICR_4_CPHA_cdc_from_axi_d1 -3 0 15009(_arch(_uni))))
		(_sig(_int SPICR_4_CPHA_cdc_from_axi_d2 -3 0 15010(_arch(_uni))))
		(_sig(_int SPICR_5_TXFIFO_cdc_from_axi_d1 -3 0 15012(_arch(_uni))))
		(_sig(_int SPICR_5_TXFIFO_cdc_from_axi_d2 -3 0 15013(_arch(_uni))))
		(_sig(_int SPICR_7_SS_cdc_from_axi_d1 -3 0 15015(_arch(_uni))))
		(_sig(_int SPICR_7_SS_cdc_from_axi_d2 -3 0 15016(_arch(_uni))))
		(_sig(_int SPICR_8_TR_INHIBIT_cdc_from_axi_d1 -3 0 15018(_arch(_uni))))
		(_sig(_int SPICR_8_TR_INHIBIT_cdc_from_axi_d2 -3 0 15019(_arch(_uni))))
		(_sig(_int SPICR_9_LSB_cdc_from_axi_d1 -3 0 15021(_arch(_uni))))
		(_sig(_int SPICR_9_LSB_cdc_from_axi_d2 -3 0 15022(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 15024(_array -3((_dto i 1 i 0)))))
		(_sig(_int SPICR_bits_7_8_cdc_from_axi_d1 4 0 15024(_arch(_uni))))
		(_sig(_int SPICR_bits_7_8_cdc_from_axi_d2 4 0 15025(_arch(_uni))))
		(_sig(_int SR_3_modf_cdc_from_axi_d1 -3 0 15027(_arch(_uni))))
		(_sig(_int SR_3_modf_cdc_from_axi_d2 -3 0 15028(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~13 0 15030(_array -3((_to i 0 c 263)))))
		(_sig(_int SPISSR_cdc_from_axi_d1 5 0 15030(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~132 0 15031(_array -3((_to i 0 c 264)))))
		(_sig(_int SPISSR_cdc_from_axi_d2 6 0 15031(_arch(_uni))))
		(_sig(_int rx_fifo_full_int -3 0 15033(_arch(_uni))))
		(_sig(_int RST_RX_FF -3 0 15033(_arch(_uni))))
		(_sig(_int rx_fifo_full_int_2 -3 0 15034(_arch(_uni))))
		(_sig(_int RST_spiXfer_done_FF -3 0 15036(_arch(_uni))))
		(_sig(_int spiXfer_done_d1 -3 0 15037(_arch(_uni))))
		(_sig(_int spiXfer_done_d2 -3 0 15038(_arch(_uni))))
		(_sig(_int spiXfer_done_d3 -3 0 15038(_arch(_uni))))
		(_sig(_int spiXfer_done_cdc_from_spi_int_2 -3 0 15039(_arch(_uni))))
		(_sig(_int spiXfer_done_cdc_from_spi_int -3 0 15040(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_SPISR_cdc_from_spi_d1 -3 0 15042(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_SPISR_cdc_from_spi_d2 -3 0 15043(_arch(_uni))))
		(_sig(_int reset_RX_FIFO_Rst_pulse -3 0 15045(_arch(_uni))))
		(_sig(_int SPICR_RX_FIFO_Rst_en_d1 -3 0 15046(_arch(_uni))))
		(_sig(_int SPICR_RX_FIFO_Rst_en -3 0 15047(_arch(_uni))))
		(_sig(_int spisel_pulse_cdc_from_spi_int_2 -3 0 15048(_arch(_uni))))
		(_sig(_int SPISSR_cdc_from_axi_d1_and_reduce -3 0 15049(_arch(_uni))))
		(_sig(_int drr_Overrun_int_cdc_from_spi_d1 -3 0 15050(_arch(_uni))))
		(_sig(_int drr_Overrun_int_cdc_from_spi_d2 -3 0 15051(_arch(_uni))))
		(_sig(_int drr_Overrun_int_cdc_from_spi_d3 -3 0 15052(_arch(_uni))))
		(_sig(_int drr_Overrun_int_cdc_from_spi_int_2 -3 0 15053(_arch(_uni))))
		(_sig(_int SPICR_RX_FIFO_Rst_en_d2 -3 0 15054(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 15210(_scalar (_to i 0 i 1))))
		(_cnst(_int LOGIC_CHANGE 7 0 15210(_arch((i 1)))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 15211(_scalar (_to i 0 i 6))))
		(_cnst(_int MTBF_STAGES_AXI2S 8 0 15211(_arch((i 3)))))
		(_type(_int ~INTEGER~range~0~to~6~133 0 15212(_scalar (_to i 0 i 6))))
		(_cnst(_int MTBF_STAGES_S2AXI 9 0 15212(_arch((i 4)))))
		(_prcs
			(line__15216(_arch 0 0 15216(_assignment(_trgt(136))(_sens(120)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_misc))(ieee(STD_LOGIC_UNSIGNED))(axi_lite_ipif_v3_0_4(ipif_pkg))(unisim(VCOMPONENTS)))
	(_static
		(2)
	)
	(_model . imp 265 -1)
)
V 000044 55 55054         1580965254281 imp
(_unit VHDL(cross_clk_sync_fifo_0 0 16841(imp 0 16931))
	(_version vde)
	(_time 1580965254282 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code cccb9c989d9bcedbcfcd9dc18a969eca9fca9ec99acbcf)
	(_ent
		(_time 1580965254278)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDR
			(_object
				(_gen(_int INIT -3 1 66343(_ent((i 0)))))
				(_port(_int Q -4 1 66343(_ent (_out))))
				(_port(_int C -4 1 66343(_ent (_in))))
				(_port(_int D -4 1 66343(_ent (_in))))
				(_port(_int R -4 1 66343(_ent (_in))))
			)
		)
	)
	(_generate LOGIC_GENERATION_FDR 0 17139(_if 49)
		(_inst TX_FIFO_EMPTY_SYNC_AXI_2_SPI_1 0 17171(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(Tx_FIFO_Empty_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(Tx_FIFO_Empty_cdc_from_axi_int_2))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst TX_FIFO_EMPTY_SYNC_AXI_2_SPI_2 0 17179(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(Tx_FIFO_Empty_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(Tx_FIFO_Empty_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst TX_FIFO_EMPTY_SYNC_AXI_2_SPI_3 0 17190(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(Tx_FIFO_Empty_cdc_from_axi_d3))
				((C)(EXT_SPI_CLK))
				((D)(Tx_FIFO_Empty_cdc_from_axi_d2))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPISEL_D1_REG_SYNC_SPI_2_AXI_1 0 17202(_comp .unisim.VCOMPONENTS.FDR)
			(_port
				((Q)(spisel_d1_reg_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(spisel_d1_reg_cdc_from_spi))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPISEL_D1_REG_SYNC_SPI_2_AXI_2 0 17209(_comp .unisim.VCOMPONENTS.FDR)
			(_port
				((Q)(spisel_d1_reg_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(spisel_d1_reg_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPISEL_PULSE_SPI_2_AXI_1 0 17230(_comp .unisim.VCOMPONENTS.FDR)
			(_port
				((Q)(spisel_pulse_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(spisel_pulse_cdc_from_spi_int_2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPISEL_PULSE_SPI_2_AXI_2 0 17237(_comp .unisim.VCOMPONENTS.FDR)
			(_port
				((Q)(spisel_pulse_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(spisel_pulse_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPISEL_PULSE_SPI_2_AXI_3 0 17244(_comp .unisim.VCOMPONENTS.FDR)
			(_port
				((Q)(spisel_pulse_cdc_from_spi_d3))
				((C)(Bus2IP_Clk))
				((D)(spisel_pulse_cdc_from_spi_d2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1 0 17265(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(spiXfer_done_d1))
				((C)(Bus2IP_Clk))
				((D)(spiXfer_done_cdc_from_spi_int_2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_2 0 17273(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(spiXfer_done_d2))
				((C)(Bus2IP_Clk))
				((D)(spiXfer_done_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_3 0 17281(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(spiXfer_done_d3))
				((C)(Bus2IP_Clk))
				((D)(spiXfer_done_d2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst MODF_STROBE_SYNC_SPI_cdc_to_AXI_1 0 17303(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(modf_strobe_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(modf_strobe_cdc_from_spi_int_2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst MODF_STROBE_SYNC_SPI_cdc_to_AXI_2 0 17311(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(modf_strobe_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(modf_strobe_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst MODF_STROBE_SYNC_SPI_cdc_to_AXI_3 0 17319(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(modf_strobe_cdc_from_spi_d3))
				((C)(Bus2IP_Clk))
				((D)(modf_strobe_cdc_from_spi_d2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SLAVE_MODF_STROBE_SYNC_SPI_cdc_to_AXI_1 0 17340(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Slave_MODF_strobe_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(Slave_MODF_strobe_cdc_from_spi_int_2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SLAVE_MODF_STROBE_SYNC_SPI_cdc_to_AXI_2 0 17348(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Slave_MODF_strobe_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(Slave_MODF_strobe_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SLAVE_MODF_STROBE_SYNC_SPI_cdc_to_AXI_3 0 17356(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(Slave_MODF_strobe_cdc_from_spi_d3))
				((C)(Bus2IP_Clk))
				((D)(Slave_MODF_strobe_cdc_from_spi_d2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_1 0 17394(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(drr_Overrun_int_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(drr_Overrun_int_cdc_from_spi_int_2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_2 0 17402(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(drr_Overrun_int_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(drr_Overrun_int_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_3 0 17410(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(drr_Overrun_int_cdc_from_spi_d3))
				((C)(Bus2IP_Clk))
				((D)(drr_Overrun_int_cdc_from_spi_d2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst DTR_UNDERRUN_SYNC_SPI_2_AXI_1 0 17420(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(dtr_underrun_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(dtr_underrun_cdc_from_spi))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst DTR_UNDERRUN_SYNC_SPI_2_AXI_2 0 17428(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(dtr_underrun_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(dtr_underrun_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_generate TR_DATA_SYNC_AX2SP_GEN 0 17440(_for 17 )
			(_inst TR_DATA_SYNC_AX2SP_1 0 17446(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(transmit_Data_cdc_from_axi_d1(_object 6)))
					((C)(EXT_SPI_CLK))
					((D)(transmit_Data_cdc_from_axi(_object 6)))
					((R)(Rst_from_axi_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_inst TR_DATA_SYNC_AX2SP_2 0 17454(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(transmit_Data_cdc_from_axi_d2(_object 6)))
					((C)(EXT_SPI_CLK))
					((D)(transmit_Data_cdc_from_axi_d1(_object 6)))
					((R)(Rst_from_axi_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_object
				(_cnst(_int i 17 0 17440(_arch)))
			)
		)
		(_inst SPICR_0_LOOP_AX2S_1 0 17467(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_0_LOOP_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_0_LOOP_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_0_LOOP_AX2S_2 0 17475(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_0_LOOP_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_0_LOOP_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_1_SPE_AX2S_1 0 17487(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_1_SPE_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_1_SPE_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_1_SPE_AX2S_2 0 17495(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_1_SPE_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_1_SPE_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_2_MST_N_SLV_AX2S_1 0 17506(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_2_MST_N_SLV_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_2_MST_N_SLV_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_2_MST_N_SLV_AX2S_2 0 17514(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_2_MST_N_SLV_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_2_MST_N_SLV_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_3_CPOL_AX2S_1 0 17525(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_3_CPOL_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_3_CPOL_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_3_CPOL_AX2S_2 0 17533(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_3_CPOL_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_3_CPOL_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_4_CPHA_AX2S_1 0 17543(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_4_CPHA_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_4_CPHA_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_4_CPHA_AX2S_2 0 17551(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_4_CPHA_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_4_CPHA_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_5_TXFIFO_AX2S_1 0 17561(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_5_TXFIFO_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_5_TXFIFO_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_5_TXFIFO_AX2S_2 0 17569(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_5_TXFIFO_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_5_TXFIFO_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_6_RXFIFO_RST_AX2S_1 0 17579(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_6_RXFIFO_RST_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_6_RXFIFO_RST_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_6_RXFIFO_RST_AX2S_2 0 17587(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_6_RXFIFO_RST_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_6_RXFIFO_RST_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_7_SS_AX2S_1 0 17597(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(SPICR_7_SS_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_7_SS_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_7_SS_AX2S_2 0 17605(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(SPICR_7_SS_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_7_SS_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_8_TR_INHIBIT_AX2S_1 0 17615(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(SPICR_8_TR_INHIBIT_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_8_TR_INHIBIT_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_8_TR_INHIBIT_AX2S_2 0 17623(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(SPICR_8_TR_INHIBIT_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_8_TR_INHIBIT_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_9_LSB_AX2S_1 0 17633(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_9_LSB_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_9_LSB_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SPICR_9_LSB_AX2S_2 0 17641(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SPICR_9_LSB_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SPICR_9_LSB_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_generate SPICR_BITS_7_8_SYNC_GEN 0 17651(_for 18 )
			(_inst SPICR_BITS_7_8_AX2S_1 0 17656(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SPICR_bits_7_8_cdc_from_axi_d1(_object 7)))
					((C)(EXT_SPI_CLK))
					((D)(SPICR_bits_7_8_cdc_from_axi(_object 7)))
					((R)(Rst_from_axi_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_inst SPICR_BITS_7_8_AX2S_2 0 17664(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SPICR_bits_7_8_cdc_from_axi_d2(_object 7)))
					((C)(EXT_SPI_CLK))
					((D)(SPICR_bits_7_8_cdc_from_axi_d1(_object 7)))
					((R)(Rst_from_axi_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_object
				(_cnst(_int i 18 0 17651(_arch)))
			)
		)
		(_inst SR_3_MODF_AX2S_1 0 17676(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SR_3_modf_cdc_from_axi_d1))
				((C)(EXT_SPI_CLK))
				((D)(SR_3_modf_cdc_from_axi))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst SR_3_MODF_AX2S_2 0 17684(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(SR_3_modf_cdc_from_axi_d2))
				((C)(EXT_SPI_CLK))
				((D)(SR_3_modf_cdc_from_axi_d1))
				((R)(Rst_from_axi_cdc_to_spi))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_generate SPISSR_SYNC_GEN 0 17695(_for 19 )
			(_inst SPISSR_AX2S_1 0 17701(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(SPISSR_cdc_from_axi_d1(_object 8)))
					((C)(EXT_SPI_CLK))
					((D)(SPISSR_cdc_from_axi(_object 8)))
					((R)(Rst_from_axi_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 1)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_inst SPISSR_SYNC_AXI_2_SPI_2 0 17709(_comp .unisim.VCOMPONENTS.FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(SPISSR_cdc_from_axi_d2(_object 8)))
					((C)(EXT_SPI_CLK))
					((D)(SPISSR_cdc_from_axi_d1(_object 8)))
					((R)(Rst_from_axi_cdc_to_spi))
				)
				(_use(_ent unisim FDR)
					(_gen
						((INIT)((i 1)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((R)(R))
						((D)(D))
					)
				)
			)
			(_object
				(_cnst(_int i 19 0 17695(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~{C_NUM_TRANSFER_BITS-1}~13 0 17440(_scalar (_to i 0 c 50))))
			(_type(_int ~INTEGER~range~1~downto~0~13 0 17651(_scalar (_dto i 1 i 0))))
			(_type(_int ~INTEGER~range~0~to~C_NUM_SS_BITS-1~13 0 17695(_scalar (_to i 0 c 51))))
			(_prcs
				(line__17140(_arch 0 0 17140(_assignment(_alias((tx_empty_signal_handshake_gnt)(_string \"0"\)))(_trgt(5)))))
				(TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI(_arch 1 0 17142(_prcs(_trgt(97)(98))(_sens(1)(97)(2)(8))(_dssslsensitivity 1))))
				(line__17156(_arch 2 0 17156(_assignment(_alias((Tx_FIFO_Empty_SPISR_cdc_to_axi)(Tx_FIFO_Empty_SPISR_cdc_from_spi_d2)))(_simpleassign BUF)(_trgt(9))(_sens(98)))))
				(TX_FIFO_EMPTY_STRETCH_1(_arch 3 0 17159(_prcs(_trgt(112))(_sens(0)(112)(3)(6))(_dssslsensitivity 1))))
				(line__17199(_arch 4 0 17199(_assignment(_trgt(7))(_sens(96)(113)))))
				(line__17217(_arch 5 0 17217(_assignment(_alias((spisel_d1_reg_cdc_to_axi)(spisel_d1_reg_cdc_from_spi_d2)))(_simpleassign BUF)(_trgt(11))(_sens(55)))))
				(SPISEL_PULSE_STRETCH_1(_arch 6 0 17219(_prcs(_trgt(111))(_sens(0)(111)(3)(12))(_dssslsensitivity 1))))
				(line__17251(_arch 7 0 17251(_assignment(_trgt(13))(_sens(71)(72)))))
				(SPI_XFER_DONE_STRETCH_1(_arch 8 0 17253(_prcs(_trgt(107))(_sens(0)(107)(3)(14))(_dssslsensitivity 1))))
				(line__17289(_arch 9 0 17289(_assignment(_trgt(15))(_sens(109)(110)))))
				(MODF_STROBE_STRETCH_1(_arch 10 0 17292(_prcs(_trgt(116))(_sens(0)(116)(3)(16))(_dssslsensitivity 1))))
				(line__17327(_arch 11 0 17327(_assignment(_trgt(17))(_sens(59)(60)))))
				(SLAVE_MODF_STROBE_STRETCH_1(_arch 12 0 17329(_prcs(_trgt(115))(_sens(0)(115)(3)(18))(_dssslsensitivity 1))))
				(line__17364(_arch 13 0 17364(_assignment(_trgt(19))(_sens(62)(63)))))
				(RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P(_arch 14 0 17370(_prcs(_trgt(64)(65))(_sens(1)(64)(20))(_dssslsensitivity 1))))
				(line__17380(_arch 15 0 17380(_assignment(_trgt(21))(_sens(65)))))
				(DRR_OVERRUN_STRETCH_1(_arch 16 0 17382(_prcs(_trgt(114))(_sens(0)(114)(3)(22))(_dssslsensitivity 1))))
				(line__17418(_arch 17 0 17418(_assignment(_trgt(23))(_sens(100)(101)))))
				(line__17437(_arch 18 0 17437(_assignment(_alias((dtr_underrun_cdc_to_axi)(dtr_underrun_cdc_from_spi_d2)))(_simpleassign BUF)(_trgt(25))(_sens(67)))))
				(line__17464(_arch 19 0 17464(_assignment(_trgt(27))(_sens(69)))))
				(line__17484(_arch 20 0 17484(_assignment(_alias((SPICR_0_LOOP_cdc_to_spi)(SPICR_0_LOOP_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(29))(_sens(74)))))
				(line__17503(_arch 21 0 17503(_assignment(_alias((SPICR_1_SPE_cdc_to_spi)(SPICR_1_SPE_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(31))(_sens(76)))))
				(line__17522(_arch 22 0 17522(_assignment(_alias((SPICR_2_MST_N_SLV_cdc_to_spi)(SPICR_2_MST_N_SLV_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(33))(_sens(78)))))
				(line__17541(_arch 23 0 17541(_assignment(_alias((SPICR_3_CPOL_cdc_to_spi)(SPICR_3_CPOL_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(35))(_sens(80)))))
				(line__17559(_arch 24 0 17559(_assignment(_alias((SPICR_4_CPHA_cdc_to_spi)(SPICR_4_CPHA_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(37))(_sens(82)))))
				(line__17577(_arch 25 0 17577(_assignment(_alias((SPICR_5_TXFIFO_cdc_to_spi)(SPICR_5_TXFIFO_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(39))(_sens(84)))))
				(line__17595(_arch 26 0 17595(_assignment(_alias((SPICR_6_RXFIFO_RST_cdc_to_spi)(SPICR_6_RXFIFO_RST_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(41))(_sens(94)))))
				(line__17613(_arch 27 0 17613(_assignment(_alias((SPICR_7_SS_cdc_to_spi)(SPICR_7_SS_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(43))(_sens(86)))))
				(line__17631(_arch 28 0 17631(_assignment(_alias((SPICR_8_TR_INHIBIT_cdc_to_spi)(SPICR_8_TR_INHIBIT_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(45))(_sens(88)))))
				(line__17649(_arch 29 0 17649(_assignment(_alias((SPICR_9_LSB_cdc_to_spi)(SPICR_9_LSB_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(47))(_sens(90)))))
				(line__17674(_arch 30 0 17674(_assignment(_alias((SPICR_bits_7_8_cdc_to_spi)(SPICR_bits_7_8_cdc_from_axi_d2)))(_trgt(49))(_sens(92)))))
				(line__17692(_arch 31 0 17692(_assignment(_alias((SR_3_modf_cdc_to_spi)(SR_3_modf_cdc_from_axi_d2)))(_simpleassign BUF)(_trgt(51))(_sens(104)))))
				(line__17719(_arch 32 0 17719(_assignment(_trgt(53))(_sens(106)))))
			)
		)
	)
	(_generate LOGIC_GENERATION_CDC 0 17726(_if 52)
		(_inst TX_FIFO_EMPTY_FOR_SPISR_SYNC_SPI_2_AXI_CDC 0 17811(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 53))
				((C_RESET_STATE)(_code 54))
				((C_SINGLE_BIT)(_code 55))
				((C_FLOP_INPUT)(_code 56))
				((C_VECTOR_WIDTH)(_code 57))
				((C_MTBF_STAGES)(_code 58))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(Tx_FIFO_Empty_SPISR_cdc_from_spi))
				((prmry_vect_in)(_code 59))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(Tx_FIFO_Empty_SPISR_cdc_to_axi))
			)
		)
		(_inst TX_FIFO_EMPTY_HANDSHAKE_REQ_AXI_2_SPI_CDC 0 17890(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 60))
				((C_RESET_STATE)(_code 61))
				((C_SINGLE_BIT)(_code 62))
				((C_FLOP_INPUT)(_code 63))
				((C_VECTOR_WIDTH)(_code 64))
				((C_MTBF_STAGES)(_code 65))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(tx_empty_signal_handshake_req))
				((prmry_vect_in)(_code 66))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(Tx_FIFO_Empty_cdc_to_spi_i))
			)
		)
		(_inst TX_FIFO_EMPTY_HANDSHAKE_GNT_SPI_2_AXI_CDC 0 17912(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 67))
				((C_RESET_STATE)(_code 68))
				((C_SINGLE_BIT)(_code 69))
				((C_FLOP_INPUT)(_code 70))
				((C_VECTOR_WIDTH)(_code 71))
				((C_MTBF_STAGES)(_code 72))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(Tx_FIFO_Empty_cdc_to_spi_i))
				((prmry_vect_in)(_code 73))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(tx_empty_signal_handshake_gnt))
			)
		)
		(_inst SPISEL_D1_REG_SYNC_SPI_2_AXI_1_CDC 0 17939(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 74))
				((C_RESET_STATE)(_code 75))
				((C_SINGLE_BIT)(_code 76))
				((C_FLOP_INPUT)(_code 77))
				((C_VECTOR_WIDTH)(_code 78))
				((C_MTBF_STAGES)(_code 79))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(spisel_d1_reg_cdc_from_spi))
				((prmry_vect_in)(_code 80))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(spisel_d1_reg_cdc_to_axi))
			)
		)
		(_inst SPISEL_PULSE_SPI_2_AXI_1_CDC 0 17974(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 81))
				((C_RESET_STATE)(_code 82))
				((C_SINGLE_BIT)(_code 83))
				((C_FLOP_INPUT)(_code 84))
				((C_VECTOR_WIDTH)(_code 85))
				((C_MTBF_STAGES)(_code 86))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(spisel_pulse_cdc_from_spi_int_2))
				((prmry_vect_in)(_code 87))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(spisel_pulse_cdc_from_spi_d2))
			)
		)
		(_inst SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC 0 18018(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 88))
				((C_RESET_STATE)(_code 89))
				((C_SINGLE_BIT)(_code 90))
				((C_FLOP_INPUT)(_code 91))
				((C_VECTOR_WIDTH)(_code 92))
				((C_MTBF_STAGES)(_code 93))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(spiXfer_done_cdc_from_spi_int_2))
				((prmry_vect_in)(_code 94))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(spiXfer_done_d2))
			)
		)
		(_inst MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC 0 18064(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 95))
				((C_RESET_STATE)(_code 96))
				((C_SINGLE_BIT)(_code 97))
				((C_FLOP_INPUT)(_code 98))
				((C_VECTOR_WIDTH)(_code 99))
				((C_MTBF_STAGES)(_code 100))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(modf_strobe_cdc_from_spi_int_2))
				((prmry_vect_in)(_code 101))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(modf_strobe_cdc_from_spi_d2))
			)
		)
		(_inst SLAVE_MODF_STROBE_SYNC_SPI_cdc_to_AXI_1_CDC 0 18109(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 102))
				((C_RESET_STATE)(_code 103))
				((C_SINGLE_BIT)(_code 104))
				((C_FLOP_INPUT)(_code 105))
				((C_VECTOR_WIDTH)(_code 106))
				((C_MTBF_STAGES)(_code 107))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(Slave_MODF_strobe_cdc_from_spi_int_2))
				((prmry_vect_in)(_code 108))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(Slave_MODF_strobe_cdc_from_spi_d2))
			)
		)
		(_inst RECEIVE_DATA_SYNC_SPI_cdc_to_AXI_P_CDC 0 18142(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 109))
				((C_RESET_STATE)(_code 110))
				((C_SINGLE_BIT)(_code 111))
				((C_FLOP_INPUT)(_code 112))
				((C_VECTOR_WIDTH)(_code 113))
				((C_MTBF_STAGES)(_code 114))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(_code 115))
				((prmry_vect_in)(receive_Data_cdc_from_spi))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_vect_out)(receive_Data_cdc_to_axi))
			)
		)
		(_inst DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_1 0 18174(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(drr_Overrun_int_cdc_from_spi_d1))
				((C)(Bus2IP_Clk))
				((D)(drr_Overrun_int_cdc_from_spi_int_2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_2 0 18182(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(drr_Overrun_int_cdc_from_spi_d2))
				((C)(Bus2IP_Clk))
				((D)(drr_Overrun_int_cdc_from_spi_d1))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_3 0 18190(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(drr_Overrun_int_cdc_from_spi_d3))
				((C)(Bus2IP_Clk))
				((D)(drr_Overrun_int_cdc_from_spi_d2))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst DRR_OVERRUN_SYNC_SPI_cdc_to_AXI_4 0 18198(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(drr_Overrun_int_cdc_from_spi_d4))
				((C)(Bus2IP_Clk))
				((D)(drr_Overrun_int_cdc_from_spi_d3))
				((R)(Soft_Reset_op))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst DTR_UNDERRUN_SYNC_SPI_2_AXI_1_CDC 0 18213(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 116))
				((C_RESET_STATE)(_code 117))
				((C_SINGLE_BIT)(_code 118))
				((C_FLOP_INPUT)(_code 119))
				((C_VECTOR_WIDTH)(_code 120))
				((C_MTBF_STAGES)(_code 121))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(Rst_from_axi_cdc_to_spi))
				((prmry_in)(dtr_underrun_cdc_from_spi))
				((prmry_vect_in)(_code 122))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(Soft_Reset_op))
				((scndry_out)(dtr_underrun_cdc_to_axi))
			)
		)
		(_inst SPICR_0_LOOP_AX2S_1_CDC 0 18234(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 123))
				((C_RESET_STATE)(_code 124))
				((C_SINGLE_BIT)(_code 125))
				((C_FLOP_INPUT)(_code 126))
				((C_VECTOR_WIDTH)(_code 127))
				((C_MTBF_STAGES)(_code 128))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_0_LOOP_cdc_from_axi))
				((prmry_vect_in)(_code 129))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(SPICR_0_LOOP_cdc_to_spi))
			)
		)
		(_inst SPICR_1_SPE_AX2S_1_CDC 0 18255(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 130))
				((C_RESET_STATE)(_code 131))
				((C_SINGLE_BIT)(_code 132))
				((C_FLOP_INPUT)(_code 133))
				((C_VECTOR_WIDTH)(_code 134))
				((C_MTBF_STAGES)(_code 135))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_1_SPE_cdc_from_axi))
				((prmry_vect_in)(_code 136))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(SPICR_1_SPE_cdc_to_spi))
			)
		)
		(_inst SPICR_2_MST_N_SLV_AX2S_1_CDC 0 18277(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 137))
				((C_RESET_STATE)(_code 138))
				((C_SINGLE_BIT)(_code 139))
				((C_FLOP_INPUT)(_code 140))
				((C_VECTOR_WIDTH)(_code 141))
				((C_MTBF_STAGES)(_code 142))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_2_MST_N_SLV_cdc_from_axi))
				((prmry_vect_in)(_code 143))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(SPICR_2_MST_N_SLV_cdc_to_spi))
			)
		)
		(_inst SPICR_3_CPOL_AX2S_1_CDC 0 18298(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 144))
				((C_RESET_STATE)(_code 145))
				((C_SINGLE_BIT)(_code 146))
				((C_FLOP_INPUT)(_code 147))
				((C_VECTOR_WIDTH)(_code 148))
				((C_MTBF_STAGES)(_code 149))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_3_CPOL_cdc_from_axi))
				((prmry_vect_in)(_code 150))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(SPICR_3_CPOL_cdc_to_spi))
			)
		)
		(_inst SPICR_4_CPHA_AX2S_1_CDC 0 18319(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 151))
				((C_RESET_STATE)(_code 152))
				((C_SINGLE_BIT)(_code 153))
				((C_FLOP_INPUT)(_code 154))
				((C_VECTOR_WIDTH)(_code 155))
				((C_MTBF_STAGES)(_code 156))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_4_CPHA_cdc_from_axi))
				((prmry_vect_in)(_code 157))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(SPICR_4_CPHA_cdc_to_spi))
			)
		)
		(_inst SPICR_5_TXFIFO_AX2S_1_CDC 0 18340(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 158))
				((C_RESET_STATE)(_code 159))
				((C_SINGLE_BIT)(_code 160))
				((C_FLOP_INPUT)(_code 161))
				((C_VECTOR_WIDTH)(_code 162))
				((C_MTBF_STAGES)(_code 163))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_5_TXFIFO_cdc_from_axi))
				((prmry_vect_in)(_code 164))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(SPICR_5_TXFIFO_cdc_to_spi))
			)
		)
		(_inst SPICR_6_RXFIFO_RST_AX2S_1_CDC 0 18361(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 165))
				((C_RESET_STATE)(_code 166))
				((C_SINGLE_BIT)(_code 167))
				((C_FLOP_INPUT)(_code 168))
				((C_VECTOR_WIDTH)(_code 169))
				((C_MTBF_STAGES)(_code 170))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_6_RXFIFO_RST_cdc_from_axi))
				((prmry_vect_in)(_code 171))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(SPICR_6_RXFIFO_RST_cdc_to_spi))
			)
		)
		(_inst SPICR_7_SS_AX2S_1_CDC 0 18383(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 172))
				((C_RESET_STATE)(_code 173))
				((C_SINGLE_BIT)(_code 174))
				((C_FLOP_INPUT)(_code 175))
				((C_VECTOR_WIDTH)(_code 176))
				((C_MTBF_STAGES)(_code 177))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_7_SS_cdc_from_axi))
				((prmry_vect_in)(_code 178))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(SPICR_7_SS_cdc_to_spi))
			)
		)
		(_inst SPICR_8_TR_INHIBIT_AX2S_1_CDC 0 18404(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 179))
				((C_RESET_STATE)(_code 180))
				((C_SINGLE_BIT)(_code 181))
				((C_FLOP_INPUT)(_code 182))
				((C_VECTOR_WIDTH)(_code 183))
				((C_MTBF_STAGES)(_code 184))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_8_TR_INHIBIT_cdc_from_axi))
				((prmry_vect_in)(_code 185))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(SPICR_8_TR_INHIBIT_cdc_to_spi))
			)
		)
		(_inst SPICR_9_LSB_AX2S_1_CDC 0 18425(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 186))
				((C_RESET_STATE)(_code 187))
				((C_SINGLE_BIT)(_code 188))
				((C_FLOP_INPUT)(_code 189))
				((C_VECTOR_WIDTH)(_code 190))
				((C_MTBF_STAGES)(_code 191))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SPICR_9_LSB_cdc_from_axi))
				((prmry_vect_in)(_code 192))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(SPICR_9_LSB_cdc_to_spi))
			)
		)
		(_inst TR_DATA_SYNC_AX2SP_GEN_CDC 0 18446(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 193))
				((C_RESET_STATE)(_code 194))
				((C_SINGLE_BIT)(_code 195))
				((C_FLOP_INPUT)(_code 196))
				((C_VECTOR_WIDTH)(_code 197))
				((C_MTBF_STAGES)(_code 198))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(_code 199))
				((prmry_vect_in)(transmit_Data_cdc_from_axi))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_vect_out)(transmit_Data_cdc_to_spi))
			)
		)
		(_inst SR_3_MODF_AX2S_1_CDC 0 18467(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 200))
				((C_RESET_STATE)(_code 201))
				((C_SINGLE_BIT)(_code 202))
				((C_FLOP_INPUT)(_code 203))
				((C_VECTOR_WIDTH)(_code 204))
				((C_MTBF_STAGES)(_code 205))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(SR_3_modf_cdc_from_axi))
				((prmry_vect_in)(_code 206))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_out)(SR_3_modf_cdc_to_spi))
			)
		)
		(_inst SPISSR_SYNC_GEN_CDC 0 18488(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 207))
				((C_RESET_STATE)(_code 208))
				((C_SINGLE_BIT)(_code 209))
				((C_FLOP_INPUT)(_code 210))
				((C_VECTOR_WIDTH)(_code 211))
				((C_MTBF_STAGES)(_code 212))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(Soft_Reset_op))
				((prmry_in)(_code 213))
				((prmry_vect_in)(SPISSR_cdc_from_axi))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(Rst_from_axi_cdc_to_spi))
				((scndry_vect_out)(SPISSR_cdc_to_spi))
			)
		)
		(_generate SPICR_BITS_7_8_SYNC_GEN_CDC 0 18511(_for 20 )
			(_inst SPICR_BITS_7_8_AX2S_1_CDC 0 18515(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 214))
					((C_RESET_STATE)(_code 215))
					((C_SINGLE_BIT)(_code 216))
					((C_FLOP_INPUT)(_code 217))
					((C_VECTOR_WIDTH)(_code 218))
					((C_MTBF_STAGES)(_code 219))
				)
				(_port
					((prmry_aclk)(Bus2IP_Clk))
					((prmry_resetn)(Soft_Reset_op))
					((prmry_in)(SPICR_bits_7_8_cdc_from_axi(_object 9)))
					((prmry_vect_in)(_code 220))
					((scndry_aclk)(EXT_SPI_CLK))
					((scndry_resetn)(Rst_from_axi_cdc_to_spi))
					((scndry_out)(SPICR_bits_7_8_cdc_from_axi_d2(_object 9)))
				)
			)
			(_object
				(_cnst(_int i 20 0 18511(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~1~downto~0~1329 0 18511(_scalar (_dto i 1 i 0))))
			(_prcs
				(line__17886(_arch 33 0 17886(_assignment(_alias((Tx_FIFO_Empty_cdc_to_spi)(Tx_FIFO_Empty_cdc_to_spi_i)))(_simpleassign BUF)(_trgt(7))(_sens(117)))))
				(SPISEL_PULSE_STRETCH_1_CDC(_arch 34 0 17960(_prcs(_trgt(111))(_sens(0)(111)(3)(12))(_dssslsensitivity 1))))
				(SPISEL_PULSE_STRETCH_1(_arch 35 0 17993(_prcs(_trgt(72))(_sens(1)(71))(_dssslsensitivity 1))))
				(line__18002(_arch 36 0 18002(_assignment(_trgt(13))(_sens(71)(72)))))
				(SPI_XFER_DONE_STRETCH_1_CDC(_arch 37 0 18004(_prcs(_trgt(107))(_sens(0)(107)(3)(14))(_dssslsensitivity 1))))
				(SPI_XFER_DONE_STRETCH_1(_arch 38 0 18038(_prcs(_trgt(110))(_sens(1)(109))(_dssslsensitivity 1))))
				(line__18046(_arch 39 0 18046(_assignment(_trgt(15))(_sens(109)(110)))))
				(MODF_STROBE_STRETCH_1_CDC(_arch 40 0 18049(_prcs(_trgt(116))(_sens(0)(116)(3)(16))(_dssslsensitivity 1))))
				(MODF_STROBE_STRETCH_1(_arch 41 0 18084(_prcs(_trgt(60))(_sens(1)(59))(_dssslsensitivity 1))))
				(line__18092(_arch 42 0 18092(_assignment(_trgt(17))(_sens(59)(60)))))
				(SLAVE_MODF_STROBE_STRETCH_1_CDC(_arch 43 0 18095(_prcs(_trgt(115))(_sens(0)(115)(3)(18))(_dssslsensitivity 1))))
				(SLAVE_MODF_STROBE_STRETCH_1(_arch 44 0 18129(_prcs(_trgt(63))(_sens(1)(62))(_dssslsensitivity 1))))
				(line__18138(_arch 45 0 18138(_assignment(_trgt(19))(_sens(62)(63)))))
				(DRR_OVERRUN_STRETCH_1(_arch 46 0 18162(_prcs(_trgt(114))(_sens(0)(114)(3)(22))(_dssslsensitivity 1))))
				(line__18206(_arch 47 0 18206(_assignment(_trgt(23))(_sens(101)(102)))))
				(line__18536(_arch 48 0 18536(_assignment(_alias((SPICR_bits_7_8_cdc_to_spi)(SPICR_bits_7_8_cdc_from_axi_d2)))(_trgt(49))(_sens(92)))))
			)
		)
	)
	(_object
		(_gen(_int C_NUM_TRANSFER_BITS -1 0 16843(_ent gms)))
		(_gen(_int Async_Clk -1 0 16844(_ent gms)))
		(_gen(_int C_NUM_SS_BITS -1 0 16845(_ent gms)))
		(_port(_int EXT_SPI_CLK -2 0 16849(_ent(_in)(_event))))
		(_port(_int Bus2IP_Clk -2 0 16850(_ent(_in)(_event))))
		(_port(_int Soft_Reset_op -2 0 16851(_ent(_in))))
		(_port(_int Rst_from_axi_cdc_to_spi -2 0 16852(_ent(_in))))
		(_port(_int tx_empty_signal_handshake_req -2 0 16854(_ent(_in))))
		(_port(_int tx_empty_signal_handshake_gnt -2 0 16855(_ent(_out))))
		(_port(_int Tx_FIFO_Empty_cdc_from_axi -2 0 16856(_ent(_in))))
		(_port(_int Tx_FIFO_Empty_cdc_to_spi -2 0 16857(_ent(_out))))
		(_port(_int Tx_FIFO_Empty_SPISR_cdc_from_spi -2 0 16859(_ent(_in))))
		(_port(_int Tx_FIFO_Empty_SPISR_cdc_to_axi -2 0 16860(_ent(_out))))
		(_port(_int spisel_d1_reg_cdc_from_spi -2 0 16862(_ent(_in))))
		(_port(_int spisel_d1_reg_cdc_to_axi -2 0 16863(_ent(_out))))
		(_port(_int spisel_pulse_cdc_from_spi -2 0 16865(_ent(_in))))
		(_port(_int spisel_pulse_cdc_to_axi -2 0 16866(_ent(_out))))
		(_port(_int spiXfer_done_cdc_from_spi -2 0 16868(_ent(_in))))
		(_port(_int spiXfer_done_cdc_to_axi -2 0 16869(_ent(_out))))
		(_port(_int modf_strobe_cdc_from_spi -2 0 16871(_ent(_in))))
		(_port(_int modf_strobe_cdc_to_axi -2 0 16872(_ent(_out))))
		(_port(_int Slave_MODF_strobe_cdc_from_spi -2 0 16874(_ent(_in))))
		(_port(_int Slave_MODF_strobe_cdc_to_axi -2 0 16875(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~12 0 16877(_array -2((_to i 0 c 221)))))
		(_port(_int receive_Data_cdc_from_spi 0 0 16877(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~122 0 16878(_array -2((_to i 0 c 222)))))
		(_port(_int receive_Data_cdc_to_axi 1 0 16878(_ent(_out))))
		(_port(_int drr_Overrun_int_cdc_from_spi -2 0 16880(_ent(_in))))
		(_port(_int drr_Overrun_int_cdc_to_axi -2 0 16881(_ent(_out))))
		(_port(_int dtr_underrun_cdc_from_spi -2 0 16883(_ent(_in))))
		(_port(_int dtr_underrun_cdc_to_axi -2 0 16884(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~124 0 16886(_array -2((_to i 0 c 223)))))
		(_port(_int transmit_Data_cdc_from_axi 2 0 16886(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~126 0 16887(_array -2((_to i 0 c 224)))))
		(_port(_int transmit_Data_cdc_to_spi 3 0 16887(_ent(_out))))
		(_port(_int SPICR_0_LOOP_cdc_from_axi -2 0 16889(_ent(_in))))
		(_port(_int SPICR_0_LOOP_cdc_to_spi -2 0 16890(_ent(_out))))
		(_port(_int SPICR_1_SPE_cdc_from_axi -2 0 16892(_ent(_in))))
		(_port(_int SPICR_1_SPE_cdc_to_spi -2 0 16893(_ent(_out))))
		(_port(_int SPICR_2_MST_N_SLV_cdc_from_axi -2 0 16895(_ent(_in))))
		(_port(_int SPICR_2_MST_N_SLV_cdc_to_spi -2 0 16896(_ent(_out))))
		(_port(_int SPICR_3_CPOL_cdc_from_axi -2 0 16898(_ent(_in))))
		(_port(_int SPICR_3_CPOL_cdc_to_spi -2 0 16899(_ent(_out))))
		(_port(_int SPICR_4_CPHA_cdc_from_axi -2 0 16901(_ent(_in))))
		(_port(_int SPICR_4_CPHA_cdc_to_spi -2 0 16902(_ent(_out))))
		(_port(_int SPICR_5_TXFIFO_cdc_from_axi -2 0 16904(_ent(_in))))
		(_port(_int SPICR_5_TXFIFO_cdc_to_spi -2 0 16905(_ent(_out))))
		(_port(_int SPICR_6_RXFIFO_RST_cdc_from_axi -2 0 16907(_ent(_in))))
		(_port(_int SPICR_6_RXFIFO_RST_cdc_to_spi -2 0 16908(_ent(_out))))
		(_port(_int SPICR_7_SS_cdc_from_axi -2 0 16910(_ent(_in))))
		(_port(_int SPICR_7_SS_cdc_to_spi -2 0 16911(_ent(_out))))
		(_port(_int SPICR_8_TR_INHIBIT_cdc_from_axi -2 0 16913(_ent(_in))))
		(_port(_int SPICR_8_TR_INHIBIT_cdc_to_spi -2 0 16914(_ent(_out))))
		(_port(_int SPICR_9_LSB_cdc_from_axi -2 0 16916(_ent(_in))))
		(_port(_int SPICR_9_LSB_cdc_to_spi -2 0 16917(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16919(_array -2((_dto i 1 i 0)))))
		(_port(_int SPICR_bits_7_8_cdc_from_axi 4 0 16919(_ent(_in))))
		(_port(_int SPICR_bits_7_8_cdc_to_spi 4 0 16920(_ent(_out))))
		(_port(_int SR_3_modf_cdc_from_axi -2 0 16922(_ent(_in))))
		(_port(_int SR_3_modf_cdc_to_spi -2 0 16923(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~12 0 16925(_array -2((_to i 0 c 225)))))
		(_port(_int SPISSR_cdc_from_axi 5 0 16925(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~128 0 16926(_array -2((_to i 0 c 226)))))
		(_port(_int SPISSR_cdc_to_spi 6 0 16926(_ent(_out))))
		(_sig(_int spisel_d1_reg_cdc_from_spi_d1 -2 0 16941(_arch(_uni))))
		(_sig(_int spisel_d1_reg_cdc_from_spi_d2 -2 0 16942(_arch(_uni))))
		(_sig(_int spiXfer_done_cdc_from_spi_d1 -2 0 16943(_arch(_uni))))
		(_sig(_int spiXfer_done_cdc_from_spi_d2 -2 0 16944(_arch(_uni))))
		(_sig(_int modf_strobe_cdc_from_spi_d1 -2 0 16945(_arch(_uni))))
		(_sig(_int modf_strobe_cdc_from_spi_d2 -2 0 16946(_arch(_uni))))
		(_sig(_int modf_strobe_cdc_from_spi_d3 -2 0 16947(_arch(_uni))))
		(_sig(_int Slave_MODF_strobe_cdc_from_spi_d1 -2 0 16948(_arch(_uni))))
		(_sig(_int Slave_MODF_strobe_cdc_from_spi_d2 -2 0 16949(_arch(_uni))))
		(_sig(_int Slave_MODF_strobe_cdc_from_spi_d3 -2 0 16950(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~13 0 16951(_array -2((_to i 0 c 227)))))
		(_sig(_int receive_Data_cdc_from_spi_d1 7 0 16951(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~132 0 16952(_array -2((_to i 0 c 228)))))
		(_sig(_int receive_Data_cdc_from_spi_d2 8 0 16952(_arch(_uni))))
		(_sig(_int dtr_underrun_cdc_from_spi_d1 -2 0 16953(_arch(_uni))))
		(_sig(_int dtr_underrun_cdc_from_spi_d2 -2 0 16954(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~134 0 16955(_array -2((_to i 0 c 229)))))
		(_sig(_int transmit_Data_cdc_from_axi_d1 9 0 16955(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~136 0 16956(_array -2((_to i 0 c 230)))))
		(_sig(_int transmit_Data_cdc_from_axi_d2 10 0 16956(_arch(_uni))))
		(_sig(_int spisel_pulse_cdc_from_spi_d1 -2 0 16958(_arch(_uni))))
		(_sig(_int spisel_pulse_cdc_from_spi_d2 -2 0 16959(_arch(_uni))))
		(_sig(_int spisel_pulse_cdc_from_spi_d3 -2 0 16960(_arch(_uni))))
		(_sig(_int SPICR_0_LOOP_cdc_from_axi_d1 -2 0 16962(_arch(_uni))))
		(_sig(_int SPICR_0_LOOP_cdc_from_axi_d2 -2 0 16963(_arch(_uni))))
		(_sig(_int SPICR_1_SPE_cdc_from_axi_d1 -2 0 16965(_arch(_uni))))
		(_sig(_int SPICR_1_SPE_cdc_from_axi_d2 -2 0 16966(_arch(_uni))))
		(_sig(_int SPICR_2_MST_N_SLV_cdc_from_axi_d1 -2 0 16968(_arch(_uni))))
		(_sig(_int SPICR_2_MST_N_SLV_cdc_from_axi_d2 -2 0 16969(_arch(_uni))))
		(_sig(_int SPICR_3_CPOL_cdc_from_axi_d1 -2 0 16971(_arch(_uni))))
		(_sig(_int SPICR_3_CPOL_cdc_from_axi_d2 -2 0 16972(_arch(_uni))))
		(_sig(_int SPICR_4_CPHA_cdc_from_axi_d1 -2 0 16974(_arch(_uni))))
		(_sig(_int SPICR_4_CPHA_cdc_from_axi_d2 -2 0 16975(_arch(_uni))))
		(_sig(_int SPICR_5_TXFIFO_cdc_from_axi_d1 -2 0 16977(_arch(_uni))))
		(_sig(_int SPICR_5_TXFIFO_cdc_from_axi_d2 -2 0 16978(_arch(_uni))))
		(_sig(_int SPICR_7_SS_cdc_from_axi_d1 -2 0 16980(_arch(_uni))))
		(_sig(_int SPICR_7_SS_cdc_from_axi_d2 -2 0 16981(_arch(_uni))))
		(_sig(_int SPICR_8_TR_INHIBIT_cdc_from_axi_d1 -2 0 16983(_arch(_uni))))
		(_sig(_int SPICR_8_TR_INHIBIT_cdc_from_axi_d2 -2 0 16984(_arch(_uni))))
		(_sig(_int SPICR_9_LSB_cdc_from_axi_d1 -2 0 16986(_arch(_uni))))
		(_sig(_int SPICR_9_LSB_cdc_from_axi_d2 -2 0 16987(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16989(_array -2((_dto i 1 i 0)))))
		(_sig(_int SPICR_bits_7_8_cdc_from_axi_d1 11 0 16989(_arch(_uni))))
		(_sig(_int SPICR_bits_7_8_cdc_from_axi_d2 11 0 16990(_arch(_uni))))
		(_sig(_int SPICR_6_RXFIFO_RST_cdc_from_axi_d1 -2 0 16992(_arch(_uni))))
		(_sig(_int SPICR_6_RXFIFO_RST_cdc_from_axi_d2 -2 0 16993(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_cdc_from_axi_d1 -2 0 16995(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_cdc_from_axi_d2 -2 0 16996(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_SPISR_cdc_from_spi_d1 -2 0 16997(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_SPISR_cdc_from_spi_d2 -2 0 16998(_arch(_uni))))
		(_sig(_int drr_Overrun_int_cdc_from_spi_d1 -2 0 17000(_arch(_uni))))
		(_sig(_int drr_Overrun_int_cdc_from_spi_d2 -2 0 17001(_arch(_uni))))
		(_sig(_int drr_Overrun_int_cdc_from_spi_d3 -2 0 17002(_arch(_uni))))
		(_sig(_int drr_Overrun_int_cdc_from_spi_d4 -2 0 17003(_arch(_uni))))
		(_sig(_int SR_3_modf_cdc_from_axi_d1 -2 0 17005(_arch(_uni))))
		(_sig(_int SR_3_modf_cdc_from_axi_d2 -2 0 17006(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~13 0 17007(_array -2((_to i 0 c 231)))))
		(_sig(_int SPISSR_cdc_from_axi_d1 12 0 17007(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~138 0 17008(_array -2((_to i 0 c 232)))))
		(_sig(_int SPISSR_cdc_from_axi_d2 13 0 17008(_arch(_uni))))
		(_sig(_int spiXfer_done_cdc_from_spi_int_2 -2 0 17009(_arch(_uni))))
		(_sig(_int spiXfer_done_d1 -2 0 17010(_arch(_uni))))
		(_sig(_int spiXfer_done_d2 -2 0 17011(_arch(_uni))))
		(_sig(_int spiXfer_done_d3 -2 0 17011(_arch(_uni))))
		(_sig(_int spisel_pulse_cdc_from_spi_int_2 -2 0 17012(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_cdc_from_axi_int_2 -2 0 17013(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_cdc_from_axi_d3 -2 0 17014(_arch(_uni))))
		(_sig(_int drr_Overrun_int_cdc_from_spi_int_2 -2 0 17015(_arch(_uni))))
		(_sig(_int Slave_MODF_strobe_cdc_from_spi_int_2 -2 0 17016(_arch(_uni))))
		(_sig(_int modf_strobe_cdc_from_spi_int_2 -2 0 17017(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_cdc_to_spi_i -2 0 17020(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 17122(_scalar (_to i 0 i 1))))
		(_cnst(_int LOGIC_CHANGE 14 0 17122(_arch((i 1)))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 17123(_scalar (_to i 0 i 6))))
		(_cnst(_int MTBF_STAGES_AXI2S 15 0 17123(_arch((i 3)))))
		(_type(_int ~INTEGER~range~0~to~6~139 0 17124(_scalar (_to i 0 i 6))))
		(_cnst(_int MTBF_STAGES_S2AXI 16 0 17124(_arch((i 4)))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_misc))(ieee(STD_LOGIC_UNSIGNED))(axi_lite_ipif_v3_0_4(ipif_pkg))(unisim(VCOMPONENTS)))
	(_static
		(2)
	)
	(_model . imp 233 -1)
)
V 000044 55 2179          1580965254293 imp
(_unit VHDL(xip_status_reg 0 18673(imp 0 18703))
	(_version vde)
	(_time 1580965254294 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\))
	(_parameters tan)
	(_code dbdd8089808d8fce85dac8808edddadcdfdcdedcd8)
	(_ent
		(_time 1580965254291)
	)
	(_generate XIPSR_REG_RD_GENERATE 0 18748(_for 2 )
		(_object
			(_cnst(_int i 2 0 18748(_arch)))
			(_prcs
				(line__18752(_arch 1 0 18752(_assignment(_trgt(9(_object 2)))(_sens(11(_object 2))(8))(_read(11(_object 2))))))
			)
		)
		(_part (11(_object 2))
		)
	)
	(_object
		(_gen(_int C_S_AXI_DATA_WIDTH -1 0 18676(_ent)))
		(_gen(_int C_XIP_SPISR_REG_WIDTH -1 0 18678(_ent gms)))
		(_port(_int Bus2IP_Clk -2 0 18682(_ent(_in)(_event))))
		(_port(_int Soft_Reset_op -2 0 18683(_ent(_in))))
		(_port(_int XIPSR_AXI_TR_ERR -2 0 18685(_ent(_in))))
		(_port(_int XIPSR_CPHA_CPOL_ERR -2 0 18686(_ent(_in))))
		(_port(_int XIPSR_MST_MODF_ERR -2 0 18687(_ent(_in))))
		(_port(_int XIPSR_AXI_RX_FULL -2 0 18688(_ent(_in))))
		(_port(_int XIPSR_AXI_RX_EMPTY -2 0 18689(_ent(_in))))
		(_port(_int Bus2IP_XIPSR_WrCE -2 0 18691(_ent(_in))))
		(_port(_int Bus2IP_XIPSR_RdCE -2 0 18692(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_XIP_SPISR_REG_WIDTH-1}~downto~0}~12 0 18696(_array -2((_dto c 2 i 0)))))
		(_port(_int IP2Bus_XIPSR_Data 0 0 18696(_ent(_out))))
		(_port(_int ip2Bus_RdAck -2 0 18697(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_XIP_SPISR_REG_WIDTH-1~downto~0}~13 0 18714(_array -2((_dto c 3 i 0)))))
		(_sig(_int XIPSR_data_int 1 0 18714(_arch(_uni))))
		(_type(_int ~INTEGER~range~C_XIP_SPISR_REG_WIDTH-1~downto~0~13 0 18748(_scalar (_dto c 4 i 0))))
		(_prcs
			(XIPSR_DATA_STORE_P(_arch 0 0 18729(_prcs(_simple)(_trgt(11(_range 5))(11(_range 6))(11(_range 7)))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(10)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext lib_pkg_v1_0_2.lib_pkg.RESET_ACTIVE(2 RESET_ACTIVE)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(lib_pkg_v1_0_2(lib_pkg))(unisim(VCOMPONENTS)))
	(_model . imp 8 -1)
)
V 000044 55 2832          1580965254301 imp
(_unit VHDL(xip_cntrl_reg 0 18881(imp 0 18918))
	(_version vde)
	(_time 1580965254302 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\))
	(_parameters tan)
	(_code dbdd8089808d8fce8a8ec881dfdcdfdcd9dd88de8d)
	(_ent
		(_time 1580965254299)
	)
	(_generate XIPCR_REG_RD_GENERATE 0 18953(_for 3 )
		(_object
			(_cnst(_int i 3 0 18953(_arch)))
			(_prcs
				(line__18957(_arch 3 0 18957(_assignment(_trgt(9(_object 3)))(_sens(11(_object 3))(3))(_read(11(_object 3))))))
			)
		)
		(_part (11(_object 3))
		)
	)
	(_object
		(_gen(_int C_S_AXI_DATA_WIDTH -1 0 18885(_ent gms)))
		(_gen(_int C_XIP_SPICR_REG_WIDTH -1 0 18888(_ent gms)))
		(_gen(_int C_SPI_MODE -1 0 18890(_ent)))
		(_port(_int Bus2IP_Clk -2 0 18895(_ent(_in)(_event))))
		(_port(_int Soft_Reset_op -2 0 18896(_ent(_in))))
		(_port(_int Bus2IP_XIPCR_WrCE -2 0 18899(_ent(_in))))
		(_port(_int Bus2IP_XIPCR_RdCE -2 0 18900(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH-1}~downto~0}~12 0 18901(_array -2((_dto c 5 i 0)))))
		(_port(_int Bus2IP_XIPCR_data 0 0 18901(_ent(_in))))
		(_port(_int ip2Bus_RdAck_core -2 0 18903(_ent(_in))))
		(_port(_int ip2Bus_WrAck_core -2 0 18904(_ent(_in))))
		(_port(_int XIPCR_1_CPOL -2 0 18906(_ent(_out))))
		(_port(_int XIPCR_0_CPHA -2 0 18907(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_XIP_SPICR_REG_WIDTH-1}~downto~0}~12 0 18909(_array -2((_dto c 6 i 0)))))
		(_port(_int IP2Bus_XIPCR_Data 1 0 18909(_ent(_out))))
		(_port(_int TO_XIPSR_CPHA_CPOL_ERR -2 0 18911(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_XIP_SPICR_REG_WIDTH-1}~downto~0}~13 0 18929(_array -2((_dto c 7 i 0)))))
		(_sig(_int XIPCR_data_int 2 0 18929(_arch(_uni))))
		(_type(_int ~INTEGER~range~C_XIP_SPICR_REG_WIDTH-1~downto~0~13 0 18953(_scalar (_dto c 8 i 0))))
		(_prcs
			(XIPCR_CPHA_CPOL_STORE_P(_arch 0 0 18935(_prcs(_simple)(_trgt(11(_range 9))(11(_range 10)))(_sens(0))(_read(1)(2)(4(_range 11))(6)))))
			(line__18951(_arch 1 0 18951(_assignment(_trgt(7))(_sens(11(_index 12)))(_read(11(_index 13))))))
			(line__18952(_arch 2 0 18952(_assignment(_alias((XIPCR_0_CPHA)(XIPCR_data_int(0))))(_simpleassign BUF)(_trgt(8))(_sens(11(0))))))
			(line__18961(_arch 4 0 18961(_assignment(_trgt(10))(_sens(11(_index 14))(11(_index 15)))(_read(11(_index 16))(11(_index 17))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext lib_pkg_v1_0_2.lib_pkg.RESET_ACTIVE(2 RESET_ACTIVE)))
	)
	(_part (11(_index 18))(11(0))(11(_index 19))(11(_index 20))
	)
	(_use(std(standard))(ieee(std_logic_1164))(lib_pkg_v1_0_2(lib_pkg))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(std_logic_misc)))
	(_static
		(514)
	)
	(_model . imp 21 -1)
)
V 000044 55 106531        1580965254331 imp
(_unit VHDL(qspi_core_interface 0 19084(imp 0 19201))
	(_version vde)
	(_time 1580965254332 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 0a0c5f0d585c5e1c035b580c19500d0d080c0f0f5c0c03)
	(_ent
		(_time 1580965254311)
	)
	(_comp
		(.unisim.VCOMPONENTS.FD
			(_object
				(_gen(_int INIT -6 1 66343(_ent((i 0)))))
				(_port(_int Q -7 1 66343(_ent (_out))))
				(_port(_int C -7 1 66343(_ent (_in))))
				(_port(_int D -7 1 66343(_ent (_in))))
			)
		)
		(xpm_fifo_async
			(_object
				(_gen(_int CDC_SYNC_STAGES -2 0 19628(_ent((i 2)))))
				(_type(_int ~STRING~13 0 19629(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int DOUT_RESET_VALUE 52 0 19629(_ent(_string \"0"\))))
				(_type(_int ~STRING~1351 0 19630(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 53 0 19630(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~1352 0 19631(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int FIFO_MEMORY_TYPE 54 0 19631(_ent(_string \"auto"\))))
				(_gen(_int FIFO_READ_LATENCY -2 0 19632(_ent((i 1)))))
				(_gen(_int FIFO_WRITE_DEPTH -2 0 19633(_ent((i 2048)))))
				(_gen(_int FULL_RESET_VALUE -2 0 19634(_ent((i 0)))))
				(_gen(_int PROG_EMPTY_THRESH -2 0 19635(_ent((i 10)))))
				(_gen(_int PROG_FULL_THRESH -2 0 19636(_ent((i 10)))))
				(_gen(_int RD_DATA_COUNT_WIDTH -2 0 19637(_ent((i 1)))))
				(_gen(_int READ_DATA_WIDTH -2 0 19638(_ent((i 32)))))
				(_type(_int ~STRING~1353 0 19639(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int READ_MODE 55 0 19639(_ent(_string \"std"\))))
				(_gen(_int RELATED_CLOCKS -2 0 19640(_ent((i 0)))))
				(_type(_int ~STRING~1354 0 19641(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int USE_ADV_FEATURES 56 0 19641(_ent(_string \"0707"\))))
				(_gen(_int WAKEUP_TIME -2 0 19642(_ent((i 0)))))
				(_gen(_int WRITE_DATA_WIDTH -2 0 19643(_ent((i 32)))))
				(_gen(_int WR_DATA_COUNT_WIDTH -2 0 19644(_ent((i 1)))))
				(_port(_int sleep -3 0 19646(_ent (_in))))
				(_port(_int rst -3 0 19646(_ent (_in))))
				(_port(_int wr_clk -3 0 19646(_ent (_in))))
				(_port(_int wr_en -3 0 19646(_ent (_in))))
				(_port(_int rd_en -3 0 19646(_ent (_in))))
				(_port(_int rd_clk -3 0 19646(_ent (_in))))
				(_port(_int injectdbiterr -3 0 19646(_ent (_in))))
				(_port(_int injectsbiterr -3 0 19646(_ent (_in))))
				(_port(_int wr_rst_busy -3 0 19647(_ent (_out))))
				(_port(_int wr_ack -3 0 19647(_ent (_out))))
				(_port(_int almost_empty -3 0 19647(_ent (_out))))
				(_port(_int almost_full -3 0 19647(_ent (_out))))
				(_port(_int data_valid -3 0 19647(_ent (_out))))
				(_port(_int empty -3 0 19647(_ent (_out))))
				(_port(_int full -3 0 19647(_ent (_out))))
				(_port(_int overflow -3 0 19647(_ent (_out))))
				(_port(_int underflow -3 0 19647(_ent (_out))))
				(_port(_int rd_rst_busy -3 0 19647(_ent (_out))))
				(_port(_int prog_empty -3 0 19647(_ent (_out))))
				(_port(_int prog_full -3 0 19647(_ent (_out))))
				(_port(_int sbiterr -3 0 19647(_ent (_out))))
				(_port(_int dbiterr -3 0 19647(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{WRITE_DATA_WIDTH-1~downto~0}~13 0 19648(_array -3((_dto c 290 i 0)))))
				(_port(_int din 57 0 19648(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{READ_DATA_WIDTH-1~downto~0}~13 0 19649(_array -3((_dto c 291 i 0)))))
				(_port(_int dout 58 0 19649(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{RD_DATA_COUNT_WIDTH-1~downto~0}~13 0 19650(_array -3((_dto c 292 i 0)))))
				(_port(_int rd_data_count 59 0 19650(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{WR_DATA_COUNT_WIDTH-1~downto~0}~13 0 19651(_array -3((_dto c 293 i 0)))))
				(_port(_int wr_data_count 60 0 19651(_ent (_out))))
			)
		)
	)
	(_generate DATA_STARTUP_EN 0 19659(_if 294)
		(_inst DI_INT_IO3_I_REG 0 19665(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(di_int_sync(3)))
				((C)(EXT_SPI_CLK))
				((D)(di_int(3)))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 0)))
				)
			)
		)
		(_inst DI_INT_IO2_I_REG 0 19676(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(di_int_sync(2)))
				((C)(EXT_SPI_CLK))
				((D)(di_int(2)))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 0)))
				)
			)
		)
		(_inst DI_INT_IO1_I_REG 0 19687(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(di_int_sync(1)))
				((C)(EXT_SPI_CLK))
				((D)(di_int(1)))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 0)))
				)
			)
		)
		(_inst DI_INT_IO0_I_REG 0 19699(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(di_int_sync(0)))
				((C)(EXT_SPI_CLK))
				((D)(di_int(0)))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 0)))
				)
			)
		)
		(_generate NUM_SS 0 19715(_if 295)
			(_object
				(_prcs
					(line__19717(_arch 4 0 19717(_assignment(_trgt(33)))))
					(line__19718(_arch 5 0 19718(_assignment(_alias((SS_T)(_string \"0"\)))(_trgt(34)))))
				)
			)
		)
		(_generate NUM_SS_G1 0 19720(_if 296)
			(_object
				(_prcs
					(line__19723(_arch 6 0 19723(_assignment(_trgt(318))(_sens(32(_range 297)))(_read(32(_range 298))))))
					(line__19724(_arch 7 0 19724(_assignment(_trgt(33))(_sens(316(_range 299)))(_read(316(_range 300))))))
					(line__19725(_arch 8 0 19725(_assignment(_alias((SS_T)(SS_T_int)))(_simpleassign BUF)(_trgt(34))(_sens(317)))))
				)
			)
		)
		(_generate DATA_OUT_NQUAD 0 19735(_if 301)
			(_object
				(_prcs
					(line__19737(_arch 15 0 19737(_assignment(_alias((di)(di_int_sync(3))(di_int_sync(2))))(_trgt(40))(_sens(58(2))(58(3))))))
					(line__19738(_arch 16 0 19738(_assignment(_alias((do_int(2))(do(0))))(_trgt(60(2)))(_sens(42(0))))))
					(line__19739(_arch 17 0 19739(_assignment(_alias((do_int(3))(do(1))))(_trgt(60(3)))(_sens(42(1))))))
					(line__19740(_arch 18 0 19740(_assignment(_alias((dts_int(2))(dts(0))))(_trgt(59(2)))(_sens(41(0))))))
					(line__19741(_arch 19 0 19741(_assignment(_alias((dts_int(3))(dts(1))))(_trgt(59(3)))(_sens(41(1))))))
				)
			)
			(_part (42(0))(42(1))(41(0))(41(1))
			)
		)
		(_generate DATA_OUT_QUAD 0 19745(_if 302)
			(_object
				(_prcs
					(line__19748(_arch 20 0 19748(_assignment(_alias((IO2_I_int)(di_int_sync(2))))(_simpleassign BUF)(_trgt(313))(_sens(58(2))))))
					(line__19749(_arch 21 0 19749(_assignment(_alias((do_int(2))(IO2_O_int)))(_trgt(60(2)))(_sens(309)))))
					(line__19750(_arch 22 0 19750(_assignment(_alias((do_int(3))(IO3_O_int)))(_trgt(60(3)))(_sens(311)))))
					(line__19752(_arch 23 0 19752(_assignment(_alias((IO3_I_int)(di_int_sync(3))))(_simpleassign BUF)(_trgt(314))(_sens(58(3))))))
					(line__19753(_arch 24 0 19753(_assignment(_alias((dts_int(2))(IO2_T_int)))(_trgt(59(2)))(_sens(310)))))
					(line__19754(_arch 25 0 19754(_assignment(_alias((dts_int(3))(IO3_T_int)))(_trgt(59(3)))(_sens(312)))))
				)
			)
			(_part (58(2))(58(3))
			)
		)
		(_object
			(_prcs
				(line__19713(_arch 2 0 19713(_assignment(_alias((fcsbo_int)(SS_O_int(0))))(_simpleassign BUF)(_trgt(315))(_sens(316(0))))))
				(line__19714(_arch 3 0 19714(_assignment(_alias((fcsbts_int)(SS_T_int)))(_simpleassign BUF)(_trgt(319))(_sens(317)))))
				(line__19728(_arch 9 0 19728(_assignment(_alias((str_IO0_I)(di_int_sync(0))))(_simpleassign BUF)(_trgt(51))(_sens(58(0))))))
				(line__19729(_arch 10 0 19729(_assignment(_alias((do_int(0))(str_IO0_O)))(_trgt(60(0)))(_sens(52)))))
				(line__19730(_arch 11 0 19730(_assignment(_alias((dts_int(0))(str_IO0_T)))(_trgt(59(0)))(_sens(53)))))
				(line__19731(_arch 12 0 19731(_assignment(_alias((str_IO1_I)(di_int_sync(1))))(_simpleassign BUF)(_trgt(54))(_sens(58(1))))))
				(line__19732(_arch 13 0 19732(_assignment(_alias((do_int(1))(str_IO1_O)))(_trgt(60(1)))(_sens(55)))))
				(line__19733(_arch 14 0 19733(_assignment(_alias((dts_int(1))(str_IO1_T)))(_trgt(59(1)))(_sens(56)))))
			)
		)
		(_part (316(0))(58(0))(58(1))
		)
	)
	(_generate DATA_STARTUP_DIS 0 19758(_if 303)
		(_object
			(_prcs
				(line__19763(_arch 26 0 19763(_assignment(_alias((str_IO0_I)(IO0_I)))(_simpleassign BUF)(_trgt(51))(_sens(19)))))
				(line__19764(_arch 27 0 19764(_assignment(_alias((IO0_O)(str_IO0_O)))(_simpleassign BUF)(_trgt(20))(_sens(52)))))
				(line__19765(_arch 28 0 19765(_assignment(_alias((IO0_T)(str_IO0_T)))(_simpleassign BUF)(_trgt(21))(_sens(53)))))
				(line__19766(_arch 29 0 19766(_assignment(_alias((str_IO1_I)(IO1_I)))(_simpleassign BUF)(_trgt(54))(_sens(22)))))
				(line__19767(_arch 30 0 19767(_assignment(_alias((IO1_O)(str_IO1_O)))(_simpleassign BUF)(_trgt(23))(_sens(55)))))
				(line__19768(_arch 31 0 19768(_assignment(_alias((IO1_T)(str_IO1_T)))(_simpleassign BUF)(_trgt(24))(_sens(56)))))
				(line__19769(_arch 32 0 19769(_assignment(_alias((fcsbo_int)(_string \"0"\)))(_trgt(315)))))
				(line__19770(_arch 33 0 19770(_assignment(_alias((fcsbts_int)(_string \"0"\)))(_trgt(319)))))
				(line__19771(_arch 34 0 19771(_assignment(_trgt(33))(_sens(316)))))
				(line__19772(_arch 35 0 19772(_assignment(_alias((SS_T)(SS_T_int)))(_simpleassign BUF)(_trgt(34))(_sens(317)))))
				(line__19773(_arch 36 0 19773(_assignment(_trgt(318))(_sens(32)))))
			)
		)
	)
	(_generate LEGACY_MD_WR_RD_ACK_GEN 0 19788(_if 304)
		(_object
			(_prcs
				(line__19800(_arch 41 0 19800(_assignment(_trgt(277))(_sens(124)(125)(128)(133)))))
				(REG_ERR_ACK_P(_arch 42 0 19804(_prcs(_trgt(10))(_sens(1)(126)(277))(_dssslsensitivity 1))))
				(line__19814(_arch 43 0 19814(_assignment(_trgt(151))(_sens(261)(5(t_17_23))(5(31))(5(30))(5(29))(5(28))(5(24))(5(26))(5(27))(5(25))))))
				(WRITE_ACK_SPIDTR_REG_PROCESS(_arch 44 0 19827(_prcs(_trgt(219)(220)(221))(_sens(1)(126)(219)(220)(5(26)))(_dssslsensitivity 1))))
				(line__19842(_arch 45 0 19842(_assignment(_trgt(222))(_sens(219)(5(26))))))
				(line__19843(_arch 46 0 19843(_assignment(_trgt(223))(_sens(219)(220)))))
				(line__19844(_arch 47 0 19844(_assignment(_trgt(224))(_sens(220)(221)))))
				(WRITE_ACK_CORE_REG_PROCESS(_arch 48 0 19860(_prcs(_trgt(152)(153)(274))(_sens(1)(126)(151)(152)(153))(_dssslsensitivity 1))))
				(line__19879(_arch 49 0 19879(_assignment(_alias((wr_ce_reduce_ack_gen)(ip2Bus_WrAck_core_reg_1)))(_simpleassign BUF)(_trgt(135))(_sens(274)))))
				(line__19883(_arch 50 0 19883(_assignment(_trgt(273))(_sens(127)(132)(147)(153)))))
				(REG_WR_ACK_P(_arch 51 0 19888(_prcs(_trgt(8))(_sens(1)(126)(273))(_dssslsensitivity 1))))
				(line__19906(_arch 52 0 19906(_assignment(_trgt(154))(_sens(4(t_17_23))(4(31))(4(30))(4(29))(4(28))(4(24))(4(27))(4(25))(4(26))(4(16))))))
				(READ_ACK_CORE_REG_PROCESS(_arch 53 0 19928(_prcs(_trgt(155)(156)(276)(285)(286)(287)(288)(289)(290)(291))(_sens(1)(126)(154)(156)(285)(286)(287)(288)(289)(290)(291))(_dssslsensitivity 1))))
				(line__19963(_arch 54 0 19963(_assignment(_alias((rd_ce_reduce_ack_gen)(ip2Bus_RdAck_core_reg)))(_simpleassign BUF)(_trgt(136))(_sens(156)))))
				(line__19967(_arch 55 0 19967(_assignment(_trgt(275))(_sens(131)(145)(156)))))
				(REG_RD_ACK_P(_arch 56 0 19971(_prcs(_trgt(9))(_sens(1)(126)(275))(_dssslsensitivity 1))))
			)
		)
		(_part (5(26))
		)
	)
	(_generate ENHANCED_MD_WR_RD_ACK_GEN 0 19984(_if 305)
		(_generate FIFO_NO_RD_CE_GEN 0 20081(_if 306)
			(_object
				(_prcs
					(line__20083(_arch 66 0 20083(_assignment(_trgt(154))(_sens(4(t_17_23))(4(31))(4(30))(4(29))(4(28))(4(24))(4(27))(4(25))(4(26))(4(16))))))
				)
			)
		)
		(_generate FIFO_YES_RD_CE_GEN 0 20098(_if 307)
			(_object
				(_prcs
					(line__20100(_arch 67 0 20100(_assignment(_trgt(154))(_sens(4(t_17_23))(4(31))(4(30))(4(29))(4(28))(4(24))(4(25))(4(26))(4(16))))))
				)
			)
		)
		(_object
			(_prcs
				(line__19996(_arch 57 0 19996(_assignment(_trgt(10))(_sens(124)(125)(128)(133)))))
				(line__20001(_arch 58 0 20001(_assignment(_trgt(151))(_sens(261)(5(t_17_23))(5(31))(5(30))(5(29))(5(28))(5(24))(5(26))(5(27))(5(25))))))
				(WRITE_ACK_SPIDTR_REG_PROCESS(_arch 59 0 20015(_prcs(_trgt(219)(220)(221))(_sens(1)(126)(219)(220)(5(26)))(_dssslsensitivity 1))))
				(line__20030(_arch 60 0 20030(_assignment(_trgt(222))(_sens(219)(5(26))))))
				(line__20031(_arch 61 0 20031(_assignment(_trgt(223))(_sens(219)(220)))))
				(line__20032(_arch 62 0 20032(_assignment(_trgt(224))(_sens(220)(221)))))
				(WRITE_ACK_CORE_REG_PROCESS(_arch 63 0 20045(_prcs(_trgt(152)(153)(274))(_sens(1)(126)(151)(152)(153))(_dssslsensitivity 1))))
				(line__20064(_arch 64 0 20064(_assignment(_alias((wr_ce_reduce_ack_gen)(ip2Bus_WrAck_core_reg)))(_simpleassign BUF)(_trgt(135))(_sens(153)))))
				(line__20068(_arch 65 0 20068(_assignment(_trgt(8))(_sens(127)(132)(147)(153)(11)))))
				(READ_ACK_CORE_REG_PROCESS(_arch 68 0 20123(_prcs(_trgt(155)(156)(276)(285)(286)(287)(288)(289)(290)(291))(_sens(1)(126)(154)(156)(285)(286)(287)(288)(289)(290)(291))(_dssslsensitivity 1))))
				(line__20160(_arch 69 0 20160(_assignment(_alias((rd_ce_reduce_ack_gen)(ip2Bus_RdAck_core_reg)))(_simpleassign BUF)(_trgt(136))(_sens(156)))))
				(line__20165(_arch 70 0 20165(_assignment(_trgt(9))(_sens(131)(145)(156)(234)(12)))))
			)
		)
		(_part (5(26))
		)
	)
	(_generate TX_FIFO_OCC_DATA_FIFO_16 0 20173(_if 308)
		(_object
			(_prcs
				(line__20177(_arch 71 0 20177(_assignment(_trgt(75(0)))(_sens(74(0))(255)))))
				(line__20179(_arch 72 0 20179(_assignment(_trgt(75(1)))(_sens(74(1))(255)))))
				(line__20181(_arch 73 0 20181(_assignment(_trgt(75(2)))(_sens(74(2))(255)))))
				(line__20183(_arch 74 0 20183(_assignment(_trgt(75(3)))(_sens(74(3))(255)))))
				(line__20188(_arch 75 0 20188(_assignment(_trgt(76(0)))(_sens(77(0))(186)))))
				(line__20190(_arch 76 0 20190(_assignment(_trgt(76(1)))(_sens(77(1))(186)))))
				(line__20192(_arch 77 0 20192(_assignment(_trgt(76(2)))(_sens(77(2))(186)))))
				(line__20194(_arch 78 0 20194(_assignment(_trgt(76(3)))(_sens(77(3))(186)))))
			)
		)
		(_part (74(0))(74(1))(74(2))(74(3))(77(0))(77(1))(77(2))(77(3))
		)
	)
	(_generate TX_FIFO_OCC_DATA_FIFO_256 0 20201(_if 309)
		(_object
			(_prcs
				(line__20205(_arch 79 0 20205(_assignment(_trgt(75(0)))(_sens(74(0))(255)))))
				(line__20207(_arch 80 0 20207(_assignment(_trgt(75(1)))(_sens(74(1))(255)))))
				(line__20209(_arch 81 0 20209(_assignment(_trgt(75(2)))(_sens(74(2))(255)))))
				(line__20211(_arch 82 0 20211(_assignment(_trgt(75(3)))(_sens(74(3))(255)))))
				(line__20214(_arch 83 0 20214(_assignment(_trgt(75(4)))(_sens(74(4))(255)))))
				(line__20216(_arch 84 0 20216(_assignment(_trgt(75(5)))(_sens(74(5))(255)))))
				(line__20218(_arch 85 0 20218(_assignment(_trgt(75(6)))(_sens(74(6))(255)))))
				(line__20220(_arch 86 0 20220(_assignment(_trgt(75(7)))(_sens(74(7))(255)))))
				(line__20225(_arch 87 0 20225(_assignment(_trgt(76(0)))(_sens(77(0))(186)))))
				(line__20227(_arch 88 0 20227(_assignment(_trgt(76(1)))(_sens(77(1))(186)))))
				(line__20229(_arch 89 0 20229(_assignment(_trgt(76(2)))(_sens(77(2))(186)))))
				(line__20231(_arch 90 0 20231(_assignment(_trgt(76(3)))(_sens(77(3))(186)))))
				(line__20234(_arch 91 0 20234(_assignment(_trgt(76(4)))(_sens(77(4))(186)))))
				(line__20236(_arch 92 0 20236(_assignment(_trgt(76(5)))(_sens(77(5))(186)))))
				(line__20238(_arch 93 0 20238(_assignment(_trgt(76(6)))(_sens(77(6))(186)))))
				(line__20240(_arch 94 0 20240(_assignment(_trgt(76(7)))(_sens(77(7))(186)))))
			)
		)
		(_part (74(0))(74(1))(74(2))(74(3))(74(4))(74(5))(74(6))(74(7))(77(0))(77(1))(77(2))(77(3))(77(4))(77(5))(77(6))(77(7))
		)
	)
	(_generate SPECIAL_CASE_WHEN_SS_NOT_EQL_32 0 20261(_if 310)
		(_object
			(_prcs
				(line__20265(_arch 97 0 20265(_assignment(_trgt(117(_range 311))))))
			)
		)
	)
	(_generate Receive_Reg_width_is_32 0 20280(_if 312)
		(_object
			(_prcs
				(line__20285(_arch 101 0 20285(_assignment(_trgt(72))(_sens(71)))))
			)
		)
	)
	(_generate Receive_Reg_width_is_not_32 0 20291(_if 313)
		(_object
			(_prcs
				(line__20295(_arch 102 0 20295(_assignment(_trgt(72(_range 314))))))
				(line__20297(_arch 103 0 20297(_assignment(_trgt(72(_range 315)))(_sens(71)))))
			)
		)
	)
	(_generate LEGACY_MD_IP2BUS_DATA_GEN 0 20304(_if 316)
		(_object
			(_prcs
				(line__20308(_arch 104 0 20308(_assignment(_trgt(278))(_sens(72)(115)(116)(117)(130)))))
				(REG_IP2BUS_DATA_P(_arch 105 0 20314(_prcs(_trgt(7))(_sens(1)(126)(278))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate ENHANCED_MD_IP2BUS_DATA_GEN 0 20327(_if 317)
		(_object
			(_prcs
				(line__20331(_arch 106 0 20331(_assignment(_trgt(7))(_sens(72)(115)(116)(117)(130)))))
			)
		)
	)
	(_inst RESET_SYNC_AXI_SPI_CLK_INST 0 20341(_ent . reset_sync_module)
		(_port
			((EXT_SPI_CLK)(EXT_SPI_CLK))
			((Soft_Reset_frm_axi)(reset2ip_reset_int))
			((Rst_to_spi)(Rst_to_spi_int))
		)
	)
	(_generate NO_FIFO_EXISTS 0 20354(_if 318)
		(_inst QSPI_RX_TX_REG 0 20380(_ent . qspi_receive_transmit_reg)
			(_gen
				((C_S_AXI_DATA_WIDTH)(_code 319))
				((C_NUM_TRANSFER_BITS)(_code 320))
			)
			(_port
				((Bus2IP_Clk)(Bus2IP_Clk))
				((Soft_Reset_op)(reset2ip_reset_int))
				((Bus2IP_Receive_Reg_RdCE)(Bus2IP_RdCE(27)))
				((Receive_ip2bus_error)(receive_ip2bus_error))
				((IP2Bus_Receive_Reg_Data)(IP2Bus_Receive_Reg_Data_int))
				((SPIXfer_done)(spiXfer_done_to_axi_clk))
				((SPI_Received_Data)(receive_data_to_axi_clk))
				((SR_7_Rx_Empty)(Rx_FIFO_Empty_i))
				((Bus2IP_Transmit_Reg_Data)(Bus2IP_Data))
				((Bus2IP_Transmit_Reg_WrCE)(Bus2IP_WrCE(26)))
				((Wr_ce_reduce_ack_gen)(wr_ce_reduce_ack_gen))
				((Rd_ce_reduce_ack_gen)(rd_ce_reduce_ack_gen))
				((Transmit_ip2bus_error)(transmit_ip2bus_error))
				((DTR_underrun)(dtr_underrun_to_axi_clk))
				((SR_5_Tx_Empty)(sr_5_Tx_Empty_int))
				((tx_empty_signal_handshake_req)(tx_empty_signal_handshake_req))
				((tx_empty_signal_handshake_gnt)(tx_empty_signal_handshake_gnt))
				((DTR_Underrun_strobe)(dtr_Underrun_strobe_int))
				((Transmit_Reg_Data_Out)(transmit_Data_fifo_0))
			)
		)
		(_inst CROSS_CLK_FIFO_0_INST 0 20435(_ent . cross_clk_sync_fifo_0)
			(_gen
				((C_NUM_TRANSFER_BITS)(_code 321))
				((Async_Clk)(_code 322))
				((C_NUM_SS_BITS)(_code 323))
			)
			(_port
				((EXT_SPI_CLK)(EXT_SPI_CLK))
				((Bus2IP_Clk)(Bus2IP_Clk))
				((Soft_Reset_op)(reset2ip_reset_int))
				((Rst_from_axi_cdc_to_spi)(Rst_to_spi_int))
				((tx_empty_signal_handshake_req)(tx_empty_signal_handshake_req))
				((tx_empty_signal_handshake_gnt)(tx_empty_signal_handshake_gnt))
				((Tx_FIFO_Empty_cdc_from_axi)(Tx_FIFO_Empty_frm_axi_clk))
				((Tx_FIFO_Empty_cdc_to_spi)(Tx_FIFO_Empty))
				((Tx_FIFO_Empty_SPISR_cdc_from_spi)(Tx_FIFO_Empty_SPISR_frm_spi_clk))
				((Tx_FIFO_Empty_SPISR_cdc_to_axi)(Tx_FIFO_Empty_SPISR_to_axi_clk))
				((spisel_d1_reg_cdc_from_spi)(spisel_d1_reg_frm_spi_clk))
				((spisel_d1_reg_cdc_to_axi)(spisel_d1_reg_to_axi_clk))
				((spisel_pulse_cdc_from_spi)(spisel_pulse_frm_spi_clk))
				((spisel_pulse_cdc_to_axi)(spisel_pulse_to_axi_clk))
				((spiXfer_done_cdc_from_spi)(spiXfer_done_frm_spi_clk))
				((spiXfer_done_cdc_to_axi)(spiXfer_done_to_axi_clk))
				((modf_strobe_cdc_from_spi)(modf_strobe_frm_spi_clk))
				((modf_strobe_cdc_to_axi)(modf_strobe_to_axi_clk))
				((Slave_MODF_strobe_cdc_from_spi)(slave_MODF_strobe_frm_spi_clk))
				((Slave_MODF_strobe_cdc_to_axi)(slave_MODF_strobe_to_axi_clk))
				((receive_Data_cdc_from_spi)(receive_Data_frm_spi_clk))
				((receive_Data_cdc_to_axi)(receive_data_to_axi_clk))
				((drr_Overrun_int_cdc_from_spi)(drr_Overrun_int_frm_spi_clk))
				((drr_Overrun_int_cdc_to_axi)(drr_Overrun_int_to_axi_clk))
				((dtr_underrun_cdc_from_spi)(dtr_underrun_frm_spi_clk))
				((dtr_underrun_cdc_to_axi)(dtr_underrun_to_axi_clk))
				((transmit_Data_cdc_from_axi)(transmit_Data_frm_axi_clk))
				((transmit_Data_cdc_to_spi)(transmit_Data_to_spi_clk))
				((SPICR_0_LOOP_cdc_from_axi)(SPICR_0_LOOP_frm_axi_clk))
				((SPICR_0_LOOP_cdc_to_spi)(SPICR_0_LOOP_to_spi_clk))
				((SPICR_1_SPE_cdc_from_axi)(SPICR_1_SPE_frm_axi_clk))
				((SPICR_1_SPE_cdc_to_spi)(SPICR_1_SPE_to_spi_clk))
				((SPICR_2_MST_N_SLV_cdc_from_axi)(SPICR_2_MST_N_SLV_frm_axi_clk))
				((SPICR_2_MST_N_SLV_cdc_to_spi)(SPICR_2_MST_N_SLV_to_spi_clk))
				((SPICR_3_CPOL_cdc_from_axi)(SPICR_3_CPOL_frm_axi_clk))
				((SPICR_3_CPOL_cdc_to_spi)(SPICR_3_CPOL_to_spi_clk))
				((SPICR_4_CPHA_cdc_from_axi)(SPICR_4_CPHA_frm_axi_clk))
				((SPICR_4_CPHA_cdc_to_spi)(SPICR_4_CPHA_to_spi_clk))
				((SPICR_5_TXFIFO_cdc_from_axi)(SPICR_5_TXFIFO_frm_axi_clk))
				((SPICR_5_TXFIFO_cdc_to_spi)(SPICR_5_TXFIFO_to_spi_clk))
				((SPICR_6_RXFIFO_RST_cdc_from_axi)(SPICR_6_RXFIFO_RST_frm_axi_clk))
				((SPICR_6_RXFIFO_RST_cdc_to_spi)(SPICR_6_RXFIFO_RST_to_spi_clk))
				((SPICR_7_SS_cdc_from_axi)(SPICR_7_SS_frm_axi_clk))
				((SPICR_7_SS_cdc_to_spi)(SPICR_7_SS_to_spi_clk))
				((SPICR_8_TR_INHIBIT_cdc_from_axi)(SPICR_8_TR_INHIBIT_frm_axi_clk))
				((SPICR_8_TR_INHIBIT_cdc_to_spi)(SPICR_8_TR_INHIBIT_to_spi_clk))
				((SPICR_9_LSB_cdc_from_axi)(SPICR_9_LSB_frm_axi_clk))
				((SPICR_9_LSB_cdc_to_spi)(SPICR_9_LSB_to_spi_clk))
				((SPICR_bits_7_8_cdc_from_axi)(SPICR_bits_7_8_frm_axi_clk))
				((SPICR_bits_7_8_cdc_to_spi)(SPICR_bits_7_8_to_spi_clk))
				((SR_3_modf_cdc_from_axi)(SR_3_modf_frm_axi_clk))
				((SR_3_modf_cdc_to_spi)(SR_3_modf_to_spi_clk))
				((SPISSR_cdc_from_axi)(SPISSR_frm_axi_clk))
				((SPISSR_cdc_to_spi)(register_Data_slvsel_int))
			)
		)
		(_object
			(_sig(_int spisel_pulse_frm_spi_clk -3 0 20356(_arch(_uni))))
			(_sig(_int spisel_pulse_to_axi_clk -3 0 20357(_arch(_uni))))
			(_sig(_int spiXfer_done_frm_spi_clk -3 0 20358(_arch(_uni))))
			(_sig(_int spiXfer_done_to_axi_clk -3 0 20359(_arch(_uni))))
			(_sig(_int modf_strobe_frm_spi_clk -3 0 20360(_arch(_uni))))
			(_sig(_int slave_MODF_strobe_frm_spi_clk -3 0 20362(_arch(_uni))))
			(_sig(_int slave_MODF_strobe_to_axi_clk -3 0 20363(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~1360 0 20364(_scalar (_to i 0 c 324))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1361 0 20364(_array -3((_to i 0 c 325)))))
			(_sig(_int receive_data_frm_spi_clk 53 0 20364(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~1362 0 20365(_scalar (_to i 0 c 326))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1363 0 20365(_array -3((_to i 0 c 327)))))
			(_sig(_int receive_data_to_axi_clk 55 0 20365(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~1364 0 20366(_scalar (_to i 0 c 328))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1365 0 20366(_array -3((_to i 0 c 329)))))
			(_sig(_int transmit_Data_frm_axi_clk 57 0 20366(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~1366 0 20367(_scalar (_to i 0 c 330))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1367 0 20367(_array -3((_to i 0 c 331)))))
			(_sig(_int transmit_Data_to_spi_clk 59 0 20367(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~{C_NUM_TRANSFER_BITS-1}~1368 0 20368(_scalar (_to i 0 c 332))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1369 0 20368(_array -3((_to i 0 c 333)))))
			(_sig(_int transmit_Data_fifo_0 61 0 20368(_arch(_uni))))
			(_sig(_int drr_Overrun_int_frm_spi_clk -3 0 20369(_arch(_uni))))
			(_sig(_int drr_Overrun_int_to_axi_clk -3 0 20370(_arch(_uni))))
			(_prcs
				(line__20374(_arch 107 0 20374(_assignment(_alias((Rx_FIFO_rd_ack)(_string \"0"\)))(_trgt(234)))))
				(line__20375(_arch 108 0 20375(_assignment(_alias((Tx_FIFO_Full)(_string \"0"\)))(_trgt(190)))))
				(line__20416(_arch 109 0 20416(_assignment(_alias((spisel_d1_reg_frm_spi_clk)(spisel_d1_reg)))(_simpleassign BUF)(_trgt(244))(_sens(141)))))
				(line__20417(_arch 110 0 20417(_assignment(_alias((spisel_pulse_frm_spi_clk)(spisel_pulse_o_int)))(_simpleassign BUF)(_trgt(328))(_sens(138)))))
				(line__20418(_arch 111 0 20418(_assignment(_alias((spiXfer_done_frm_spi_clk)(spiXfer_done_int)))(_simpleassign BUF)(_trgt(330))(_sens(61)))))
				(line__20419(_arch 112 0 20419(_assignment(_alias((modf_strobe_frm_spi_clk)(modf_strobe_int)))(_simpleassign BUF)(_trgt(332))(_sens(63)))))
				(line__20420(_arch 113 0 20420(_assignment(_alias((slave_MODF_strobe_frm_spi_clk)(slave_MODF_strobe_int)))(_simpleassign BUF)(_trgt(333))(_sens(64)))))
				(line__20421(_arch 114 0 20421(_assignment(_trgt(335))(_sens(243)))))
				(line__20422(_arch 115 0 20422(_assignment(_alias((dtr_underrun_frm_spi_clk)(dtr_underrun_int)))(_simpleassign BUF)(_trgt(241))(_sens(62)))))
				(line__20424(_arch 116 0 20424(_assignment(_trgt(337))(_sens(339)))))
				(line__20426(_arch 117 0 20426(_assignment(_alias((Tx_FIFO_Empty_frm_axi_clk)(sr_5_Tx_Empty_int)))(_simpleassign BUF)(_trgt(270))(_sens(80)))))
				(line__20427(_arch 118 0 20427(_assignment(_alias((Tx_FIFO_Empty_SPISR_frm_spi_clk)(sr_5_Tx_Empty_int)))(_simpleassign BUF)(_trgt(254))(_sens(80)))))
				(line__20430(_arch 119 0 20430(_assignment(_alias((Rx_FIFO_Empty_int)(Rx_FIFO_Empty_i)))(_simpleassign BUF)(_trgt(272))(_sens(271)))))
				(line__20431(_arch 120 0 20431(_assignment(_alias((drr_Overrun_int_frm_spi_clk)(drr_Overrun_int)))(_simpleassign BUF)(_trgt(340))(_sens(85)))))
				(line__20433(_arch 121 0 20433(_assignment(_alias((SR_3_modf_frm_axi_clk)(SR_3_modf_int)))(_simpleassign BUF)(_trgt(217))(_sens(78)))))
				(line__20523(_arch 122 0 20523(_assignment(_trgt(218))(_sens(338)))))
				(line__20525(_arch 123 0 20525(_assignment(_alias((rc_FIFO_Full_strobe_int)(_string \"0"\)))(_trgt(87)))))
				(line__20526(_arch 124 0 20526(_assignment(_trgt(88)))))
				(line__20527(_arch 125 0 20527(_assignment(_trgt(90)))))
				(line__20528(_arch 126 0 20528(_assignment(_alias((data_Exists_RcFIFO_int)(_string \"0"\)))(_trgt(94)))))
				(line__20529(_arch 127 0 20529(_assignment(_alias((tx_FIFO_Empty_strobe_int)(_string \"0"\)))(_trgt(95)))))
				(line__20530(_arch 128 0 20530(_assignment(_trgt(97)))))
				(line__20531(_arch 129 0 20531(_assignment(_alias((data_Exists_TxFIFO_int)(_string \"0"\)))(_trgt(99)))))
				(line__20532(_arch 130 0 20532(_assignment(_trgt(101)))))
				(line__20533(_arch 131 0 20533(_assignment(_alias((tx_FIFO_less_half_int)(_string \"0"\)))(_trgt(102)))))
				(line__20534(_arch 132 0 20534(_assignment(_alias((reset_TxFIFO_ptr_int)(_string \"0"\)))(_trgt(111)))))
				(line__20535(_arch 133 0 20535(_assignment(_alias((reset_RcFIFO_ptr_int)(_string \"0"\)))(_trgt(113)))))
				(line__20536(_arch 134 0 20536(_assignment(_trgt(76)))))
				(line__20537(_arch 135 0 20537(_assignment(_trgt(75)))))
				(line__20539(_arch 136 0 20539(_assignment(_trgt(79))(_sens(80)))))
				(line__20540(_arch 137 0 20540(_assignment(_trgt(258))(_sens(271)))))
				(line__20541(_arch 138 0 20541(_assignment(_trgt(321))(_sens(271)))))
				(line__20542(_arch 139 0 20542(_assignment(_trgt(323))(_sens(271)))))
				(line__20545(_arch 140 0 20545(_assignment(_alias((bus2IP_Data_for_interrupt_core(t_0_14))(Bus2IP_Data(t_0_14))))(_trgt(119(t_0_14)))(_sens(6(t_0_14))))))
				(line__20547(_arch 141 0 20547(_assignment(_trgt(119(t_15_22))))))
				(line__20561(_arch 142 0 20561(_assignment(_trgt(119(23))))))
				(line__20562(_arch 143 0 20562(_assignment(_alias((bus2IP_Data_for_interrupt_core(24))(Bus2IP_Data(24))))(_trgt(119(24)))(_sens(6(24))))))
				(line__20563(_arch 144 0 20563(_assignment(_trgt(119(25))))))
				(line__20564(_arch 145 0 20564(_assignment(_trgt(119(_range 334)))(_sens(6(_range 335)))(_read(6(_range 336))))))
				(line__20569(_arch 146 0 20569(_assignment(_trgt(123(13))))))
				(line__20570(_arch 147 0 20570(_assignment(_trgt(123(12))))))
				(line__20571(_arch 148 0 20571(_assignment(_trgt(123(11))))))
				(line__20572(_arch 149 0 20572(_assignment(_trgt(123(10))))))
				(line__20573(_arch 150 0 20573(_assignment(_trgt(123(9))))))
				(line__20574(_arch 151 0 20574(_assignment(_trgt(123(8))))))
				(line__20575(_arch 152 0 20575(_assignment(_alias((ip2Bus_IntrEvent_int(7))(spisel_pulse_to_axi_clk)))(_trgt(123(7)))(_sens(329)))))
				(line__20576(_arch 153 0 20576(_assignment(_trgt(123(6))))))
				(line__20577(_arch 154 0 20577(_assignment(_alias((ip2Bus_IntrEvent_int(5))(drr_Overrun_int_to_axi_clk)))(_trgt(123(5)))(_sens(341)))))
				(line__20578(_arch 155 0 20578(_assignment(_alias((ip2Bus_IntrEvent_int(4))(spiXfer_done_to_axi_clk)))(_trgt(123(4)))(_sens(331)))))
				(line__20579(_arch 156 0 20579(_assignment(_alias((ip2Bus_IntrEvent_int(3))(dtr_Underrun_strobe_int)))(_trgt(123(3)))(_sens(86)))))
				(line__20580(_arch 157 0 20580(_assignment(_alias((ip2Bus_IntrEvent_int(2))(spiXfer_done_to_axi_clk)))(_trgt(123(2)))(_sens(331)))))
				(line__20581(_arch 158 0 20581(_assignment(_alias((ip2Bus_IntrEvent_int(1))(slave_MODF_strobe_to_axi_clk)))(_trgt(123(1)))(_sens(334)))))
				(line__20582(_arch 159 0 20582(_assignment(_alias((ip2Bus_IntrEvent_int(0))(modf_strobe_to_axi_clk)))(_trgt(123(0)))(_sens(240)))))
			)
		)
		(_part (6(24))
		)
	)
	(_generate FIFO_EXISTS 0 20592(_if 337)
		(_inst CLK_CROSS_I 0 20675(_ent . cross_clk_sync_fifo_1)
			(_gen
				((C_FAMILY)(_code 338))
				((Async_Clk)(_code 339))
				((C_FIFO_DEPTH)(_code 340))
				((C_DATA_WIDTH)(_code 341))
				((C_S_AXI_DATA_WIDTH)(_code 342))
				((C_NUM_TRANSFER_BITS)(_code 343))
				((C_NUM_SS_BITS)(_code 344))
			)
			(_port
				((EXT_SPI_CLK)(EXT_SPI_CLK))
				((Bus2IP_Clk)(Bus2IP_Clk))
				((Soft_Reset_op)(reset2ip_reset_int))
				((Rst_cdc_to_spi)(Rst_to_spi_int))
				((SPISR_0_CMD_Error_cdc_from_spi)(SPISR_0_CMD_Error_frm_spi_clk))
				((SPISR_0_CMD_Error_cdc_to_axi)(SPISR_0_CMD_Error_to_axi_clk))
				((spisel_d1_reg_cdc_from_spi)(spisel_d1_reg_frm_spi_clk))
				((spisel_d1_reg_cdc_to_axi)(spisel_d1_reg_to_axi_clk))
				((spisel_pulse_cdc_from_spi)(spisel_pulse_frm_spi_clk))
				((spisel_pulse_cdc_to_axi)(spisel_pulse_to_axi_clk))
				((Mst_N_Slv_mode_cdc_from_spi)(Mst_N_Slv_mode_frm_spi_clk))
				((Mst_N_Slv_mode_cdc_to_axi)(Mst_N_Slv_mode_to_axi_clk))
				((slave_MODF_strobe_cdc_from_spi)(slave_MODF_strobe_frm_spi_clk))
				((slave_MODF_strobe_cdc_to_axi)(slave_MODF_strobe_to_axi_clk))
				((modf_strobe_cdc_from_spi)(modf_strobe_frm_spi_clk))
				((modf_strobe_cdc_to_axi)(modf_strobe_to_axi_clk))
				((Rx_FIFO_Full_cdc_from_axi)(Rx_FIFO_Full_frm_axi_clk))
				((Rx_FIFO_Full_cdc_to_spi)(Rx_FIFO_Full_to_spi_clk))
				((reset_RcFIFO_ptr_cdc_from_axi)(reset_RcFIFO_ptr_frm_axi_clk))
				((reset_RcFIFO_ptr_cdc_to_spi)(reset_RcFIFO_ptr_to_spi_clk))
				((Rx_FIFO_Empty_cdc_from_axi)(Rx_FIFO_Empty_frm_axi_clk))
				((Rx_FIFO_Empty_cdc_to_spi)(Rx_FIFO_Empty_to_spi_clk))
				((Tx_FIFO_Empty_cdc_from_spi)(Tx_FIFO_Empty_frm_spi_clk))
				((Tx_FIFO_Empty_cdc_to_axi)(Tx_FIFO_Empty_to_Axi_clk))
				((Tx_FIFO_Empty_SPISR_cdc_from_spi)(Tx_FIFO_Empty_SPISR_frm_spi_clk))
				((Tx_FIFO_Empty_SPISR_cdc_to_axi)(Tx_FIFO_Empty_SPISR_to_axi_clk))
				((Tx_FIFO_Full_cdc_from_axi)(Tx_FIFO_Full_frm_axi_clk))
				((Tx_FIFO_Full_cdc_to_spi)(Tx_FIFO_Full_to_spi_clk))
				((spiXfer_done_cdc_from_spi)(spiXfer_done_frm_spi_clk))
				((spiXfer_done_cdc_to_axi)(spiXfer_done_to_axi_clk))
				((dtr_underrun_cdc_from_spi)(dtr_underrun_frm_spi_clk))
				((dtr_underrun_cdc_to_axi)(dtr_underrun_to_axi_clk))
				((SPICR_0_LOOP_cdc_from_axi)(SPICR_0_LOOP_frm_axi_clk))
				((SPICR_0_LOOP_cdc_to_spi)(SPICR_0_LOOP_to_spi_clk))
				((SPICR_1_SPE_cdc_from_axi)(SPICR_1_SPE_frm_axi_clk))
				((SPICR_1_SPE_cdc_to_spi)(SPICR_1_SPE_to_spi_clk))
				((SPICR_2_MST_N_SLV_cdc_from_axi)(SPICR_2_MST_N_SLV_frm_axi_clk))
				((SPICR_2_MST_N_SLV_cdc_to_spi)(SPICR_2_MST_N_SLV_to_spi_clk))
				((SPICR_3_CPOL_cdc_from_axi)(SPICR_3_CPOL_frm_axi_clk))
				((SPICR_3_CPOL_cdc_to_spi)(SPICR_3_CPOL_to_spi_clk))
				((SPICR_4_CPHA_cdc_from_axi)(SPICR_4_CPHA_frm_axi_clk))
				((SPICR_4_CPHA_cdc_to_spi)(SPICR_4_CPHA_to_spi_clk))
				((SPICR_5_TXFIFO_cdc_from_axi)(SPICR_5_TXFIFO_RST_frm_axi_clk))
				((SPICR_5_TXFIFO_cdc_to_spi)(SPICR_5_TXFIFO_to_spi_clk))
				((SPICR_6_RXFIFO_RST_cdc_from_axi)(SPICR_6_RXFIFO_RST_frm_axi_clk))
				((SPICR_6_RXFIFO_RST_cdc_to_spi)(SPICR_6_RXFIFO_RST_to_spi_clk))
				((SPICR_7_SS_cdc_from_axi)(SPICR_7_SS_frm_axi_clk))
				((SPICR_7_SS_cdc_to_spi)(SPICR_7_SS_to_spi_clk))
				((SPICR_8_TR_INHIBIT_cdc_from_axi)(SPICR_8_TR_INHIBIT_frm_axi_clk))
				((SPICR_8_TR_INHIBIT_cdc_to_spi)(SPICR_8_TR_INHIBIT_to_spi_clk))
				((SPICR_9_LSB_cdc_from_axi)(SPICR_9_LSB_frm_axi_clk))
				((SPICR_9_LSB_cdc_to_spi)(SPICR_9_LSB_to_spi_clk))
				((SPICR_bits_7_8_cdc_from_axi)(SPICR_bits_7_8_frm_axi_clk))
				((SPICR_bits_7_8_cdc_to_spi)(SPICR_bits_7_8_to_spi_clk))
				((SR_3_modf_cdc_from_axi)(SR_3_modf_frm_axi_clk))
				((SR_3_modf_cdc_to_spi)(SR_3_modf_to_spi_clk))
				((SPISSR_cdc_from_axi)(SPISSR_frm_axi_clk))
				((SPISSR_cdc_to_spi)(register_Data_slvsel_int))
				((spiXfer_done_cdc_to_axi_1)(spiXfer_done_to_axi_1))
				((drr_Overrun_int_cdc_from_spi)(drr_Overrun_int_frm_spi_clk))
				((drr_Overrun_int_cdc_to_axi)(drr_Overrun_int_to_axi_clk))
			)
		)
		(_generate DUAL_MD_IPISR_GEN 0 20802(_if 345)
			(_object
				(_prcs
					(line__20806(_arch 176 0 20806(_assignment(_alias((bus2IP_Data_for_interrupt_core(t_18_22))(Bus2IP_Data(t_18_22))))(_trgt(119(t_18_22)))(_sens(6(t_18_22))))))
				)
			)
		)
		(_generate STD_MD_IPISR_GEN 0 20811(_if 346)
			(_object
				(_prcs
					(line__20815(_arch 177 0 20815(_assignment(_trgt(119(t_18_22))))))
				)
			)
		)
		(_generate DUAL_MD_INTR_GEN 0 20853(_if 347)
			(_object
				(_sig(_int SPISR_4_CPOL_CPHA_Error_d1 -3 0 20855(_arch(_uni))))
				(_sig(_int SPISR_3_Slave_Mode_Error_d1 -3 0 20856(_arch(_uni))))
				(_sig(_int SPISR_2_MSB_Error_d1 -3 0 20857(_arch(_uni))))
				(_sig(_int SPISR_1_LOOP_Back_Error_d1 -3 0 20858(_arch(_uni))))
				(_sig(_int SPISR_0_CMD_Error_d1 -3 0 20859(_arch(_uni))))
				(_sig(_int SPISR_4_CPOL_CPHA_Error_pulse -3 0 20861(_arch(_uni))))
				(_sig(_int SPISR_3_Slave_Mode_Error_pulse -3 0 20862(_arch(_uni))))
				(_sig(_int SPISR_2_MSB_Error_pulse -3 0 20863(_arch(_uni))))
				(_sig(_int SPISR_1_LOOP_Back_Error_pulse -3 0 20864(_arch(_uni))))
				(_sig(_int SPISR_0_CMD_Error_pulse -3 0 20865(_arch(_uni))))
				(_prcs
					(INTR_UPPER_BITS_P(_arch 182 0 20869(_prcs(_trgt(374)(375)(376)(377)(378))(_sens(1)(126)(158)(159)(160)(161)(280))(_dssslsensitivity 1))))
					(line__20890(_arch 183 0 20890(_assignment(_trgt(383))(_sens(280)(378)))))
					(line__20892(_arch 184 0 20892(_assignment(_trgt(382))(_sens(158)(377)))))
					(line__20894(_arch 185 0 20894(_assignment(_trgt(381))(_sens(159)(376)))))
					(line__20896(_arch 186 0 20896(_assignment(_trgt(380))(_sens(160)(375)))))
					(line__20898(_arch 187 0 20898(_assignment(_trgt(379))(_sens(161)(374)))))
					(line__20902(_arch 188 0 20902(_assignment(_alias((ip2Bus_IntrEvent_int(13))(SPISR_0_CMD_Error_pulse)))(_trgt(123(13)))(_sens(383)))))
					(line__20903(_arch 189 0 20903(_assignment(_alias((ip2Bus_IntrEvent_int(12))(SPISR_1_LOOP_Back_Error_pulse)))(_trgt(123(12)))(_sens(382)))))
					(line__20904(_arch 190 0 20904(_assignment(_alias((ip2Bus_IntrEvent_int(11))(SPISR_2_MSB_Error_pulse)))(_trgt(123(11)))(_sens(381)))))
					(line__20905(_arch 191 0 20905(_assignment(_alias((ip2Bus_IntrEvent_int(10))(SPISR_3_Slave_Mode_Error_pulse)))(_trgt(123(10)))(_sens(380)))))
					(line__20906(_arch 192 0 20906(_assignment(_alias((ip2Bus_IntrEvent_int(9))(SPISR_4_CPOL_CPHA_Error_pulse)))(_trgt(123(9)))(_sens(379)))))
				)
			)
		)
		(_generate STD_MD_INTR_GEN 0 20911(_if 348)
			(_object
				(_prcs
					(line__20915(_arch 193 0 20915(_assignment(_trgt(123(13))))))
					(line__20916(_arch 194 0 20916(_assignment(_trgt(123(12))))))
					(line__20917(_arch 195 0 20917(_assignment(_trgt(123(11))))))
					(line__20918(_arch 196 0 20918(_assignment(_trgt(123(10))))))
					(line__20919(_arch 197 0 20919(_assignment(_trgt(123(9))))))
				)
			)
		)
		(_generate RX_RD_EN_LEG_MD_GEN 0 20963(_if 349)
			(_object
				(_prcs
					(line__20967(_arch 212 0 20967(_assignment(_trgt(348))(_sens(136)(186)(4(27))))))
				)
			)
			(_part (4(27))
			)
		)
		(_generate RX_RD_EN_ENHAN_MD_GEN 0 20973(_if 350)
			(_object
				(_prcs
					(line__20977(_arch 213 0 20977(_assignment(_trgt(348))(_sens(186)(4(27))(12)))))
				)
			)
			(_part (4(27))
			)
		)
		(_inst RX_FIFO_II 0 21037(_comp xpm_fifo_async)
			(_gen
				((CDC_SYNC_STAGES)((i 2)))
				((DOUT_RESET_VALUE)(_string \"0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((FIFO_MEMORY_TYPE)(_string \"auto"\))
				((FIFO_READ_LATENCY)((i 0)))
				((FIFO_WRITE_DEPTH)(_code 351))
				((FULL_RESET_VALUE)((i 0)))
				((PROG_EMPTY_THRESH)((i 10)))
				((PROG_FULL_THRESH)((i 10)))
				((RD_DATA_COUNT_WIDTH)(_code 352))
				((READ_DATA_WIDTH)(_code 353))
				((READ_MODE)(_string \"fwft"\))
				((RELATED_CLOCKS)((i 0)))
				((USE_ADV_FEATURES)(_string \"1f1f"\))
				((WAKEUP_TIME)((i 0)))
				((WRITE_DATA_WIDTH)(_code 354))
				((WR_DATA_COUNT_WIDTH)(_code 355))
			)
			(_port
				((sleep)((i 2)))
				((rst)(rx_fifo_reset))
				((wr_clk)(EXT_SPI_CLK))
				((wr_en)(spiXfer_done_int))
				((rd_en)(IP2Bus_RdAck_receive_enable))
				((rd_clk)(Bus2IP_Clk))
				((injectdbiterr)((i 2)))
				((injectsbiterr)((i 2)))
				((wr_rst_busy)(_open))
				((wr_ack)(Rx_FIFO_wr_ack_open))
				((almost_empty)(Rx_FIFO_almost_Empty))
				((almost_full)(Rx_FIFO_Full_Fifo_org))
				((data_valid)(Rx_FIFO_rd_ack))
				((empty)(Rx_FIFO_Empty))
				((full)(_open))
				((overflow)(_open))
				((underflow)(_open))
				((rd_rst_busy)(_open))
				((prog_empty)(_open))
				((prog_full)(_open))
				((sbiterr)(_open))
				((dbiterr)(_open))
				((din)(Data_To_Rx_FIFO))
				((dout)(Data_From_Rx_FIFO))
				((rd_data_count)(Rx_FIFO_occ_Reversed))
				((wr_data_count)(_open))
			)
			(_use(_ent xpm xpm_fifo_async)
				(_gen
					((FIFO_MEMORY_TYPE)(_string \"auto"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((RELATED_CLOCKS)((i 0)))
					((FIFO_WRITE_DEPTH)(_code 356))
					((WRITE_DATA_WIDTH)(_code 357))
					((WR_DATA_COUNT_WIDTH)(_code 358))
					((PROG_FULL_THRESH)((i 10)))
					((FULL_RESET_VALUE)((i 0)))
					((USE_ADV_FEATURES)(_string \"1f1f"\))
					((READ_MODE)(_string \"fwft"\))
					((FIFO_READ_LATENCY)((i 0)))
					((READ_DATA_WIDTH)(_code 359))
					((RD_DATA_COUNT_WIDTH)(_code 360))
					((PROG_EMPTY_THRESH)((i 10)))
					((DOUT_RESET_VALUE)(_string \"0"\))
					((CDC_SYNC_STAGES)((i 2)))
					((WAKEUP_TIME)((i 0)))
				)
				(_port
					((sleep)(sleep))
					((rst)(rst))
					((wr_clk)(wr_clk))
					((wr_en)(wr_en))
					((din)(din))
					((full)(_open))
					((prog_full)(_open))
					((wr_data_count)(_open))
					((overflow)(_open))
					((wr_rst_busy)(_open))
					((almost_full)(almost_full))
					((wr_ack)(wr_ack))
					((rd_clk)(rd_clk))
					((rd_en)(rd_en))
					((dout)(dout))
					((empty)(empty))
					((prog_empty)(_open))
					((rd_data_count)(rd_data_count))
					((underflow)(_open))
					((rd_rst_busy)(_open))
					((almost_empty)(almost_empty))
					((data_valid)(data_valid))
					((injectsbiterr)(injectsbiterr))
					((injectdbiterr)(injectdbiterr))
					((sbiterr)(_open))
					((dbiterr)(_open))
				)
			)
		)
		(_inst RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC 0 21089(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 361))
				((C_RESET_STATE)(_code 362))
				((C_SINGLE_BIT)(_code 363))
				((C_FLOP_INPUT)(_code 364))
				((C_VECTOR_WIDTH)(_code 365))
				((C_MTBF_STAGES)(_code 366))
			)
			(_port
				((prmry_aclk)(Bus2IP_Clk))
				((prmry_resetn)(_code 367))
				((prmry_in)(Rx_FIFO_Empty))
				((prmry_vect_in)(_code 368))
				((scndry_aclk)(EXT_SPI_CLK))
				((scndry_resetn)(_code 369))
				((scndry_out)(Rx_FIFO_Empty_Synced_in_SPI_domain))
			)
		)
		(_inst RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC 0 21159(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 370))
				((C_RESET_STATE)(_code 371))
				((C_SINGLE_BIT)(_code 372))
				((C_FLOP_INPUT)(_code 373))
				((C_VECTOR_WIDTH)(_code 374))
				((C_MTBF_STAGES)(_code 375))
			)
			(_port
				((prmry_aclk)(EXT_SPI_CLK))
				((prmry_resetn)(_code 376))
				((prmry_in)(Rx_FIFO_Full_Fifo_d1))
				((prmry_vect_in)(_code 377))
				((scndry_aclk)(Bus2IP_Clk))
				((scndry_resetn)(_code 378))
				((scndry_out)(Rx_FIFO_Full_Fifo_d1_synced))
			)
		)
		(_inst RX_FIFO_FULL_CNTR_I 0 21179(_ent . counter_f)
			(_gen
				((C_NUM_BITS)(_code 379))
				((C_FAMILY)(_code 380))
			)
			(_port
				((Clk)(Bus2IP_Clk))
				((Rst)(_code 381))
				((Load_In)(_code 382))
				((Count_Enable)(updown_cnt_en_rx))
				((Count_Load)(reset_RcFIFO_ptr_int))
				((Count_Down)(IP2Bus_RdAck_receive_enable))
				((Count_Out)(rx_fifo_count))
				((Carry_Out)(_open))
			)
		)
		(_generate RX_FULL_EMP_MD_12_INTR_GEN 0 21211(_if 383)
			(_object
				(_prcs
					(RX_FIFO_EMPTY_P(_arch 222 0 21216(_prcs(_trgt(271))(_sens(1)(113)(126)(369))(_dssslsensitivity 1))))
					(RX_FIFO_FULL_P(_arch 223 0 21229(_prcs(_simple)(_trgt(258))(_sens(1))(_read(113)(126)(258)(260)(271)(348)(369)))))
				)
			)
		)
		(_generate RX_FULL_EMP_MD_0_GEN 0 21250(_if 384)
			(_object
				(_prcs
					(RX_FIFO_EMPTY_P(_arch 224 0 21255(_prcs(_trgt(271))(_sens(1)(113)(126)(369))(_dssslsensitivity 1))))
					(RX_FIFO_ABT_TO_FULL_P(_arch 225 0 21270(_prcs(_simple)(_trgt(259))(_sens(1))(_read(113)(126)(258)(260)))))
					(RX_FIFO_FULL_P(_arch 226 0 21286(_prcs(_simple)(_trgt(258))(_sens(1))(_read(113)(126)(258)(259)(348)))))
					(line__21303(_arch 227 0 21303(_assignment(_alias((Rx_FIFO_Full)(Rx_FIFO_Full_int)))(_simpleassign BUF)(_trgt(235))(_sens(258)))))
				)
			)
		)
		(_generate TX_TR_EN_LEG_MD_GEN 0 21323(_if 385)
			(_object
				(_prcs
					(line__21326(_arch 229 0 21326(_assignment(_trgt(349))(_sens(135)(190)(5(26))))))
				)
			)
			(_part (5(26))
			)
		)
		(_generate TX_TR_EN_ENHAN_MD_GEN 0 21332(_if 386)
			(_object
				(_sig(_int local_tr_en -3 0 21333(_arch(_uni))))
				(_prcs
					(line__21344(_arch 230 0 21344(_assignment(_trgt(384))(_sens(190)(5(26))))))
					(TR_EN_P(_arch 231 0 21346(_prcs(_simple)(_trgt(349))(_sens(135)(384)(11)(13)(14)))))
				)
			)
			(_part (5(26))
			)
		)
		(_inst TX_FIFO_II 0 21364(_ent lib_fifo_v1_0_14 async_fifo_fg)
			(_gen
				((C_ALLOW_2N_DEPTH)(_code 387))
				((C_FAMILY)(_code 388))
				((C_DATA_WIDTH)(_code 389))
				((C_ENABLE_RLOCS)(_code 390))
				((C_FIFO_DEPTH)(_code 391))
				((C_HAS_ALMOST_EMPTY)(_code 392))
				((C_HAS_ALMOST_FULL)(_code 393))
				((C_HAS_RD_ACK)(_code 394))
				((C_HAS_RD_COUNT)(_code 395))
				((C_HAS_RD_ERR)(_code 396))
				((C_HAS_WR_ACK)(_code 397))
				((C_HAS_WR_COUNT)(_code 398))
				((C_HAS_WR_ERR)(_code 399))
				((C_RD_ACK_LOW)(_code 400))
				((C_RD_COUNT_WIDTH)(_code 401))
				((C_RD_ERR_LOW)(_code 402))
				((C_PRELOAD_REGS)(_code 403))
				((C_PRELOAD_LATENCY)(_code 404))
				((C_USE_BLOCKMEM)(_code 405))
				((C_WR_ACK_LOW)(_code 406))
				((C_WR_COUNT_WIDTH)(_code 407))
				((C_WR_ERR_LOW)(_code 408))
				((C_XPM_FIFO)(_code 409))
			)
			(_port
				((Din)(Data_To_TxFIFO))
				((Wr_en)(IP2Bus_WrAck_transmit_enable))
				((Wr_clk)(Bus2IP_Clk))
				((Rd_en)(SPIXfer_done_rd_tx_en))
				((Rd_clk)(EXT_SPI_CLK))
				((Ainit)(reset_TxFIFO_ptr_int))
				((Dout)(Data_From_TxFIFO))
				((Full)(_open))
				((Empty)(Tx_FIFO_Empty))
				((Almost_full)(Tx_FIFO_Full))
				((Almost_empty)(Tx_FIFO_almost_Empty))
				((Wr_count)(Tx_FIFO_occ_Reversed))
				((Rd_count)(_open))
				((Rd_ack)(Tx_FIFO_rd_ack_open))
				((Rd_err)(_open))
				((Wr_ack)(Tx_FIFO_wr_ack))
				((Wr_err)(_open))
			)
		)
		(_generate FIFO_16_OCC_MSB_GEN 0 21425(_if 410)
			(_object
				(_prcs
					(line__21427(_arch 235 0 21427(_assignment(_alias((tx_occ_msb_1)(tx_occ_msb_11(3))))(_simpleassign BUF)(_trgt(107))(_sens(357(3))))))
				)
			)
			(_part (357(3))
			)
		)
		(_generate FIFO_256_OCC_MSB_GEN 0 21430(_if 411)
			(_object
				(_prcs
					(line__21432(_arch 236 0 21432(_assignment(_alias((tx_occ_msb_1)(tx_occ_msb_11(7))))(_simpleassign BUF)(_trgt(107))(_sens(357(7))))))
				)
			)
			(_part (357(7))
			)
		)
		(_inst TX_FIFO_EMPTY_CNTR_I 0 21453(_ent . counter_f)
			(_gen
				((C_NUM_BITS)(_code 412))
				((C_FAMILY)(_code 413))
			)
			(_port
				((Clk)(Bus2IP_Clk))
				((Rst)(_code 414))
				((Load_In)(_code 415))
				((Count_Enable)(updown_cnt_en))
				((Count_Load)(reset_TxFIFO_ptr_int))
				((Count_Down)(spiXfer_done_to_axi_1))
				((Count_Out)(tx_fifo_count))
				((Carry_Out)(_open))
			)
		)
		(_generate TX_FULL_EMP_INTR_MD_12_GEN 0 21473(_if 416)
			(_object
				(_prcs
					(line__21477(_arch 241 0 21477(_assignment(_trgt(347))(_sens(255)(343(_range 417))(369))(_read(343(_range 418))))))
					(line__21482(_arch 242 0 21482(_assignment(_alias((Tx_FIFO_Full_int)(Tx_FIFO_Full)))(_simpleassign BUF)(_trgt(79))(_sens(190)))))
				)
			)
		)
		(_generate TX_FULL_EMP_INTR_MD_0_GEN 0 21488(_if 419)
			(_object
				(_prcs
					(TX_FIFO_CNTR_DELAY_P(_arch 243 0 21525(_prcs(_trgt(344)(345)(370))(_sens(1)(126)(343)(344)(369))(_dssslsensitivity 1))))
					(line__21541(_arch 244 0 21541(_assignment(_trgt(347))(_sens(255)(345(_range 420))(370))(_read(345(_range 421))))))
					(line__21546(_arch 245 0 21546(_assignment(_trgt(264))(_sens(343(0))(343(_range 422))(349))(_read(343(_range 423))))))
					(TX_FIFO_ABT_TO_FULL_P(_arch 246 0 21549(_prcs(_simple)(_trgt(267))(_sens(1))(_read(79)(111)(126)(264)))))
					(TX_FIFO_FULL_P(_arch 247 0 21564(_prcs(_simple)(_trgt(79))(_sens(1))(_read(79)(111)(126)(267)(369)))))
				)
			)
		)
		(_inst FIFO_IF_MODULE_I 0 21587(_ent . qspi_fifo_ifmodule)
			(_gen
				((C_NUM_TRANSFER_BITS)(_code 424))
			)
			(_port
				((Bus2IP_Clk)(Bus2IP_Clk))
				((Soft_Reset_op)(reset2ip_reset_int))
				((Bus2IP_RcFIFO_RdCE)(Bus2IP_RdCE(27)))
				((Bus2IP_TxFIFO_WrCE)(Bus2IP_WrCE(26)))
				((Rd_ce_reduce_ack_gen)(rd_ce_reduce_ack_gen))
				((Data_From_TxFIFO)(Data_From_TxFIFO))
				((Data_From_Rc_FIFO)(Data_From_Rx_FIFO))
				((Tx_FIFO_Data_WithZero)(transmit_Data_int))
				((IP2Bus_RX_FIFO_Data)(IP2Bus_Receive_Reg_Data_int))
				((Rc_FIFO_Full)(Rx_FIFO_Full_Fifo_d1_synced_i))
				((Rc_FIFO_Full_strobe)(rc_FIFO_Full_strobe_int))
				((Tx_FIFO_Empty)(Tx_FIFO_Empty_intr))
				((Tx_FIFO_Empty_strobe)(tx_FIFO_Empty_strobe_int))
				((Rc_FIFO_Empty)(Rx_FIFO_Empty_int))
				((Receive_ip2bus_error)(receive_ip2bus_error))
				((Tx_FIFO_Full)(Tx_FIFO_Full_int))
				((Transmit_ip2bus_error)(transmit_ip2bus_error))
				((Tx_FIFO_Occpncy_MSB)(tx_occ_msb))
				((Tx_FIFO_less_half)(tx_FIFO_less_half_int))
				((DTR_underrun)(dtr_underrun_to_axi_clk))
				((DTR_Underrun_strobe)(dtr_Underrun_strobe_int))
				((SPIXfer_done)(spiXfer_done_to_axi_1))
				((rready)(rready))
				((wready)(WREADY))
			)
		)
		(_inst TX_OCCUPANCY_I 0 21635(_ent . qspi_occupancy_reg)
			(_gen
				((C_OCCUPANCY_NUM_BITS)(_code 425))
			)
			(_port
				((Bus2IP_OCC_REG_RdCE)(Bus2IP_RdCE(29)))
				((IP2Reg_OCC_Data)(Tx_FIFO_occ_Reversed_int))
				((IP2Bus_OCC_REG_Data)(IP2Bus_Tx_FIFO_OCC_Reg_Data_int))
			)
		)
		(_inst RX_OCCUPANCY_I 0 21656(_ent . qspi_occupancy_reg)
			(_gen
				((C_OCCUPANCY_NUM_BITS)(_code 426))
			)
			(_port
				((Bus2IP_OCC_REG_RdCE)(Bus2IP_RdCE(30)))
				((IP2Reg_OCC_Data)(Rx_FIFO_occ_Reversed_int))
				((IP2Bus_OCC_REG_Data)(IP2Bus_Rx_FIFO_OCC_Reg_Data_int))
			)
		)
		(_object
			(_cnst(_int C_RD_COUNT_WIDTH_INT -2 0 20594(_arch gms(_code 427))))
			(_cnst(_int C_WR_COUNT_WIDTH_INT -2 0 20595(_arch gms(_code 428))))
			(_cnst(_int RX_FIFO_CNTR_WIDTH -2 0 20596(_arch gms(_code 429))))
			(_cnst(_int TX_FIFO_CNTR_WIDTH -2 0 20597(_arch gms(_code 430))))
			(_type(_int ~NATURAL~range~RX_FIFO_CNTR_WIDTH-1~downto~0~13 0 20598(_scalar (_dto c 431 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{RX_FIFO_CNTR_WIDTH-1~downto~0}~13 0 20598(_array -3((_dto c 432 i 0)))))
			(_cnst(_int ZERO_RX_FIFO_CNT 63 0 20598(_arch((_others(i 2))))))
			(_type(_int ~NATURAL~range~TX_FIFO_CNTR_WIDTH-1~downto~0~13 0 20599(_scalar (_dto c 433 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{TX_FIFO_CNTR_WIDTH-1~downto~0}~13 0 20599(_array -3((_dto c 434 i 0)))))
			(_cnst(_int ZERO_TX_FIFO_CNT 65 0 20599(_arch((_others(i 2))))))
			(_type(_int ~NATURAL~range~RX_FIFO_CNTR_WIDTH-1~downto~0~1372 0 20600(_scalar (_dto c 435 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{RX_FIFO_CNTR_WIDTH-1~downto~0}~1373 0 20600(_array -3((_dto c 436 i 0)))))
			(_sig(_int rx_fifo_count 67 0 20600(_arch(_uni))))
			(_type(_int ~NATURAL~range~TX_FIFO_CNTR_WIDTH-1~downto~0~1374 0 20601(_scalar (_dto c 437 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{TX_FIFO_CNTR_WIDTH-1~downto~0}~1375 0 20601(_array -3((_dto c 438 i 0)))))
			(_sig(_int tx_fifo_count 69 0 20601(_arch(_uni))))
			(_sig(_int tx_fifo_count_d1 69 0 20602(_arch(_uni))))
			(_sig(_int tx_fifo_count_d2 69 0 20603(_arch(_uni))))
			(_sig(_int Tx_FIFO_Empty_1 -3 0 20604(_arch(_uni))))
			(_sig(_int Tx_FIFO_Empty_intr -3 0 20605(_arch(_uni))))
			(_sig(_int IP2Bus_RdAck_receive_enable -3 0 20606(_arch(_uni))))
			(_sig(_int IP2Bus_WrAck_transmit_enable -3 0 20607(_arch(_uni))))
			(_type(_int ~NATURAL~range~0~to~TX_FIFO_CNTR_WIDTH-1~13 0 20608(_scalar (_to i 0 c 439))))
			(_type(_int ~STD_LOGIC_VECTOR{0~to~TX_FIFO_CNTR_WIDTH-1}~13 0 20608(_array -3((_to i 0 c 440)))))
			(_cnst(_int ALL_0 71 0 20608(_arch((_others(i 3))))))
			(_sig(_int data_Exists_RcFIFO_int_d1 -3 0 20611(_arch(_uni))))
			(_sig(_int data_Exists_RcFIFO_pulse -3 0 20612(_arch(_uni))))
			(_type(_int ~NATURAL~range~{C_RD_COUNT_WIDTH_INT-1}~downto~0~13 0 20614(_scalar (_dto c 441 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{{C_RD_COUNT_WIDTH_INT-1}~downto~0}~13 0 20614(_array -3((_dto c 442 i 0)))))
			(_sig(_int Rx_FIFO_occ_Reversed 73 0 20614(_arch(_uni))))
			(_type(_int ~NATURAL~range~{C_RD_COUNT_WIDTH_INT-1}~downto~0~1376 0 20615(_scalar (_dto c 443 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{{C_RD_COUNT_WIDTH_INT-1}~downto~0}~1377 0 20615(_array -3((_dto c 444 i 0)))))
			(_sig(_int Rx_FIFO_occ_Reversed_oneless 75 0 20615(_arch(_uni))))
			(_type(_int ~NATURAL~range~{C_RD_COUNT_WIDTH_INT-1}~downto~0~1378 0 20616(_scalar (_dto c 445 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{{C_RD_COUNT_WIDTH_INT-1}~downto~0}~1379 0 20616(_array -3((_dto c 446 i 0)))))
			(_sig(_int Tx_FIFO_occ_Reversed 77 0 20616(_arch(_uni))))
			(_type(_int ~NATURAL~range~{C_RD_COUNT_WIDTH_INT-1}~downto~0~1380 0 20617(_scalar (_dto c 447 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{{C_RD_COUNT_WIDTH_INT-1}~downto~0}~1381 0 20617(_array -3((_dto c 448 i 0)))))
			(_sig(_int Tx_FIFO_occ_Reversed_oneless 79 0 20617(_arch(_uni))))
			(_sig(_int tx_occ_msb_111 -3 0 20624(_arch(_uni((i 2))))))
			(_sig(_int tx_occ_msb_11 69 0 20625(_arch(_uni))))
			(_sig(_int spisel_pulse_frm_spi_clk -3 0 20627(_arch(_uni))))
			(_sig(_int spisel_pulse_to_axi_clk -3 0 20628(_arch(_uni))))
			(_sig(_int slave_MODF_strobe_frm_spi_clk -3 0 20630(_arch(_uni))))
			(_sig(_int slave_MODF_strobe_to_axi_clk -3 0 20631(_arch(_uni))))
			(_sig(_int Rx_FIFO_Empty_frm_axi_clk -3 0 20633(_arch(_uni))))
			(_sig(_int Rx_FIFO_Empty_to_spi_clk -3 0 20634(_arch(_uni))))
			(_sig(_int Tx_FIFO_Full_frm_axi_clk -3 0 20636(_arch(_uni))))
			(_sig(_int Tx_FIFO_Full_to_spi_clk -3 0 20637(_arch(_uni))))
			(_sig(_int spiXfer_done_frm_spi_clk -3 0 20639(_arch(_uni))))
			(_sig(_int spiXfer_done_to_axi_clk -3 0 20640(_arch(_uni))))
			(_sig(_int SR_3_modf_frm_axi_clk -3 0 20642(_arch(_uni))))
			(_sig(_int spiXfer_done_to_axi_1 -3 0 20644(_arch(_uni))))
			(_sig(_int spiXfer_done_to_axi_d1 -3 0 20645(_arch(_uni))))
			(_sig(_int updown_cnt_en -3 0 20646(_arch(_uni))))
			(_sig(_int drr_Overrun_int_to_axi_clk -3 0 20648(_arch(_uni))))
			(_sig(_int drr_Overrun_int_frm_spi_clk -3 0 20649(_arch(_uni))))
			(_prcs
				(line__20654(_arch 160 0 20654(_assignment(_alias((SPISR_0_CMD_Error_frm_spi_clk)(SPISR_0_CMD_Error_int)))(_simpleassign BUF)(_trgt(279))(_sens(157)))))
				(line__20655(_arch 161 0 20655(_assignment(_alias((spisel_d1_reg_frm_spi_clk)(spisel_d1_reg)))(_simpleassign BUF)(_trgt(244))(_sens(141)))))
				(line__20656(_arch 162 0 20656(_assignment(_alias((spisel_pulse_frm_spi_clk)(spisel_pulse_o_int)))(_simpleassign BUF)(_trgt(358))(_sens(138)))))
				(line__20657(_arch 163 0 20657(_assignment(_alias((slave_MODF_strobe_frm_spi_clk)(slave_MODF_strobe_int)))(_simpleassign BUF)(_trgt(360))(_sens(64)))))
				(line__20658(_arch 164 0 20658(_assignment(_alias((modf_strobe_frm_spi_clk)(modf_strobe_int)))(_simpleassign BUF)(_trgt(239))(_sens(63)))))
				(line__20661(_arch 165 0 20661(_assignment(_alias((Rx_FIFO_Full_frm_axi_clk)(Rx_FIFO_Full_Fifo)))(_simpleassign BUF)(_trgt(257))(_sens(321)))))
				(line__20662(_arch 166 0 20662(_assignment(_alias((Tx_FIFO_Empty_frm_spi_clk)(Tx_FIFO_Empty_intr)))(_simpleassign BUF)(_trgt(256))(_sens(347)))))
				(line__20663(_arch 167 0 20663(_assignment(_alias((spiXfer_done_frm_spi_clk)(spiXfer_done_int)))(_simpleassign BUF)(_trgt(366))(_sens(61)))))
				(line__20664(_arch 168 0 20664(_assignment(_alias((dtr_underrun_frm_spi_clk)(dtr_underrun_int)))(_simpleassign BUF)(_trgt(241))(_sens(62)))))
				(line__20665(_arch 169 0 20665(_assignment(_alias((Tx_FIFO_Empty_SPISR_frm_spi_clk)(Tx_FIFO_Empty)))(_simpleassign BUF)(_trgt(254))(_sens(228)))))
				(line__20666(_arch 170 0 20666(_assignment(_alias((drr_Overrun_int_frm_spi_clk)(drr_Overrun_int)))(_simpleassign BUF)(_trgt(373))(_sens(85)))))
				(line__20669(_arch 171 0 20669(_assignment(_alias((reset_RcFIFO_ptr_frm_axi_clk)(reset_RcFIFO_ptr_int)))(_simpleassign BUF)(_trgt(250))(_sens(113)))))
				(line__20670(_arch 172 0 20670(_assignment(_alias((Rx_FIFO_Empty_frm_axi_clk)(Rx_FIFO_Empty)))(_simpleassign BUF)(_trgt(362))(_sens(186)))))
				(line__20671(_arch 173 0 20671(_assignment(_alias((Tx_FIFO_Full_frm_axi_clk)(Tx_FIFO_Full)))(_simpleassign BUF)(_trgt(364))(_sens(190)))))
				(line__20672(_arch 174 0 20672(_assignment(_alias((SR_3_modf_frm_axi_clk)(SR_3_modf_int)))(_simpleassign BUF)(_trgt(368))(_sens(78)))))
				(line__20800(_arch 175 0 20800(_assignment(_alias((bus2IP_Data_for_interrupt_core(t_0_17))(Bus2IP_Data(t_0_17))))(_trgt(119(t_0_17)))(_sens(6(t_0_17))))))
				(line__20820(_arch 178 0 20820(_assignment(_trgt(119(23)))(_sens(191)(198)(6(23))))))
				(line__20825(_arch 179 0 20825(_assignment(_trgt(119(_range 449)))(_sens(6(_range 450)))(_read(6(_range 451))))))
				(DRR_NOT_EMPTY_PULSE_P(_arch 180 0 20834(_prcs(_trgt(350))(_sens(1)(126)(271))(_dssslsensitivity 1))))
				(line__20847(_arch 181 0 20847(_assignment(_trgt(351))(_sens(271)(350)))))
				(line__20924(_arch 198 0 20924(_assignment(_trgt(123(8)))(_sens(191)(198)(351)))))
				(line__20929(_arch 199 0 20929(_assignment(_alias((ip2Bus_IntrEvent_int(7))(spisel_pulse_to_axi_clk)))(_trgt(123(7)))(_sens(359)))))
				(line__20931(_arch 200 0 20931(_assignment(_alias((ip2Bus_IntrEvent_int(6))(tx_FIFO_less_half_int)))(_trgt(123(6)))(_sens(102)))))
				(line__20932(_arch 201 0 20932(_assignment(_alias((ip2Bus_IntrEvent_int(5))(drr_Overrun_int_to_axi_clk)))(_trgt(123(5)))(_sens(372)))))
				(line__20933(_arch 202 0 20933(_assignment(_alias((ip2Bus_IntrEvent_int(4))(rc_FIFO_Full_strobe_int)))(_trgt(123(4)))(_sens(87)))))
				(line__20934(_arch 203 0 20934(_assignment(_alias((ip2Bus_IntrEvent_int(3))(dtr_Underrun_strobe_int)))(_trgt(123(3)))(_sens(86)))))
				(line__20935(_arch 204 0 20935(_assignment(_alias((ip2Bus_IntrEvent_int(2))(tx_FIFO_Empty_strobe_int)))(_trgt(123(2)))(_sens(95)))))
				(line__20936(_arch 205 0 20936(_assignment(_alias((ip2Bus_IntrEvent_int(1))(slave_MODF_strobe_to_axi_clk)))(_trgt(123(1)))(_sens(361)))))
				(line__20937(_arch 206 0 20937(_assignment(_alias((ip2Bus_IntrEvent_int(0))(modf_strobe_to_axi_clk)))(_trgt(123(0)))(_sens(240)))))
				(line__20940(_arch 207 0 20940(_assignment(_trgt(111))(_sens(126)(201)))))
				(line__20941(_arch 208 0 20941(_assignment(_trgt(112))(_sens(207)(249)))))
				(line__20944(_arch 209 0 20944(_assignment(_trgt(113))(_sens(126)(202)))))
				(line__20945(_arch 210 0 20945(_assignment(_trgt(80))(_sens(99)))))
				(line__20946(_arch 211 0 20946(_assignment(_alias((Rc_FIFO_Empty_int)(Rx_FIFO_Empty)))(_simpleassign BUF)(_trgt(84))(_sens(186)))))
				(line__20984(_arch 214 0 20984(_assignment(_trgt(281))(_sens(114)(207)))))
				(line__21111(_arch 215 0 21111(_assignment(_trgt(321))(_sens(187)(320)))))
				(RX_FULL_DELAY_PROCESS(_arch 216 0 21113(_prcs(_trgt(322))(_sens(0)(207)(321))(_dssslsensitivity 1))))
				(RX_FULL_EDGE_PROCESS(_arch 217 0 21126(_prcs(_trgt(325))(_sens(1)(126)(323))(_dssslsensitivity 1))))
				(line__21139(_arch 218 0 21139(_assignment(_trgt(326))(_sens(323)(325)))))
				(RX_FULL_GEN_PROCESS(_arch 219 0 21142(_prcs(_trgt(327))(_sens(1)(126)(186)(323)(326)(348))(_dssslsensitivity 1))))
				(line__21201(_arch 220 0 21201(_assignment(_trgt(263))(_sens(258)(326)(327)(348)(369)))))
				(line__21206(_arch 221 0 21206(_assignment(_trgt(260))(_sens(342(0))(342(_range 452))(369))(_read(342(_range 453))))))
				(line__21307(_arch 228 0 21307(_assignment(_trgt(272))(_sens(186)(271)))))
				(line__21361(_arch 232 0 21361(_assignment(_trgt(225))(_sens(6(_range 454)))(_read(6(_range 455))))))
				(line__21363(_arch 233 0 21363(_assignment(_trgt(282))(_sens(111)(126)))))
				(line__21423(_arch 234 0 21423(_assignment(_trgt(357))(_sens(343)))))
				(TX_OCC_MSB_P(_arch 237 0 21435(_prcs(_trgt(108)(109)(110))(_sens(1)(107)(108)(109)(126))(_dssslsensitivity 1))))
				(line__21449(_arch 238 0 21449(_assignment(_trgt(106))(_sens(110)(255)))))
				(line__21451(_arch 239 0 21451(_assignment(_trgt(99))(_sens(228)))))
				(line__21471(_arch 240 0 21471(_assignment(_trgt(371))(_sens(349)(369)))))
				(line__21586(_arch 248 0 21586(_assignment(_trgt(324))(_sens(186)(323)))))
				(line__21633(_arch 249 0 21633(_assignment(_trgt(355))(_sens(354)))))
				(line__21634(_arch 250 0 21634(_assignment(_trgt(97))(_sens(354)(355(_range 456)))(_read(355(_range 457))))))
				(line__21654(_arch 251 0 21654(_assignment(_trgt(353))(_sens(352)))))
				(line__21655(_arch 252 0 21655(_assignment(_trgt(98))(_sens(352)(353(_range 458)))(_read(353(_range 459))))))
			)
		)
	)
	(_generate LOGIC_FOR_MD_0_GEN 0 21678(_if 460)
		(_generate DATA_STARTUP_USED 0 21687(_if 461)
			(_object
				(_prcs
					(line__21695(_arch 254 0 21695(_assignment(_alias((IO2_O)(_string \"0"\)))(_trgt(26)))))
					(line__21696(_arch 255 0 21696(_assignment(_alias((IO2_T)(_string \"1"\)))(_trgt(27)))))
					(line__21697(_arch 256 0 21697(_assignment(_alias((IO3_O)(_string \"0"\)))(_trgt(29)))))
					(line__21698(_arch 257 0 21698(_assignment(_alias((IO3_T)(_string \"1"\)))(_trgt(30)))))
				)
			)
		)
		(_generate SCK_MISO_NO_STARTUP_USED 0 21702(_if 462)
			(_object
				(_prcs
					(line__21706(_arch 258 0 21706(_assignment(_alias((IO2_O)(_string \"0"\)))(_trgt(26)))))
					(line__21707(_arch 259 0 21707(_assignment(_alias((IO2_T)(_string \"1"\)))(_trgt(27)))))
					(line__21708(_arch 260 0 21708(_assignment(_alias((IO3_O)(_string \"0"\)))(_trgt(29)))))
					(line__21709(_arch 261 0 21709(_assignment(_alias((IO3_T)(_string \"1"\)))(_trgt(30)))))
					(line__21710(_arch 262 0 21710(_assignment(_alias((SCK_O)(SCK_O_int)))(_simpleassign BUF)(_trgt(17))(_sens(385)))))
					(line__21711(_arch 263 0 21711(_assignment(_alias((MISO_I_int)(IO1_I)))(_simpleassign BUF)(_trgt(386))(_sens(22)))))
				)
			)
		)
		(_generate SCK_MISO_STARTUP_USED 0 21717(_if 463)
			(_inst QSPI_STARTUP_BLOCK_I 0 21721(_ent . qspi_startup_block)
				(_gen
					((C_SUB_FAMILY)(_code 464))
					((C_USE_STARTUP)(_code 465))
					((C_SHARED_STARTUP)(_code 466))
					((C_SPI_MODE)(_code 467))
				)
				(_port
					((SCK_O)(SCK_O_int))
					((IO1_I_startup)(IO1_I))
					((IO1_Int)(MISO_I_int))
					((Bus2IP_Clk)(Bus2IP_Clk))
					((reset2ip_reset)(reset2ip_reset_int))
					((CFGCLK)(cfgclk))
					((CFGMCLK)(cfgmclk))
					((EOS)(eos))
					((PREQ)(preq))
					((DI)(di_int))
					((DO)(do_int))
					((DTS)(dts_int))
					((FCSBO)(fcsbo_int))
					((FCSBTS)(fcsbts_int))
					((CLK)(clk))
					((GSR)(gsr))
					((GTS)(gts))
					((KEYCLEARB)(keyclearb))
					((PACK)(pack))
					((USRCCLKTS)(usrcclkts))
					((USRDONEO)(usrdoneo))
					((USRDONETS)(usrdonets))
				)
			)
		)
		(_inst SPI_MODULE_I 0 21770(_ent . qspi_mode_0_module)
			(_gen
				((C_SCK_RATIO)(_code 468))
				((C_NUM_SS_BITS)(_code 469))
				((C_NUM_TRANSFER_BITS)(_code 470))
				((C_USE_STARTUP)(_code 471))
				((C_SPICR_REG_WIDTH)(_code 472))
				((C_SUB_FAMILY)(_code 473))
				((C_FIFO_EXIST)(_code 474))
				((C_DUAL_MODE)(_code 475))
				((C_STARTUP_EXT)(_code 476))
			)
			(_port
				((Bus2IP_Clk)(EXT_SPI_CLK))
				((Soft_Reset_op)(Rst_to_spi_int))
				((SPICR_0_LOOP)(SPICR_0_LOOP_to_spi_clk))
				((SPICR_1_SPE)(SPICR_1_SPE_to_spi_clk))
				((SPICR_2_MASTER_N_SLV)(SPICR_2_MST_N_SLV_to_spi_clk))
				((SPICR_3_CPOL)(SPICR_3_CPOL_to_spi_clk))
				((SPICR_4_CPHA)(SPICR_4_CPHA_to_spi_clk))
				((SPICR_5_TXFIFO_RST)(SPICR_5_TXFIFO_to_spi_clk))
				((SPICR_6_RXFIFO_RST)(SPICR_6_RXFIFO_RST_to_spi_clk))
				((SPICR_7_SS)(SPICR_7_SS_to_spi_clk))
				((SPICR_8_TR_INHIBIT)(SPICR_8_TR_INHIBIT_to_spi_clk))
				((SPICR_9_LSB)(SPICR_9_LSB_to_spi_clk))
				((Rx_FIFO_Empty_i_no_fifo)(Rx_FIFO_Empty_i))
				((SR_3_MODF)(SR_3_modf_to_spi_clk))
				((SR_5_Tx_Empty)(Tx_FIFO_Empty))
				((Slave_MODF_strobe)(slave_MODF_strobe_int))
				((MODF_strobe)(modf_strobe_int))
				((SPIXfer_done_rd_tx_en)(SPIXfer_done_rd_tx_en))
				((Slave_Select_Reg)(register_Data_slvsel_int))
				((Transmit_Data)(Data_From_TxFIFO))
				((Receive_Data)(Data_To_Rx_FIFO))
				((SPIXfer_done)(spiXfer_done_int))
				((DTR_underrun)(dtr_underrun_int))
				((SPISEL_pulse_op)(spisel_pulse_o_int))
				((SPISEL_d1_reg)(spisel_d1_reg))
				((SCK_I)(SCK_I))
				((SCK_O_reg)(SCK_O_int))
				((SCK_T)(SCK_T))
				((MISO_I)(str_IO1_I))
				((MISO_O)(str_IO1_O))
				((MISO_T)(str_IO1_T))
				((MOSI_I)(str_IO0_I))
				((MOSI_O)(str_IO0_O))
				((MOSI_T)(str_IO0_T))
				((SPISEL)(SPISEL))
				((SS_I)(SS_I_int))
				((SS_O)(SS_O_int))
				((SS_T)(SS_T_int))
				((control_bit_7_8)(SPICR_bits_7_8_to_spi_clk))
				((Mst_N_Slv_mode)(Mst_N_Slv_mode))
				((Rx_FIFO_Full)(Rx_FIFO_Full_Fifo))
				((reset_RcFIFO_ptr_to_spi)(reset_RcFIFO_ptr_to_spi_clk))
				((DRR_Overrun_reg)(drr_Overrun_int))
				((tx_cntr_xfer_done)(tx_cntr_xfer_done))
			)
		)
		(_object
			(_sig(_int SCK_O_int -3 0 21680(_arch(_uni))))
			(_sig(_int MISO_I_int -3 0 21681(_arch(_uni))))
			(_prcs
				(line__21685(_arch 253 0 21685(_assignment(_alias((SPISR_0_CMD_Error_int)(_string \"0"\)))(_trgt(157)))))
			)
		)
	)
	(_generate LOGIC_FOR_MD_12_GEN 0 21859(_if 477)
		(_generate LOGIC_FOR_C_SPI_MODE_1_GEN 0 21885(_if 478)
			(_object
				(_prcs
					(line__21908(_arch 264 0 21908(_assignment(_alias((IO2_O)(_string \"0"\)))(_trgt(26)))))
					(line__21909(_arch 265 0 21909(_assignment(_alias((IO3_O)(_string \"0"\)))(_trgt(29)))))
					(line__21911(_arch 266 0 21911(_assignment(_alias((IO2_T)(_string \"1"\)))(_trgt(27)))))
					(line__21912(_arch 267 0 21912(_assignment(_alias((IO3_T)(_string \"1"\)))(_trgt(30)))))
					(line__21914(_arch 268 0 21914(_assignment(_alias((IO2_I_int)(_string \"0"\)))(_trgt(313)))))
					(line__21916(_arch 269 0 21916(_assignment(_alias((IO3_I_int)(_string \"0"\)))(_trgt(314)))))
				)
			)
		)
		(_generate LOGIC_FOR_C_SPI_MODE_2_GEN 0 21921(_if 479)
			(_generate DATA_STARTUP_USED_MODE2 0 21925(_if 480)
				(_object
					(_prcs
						(line__21929(_arch 270 0 21929(_assignment(_trgt(40)))))
					)
				)
			)
			(_generate DATA_NOSTARTUP_USED_MODE2 0 21932(_if 481)
				(_object
					(_prcs
						(line__21937(_arch 271 0 21937(_assignment(_alias((IO2_I_int)(IO2_I)))(_simpleassign BUF)(_trgt(313))(_sens(25)))))
						(line__21938(_arch 272 0 21938(_assignment(_alias((IO2_O)(IO2_O_int)))(_simpleassign BUF)(_trgt(26))(_sens(309)))))
						(line__21939(_arch 273 0 21939(_assignment(_alias((IO2_T)(IO2_T_int)))(_simpleassign BUF)(_trgt(27))(_sens(310)))))
						(line__21941(_arch 274 0 21941(_assignment(_alias((IO3_I_int)(IO3_I)))(_simpleassign BUF)(_trgt(314))(_sens(28)))))
						(line__21942(_arch 275 0 21942(_assignment(_alias((IO3_O)(IO3_O_int)))(_simpleassign BUF)(_trgt(29))(_sens(311)))))
						(line__21943(_arch 276 0 21943(_assignment(_alias((IO3_T)(IO3_T_int)))(_simpleassign BUF)(_trgt(30))(_sens(312)))))
					)
				)
			)
		)
		(_generate SCK_MISO_NO_STARTUP_USED 0 21959(_if 482)
			(_object
				(_prcs
					(line__21963(_arch 281 0 21963(_assignment(_alias((SCK_O)(SCK_O_int)))(_simpleassign BUF)(_trgt(17))(_sens(387)))))
					(line__21964(_arch 282 0 21964(_assignment(_alias((MISO_I_int)(IO1_I)))(_simpleassign BUF)(_trgt(388))(_sens(22)))))
				)
			)
		)
		(_generate SCK_MISO_STARTUP_USED 0 21970(_if 483)
			(_inst QSPI_STARTUP_BLOCK_I 0 21974(_ent . qspi_startup_block)
				(_gen
					((C_SUB_FAMILY)(_code 484))
					((C_USE_STARTUP)(_code 485))
					((C_SHARED_STARTUP)(_code 486))
					((C_SPI_MODE)(_code 487))
				)
				(_port
					((SCK_O)(SCK_O_int))
					((IO1_I_startup)(IO1_I))
					((IO1_Int)(MISO_I_int))
					((Bus2IP_Clk)(Bus2IP_Clk))
					((reset2ip_reset)(reset2ip_reset_int))
					((CFGCLK)(cfgclk))
					((CFGMCLK)(cfgmclk))
					((EOS)(eos))
					((PREQ)(preq))
					((DI)(di_int))
					((DO)(do_int))
					((DTS)(dts_int))
					((FCSBO)(fcsbo_int))
					((FCSBTS)(fcsbts_int))
					((CLK)(clk))
					((GSR)(gsr))
					((GTS)(gts))
					((KEYCLEARB)(keyclearb))
					((PACK)(pack))
					((USRCCLKTS)(usrcclkts))
					((USRDONEO)(usrdoneo))
					((USRDONETS)(usrdonets))
				)
			)
		)
		(_inst SPI_MODE_1_LUT_LOGIC_I 0 22021(_ent . qspi_look_up_logic)
			(_gen
				((C_FAMILY)(_code 488))
				((C_SPI_MODE)(_code 489))
				((C_SELECT_XPM)(_code 490))
				((C_SPI_MEMORY)(_code 491))
				((C_NUM_TRANSFER_BITS)(_code 492))
			)
			(_port
				((EXT_SPI_CLK)(EXT_SPI_CLK))
				((Rst_to_spi)(Rst_to_spi_int))
				((TXFIFO_RST)(reset_TxFIFO_ptr_int_to_spi))
				((DTR_FIFO_Data_Exists)(data_Exists_TxFIFO_int))
				((Data_From_TxFIFO)(Data_From_TxFIFO))
				((pr_state_idle)(pr_state_idle_int))
				((Data_Dir)(Data_Dir_int))
				((Data_Mode_1)(Data_Mode_1_int))
				((Data_Mode_0)(Data_Mode_0_int))
				((Data_Phase)(Data_Phase_int))
				((Quad_Phase)(Quad_Phase_int))
				((Addr_Mode_1)(Addr_Mode_1_int))
				((Addr_Mode_0)(Addr_Mode_0_int))
				((Addr_Bit)(Addr_Bit_int))
				((Addr_Phase)(Addr_Phase_int))
				((CMD_Mode_1)(CMD_Mode_1_int))
				((CMD_Mode_0)(CMD_Mode_0_int))
				((CMD_Error)(CMD_Error_int))
				((CMD_decoded)(CMD_decoded_int))
			)
		)
		(_inst SPI_MODE_CONTROL_LOGIC_I 0 22062(_ent . qspi_mode_control_logic)
			(_gen
				((C_SCK_RATIO)(_code 493))
				((C_NUM_SS_BITS)(_code 494))
				((C_NUM_TRANSFER_BITS)(_code 495))
				((C_SPI_MODE)(_code 496))
				((C_USE_STARTUP)(_code 497))
				((C_SPI_MEMORY)(_code 498))
				((C_SUB_FAMILY)(_code 499))
				((C_DUAL_MODE)(_code 500))
				((C_NEW_SEQ_EN)(_code 501))
				((C_STARTUP_EXT)(_code 502))
			)
			(_port
				((Bus2IP_Clk)(EXT_SPI_CLK))
				((Soft_Reset_op)(Rst_to_spi_int))
				((DTR_FIFO_Data_Exists)(data_Exists_TxFIFO_int))
				((Slave_Select_Reg)(register_Data_slvsel_int))
				((Transmit_Data)(Data_From_TxFIFO))
				((Receive_Data)(Data_To_Rx_FIFO))
				((SPIXfer_done)(spiXfer_done_int))
				((SPIXfer_done_Rx_Wr_en)(SPIXfer_done_Rx_Wr_en))
				((MODF_strobe)(modf_strobe_int))
				((SPIXfer_done_rd_tx_en)(SPIXfer_done_rd_tx_en))
				((SR_3_MODF)(SR_3_modf_to_spi_clk))
				((SR_5_Tx_Empty)(Tx_FIFO_Empty))
				((SPICR_0_LOOP)(SPICR_0_LOOP_to_spi_clk))
				((SPICR_1_SPE)(SPICR_1_SPE_to_spi_clk))
				((SPICR_2_MASTER_N_SLV)(SPICR_2_MST_N_SLV_to_spi_clk))
				((SPICR_3_CPOL)(SPICR_3_CPOL_to_spi_clk))
				((SPICR_4_CPHA)(SPICR_4_CPHA_to_spi_clk))
				((SPICR_5_TXFIFO_RST)(SPICR_5_TXFIFO_RST_to_spi_clk))
				((SPICR_6_RXFIFO_RST)(SPICR_6_RXFIFO_RST_to_spi_clk))
				((SPICR_7_SS)(SPICR_7_SS_to_spi_clk))
				((SPICR_8_TR_INHIBIT)(SPICR_8_TR_INHIBIT_to_spi_clk))
				((SPICR_9_LSB)(SPICR_9_LSB_to_spi_clk))
				((Data_Dir)(Data_Dir_int))
				((Data_Mode_1)(Data_Mode_1_int))
				((Data_Mode_0)(Data_Mode_0_int))
				((Data_Phase)(Data_Phase_int))
				((Quad_Phase)(Quad_Phase_int))
				((Addr_Mode_1)(Addr_Mode_1_int))
				((Addr_Mode_0)(Addr_Mode_0_int))
				((Addr_Bit)(Addr_Bit_int))
				((Addr_Phase)(Addr_Phase_int))
				((CMD_Mode_1)(CMD_Mode_1_int))
				((CMD_Mode_0)(CMD_Mode_0_int))
				((CMD_Error)(CMD_Error_int))
				((CMD_decoded)(CMD_decoded_int))
				((SCK_I)(SCK_I))
				((SCK_O_reg)(SCK_O_int))
				((SCK_T)(SCK_T))
				((IO0_I)(str_IO0_I))
				((IO0_O)(str_IO0_O))
				((IO0_T)(str_IO0_T))
				((IO1_I)(str_IO1_I))
				((IO1_O)(str_IO1_O))
				((IO1_T)(str_IO1_T))
				((IO2_I)(IO2_I_int))
				((IO2_O)(IO2_O_int))
				((IO2_T)(IO2_T_int))
				((IO3_I)(IO3_I_int))
				((IO3_O)(IO3_O_int))
				((IO3_T)(IO3_T_int))
				((SPISEL)(SPISEL))
				((SS_I)(SS_I_int))
				((SS_O)(SS_O_int))
				((SS_T)(SS_T_int))
				((SPISEL_pulse_op)(spisel_pulse_o_int))
				((SPISEL_d1_reg)(spisel_d1_reg))
				((Control_bit_7_8)(SPICR_bits_7_8_to_spi_clk))
				((pr_state_idle)(pr_state_idle_int))
				((Rx_FIFO_Full)(Rx_FIFO_Full_Fifo))
				((DRR_Overrun_reg)(drr_Overrun_int))
				((reset_RcFIFO_ptr_to_spi)(reset_RcFIFO_ptr_to_spi_clk))
			)
		)
		(_object
			(_sig(_int SCK_O_int -3 0 21861(_arch(_uni))))
			(_sig(_int MISO_I_int -3 0 21862(_arch(_uni))))
			(_sig(_int Data_Dir_int -3 0 21864(_arch(_uni))))
			(_sig(_int Data_Mode_1_int -3 0 21865(_arch(_uni))))
			(_sig(_int Data_Mode_0_int -3 0 21866(_arch(_uni))))
			(_sig(_int Data_Phase_int -3 0 21867(_arch(_uni))))
			(_sig(_int Addr_Mode_1_int -3 0 21869(_arch(_uni))))
			(_sig(_int Addr_Mode_0_int -3 0 21870(_arch(_uni))))
			(_sig(_int Addr_Bit_int -3 0 21871(_arch(_uni))))
			(_sig(_int Addr_Phase_int -3 0 21872(_arch(_uni))))
			(_sig(_int CMD_Mode_1_int -3 0 21874(_arch(_uni))))
			(_sig(_int CMD_Mode_0_int -3 0 21875(_arch(_uni))))
			(_sig(_int CMD_Error_int -3 0 21876(_arch(_uni))))
			(_sig(_int CMD_decoded_int -3 0 21878(_arch(_uni))))
			(_type(_int ~NATURAL~range~3~downto~0~1391 0 21879(_scalar (_dto i 3 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1392 0 21879(_array -3((_dto i 3 i 0)))))
			(_sig(_int Dummy_Bits_int 81 0 21879(_arch(_uni))))
			(_prcs
				(line__21950(_arch 277 0 21950(_assignment(_alias((SPISR_0_CMD_Error_int)(CMD_Error_int)))(_simpleassign BUF)(_trgt(157))(_sens(399)))))
				(line__21951(_arch 278 0 21951(_assignment(_alias((dtr_underrun_int)(_string \"0"\)))(_trgt(62)))))
				(line__21952(_arch 279 0 21952(_assignment(_alias((slave_MODF_strobe_int)(_string \"0"\)))(_trgt(64)))))
				(line__21953(_arch 280 0 21953(_assignment(_alias((Mst_N_Slv_mode)(_string \"1"\)))(_trgt(142)))))
			)
		)
	)
	(_inst CONTROL_REG_I 0 22168(_ent . qspi_cntrl_reg)
		(_gen
			((C_S_AXI_DATA_WIDTH)(_code 503))
			((C_SPI_NUM_BITS_REG)(_code 504))
			((C_SPICR_REG_WIDTH)(_code 505))
			((C_SPI_MODE)(_code 506))
		)
		(_port
			((Bus2IP_Clk)(Bus2IP_Clk))
			((Soft_Reset_op)(reset2ip_reset_int))
			((Wr_ce_reduce_ack_gen)(Wr_ce_reduce_ack_gen))
			((Bus2IP_SPICR_WrCE)(Bus2IP_WrCE(24)))
			((Bus2IP_SPICR_RdCE)(Bus2IP_RdCE(24)))
			((Bus2IP_SPICR_data)(Bus2IP_Data))
			((SPICR_0_LOOP)(SPICR_0_LOOP_frm_axi_clk))
			((SPICR_1_SPE)(SPICR_1_SPE_frm_axi_clk))
			((SPICR_2_MASTER_N_SLV)(SPICR_2_MST_N_SLV_frm_axi_clk))
			((SPICR_3_CPOL)(SPICR_3_CPOL_frm_axi_clk))
			((SPICR_4_CPHA)(SPICR_4_CPHA_frm_axi_clk))
			((SPICR_5_TXFIFO_RST)(SPICR_5_TXFIFO_RST_frm_axi_clk))
			((SPICR_6_RXFIFO_RST)(SPICR_6_RXFIFO_RST_frm_axi_clk))
			((SPICR_7_SS)(SPICR_7_SS_frm_axi_clk))
			((SPICR_8_TR_INHIBIT)(SPICR_8_TR_INHIBIT_frm_axi_clk))
			((SPICR_9_LSB)(SPICR_9_LSB_frm_axi_clk))
			((SPISR_1_LOOP_Back_Error)(SPISR_1_LOOP_Back_Error_int))
			((SPISR_2_MSB_Error)(SPISR_2_MSB_Error_int))
			((SPISR_3_Slave_Mode_Error)(SPISR_3_Slave_Mode_Error_int))
			((SPISR_4_CPOL_CPHA_Error)(SPISR_4_CPOL_CPHA_Error_int))
			((IP2Bus_SPICR_Data)(IP2Bus_SPICR_Data_int))
			((Control_bit_7_8)(SPICR_bits_7_8_frm_axi_clk))
		)
	)
	(_generate STATUS_REG_MODE_0_GEN 0 22218(_if 507)
		(_inst STATUS_SLAVE_SEL_REG_I 0 22221(_ent . qspi_status_slave_sel_reg)
			(_gen
				((C_SPI_NUM_BITS_REG)(_code 508))
				((C_S_AXI_DATA_WIDTH)(_code 509))
				((C_NUM_SS_BITS)(_code 510))
				((C_SPISR_REG_WIDTH)(_code 511))
			)
			(_port
				((Bus2IP_Clk)(Bus2IP_Clk))
				((Soft_Reset_op)(reset2ip_reset_int))
				((SPISR_0_Command_Error)(_code 512))
				((SPISR_1_LOOP_Back_Error)(SPISR_1_LOOP_Back_Error_int))
				((SPISR_2_MSB_Error)(SPISR_2_MSB_Error_int))
				((SPISR_3_Slave_Mode_Error)(SPISR_3_Slave_Mode_Error_int))
				((SPISR_4_CPOL_CPHA_Error)(SPISR_4_CPOL_CPHA_Error_int))
				((SPISR_Ext_SPISEL_slave)(spisel_d1_reg_to_axi_clk))
				((SPISR_7_Tx_Full)(Tx_FIFO_Full_int))
				((SPISR_8_Tx_Empty)(Tx_FIFO_Empty_SPISR_to_axi_clk))
				((SPISR_9_Rx_Full)(Rx_FIFO_Full_Fifo_d1_synced))
				((SPISR_10_Rx_Empty)(Rx_FIFO_Empty_int))
				((ModeFault_Strobe)(modf_strobe_to_axi_clk))
				((Rd_ce_reduce_ack_gen)(rd_ce_reduce_ack_gen))
				((Bus2IP_SPISR_RdCE)(Bus2IP_RdCE(25)))
				((IP2Bus_SPISR_Data)(IP2Bus_SPISR_Data_int))
				((SR_3_modf)(SR_3_modf_int))
				((Bus2IP_SPISSR_WrCE)(Bus2IP_WrCE(28)))
				((Wr_ce_reduce_ack_gen)(Wr_ce_reduce_ack_gen))
				((Bus2IP_SPISSR_RdCE)(Bus2IP_RdCE(28)))
				((Bus2IP_SPISSR_Data)(Bus2IP_Data))
				((IP2Bus_SPISSR_Data)(IP2Bus_SPISSR_Data_int))
				((SPISSR_Data_reg_op)(SPISSR_frm_axi_clk))
			)
		)
	)
	(_generate STATUS_REG_MODE_12_GEN 0 22267(_if 513)
		(_inst STATUS_SLAVE_SEL_REG_I 0 22270(_ent . qspi_status_slave_sel_reg)
			(_gen
				((C_SPI_NUM_BITS_REG)(_code 514))
				((C_S_AXI_DATA_WIDTH)(_code 515))
				((C_NUM_SS_BITS)(_code 516))
				((C_SPISR_REG_WIDTH)(_code 517))
			)
			(_port
				((Bus2IP_Clk)(Bus2IP_Clk))
				((Soft_Reset_op)(reset2ip_reset_int))
				((SPISR_0_Command_Error)(SPISR_0_CMD_Error_to_axi_clk))
				((SPISR_1_LOOP_Back_Error)(SPISR_1_LOOP_Back_Error_int))
				((SPISR_2_MSB_Error)(SPISR_2_MSB_Error_int))
				((SPISR_3_Slave_Mode_Error)(SPISR_3_Slave_Mode_Error_int))
				((SPISR_4_CPOL_CPHA_Error)(SPISR_4_CPOL_CPHA_Error_int))
				((SPISR_Ext_SPISEL_slave)(spisel_d1_reg_to_axi_clk))
				((SPISR_7_Tx_Full)(Tx_FIFO_Full_int))
				((SPISR_8_Tx_Empty)(Tx_FIFO_Empty_SPISR_to_axi_clk))
				((SPISR_9_Rx_Full)(Rx_FIFO_Full_Fifo_d1_synced))
				((SPISR_10_Rx_Empty)(Rx_FIFO_Empty_int))
				((ModeFault_Strobe)(modf_strobe_to_axi_clk))
				((Rd_ce_reduce_ack_gen)(rd_ce_reduce_ack_gen))
				((Bus2IP_SPISR_RdCE)(Bus2IP_RdCE(25)))
				((IP2Bus_SPISR_Data)(IP2Bus_SPISR_Data_int))
				((SR_3_modf)(SR_3_modf_int))
				((Bus2IP_SPISSR_WrCE)(Bus2IP_WrCE(28)))
				((Wr_ce_reduce_ack_gen)(Wr_ce_reduce_ack_gen))
				((Bus2IP_SPISSR_RdCE)(Bus2IP_RdCE(28)))
				((Bus2IP_SPISSR_Data)(Bus2IP_Data))
				((IP2Bus_SPISSR_Data)(IP2Bus_SPISSR_Data_int))
				((SPISSR_Data_reg_op)(SPISSR_frm_axi_clk))
			)
		)
	)
	(_inst SOFT_RESET_I 0 22317(_ent . soft_reset)
		(_gen
			((C_SIPIF_DWIDTH)(_code 518))
			((C_RESET_WIDTH)(_code 519))
		)
		(_port
			((Bus2IP_Reset)(Bus2IP_Reset))
			((Bus2IP_Clk)(Bus2IP_Clk))
			((Bus2IP_WrCE)(Bus2IP_WrCE(16)))
			((Bus2IP_Data)(Bus2IP_Data))
			((Bus2IP_BE)(Bus2IP_BE))
			((Reset2IP_Reset)(reset2ip_reset_int))
			((Reset2Bus_WrAck)(rst_ip2bus_wrack))
			((Reset2Bus_Error)(rst_ip2bus_error))
			((Reset2Bus_ToutSup)(_open))
		)
	)
	(_inst INTERRUPT_CONTROL_I 0 22403(_ent interrupt_control_v3_1_4 interrupt_control)
		(_gen
			((C_NUM_CE)(_code 520))
			((C_NUM_IPIF_IRPT_SRC)(_code 521))
			((C_IP_INTR_MODE_ARRAY)(_code 522))
			((C_INCLUDE_DEV_PENCODER)(_code 523))
			((C_INCLUDE_DEV_ISC)(_code 524))
			((C_IPIF_DWIDTH)(_code 525))
		)
		(_port
			((bus2ip_clk)(Bus2IP_Clk))
			((bus2ip_reset)(reset2ip_reset_int))
			((bus2ip_data)(bus2IP_Data_for_interrupt_core))
			((bus2ip_be)(Bus2IP_BE))
			((interrupt_rdce)(bus2ip_intr_rdce))
			((interrupt_wrce)(bus2ip_intr_wrce))
			((ipif_reg_interrupts)(_code 526))
			((ipif_lvl_interrupts)(_code 527))
			((ip2bus_intrevent)(ip2Bus_IntrEvent_int))
			((intr2bus_devintr)(IP2INTC_Irpt))
			((intr2bus_dbus)(intr_ip2bus_data))
			((intr2bus_wrack)(intr_ip2bus_wrack))
			((intr2bus_rdack)(intr_ip2bus_rdack))
			((intr2bus_error)(intr_ip2bus_error))
			((intr2bus_retry)(_open))
			((intr2bus_toutsup)(_open))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 19086(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 19086(_ent)))
		(_type(_int ~STRING~121 0 19087(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_SUB_FAMILY 1 0 19087(_ent)))
		(_gen(_int C_SELECT_XPM -2 0 19088 \1\ (_ent((i 1)))))
		(_gen(_int C_UC_FAMILY -2 0 19089(_ent gms)))
		(_gen(_int C_S_AXI_DATA_WIDTH -2 0 19090(_ent gms)))
		(_gen(_int Async_Clk -2 0 19091(_ent)))
		(_gen(_int C_NUM_CE_SIGNALS -2 0 19094(_ent gms)))
		(_gen(_int C_FIFO_DEPTH -2 0 19099(_ent gms)))
		(_gen(_int C_SCK_RATIO -2 0 19100(_ent)))
		(_gen(_int C_NUM_SS_BITS -2 0 19101(_ent gms)))
		(_gen(_int C_NUM_TRANSFER_BITS -2 0 19102(_ent gms)))
		(_gen(_int C_SPI_MODE -2 0 19103(_ent gms)))
		(_gen(_int C_USE_STARTUP -2 0 19104(_ent gms)))
		(_gen(_int C_SPI_MEMORY -2 0 19105(_ent)))
		(_type(_int ~INTEGER~range~0~to~1~12 0 19106(_scalar (_to i 0 i 1))))
		(_gen(_int C_SHARED_STARTUP 2 0 19106 \0\ (_ent((i 0)))))
		(_gen(_int C_TYPE_OF_AXI4_INTERFACE -2 0 19107(_ent gms)))
		(_gen(_int C_FIFO_EXIST -2 0 19110(_ent gms)))
		(_gen(_int C_SPI_NUM_BITS_REG -2 0 19111(_ent gms)))
		(_gen(_int C_OCCUPANCY_NUM_BITS -2 0 19112(_ent gms)))
		(_type(_int ~INTEGER_ARRAY_TYPE~12 0 19115(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_IP_INTR_MODE_ARRAY 3 0 19115(_ent)))
		(_gen(_int C_SPICR_REG_WIDTH -2 0 19118(_ent gms)))
		(_gen(_int C_SPISR_REG_WIDTH -2 0 19119(_ent gms)))
		(_gen(_int C_LSB_STUP -2 0 19120(_ent gms)))
		(_gen(_int C_DUAL_MODE -2 0 19121(_ent)))
		(_gen(_int C_NEW_SEQ_EN -2 0 19122(_ent)))
		(_gen(_int C_STARTUP_EXT -2 0 19123(_ent)))
		(_port(_int EXT_SPI_CLK -3 0 19126(_ent(_in)(_event))))
		(_port(_int Bus2IP_Clk -3 0 19128(_ent(_in)(_event))))
		(_port(_int Bus2IP_Reset -3 0 19129(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{{C_S_AXI_DATA_WIDTH/8}-1}}~12 0 19131(_array -3((_to i 0 c 528)))))
		(_port(_int Bus2IP_BE 4 0 19131(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_CE_SIGNALS-1}}~12 0 19132(_array -3((_to i 0 c 529)))))
		(_port(_int Bus2IP_RdCE 5 0 19132(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_CE_SIGNALS-1}}~123 0 19133(_array -3((_to i 0 c 530)))))
		(_port(_int Bus2IP_WrCE 6 0 19133(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_DATA_WIDTH-1}}~12 0 19134(_array -3((_to i 0 c 531)))))
		(_port(_int Bus2IP_Data 7 0 19134(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_DATA_WIDTH-1}}~125 0 19136(_array -3((_to i 0 c 532)))))
		(_port(_int IP2Bus_Data 8 0 19136(_ent(_out))))
		(_port(_int IP2Bus_WrAck -3 0 19137(_ent(_out))))
		(_port(_int IP2Bus_RdAck -3 0 19138(_ent(_out))))
		(_port(_int IP2Bus_Error -3 0 19139(_ent(_out))))
		(_port(_int burst_tr -3 0 19141(_ent(_in))))
		(_port(_int rready -3 0 19142(_ent(_in))))
		(_port(_int WVALID -3 0 19143(_ent(_in))))
		(_port(_int WREADY -3 0 19144(_ent(_in))))
		(_port(_int TX_Fifo_full_indication -3 0 19145(_ent(_out))))
		(_port(_int SCK_I -3 0 19147(_ent(_in))))
		(_port(_int SCK_O -3 0 19148(_ent(_out))))
		(_port(_int SCK_T -3 0 19149(_ent(_out))))
		(_port(_int IO0_I -3 0 19151(_ent(_in))))
		(_port(_int IO0_O -3 0 19152(_ent(_out))))
		(_port(_int IO0_T -3 0 19153(_ent(_out))))
		(_port(_int IO1_I -3 0 19155(_ent(_in))))
		(_port(_int IO1_O -3 0 19156(_ent(_out))))
		(_port(_int IO1_T -3 0 19157(_ent(_out))))
		(_port(_int IO2_I -3 0 19159(_ent(_in))))
		(_port(_int IO2_O -3 0 19160(_ent(_out))))
		(_port(_int IO2_T -3 0 19161(_ent(_out))))
		(_port(_int IO3_I -3 0 19163(_ent(_in))))
		(_port(_int IO3_O -3 0 19164(_ent(_out))))
		(_port(_int IO3_T -3 0 19165(_ent(_out))))
		(_port(_int SPISEL -3 0 19167(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~C_LSB_STUP}~12 0 19169(_array -3((_range 533)))))
		(_port(_int SS_I 9 0 19169(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~C_LSB_STUP}~127 0 19170(_array -3((_range 534)))))
		(_port(_int SS_O 10 0 19170(_ent(_out))))
		(_port(_int SS_T -3 0 19171(_ent(_out))))
		(_port(_int IP2INTC_Irpt -3 0 19173(_ent(_out))))
		(_port(_int cfgclk -3 0 19178(_ent(_out))))
		(_port(_int cfgmclk -3 0 19179(_ent(_out))))
		(_port(_int eos -3 0 19180(_ent(_out))))
		(_port(_int preq -3 0 19181(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19182(_array -3((_dto i 1 i 0)))))
		(_port(_int di 11 0 19182(_ent(_out))))
		(_port(_int dts 11 0 19183(_ent(_in))))
		(_port(_int do 11 0 19184(_ent(_in))))
		(_port(_int clk -3 0 19187(_ent(_in))))
		(_port(_int gsr -3 0 19188(_ent(_in))))
		(_port(_int gts -3 0 19189(_ent(_in))))
		(_port(_int keyclearb -3 0 19190(_ent(_in))))
		(_port(_int pack -3 0 19191(_ent(_in))))
		(_port(_int usrcclkts -3 0 19192(_ent(_in))))
		(_port(_int usrdoneo -3 0 19193(_ent(_in))))
		(_port(_int usrdonets -3 0 19194(_ent(_in))))
		(_cnst(_int NEW_LOGIC -2 0 19230(_arch((i 0)))))
		(_cnst(_int INTR_LO -5 0 19232(_arch((i 0)))))
		(_cnst(_int INTR_HI -5 0 19233(_arch((i 15)))))
		(_cnst(_int SWRESET -5 0 19234(_arch((i 16)))))
		(_cnst(_int SPICR -5 0 19235(_arch((i 24)))))
		(_cnst(_int SPISR -5 0 19236(_arch((i 25)))))
		(_cnst(_int SPIDTR -5 0 19237(_arch((i 26)))))
		(_cnst(_int SPIDRR -5 0 19238(_arch((i 27)))))
		(_cnst(_int SPISSR -5 0 19239(_arch((i 28)))))
		(_cnst(_int SPITFOR -5 0 19240(_arch((i 29)))))
		(_cnst(_int SPIRFOR -5 0 19241(_arch((i 30)))))
		(_cnst(_int REG_HOLE -5 0 19243(_arch((i 31)))))
		(_sig(_int str_IO0_I -3 0 19245(_arch(_uni))))
		(_sig(_int str_IO0_O -3 0 19246(_arch(_uni))))
		(_sig(_int str_IO0_T -3 0 19247(_arch(_uni))))
		(_sig(_int str_IO1_I -3 0 19248(_arch(_uni))))
		(_sig(_int str_IO1_O -3 0 19249(_arch(_uni))))
		(_sig(_int str_IO1_T -3 0 19250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19251(_array -3((_dto i 3 i 0)))))
		(_sig(_int di_int 12 0 19251(_arch(_uni))))
		(_sig(_int di_int_sync 12 0 19252(_arch(_uni))))
		(_sig(_int dts_int 12 0 19253(_arch(_uni))))
		(_sig(_int do_int 12 0 19254(_arch(_uni))))
		(_sig(_int spiXfer_done_int -3 0 19259(_arch(_uni))))
		(_sig(_int dtr_underrun_int -3 0 19260(_arch(_uni))))
		(_sig(_int modf_strobe_int -3 0 19261(_arch(_uni))))
		(_sig(_int slave_MODF_strobe_int -3 0 19262(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~13 0 19266(_array -3((_to i 0 c 535)))))
		(_sig(_int receive_Data_int 13 0 19266(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~132 0 19267(_array -3((_to i 0 c 536)))))
		(_sig(_int transmit_Data_int 14 0 19267(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_SPI_NUM_BITS_REG+1}}~13 0 19270(_array -3((_to i 0 c 537)))))
		(_sig(_int register_Data_cntrl_int 15 0 19270(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~13 0 19271(_array -3((_to i 0 c 538)))))
		(_sig(_int register_Data_slvsel_int 16 0 19271(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_SPICR_REG_WIDTH-1}}~13 0 19273(_array -3((_to i 0 c 539)))))
		(_sig(_int IP2Bus_SPICR_Data_int 17 0 19273(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_SPISR_REG_WIDTH-1}}~13 0 19274(_array -3((_to i 0 c 540)))))
		(_sig(_int IP2Bus_SPISR_Data_int 18 0 19274(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~134 0 19276(_array -3((_to i 0 c 541)))))
		(_sig(_int IP2Bus_Receive_Reg_Data_int 19 0 19276(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_DATA_WIDTH-1}}~13 0 19278(_array -3((_to i 0 c 542)))))
		(_sig(_int IP2Bus_Data_received_int 20 0 19277(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~136 0 19279(_array -3((_to i 0 c 543)))))
		(_sig(_int IP2Bus_SPISSR_Data_int 21 0 19279(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_OCCUPANCY_NUM_BITS-1}}~13 0 19281(_array -3((_to i 0 c 544)))))
		(_sig(_int IP2Bus_Tx_FIFO_OCC_Reg_Data_int 22 0 19280(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_OCCUPANCY_NUM_BITS-1}~downto~0}~13 0 19284(_array -3((_dto c 545 i 0)))))
		(_sig(_int IP2Bus_Tx_FIFO_OCC_Reg_Data_int_1 23 0 19283(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_OCCUPANCY_NUM_BITS-1}~downto~0}~138 0 19286(_array -3((_dto c 546 i 0)))))
		(_sig(_int IP2Bus_Rx_FIFO_OCC_Reg_Data_int_1 24 0 19285(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_OCCUPANCY_NUM_BITS-1}}~1310 0 19290(_array -3((_to i 0 c 547)))))
		(_sig(_int IP2Bus_Rx_FIFO_OCC_Reg_Data_int 25 0 19289(_arch(_uni))))
		(_sig(_int sr_3_MODF_int -3 0 19293(_arch(_uni))))
		(_sig(_int Tx_FIFO_Full_int -3 0 19294(_arch(_uni))))
		(_sig(_int sr_5_Tx_Empty_int -3 0 19295(_arch(_uni))))
		(_sig(_int tx_empty_signal_handshake_req -3 0 19296(_arch(_uni))))
		(_sig(_int tx_empty_signal_handshake_gnt -3 0 19297(_arch(_uni))))
		(_sig(_int sr_6_Rx_Full_int -3 0 19298(_arch(_uni))))
		(_sig(_int Rc_FIFO_Empty_int -3 0 19299(_arch(_uni))))
		(_sig(_int drr_Overrun_int -3 0 19302(_arch(_uni))))
		(_sig(_int dtr_Underrun_strobe_int -3 0 19303(_arch(_uni))))
		(_sig(_int rc_FIFO_Full_strobe_int -3 0 19305(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_OCCUPANCY_NUM_BITS-1}~downto~0}~1312 0 19306(_array -3((_dto c 548 i 0)))))
		(_sig(_int rc_FIFO_occ_Reversed_int 26 0 19306(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_OCCUPANCY_NUM_BITS-1}~downto~0}~1314 0 19308(_array -3((_dto c 549 i 0)))))
		(_sig(_int rc_FIFO_occ_Reversed_int_2 27 0 19308(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1316 0 19311(_array -3((_to i 0 c 550)))))
		(_sig(_int rc_FIFO_Data_Out_int 28 0 19311(_arch(_uni))))
		(_sig(_int sr_6_Rx_Full_int_1 -3 0 19314(_arch(_uni))))
		(_sig(_int FIFO_Empty_rx_1 -3 0 19315(_arch(_uni))))
		(_sig(_int FIFO_Empty_rx -3 0 19316(_arch(_uni))))
		(_sig(_int data_Exists_RcFIFO_int -3 0 19318(_arch(_uni))))
		(_sig(_int tx_FIFO_Empty_strobe_int -3 0 19319(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_OCCUPANCY_NUM_BITS-1}~downto~0}~1318 0 19322(_array -3((_dto c 551 i 0)))))
		(_sig(_int tx_FIFO_occ_Reversed_int_2 29 0 19322(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_OCCUPANCY_NUM_BITS-1}~downto~0}~1320 0 19324(_array -3((_dto c 552 i 0)))))
		(_sig(_int Tx_FIFO_occ_Reversed_int 30 0 19324(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_OCCUPANCY_NUM_BITS-1}~downto~0}~1322 0 19325(_array -3((_dto c 553 i 0)))))
		(_sig(_int Rx_FIFO_occ_Reversed_int 31 0 19325(_arch(_uni))))
		(_sig(_int data_Exists_TxFIFO_int -3 0 19327(_arch(_uni))))
		(_sig(_int data_Exists_TxFIFO_int_1 -3 0 19328(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1324 0 19330(_array -3((_to i 0 c 554)))))
		(_sig(_int data_From_TxFIFO_int 32 0 19330(_arch(_uni))))
		(_sig(_int tx_FIFO_less_half_int -3 0 19332(_arch(_uni))))
		(_sig(_int Tx_FIFO_Full_int_1 -3 0 19334(_arch(_uni))))
		(_sig(_int FIFO_Empty_tx -3 0 19335(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1326 0 19336(_array -3((_to i 0 c 555)))))
		(_sig(_int data_From_TxFIFO_int_1 33 0 19336(_arch(_uni))))
		(_sig(_int tx_occ_msb -3 0 19338(_arch(_uni))))
		(_sig(_int tx_occ_msb_1 -3 0 19339(_arch(_uni((i 2))))))
		(_sig(_int tx_occ_msb_2 -3 0 19340(_arch(_uni))))
		(_sig(_int tx_occ_msb_3 -3 0 19341(_arch(_uni))))
		(_sig(_int tx_occ_msb_4 -3 0 19342(_arch(_uni))))
		(_sig(_int reset_TxFIFO_ptr_int -3 0 19344(_arch(_uni))))
		(_sig(_int reset_TxFIFO_ptr_int_to_spi -3 0 19345(_arch(_uni))))
		(_sig(_int reset_RcFIFO_ptr_int -3 0 19346(_arch(_uni))))
		(_sig(_int reset_RcFIFO_ptr_to_spi_clk -3 0 19347(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_DATA_WIDTH-1}}~1328 0 19348(_array -3((_to i 0 c 556)))))
		(_sig(_int ip2Bus_Data_Reg_int 34 0 19348(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_DATA_WIDTH-1}}~1330 0 19350(_array -3((_to i 0 c 557)))))
		(_sig(_int ip2Bus_Data_occupancy_int 35 0 19350(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_DATA_WIDTH-1}}~1332 0 19352(_array -3((_to i 0 c 558)))))
		(_sig(_int ip2Bus_Data_SS_int 36 0 19352(_arch(_uni))))
		(_sig(_int bus2IP_Reset_int -3 0 19356(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH-1}~13 0 19358(_array -3((_to i 0 c 559)))))
		(_sig(_int bus2IP_Data_for_interrupt_core 37 0 19358(_arch(_uni))))
		(_sig(_int ip2Bus_Error_int -3 0 19361(_arch(_uni))))
		(_sig(_int ip2Bus_WrAck_int -3 0 19362(_arch(_uni))))
		(_sig(_int ip2Bus_RdAck_int -3 0 19363(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_IP_INTR_MODE_ARRAY'length-1}}~13 0 19364(_array -3((_to i 0 c 560)))))
		(_sig(_int ip2Bus_IntrEvent_int 38 0 19364(_arch(_uni))))
		(_sig(_int transmit_ip2bus_error -3 0 19366(_arch(_uni))))
		(_sig(_int receive_ip2bus_error -3 0 19367(_arch(_uni))))
		(_sig(_int reset2ip_reset_int -3 0 19370(_arch(_uni))))
		(_sig(_int rst_ip2bus_wrack -3 0 19371(_arch(_uni))))
		(_sig(_int rst_ip2bus_error -3 0 19372(_arch(_uni))))
		(_sig(_int rst_ip2bus_rdack -3 0 19373(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_DATA_WIDTH-1}}~1334 0 19376(_array -3((_to i 0 c 561)))))
		(_sig(_int intr_ip2bus_data 39 0 19376(_arch(_uni))))
		(_sig(_int intr_ip2bus_rdack -3 0 19378(_arch(_uni))))
		(_sig(_int intr_ip2bus_wrack -3 0 19379(_arch(_uni))))
		(_sig(_int intr_ip2bus_error -3 0 19380(_arch(_uni))))
		(_sig(_int ip2bus_error_RdWr -3 0 19381(_arch(_uni))))
		(_sig(_int wr_ce_reduce_ack_gen -3 0 19384(_arch(_uni))))
		(_sig(_int rd_ce_reduce_ack_gen -3 0 19386(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 19388(_array -3((_to i 0 i 1)))))
		(_sig(_int control_bit_7_8_int 40 0 19388(_arch(_uni))))
		(_sig(_int spisel_pulse_o_int -3 0 19389(_arch(_uni))))
		(_sig(_int Interrupt_WrCE_sig 40 0 19390(_arch(_uni))))
		(_sig(_int IPIF_Lvl_Interrupts_sig -3 0 19391(_arch(_uni))))
		(_sig(_int spisel_d1_reg -3 0 19392(_arch(_uni))))
		(_sig(_int Mst_N_Slv_mode -3 0 19393(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{INTR_LO~to~INTR_HI}~13 0 19395(_array -3((_to i 0 i 15)))))
		(_sig(_int bus2ip_intr_rdce 41 0 19395(_arch(_uni))))
		(_sig(_int bus2ip_intr_wrce 41 0 19396(_arch(_uni))))
		(_sig(_int ip2Bus_RdAck_intr_reg_hole -3 0 19398(_arch(_uni))))
		(_sig(_int ip2Bus_RdAck_intr_reg_hole_d1 -3 0 19399(_arch(_uni))))
		(_sig(_int ip2Bus_WrAck_intr_reg_hole -3 0 19400(_arch(_uni))))
		(_sig(_int ip2Bus_WrAck_intr_reg_hole_d1 -3 0 19401(_arch(_uni))))
		(_sig(_int intr_controller_rd_ce_or_reduce -3 0 19402(_arch(_uni))))
		(_sig(_int intr_controller_wr_ce_or_reduce -3 0 19403(_arch(_uni))))
		(_sig(_int wr_ce_or_reduce_core_cmb -3 0 19405(_arch(_uni))))
		(_sig(_int ip2Bus_WrAck_core_reg_d1 -3 0 19406(_arch(_uni))))
		(_sig(_int ip2Bus_WrAck_core_reg -3 0 19407(_arch(_uni))))
		(_sig(_int rd_ce_or_reduce_core_cmb -3 0 19409(_arch(_uni))))
		(_sig(_int ip2Bus_RdAck_core_reg_d1 -3 0 19410(_arch(_uni))))
		(_sig(_int ip2Bus_RdAck_core_reg -3 0 19411(_arch(_uni))))
		(_sig(_int SPISR_0_CMD_Error_int -3 0 19413(_arch(_uni))))
		(_sig(_int SPISR_1_LOOP_Back_Error_int -3 0 19414(_arch(_uni))))
		(_sig(_int SPISR_2_MSB_Error_int -3 0 19415(_arch(_uni))))
		(_sig(_int SPISR_3_Slave_Mode_Error_int -3 0 19416(_arch(_uni))))
		(_sig(_int SPISR_4_CPOL_CPHA_Error_int -3 0 19417(_arch(_uni))))
		(_sig(_int SPISR_Ext_SPISEL_slave_int -3 0 19418(_arch(_uni))))
		(_sig(_int SPICR_5_TXFIFO_RST_int -3 0 19420(_arch(_uni))))
		(_sig(_int pr_state_idle_int -3 0 19424(_arch(_uni))))
		(_sig(_int Quad_Phase_int -3 0 19425(_arch(_uni))))
		(_sig(_int SPICR_0_LOOP_frm_axi -3 0 19427(_arch(_uni))))
		(_sig(_int SPICR_0_LOOP_to_spi -3 0 19428(_arch(_uni))))
		(_sig(_int SPICR_1_SPE_frm_axi -3 0 19430(_arch(_uni))))
		(_sig(_int SPICR_1_SPE_to_spi -3 0 19431(_arch(_uni))))
		(_sig(_int SPICR_2_MST_N_SLV_frm_axi -3 0 19433(_arch(_uni))))
		(_sig(_int SPICR_2_MST_N_SLV_to_spi -3 0 19434(_arch(_uni))))
		(_sig(_int SPICR_3_CPOL_frm_axi -3 0 19436(_arch(_uni))))
		(_sig(_int SPICR_3_CPOL_to_spi -3 0 19437(_arch(_uni))))
		(_sig(_int SPICR_4_CPHA_frm_axi -3 0 19439(_arch(_uni))))
		(_sig(_int SPICR_4_CPHA_to_spi -3 0 19440(_arch(_uni))))
		(_sig(_int SPICR_5_TXFIFO_frm_axi -3 0 19442(_arch(_uni))))
		(_sig(_int SPICR_5_TXFIFO_to_spi -3 0 19443(_arch(_uni))))
		(_sig(_int SPICR_7_SS_frm_axi -3 0 19448(_arch(_uni))))
		(_sig(_int SPICR_7_SS_to_spi -3 0 19449(_arch(_uni))))
		(_sig(_int SPICR_8_TR_INHIBIT_frm_axi -3 0 19451(_arch(_uni))))
		(_sig(_int SPICR_8_TR_INHIBIT_to_spi -3 0 19452(_arch(_uni))))
		(_sig(_int SPICR_9_LSB_frm_axi -3 0 19454(_arch(_uni))))
		(_sig(_int SPICR_9_LSB_to_spi -3 0 19455(_arch(_uni))))
		(_sig(_int SPICR_bits_7_8_frm_spi -3 0 19457(_arch(_uni))))
		(_sig(_int SPICR_bits_7_8_to_axi -3 0 19458(_arch(_uni))))
		(_sig(_int Rx_FIFO_Empty -3 0 19460(_arch(_uni))))
		(_sig(_int Rx_FIFO_Empty_Synced_in_SPI_domain -3 0 19461(_arch(_uni))))
		(_sig(_int rx_fifo_full_to_spi_clk -3 0 19462(_arch(_uni))))
		(_sig(_int tx_fifo_empty_to_axi_clk -3 0 19463(_arch(_uni))))
		(_sig(_int tx_fifo_full -3 0 19464(_arch(_uni))))
		(_sig(_int spisel_d1_reg_to_axi_clk -3 0 19465(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19466(_array -3((_dto i 1 i 0)))))
		(_sig(_int spicr_bits_7_8_frm_axi_clk 42 0 19466(_arch(_uni))))
		(_sig(_int spicr_8_tr_inhibit_to_spi_clk -3 0 19467(_arch(_uni))))
		(_sig(_int spicr_9_lsb_to_spi_clk -3 0 19468(_arch(_uni))))
		(_sig(_int spicr_bits_7_8_to_spi_clk 40 0 19469(_arch(_uni))))
		(_sig(_int spicr_0_loop_frm_axi_clk -3 0 19470(_arch(_uni))))
		(_sig(_int spicr_1_spe_frm_axi_clk -3 0 19471(_arch(_uni))))
		(_sig(_int spicr_2_mst_n_slv_frm_axi_clk -3 0 19472(_arch(_uni))))
		(_sig(_int spicr_3_cpol_frm_axi_clk -3 0 19473(_arch(_uni))))
		(_sig(_int spicr_4_cpha_frm_axi_clk -3 0 19474(_arch(_uni))))
		(_sig(_int spicr_5_txfifo_rst_frm_axi_clk -3 0 19475(_arch(_uni))))
		(_sig(_int spicr_6_rxfifo_rst_frm_axi_clk -3 0 19476(_arch(_uni))))
		(_sig(_int spicr_7_ss_frm_axi_clk -3 0 19477(_arch(_uni))))
		(_sig(_int spicr_8_tr_inhibit_frm_axi_clk -3 0 19478(_arch(_uni))))
		(_sig(_int spicr_9_lsb_frm_axi_clk -3 0 19479(_arch(_uni))))
		(_sig(_int Tx_FIFO_wr_ack_1 -3 0 19483(_arch(_uni))))
		(_sig(_int rst_to_spi_int -3 0 19484(_arch(_uni))))
		(_sig(_int spicr_0_loop_to_spi_clk -3 0 19486(_arch(_uni))))
		(_sig(_int spicr_1_spe_to_spi_clk -3 0 19487(_arch(_uni))))
		(_sig(_int spicr_2_mas_n_slv_to_spi_clk -3 0 19488(_arch(_uni))))
		(_sig(_int spicr_3_cpol_to_spi_clk -3 0 19489(_arch(_uni))))
		(_sig(_int spicr_4_cpha_to_spi_clk -3 0 19490(_arch(_uni))))
		(_sig(_int spicr_5_txfifo_rst_to_spi_clk -3 0 19491(_arch(_uni))))
		(_sig(_int spicr_6_rxfifo_rst_to_spi_clk -3 0 19492(_arch(_uni))))
		(_sig(_int spicr_7_ss_to_spi_clk -3 0 19493(_arch(_uni))))
		(_sig(_int sr_3_modf_to_spi_clk -3 0 19495(_arch(_uni))))
		(_sig(_int sr_3_modf_frm_axi_clk -3 0 19496(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1336 0 19498(_array -3((_to i 0 c 562)))))
		(_sig(_int data_from_txfifo 43 0 19498(_arch(_uni))))
		(_sig(_int Bus2IP_WrCE_d1 -3 0 19500(_arch(_uni))))
		(_sig(_int Bus2IP_WrCE_d2 -3 0 19501(_arch(_uni))))
		(_sig(_int Bus2IP_WrCE_d3 -3 0 19502(_arch(_uni))))
		(_sig(_int Bus2IP_WrCE_pulse_1 -3 0 19504(_arch(_uni))))
		(_sig(_int Bus2IP_WrCE_pulse_2 -3 0 19505(_arch(_uni))))
		(_sig(_int Bus2IP_WrCE_pulse_3 -3 0 19506(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1338 0 19509(_array -3((_to i 0 c 563)))))
		(_sig(_int data_to_txfifo 44 0 19509(_arch(_uni))))
		(_sig(_int tx_fifo_wr_ack -3 0 19510(_arch(_uni))))
		(_sig(_int tx_fifo_rd_ack_open -3 0 19513(_arch(_uni))))
		(_sig(_int tx_fifo_empty -3 0 19515(_arch(_uni))))
		(_sig(_int tx_fifo_almost_full -3 0 19516(_arch(_uni))))
		(_sig(_int tx_fifo_almost_empty -3 0 19517(_arch(_uni))))
		(_sig(_int c_wr_count_width -3 0 19519(_arch(_uni))))
		(_sig(_int rx_fifo_wr_ack_open -3 0 19522(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1340 0 19523(_array -3((_to i 0 c 564)))))
		(_sig(_int data_from_rx_fifo 45 0 19523(_arch(_uni))))
		(_sig(_int rx_fifo_rd_ack -3 0 19524(_arch(_uni))))
		(_sig(_int rx_fifo_full -3 0 19525(_arch(_uni))))
		(_sig(_int rx_fifo_almost_full -3 0 19527(_arch(_uni))))
		(_sig(_int rx_fifo_almost_empty -3 0 19528(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_SS_BITS-1}}~1342 0 19532(_array -3((_to i 0 c 565)))))
		(_sig(_int SPISSR_frm_axi_clk 46 0 19532(_arch(_uni))))
		(_sig(_int modf_strobe_frm_spi_clk -3 0 19533(_arch(_uni))))
		(_sig(_int modf_strobe_to_axi_clk -3 0 19534(_arch(_uni))))
		(_sig(_int dtr_underrun_frm_spi_clk -3 0 19535(_arch(_uni))))
		(_sig(_int dtr_underrun_to_axi_clk -3 0 19536(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1344 0 19538(_array -3((_to i 0 c 566)))))
		(_sig(_int data_to_rx_fifo 47 0 19538(_arch(_uni))))
		(_sig(_int spisel_d1_reg_frm_spi_clk -3 0 19540(_arch(_uni))))
		(_sig(_int Mst_N_Slv_mode_frm_spi_clk -3 0 19542(_arch(_uni))))
		(_sig(_int Mst_N_Slv_mode_to_axi_clk -3 0 19543(_arch(_uni))))
		(_sig(_int SPICR_2_MST_N_SLV_to_spi_clk -3 0 19544(_arch(_uni))))
		(_sig(_int spicr_5_txfifo_frm_axi_clk -3 0 19545(_arch(_uni))))
		(_sig(_int spicr_5_txfifo_to_spi_clk -3 0 19546(_arch(_uni))))
		(_sig(_int reset_RcFIFO_ptr_frm_axi_clk -3 0 19547(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~1346 0 19549(_array -3((_to i 0 c 567)))))
		(_sig(_int Data_To_Rx_FIFO_1 48 0 19549(_arch(_uni))))
		(_sig(_int SPIXfer_done_Rx_Wr_en -3 0 19550(_arch(_uni))))
		(_sig(_int SPIXfer_done_rd_tx_en -3 0 19550(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_SPISR_frm_spi_clk -3 0 19552(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_SPISR_to_axi_clk -3 0 19553(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_frm_spi_clk -3 0 19554(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_frm_axi_clk -3 0 19555(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_int -3 0 19556(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_i -3 0 19556(_arch(_uni))))
		(_sig(_int RX_one_less_than_full -3 0 19556(_arch(_uni))))
		(_sig(_int not_Tx_FIFO_FULL -3 0 19556(_arch(_uni))))
		(_sig(_int updown_cnt_en_tx -3 0 19557(_arch(_uni))))
		(_sig(_int updown_cnt_en_rx -3 0 19557(_arch(_uni))))
		(_sig(_int TX_one_less_than_full -3 0 19558(_arch(_uni))))
		(_sig(_int tx_cntr_xfer_done -3 0 19559(_arch(_uni))))
		(_sig(_int Tx_FIFO_one_less_to_Empty -3 0 19560(_arch(_uni))))
		(_sig(_int Tx_FIFO_Full_i -3 0 19560(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_i -3 0 19561(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_int -3 0 19561(_arch(_uni))))
		(_sig(_int Tx_FIFO_Empty_frm_axi_clk -3 0 19562(_arch(_uni))))
		(_sig(_int rx_fifo_empty_i -3 0 19563(_arch(_uni))))
		(_sig(_int Rx_FIFO_Empty_int -3 0 19564(_arch(_uni))))
		(_sig(_int IP2Bus_WrAck_1 -3 0 19565(_arch(_uni))))
		(_sig(_int ip2Bus_WrAck_core_reg_1 -3 0 19566(_arch(_uni))))
		(_sig(_int IP2Bus_RdAck_1 -3 0 19567(_arch(_uni))))
		(_sig(_int ip2Bus_RdAck_core_reg_1 -3 0 19568(_arch(_uni))))
		(_sig(_int IP2Bus_Error_1 -3 0 19569(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_DATA_WIDTH-1}}~1348 0 19570(_array -3((_to i 0 c 568)))))
		(_sig(_int ip2Bus_Data_1 49 0 19570(_arch(_uni))))
		(_sig(_int SPISR_0_CMD_Error_frm_spi_clk -3 0 19572(_arch(_uni))))
		(_sig(_int SPISR_0_CMD_Error_to_axi_clk -3 0 19573(_arch(_uni))))
		(_sig(_int rx_fifo_reset -3 0 19575(_arch(_uni))))
		(_sig(_int tx_fifo_reset -3 0 19575(_arch(_uni))))
		(_sig(_int reg_hole_wr_ack -3 0 19576(_arch(_uni))))
		(_sig(_int reg_hole_rd_ack -3 0 19577(_arch(_uni))))
		(_sig(_int read_ack_delay_1 -3 0 19579(_arch(_uni))))
		(_sig(_int read_ack_delay_2 -3 0 19580(_arch(_uni))))
		(_sig(_int read_ack_delay_3 -3 0 19581(_arch(_uni))))
		(_sig(_int read_ack_delay_4 -3 0 19582(_arch(_uni))))
		(_sig(_int read_ack_delay_5 -3 0 19583(_arch(_uni))))
		(_sig(_int read_ack_delay_6 -3 0 19584(_arch(_uni))))
		(_sig(_int read_ack_delay_7 -3 0 19585(_arch(_uni))))
		(_sig(_int read_ack_delay_8 -3 0 19586(_arch(_uni))))
		(_sig(_int write_ack_delay_1 -3 0 19588(_arch(_uni))))
		(_sig(_int write_ack_delay_2 -3 0 19589(_arch(_uni))))
		(_sig(_int write_ack_delay_3 -3 0 19590(_arch(_uni))))
		(_sig(_int write_ack_delay_4 -3 0 19591(_arch(_uni))))
		(_sig(_int write_ack_delay_5 -3 0 19592(_arch(_uni))))
		(_sig(_int write_ack_delay_6 -3 0 19593(_arch(_uni))))
		(_sig(_int write_ack_delay_7 -3 0 19594(_arch(_uni))))
		(_sig(_int write_ack_delay_8 -3 0 19595(_arch(_uni))))
		(_sig(_int error_ack_delay_1 -3 0 19597(_arch(_uni))))
		(_sig(_int error_ack_delay_2 -3 0 19598(_arch(_uni))))
		(_sig(_int error_ack_delay_3 -3 0 19599(_arch(_uni))))
		(_sig(_int error_ack_delay_4 -3 0 19600(_arch(_uni))))
		(_sig(_int error_ack_delay_5 -3 0 19601(_arch(_uni))))
		(_sig(_int error_ack_delay_6 -3 0 19602(_arch(_uni))))
		(_sig(_int error_ack_delay_7 -3 0 19603(_arch(_uni))))
		(_sig(_int error_ack_delay_8 -3 0 19604(_arch(_uni))))
		(_sig(_int IO2_O_int -3 0 19605(_arch(_uni))))
		(_sig(_int IO2_T_int -3 0 19606(_arch(_uni))))
		(_sig(_int IO3_O_int -3 0 19608(_arch(_uni))))
		(_sig(_int IO3_T_int -3 0 19609(_arch(_uni))))
		(_sig(_int IO2_I_int -3 0 19610(_arch(_uni))))
		(_sig(_int IO3_I_int -3 0 19611(_arch(_uni))))
		(_sig(_int fcsbo_int -3 0 19612(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~13 0 19613(_array -3((_dto c 569 i 0)))))
		(_sig(_int SS_O_int 50 0 19613(_arch(_uni))))
		(_sig(_int SS_T_int -3 0 19614(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~1350 0 19615(_array -3((_dto c 570 i 0)))))
		(_sig(_int SS_I_int 51 0 19615(_arch(_uni))))
		(_sig(_int fcsbts_int -3 0 19616(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_Fifo_org -3 0 19618(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_Fifo -3 0 19619(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_Fifo_d1 -3 0 19620(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_Fifo_d1_synced -3 0 19621(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_Fifo_d1_synced_i -3 0 19622(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_Fifo_d1_flag -3 0 19623(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_Fifo_pos_flag -3 0 19624(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_Fifo_d1_sig -3 0 19625(_arch(_uni))))
		(_prcs
			(line__19656(_arch 0 0 19656(_assignment(_alias((spicr_5_txfifo_frm_axi_clk)(_string \"0"\)))(_trgt(248)))))
			(line__19657(_arch 1 0 19657(_assignment(_alias((Mst_N_Slv_mode_frm_spi_clk)(_string \"0"\)))(_trgt(245)))))
			(line__19778(_arch 37 0 19778(_assignment(_alias((TX_Fifo_full_indication)(Tx_FIFO_Full)))(_simpleassign BUF)(_trgt(15))(_sens(190)))))
			(line__19784(_arch 38 0 19784(_assignment(_alias((not_Tx_FIFO_FULL)(Tx_FIFO_Full)))(_simpleassign "not")(_trgt(261))(_sens(190)))))
			(line__19785(_arch 39 0 19785(_assignment(_trgt(139)))))
			(line__19786(_arch 40 0 19786(_assignment(_alias((IPIF_Lvl_Interrupts_sig)(_string \"0"\)))(_trgt(140)))))
			(line__20248(_arch 95 0 20248(_assignment(_trgt(116(_range 571))))))
			(line__20251(_arch 96 0 20251(_assignment(_trgt(116(_range 572)))(_sens(75)(76)))))
			(line__20270(_arch 98 0 20270(_assignment(_trgt(117(_range 573)))(_sens(73)))))
			(line__20274(_arch 99 0 20274(_assignment(_trgt(115(_range 574))))))
			(line__20275(_arch 100 0 20275(_assignment(_trgt(115(_range 575)))(_sens(69)(70)))))
			(line__22347(_arch 283 0 22347(_assignment(_trgt(143))(_sens(4(10))(4(8))(4(7))))))
			(line__22354(_arch 284 0 22354(_assignment(_trgt(144))(_sens(5(10))(5(8))(5(7))))))
			(line__22362(_arch 285 0 22362(_assignment(_trgt(149))(_sens(4(t_11_15))(4(9))(4(t_0_6))))))
			(I_READ_ACK_INTR_HOLES(_arch 286 0 22367(_prcs(_trgt(145)(146))(_sens(1)(126)(146)(149))(_dssslsensitivity 1))))
			(line__22381(_arch 287 0 22381(_assignment(_trgt(150))(_sens(5(t_11_15))(5(9))(5(t_0_6))))))
			(I_WRITE_ACK_INTR_HOLES(_arch 288 0 22386(_prcs(_trgt(147)(148))(_sens(1)(126)(148)(150))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_int clog2 289 0 19212(_arch(_func -5)))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_var(_ext lib_pkg_v1_0_2.lib_pkg.RESET_ACTIVE(2 RESET_ACTIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(lib_pkg_v1_0_2(lib_pkg))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS))(xpm(VCOMPONENTS))(axi_lite_ipif_v3_0_4(ipif_pkg)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 131586)
		(2)
		(1634103150 2037148013)
	)
	(_model . imp 576 -1)
)
V 000044 55 124124        1580965254413 imp
(_unit VHDL(axi_qspi_xip_if 0 22549(imp 0 22714))
	(_version vde)
	(_time 1580965254414 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 585f0d5a580f054d0c0d08574b03095e515d0e5f505e51)
	(_ent
		(_time 1580965254347)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDR
			(_object
				(_gen(_int INIT -8 1 66343(_ent((i 0)))))
				(_port(_int Q -9 1 66343(_ent (_out))))
				(_port(_int C -9 1 66343(_ent (_in))))
				(_port(_int D -9 1 66343(_ent (_in))))
				(_port(_int R -9 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.FD
			(_object
				(_gen(_int INIT -8 1 66343(_ent((i 0)))))
				(_port(_int Q -9 1 66343(_ent (_out))))
				(_port(_int C -9 1 66343(_ent (_in))))
				(_port(_int D -9 1 66343(_ent (_in))))
			)
		)
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -8 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -8 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -8 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -8 1 66343(_ent((i 0)))))
				(_port(_int Q -9 1 66343(_ent (_out(_code 494)))))
				(_port(_int C -9 1 66343(_ent (_in))))
				(_port(_int CE -9 1 66343(_ent (_in))))
				(_port(_int D -9 1 66343(_ent (_in))))
				(_port(_int R -9 1 66343(_ent (_in))))
			)
		)
	)
	(_inst RX_FIFO_EMPTY_SYNC_AXI4_2_AXI_CDC 0 23137(_ent lib_cdc_v1_0_2 cdc_sync)
		(_gen
			((C_CDC_TYPE)(_code 495))
			((C_RESET_STATE)(_code 496))
			((C_SINGLE_BIT)(_code 497))
			((C_FLOP_INPUT)(_code 498))
			((C_VECTOR_WIDTH)(_code 499))
			((C_MTBF_STAGES)(_code 500))
		)
		(_port
			((prmry_aclk)(S_AXI4_ACLK))
			((prmry_resetn)(_code 501))
			((prmry_in)(Rx_FIFO_Empty))
			((prmry_vect_in)(_code 502))
			((scndry_aclk)(S_AXI_ACLK))
			((scndry_resetn)(_code 503))
			((scndry_out)(Rx_FIFO_Empty_Synced_in_AXI_domain))
		)
	)
	(_inst RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC 0 23158(_ent lib_cdc_v1_0_2 cdc_sync)
		(_gen
			((C_CDC_TYPE)(_code 504))
			((C_RESET_STATE)(_code 505))
			((C_SINGLE_BIT)(_code 506))
			((C_FLOP_INPUT)(_code 507))
			((C_VECTOR_WIDTH)(_code 508))
			((C_MTBF_STAGES)(_code 509))
		)
		(_port
			((prmry_aclk)(S_AXI4_ACLK))
			((prmry_resetn)(_code 510))
			((prmry_in)(Rx_FIFO_Empty))
			((prmry_vect_in)(_code 511))
			((scndry_aclk)(EXT_SPI_CLK))
			((scndry_resetn)(_code 512))
			((scndry_out)(Rx_FIFO_Empty_Synced_in_SPI_domain))
		)
	)
	(_inst I_DECODER 0 23183(_ent . qspi_address_decoder)
		(_gen
			((C_BUS_AWIDTH)(_code 513))
			((C_S_AXI4_MIN_SIZE)(_code 514))
			((C_ARD_ADDR_RANGE_ARRAY)(_code 515))
			((C_ARD_NUM_CE_ARRAY)(_code 516))
			((C_FAMILY)(_code 517))
		)
		(_port
			((Bus_clk)(S_AXI4_ACLK))
			((Bus_rst)(reset_inversion))
			((Address_In_Erly)(S_AXI4_ARADDR(_range 518)))
			((Address_Valid_Erly)(s_axi_arready_cmb))
			((Bus_RNW)(valid_decode))
			((Bus_RNW_Erly)(valid_decode))
			((CS_CE_ld_enable)(s_axi_arready_cmb))
			((Clear_CS_CE_Reg)(temp_i))
			((RW_CE_ld_enable)(s_axi_arready_cmb))
			((CS_for_gaps)(_open))
			((CS_Out)(SS_frm_axi))
			((RdCE_Out)(_open))
			((WrCE_Out)(_open))
		)
	)
	(_generate OLD_LOGIC_GEN 0 23276(_if 519)
		(_object
			(_prcs
				(STORE_AXI_ADDR_P(_arch 14 0 23278(_prcs(_trgt(106))(_sens(1)(3)(26(d_23_0)))(_dssslsensitivity 1)(_read(97)))))
			)
		)
	)
	(_generate NEW_LOGIC_GEN 0 23293(_if 520)
		(_object
			(_prcs
				(STORE_AXI_ADDR_P(_arch 15 0 23295(_prcs(_trgt(106))(_sens(1)(3)(26(_range 521)))(_dssslsensitivity 1)(_read(97)(26(_range 522))))))
			)
		)
	)
	(_inst RX_FIFO_FULL_CNTR_I 0 23387(_ent . counter_f)
		(_gen
			((C_NUM_BITS)(_code 523))
			((C_FAMILY)(_code 524))
		)
		(_port
			((Clk)(S_AXI4_ACLK))
			((Rst)(S_AXI4_ARESET))
			((Load_In)(_code 525))
			((Count_Enable)(updown_cnt_en_rx))
			((Count_Load)(s_axi_arready_cmb))
			((Count_Down)(down_cnt_en_rx))
			((Count_Out)(rx_fifo_count))
			((Carry_Out)(_open))
		)
	)
	(_generate LOGIC_GENERATION_FDR 0 23519(_if 526)
		(_inst XIP_TRANS_ERROR_AXI2AXI4_CDC 0 23540(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(XIP_trans_error_d1))
				((C)(S_AXI_ACLK))
				((D)(XIP_trans_error_int_2))
				((R)(S_AXI_ARESETN))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst XIP_TRANS_ERROR_AXI2AXI4_1 0 23548(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(XIP_trans_error_d2))
				((C)(S_AXI_ACLK))
				((D)(XIP_trans_error_d1))
				((R)(S_AXI_ARESETN))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst XIP_TRANS_ERROR_AXI2AXI4_2 0 23556(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(XIP_trans_error_d3))
				((C)(S_AXI_ACLK))
				((D)(XIP_trans_error_d2))
				((R)(S_AXI_ARESETN))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst AXI4_TR_OVER_AXI42AXI_CDC 0 23586(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(axi4_tr_over_d1))
				((C)(S_AXI_ACLK))
				((D)(last_data_acked_int_2))
				((R)(S_AXI_ARESETN))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst AXI4_TR_OVER_AXI42AXI_1 0 23594(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(axi4_tr_over_d2))
				((C)(S_AXI_ACLK))
				((D)(axi4_tr_over_d1))
				((R)(S_AXI_ARESETN))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst AXI4_TR_OVER_AXI42AXI_2 0 23602(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(axi4_tr_over_d3))
				((C)(S_AXI_ACLK))
				((D)(axi4_tr_over_d2))
				((R)(S_AXI_ARESETN))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst ARREADY_PULSE_AXI42AXI_CDC 0 23625(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(arready_d1))
				((C)(S_AXI_ACLK))
				((D)(s_axi_arready_int_2))
				((R)(S_AXI_ARESETN))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst ARREADY_PULSE_AXI42AXI_2 0 23633(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(arready_d2))
				((C)(S_AXI_ACLK))
				((D)(arready_d1))
				((R)(S_AXI_ARESETN))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst ARREADY_PULSE_AXI42AXI_3 0 23641(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(arready_d3))
				((C)(S_AXI_ACLK))
				((D)(arready_d2))
				((R)(S_AXI_ARESETN))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst CPHA_CPOL_ERR_AXI2AXI4_CDC 0 23655(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(XIPSR_CPHA_CPOL_ERR_d1))
				((C)(S_AXI4_ACLK))
				((D)(XIPSR_CPHA_CPOL_ERR))
				((R)(S_AXI4_ARESET))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_inst CPHA_CPOL_ERR_AXI2AXI4_1 0 23663(_comp .unisim.VCOMPONENTS.FDR)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(XIPSR_CPHA_CPOL_ERR_d2))
				((C)(S_AXI4_ACLK))
				((D)(XIPSR_CPHA_CPOL_ERR_d1))
				((R)(S_AXI4_ARESET))
			)
			(_use(_ent unisim FDR)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((R)(R))
					((D)(D))
				)
			)
		)
		(_object
			(_prcs
				(XIP_TR_ERROR_PULSE_STRETCH_1(_arch 39 0 23527(_prcs(_trgt(346))(_sens(1)(333)(346)(3))(_dssslsensitivity 1))))
				(line__23564(_arch 40 0 23564(_assignment(_trgt(272))(_sens(335)(336)))))
				(LAST_DATA_PULSE_STRETCH_1(_arch 41 0 23574(_prcs(_trgt(345))(_sens(1)(116)(345)(3))(_dssslsensitivity 1))))
				(line__23610(_arch 42 0 23610(_assignment(_trgt(354))(_sens(338)(344)))))
				(ARREADY_PULSE_STRETCH_1(_arch 43 0 23613(_prcs(_trgt(347))(_sens(1)(97)(347)(3))(_dssslsensitivity 1))))
				(line__23649(_arch 44 0 23649(_assignment(_trgt(353))(_sens(340)(341)))))
				(line__23671(_arch 45 0 23671(_assignment(_alias((XIPSR_CPHA_CPOL_ERR_4)(XIPSR_CPHA_CPOL_ERR_d2)))(_simpleassign BUF)(_trgt(350))(_sens(343)))))
			)
		)
	)
	(_generate LOGIC_GENERATION_CDC 0 23676(_if 527)
		(_inst XIP_TRANS_ERROR_AXI42AXI 0 23691(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 528))
				((C_RESET_STATE)(_code 529))
				((C_SINGLE_BIT)(_code 530))
				((C_FLOP_INPUT)(_code 531))
				((C_VECTOR_WIDTH)(_code 532))
				((C_MTBF_STAGES)(_code 533))
			)
			(_port
				((prmry_aclk)(S_AXI4_ACLK))
				((prmry_resetn)(S_AXI_ARESETN))
				((prmry_in)(XIP_trans_error_int_2))
				((prmry_vect_in)(_code 534))
				((scndry_aclk)(S_AXI_ACLK))
				((scndry_resetn)(S_AXI_ARESETN))
				((scndry_out)(XIP_trans_error_d2))
			)
		)
		(_inst AXI4_TR_OVER_AXI42AXI 0 23735(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 535))
				((C_RESET_STATE)(_code 536))
				((C_SINGLE_BIT)(_code 537))
				((C_FLOP_INPUT)(_code 538))
				((C_VECTOR_WIDTH)(_code 539))
				((C_MTBF_STAGES)(_code 540))
			)
			(_port
				((prmry_aclk)(S_AXI4_ACLK))
				((prmry_resetn)(S_AXI4_ARESET))
				((prmry_in)(last_data_acked_int_2))
				((prmry_vect_in)(_code 541))
				((scndry_aclk)(S_AXI_ACLK))
				((scndry_resetn)(S_AXI_ARESETN))
				((scndry_out)(axi4_tr_over_d2))
			)
		)
		(_inst ARREADY_PULSE_AXI42AXI 0 23781(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 542))
				((C_RESET_STATE)(_code 543))
				((C_SINGLE_BIT)(_code 544))
				((C_FLOP_INPUT)(_code 545))
				((C_VECTOR_WIDTH)(_code 546))
				((C_MTBF_STAGES)(_code 547))
			)
			(_port
				((prmry_aclk)(S_AXI4_ACLK))
				((prmry_resetn)(S_AXI4_ARESET))
				((prmry_in)(s_axi_arready_int_2))
				((prmry_vect_in)(_code 548))
				((scndry_aclk)(S_AXI_ACLK))
				((scndry_resetn)(S_AXI_ARESETN))
				((scndry_out)(arready_d2))
			)
		)
		(_inst CPHA_CPOL_ERR_AXI2AXI4 0 23812(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 549))
				((C_RESET_STATE)(_code 550))
				((C_SINGLE_BIT)(_code 551))
				((C_FLOP_INPUT)(_code 552))
				((C_VECTOR_WIDTH)(_code 553))
				((C_MTBF_STAGES)(_code 554))
			)
			(_port
				((prmry_aclk)(S_AXI_ACLK))
				((prmry_resetn)(S_AXI_ARESETN))
				((prmry_in)(XIPSR_CPHA_CPOL_ERR))
				((prmry_vect_in)(_code 555))
				((scndry_aclk)(S_AXI4_ACLK))
				((scndry_resetn)(S_AXI4_ARESET))
				((scndry_out)(XIPSR_CPHA_CPOL_ERR_4))
			)
		)
		(_object
			(_prcs
				(XIP_TR_ERROR_PULSE_STRETCH_1_P(_arch 46 0 23679(_prcs(_trgt(346))(_sens(1)(333)(346)(3))(_dssslsensitivity 1))))
				(XIP_TR_ERROR_PULSE_STRETCH_1(_arch 47 0 23710(_prcs(_trgt(336))(_sens(4)(335))(_dssslsensitivity 1))))
				(line__23718(_arch 48 0 23718(_assignment(_trgt(273))(_sens(335)(336)))))
				(line__23719(_arch 49 0 23719(_assignment(_alias((XIP_trans_error)(XIP_trans_cdc_to_error)))(_simpleassign BUF)(_trgt(272))(_sens(273)))))
				(LAST_DATA_PULSE_STRETCH_1_CDC(_arch 50 0 23721(_prcs(_trgt(345))(_sens(1)(116)(345)(3))(_dssslsensitivity 1))))
				(LAST_DATA_PULSE_STRETCH_1(_arch 51 0 23754(_prcs(_trgt(344))(_sens(4)(338))(_dssslsensitivity 1))))
				(line__23763(_arch 52 0 23763(_assignment(_trgt(354))(_sens(338)(344)))))
				(ARREADY_PULSE_STRETCH_1_CDC(_arch 53 0 23766(_prcs(_trgt(347))(_sens(1)(97)(347)(3))(_dssslsensitivity 1))))
				(ARREADY_PULSE_STRETCH_1(_arch 54 0 23800(_prcs(_trgt(341))(_sens(4)(340))(_dssslsensitivity 1))))
				(line__23809(_arch 55 0 23809(_assignment(_trgt(353))(_sens(340)(341)))))
			)
		)
	)
	(_generate AXI_24_BIT_ADDR_STORE_GEN 0 23946(_if 556)
		(_object
			(_prcs
				(LOAD_TRANSMIT_ADDR_P(_arch 62 0 23948(_prcs(_trgt(135))(_sens(1)(3)(26(d_23_0)))(_dssslsensitivity 1)(_read(134)))))
			)
		)
	)
	(_generate AXI_32_BIT_ADDR_STORE_GEN 0 23963(_if 557)
		(_object
			(_prcs
				(LOAD_TRANSMIT_ADDR_P(_arch 63 0 23965(_prcs(_trgt(135))(_sens(1)(3)(26(_range 558)))(_dssslsensitivity 1)(_read(134)(26(_range 559))))))
			)
		)
	)
	(_inst XIP_RECEIVE_FIFO_II 0 23996(_ent lib_fifo_v1_0_14 async_fifo_fg)
		(_gen
			((C_ALLOW_2N_DEPTH)(_code 560))
			((C_FAMILY)(_code 561))
			((C_DATA_WIDTH)(_code 562))
			((C_ENABLE_RLOCS)(_code 563))
			((C_FIFO_DEPTH)(_code 564))
			((C_HAS_ALMOST_EMPTY)(_code 565))
			((C_HAS_ALMOST_FULL)(_code 566))
			((C_HAS_RD_ACK)(_code 567))
			((C_HAS_RD_COUNT)(_code 568))
			((C_HAS_RD_ERR)(_code 569))
			((C_HAS_WR_ACK)(_code 570))
			((C_HAS_WR_COUNT)(_code 571))
			((C_HAS_WR_ERR)(_code 572))
			((C_RD_ACK_LOW)(_code 573))
			((C_RD_COUNT_WIDTH)(_code 574))
			((C_RD_ERR_LOW)(_code 575))
			((C_PRELOAD_REGS)(_code 576))
			((C_PRELOAD_LATENCY)(_code 577))
			((C_USE_BLOCKMEM)(_code 578))
			((C_WR_ACK_LOW)(_code 579))
			((C_WR_COUNT_WIDTH)(_code 580))
			((C_WR_ERR_LOW)(_code 581))
			((C_XPM_FIFO)(_code 582))
		)
		(_port
			((Din)(Data_To_Rx_FIFO))
			((Wr_en)(store_date_in_drr_fifo_en))
			((Wr_clk)(EXT_SPI_CLK))
			((Rd_en)(fifo_ren))
			((Rd_clk)(S_AXI4_ACLK))
			((Ainit)(Rst_to_spi))
			((Dout)(Data_From_Rx_FIFO))
			((Full)(Rx_FIFO_Full_org))
			((Empty)(Rx_FIFO_Empty))
			((Almost_full)(Rx_FIFO_almost_Full))
			((Almost_empty)(Rx_FIFO_almost_Empty))
			((Wr_count)(_open))
			((Rd_count)(_open))
			((Rd_ack)(Rx_FIFO_rd_ack))
			((Rd_err)(rd_error_int))
			((Wr_ack)(_open))
			((Wr_err)(_open))
		)
	)
	(_inst XIP_CLK_DOMAIN_SIGNALS 0 24072(_ent . xip_cross_clk_sync)
		(_gen
			((C_S_AXI4_DATA_WIDTH)(_code 583))
			((C_SPI_MEM_ADDR_BITS)(_code 584))
			((Async_Clk)(_code 585))
			((C_NUM_SS_BITS)(_code 586))
		)
		(_port
			((EXT_SPI_CLK)(EXT_SPI_CLK))
			((S_AXI4_ACLK)(S_AXI4_ACLK))
			((S_AXI4_ARESET)(S_AXI4_ARESET))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((Rst_from_axi_cdc_to_spi)(Rst_to_spi))
			((spiXfer_done_cdc_from_spi)(spiXfer_done_frm_spi_clk))
			((spiXfer_done_cdc_to_axi_1)(spiXfer_done_to_axi_1))
			((mst_modf_err_cdc_from_spi)(mst_modf_err_frm_spi_clk))
			((mst_modf_err_cdc_to_axi)(mst_modf_err_to_axi_clk))
			((mst_modf_err_cdc_to_axi4)(mst_modf_err_to_axi4_clk))
			((one_byte_xfer_cdc_from_axi)(one_byte_xfer_frm_axi_clk))
			((one_byte_xfer_cdc_to_spi)(one_byte_xfer_to_spi_clk))
			((two_byte_xfer_cdc_from_axi)(two_byte_xfer_frm_axi_clk))
			((two_byte_xfer_cdc_to_spi)(two_byte_xfer_to_spi_clk))
			((four_byte_xfer_cdc_from_axi)(four_byte_xfer_frm_axi_clk))
			((four_byte_xfer_cdc_to_spi)(four_byte_xfer_to_spi_clk))
			((Transmit_Addr_cdc_from_axi)(Transmit_Addr_frm_axi_clk))
			((Transmit_Addr_cdc_to_spi)(Transmit_Addr_to_spi_clk))
			((load_cmd_cdc_from_axi)(load_cmd_frm_axi_clk))
			((load_cmd_cdc_to_spi)(load_cmd_to_spi_clk))
			((CPOL_cdc_from_axi)(CPOL_frm_axi_clk))
			((CPOL_cdc_to_spi)(CPOL_to_spi_clk))
			((CPHA_cdc_from_axi)(CPHA_frm_axi_clk))
			((CPHA_cdc_to_spi)(CPHA_to_spi_clk))
			((SS_cdc_from_axi)(SS_frm_axi_clk))
			((SS_cdc_to_spi)(SS_to_spi_clk))
			((type_of_burst_cdc_from_axi)(type_of_burst_frm_axi_clk))
			((type_of_burst_cdc_to_spi)(type_of_burst_to_spi_clk))
			((axi_length_cdc_from_axi)(axi_length_frm_axi_clk))
			((axi_length_cdc_to_spi)(axi_length_to_spi_clk))
			((dtr_length_cdc_from_axi)(dtr_length_frm_axi_clk))
			((dtr_length_cdc_to_spi)(dtr_length_to_spi_clk))
			((load_axi_data_cdc_from_axi)(load_axi_data_frm_axi_clk))
			((load_axi_data_cdc_to_spi)(load_axi_data_to_spi_clk))
			((Rx_FIFO_Full_cdc_from_spi)(Rx_FIFO_Full))
			((Rx_FIFO_Full_cdc_to_axi)(Rx_FIFO_Full_to_axi_clk))
			((Rx_FIFO_Full_cdc_to_axi4)(Rx_FIFO_Full_to_axi4_clk))
			((wb_hpm_done_cdc_from_spi)(wb_hpm_done_frm_spi_clk))
			((wb_hpm_done_cdc_to_axi)(wb_hpm_done_to_axi))
		)
	)
	(_generate STORE_NEW_TR_32_BIT_ADDR_GEN 0 24143(_if 587)
		(_object
			(_prcs
				(STORE_NEW_TR_P(_arch 79 0 24147(_prcs(_trgt(282))(_sens(0)(73)(156)(283)(321)(2))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate STORE_NEW_TR_24_BIT_ADDR_GEN 0 24168(_if 588)
		(_object
			(_prcs
				(STORE_NEW_TR_P(_arch 80 0 24172(_prcs(_trgt(282))(_sens(0)(156)(283)(321)(2))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate STORE_24_BIT_SPI_ADDR_GEN 0 24195(_if 589)
		(_object
			(_prcs
				(STORE_INITAL_ADDR_P(_arch 81 0 24199(_prcs(_trgt(166))(_sens(0)(156)(157)(169)(171)(2))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate STORE_32_BIT_SPI_ADDR_GEN 0 24217(_if 590)
		(_object
			(_prcs
				(STORE_INITAL_ADDR_P(_arch 82 0 24221(_prcs(_trgt(166))(_sens(0)(156)(157)(169)(171)(2))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate SPI_24_BIT_ADDRESS_REG_GEN 0 24274(_if 591)
		(_object
			(_prcs
				(SPI_ADDRESS_REG(_arch 91 0 24277(_prcs(_simple)(_trgt(167(d_23_0))(167(d_5_0))(167(d_23_6))(167(d_4_0))(167(d_23_5))(167(d_3_0))(167(d_23_4))(167(d_2_0))(167(d_23_3))(167(d_1_0))(167(d_23_2))(167(0))(167(d_23_1))(167)(168(d_23_0))(168))(_sens(0))(_read(157(d_23_0))(163)(167)(168(d_23_0))(172)(173)(174)(175)(177)(180)(190)(275)(2)))))
			)
		)
	)
	(_generate SPI_32_BIT_ADDRESS_REG_GEN 0 24361(_if 592)
		(_object
			(_prcs
				(SPI_ADDRESS_REG(_arch 92 0 24364(_prcs(_simple)(_trgt(167(d_31_0))(167(d_5_0))(167(d_31_6))(167(d_4_0))(167(d_31_5))(167(d_3_0))(167(d_31_4))(167(d_2_0))(167(d_31_3))(167(d_1_0))(167(d_31_2))(167(0))(167(d_31_1))(167)(168(d_31_0))(168))(_sens(0))(_read(157(d_31_0))(163)(167)(168(d_31_0))(172)(173)(174)(175)(177)(180)(190)(275)(2)))))
			)
		)
	)
	(_generate SPI_24_WRAP_ADDR_REG_GEN 0 24449(_if 593)
		(_object
			(_prcs
				(SPI_WRAP_ADDR_REG(_arch 93 0 24451(_prcs(_simple)(_trgt(169(d_5_0))(169(d_23_6))(169(d_4_0))(169(d_23_5))(169(d_3_0))(169(d_23_4))(169(d_2_0))(169(d_23_3))(169(d_1_0))(169(d_23_2))(169(0))(169(d_23_1))(169))(_sens(0))(_read(138)(157(d_23_0))(163)(169)(170)(172)(173)(174)(175)(178)(180)(275)(293)(2)))))
			)
		)
	)
	(_generate SPI_32_WRAP_ADDR_REG_GEN 0 24527(_if 594)
		(_object
			(_prcs
				(SPI_WRAP_ADDR_REG(_arch 94 0 24529(_prcs(_simple)(_trgt(169(d_5_0))(169(d_31_6))(169(d_4_0))(169(d_31_5))(169(d_3_0))(169(d_31_4))(169(d_2_0))(169(d_31_3))(169(d_1_0))(169(d_31_2))(169(0))(169(d_31_1))(169))(_sens(0))(_read(138)(157(d_31_0))(163)(169)(170)(172)(173)(174)(175)(178)(180)(275)(293)(2)))))
			)
		)
	)
	(_generate LEN_CNTR_24_BIT_GEN 0 24762(_if 595)
		(_object
			(_prcs
				(LEN_CNTR_P(_arch 106 0 24765(_prcs(_simple)(_trgt(179))(_sens(0))(_read(165)(176)(177)(179)(180)(275)(321)(330)(2)))))
			)
		)
	)
	(_generate LEN_CNTR_32_BIT_GEN 0 24787(_if 596)
		(_object
			(_prcs
				(LEN_CNTR_P(_arch 107 0 24790(_prcs(_simple)(_trgt(179))(_sens(0))(_read(72)(165)(176)(177)(179)(180)(275)(321)(330)(2)))))
			)
		)
	)
	(_generate SR_5_TX_EMPTY_32_BIT_ADDR_GEN 0 24813(_if 597)
		(_object
			(_prcs
				(line__24816(_arch 108 0 24816(_assignment(_trgt(283))(_sens(71)(138)(179)(180)(216)(329)))))
				(SR_5_TX_EMPTY_P(_arch 109 0 24827(_prcs(_trgt(181))(_sens(0)(73)(275)(283)(321)(2))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate SR_5_TX_EMPTY_24_BIT_ADDR_GEN 0 24843(_if 598)
		(_object
			(_prcs
				(line__24845(_arch 110 0 24845(_assignment(_trgt(283))(_sens(138)(179)(180)(216)(329)))))
				(SR_5_TX_EMPTY_P(_arch 111 0 24862(_prcs(_trgt(181))(_sens(0)(275)(283)(321)(2))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate MD_12_WR_EN_TO_FIFO_GEN 0 24953(_if 599)
		(_generate WB_FIFO_WR_EN_GEN 0 24957(_if 600)
			(_object
				(_prcs
					(line__24960(_arch 117 0 24960(_assignment(_alias((store_date_in_drr_fifo_en)(store_date_in_drr_fifo_d3)))(_simpleassign BUF)(_trgt(332))(_sens(289)))))
				)
			)
		)
		(_generate NM_FIFO_WR_EN_GEN 0 24963(_if 601)
			(_generate STORE_DATA_24_BIT_ADDRESS_GEN 0 24966(_if 602)
				(_object
					(_prcs
						(line__24968(_arch 118 0 24968(_assignment(_alias((store_date_in_drr_fifo_en)(store_date_in_drr_fifo_d3)))(_simpleassign BUF)(_trgt(332))(_sens(289)))))
					)
				)
			)
			(_generate STORE_DATA_32_BIT_ADDRESS_GEN 0 24971(_if 603)
				(_object
					(_prcs
						(line__24973(_arch 119 0 24973(_assignment(_alias((store_date_in_drr_fifo_en)(store_date_in_drr_fifo_d3)))(_simpleassign BUF)(_trgt(332))(_sens(289)))))
					)
				)
			)
		)
		(_generate SP_FIFO_WR_EN_GEN 0 24978(_if 604)
			(_generate STORE_DATA_24_BIT_ADDRESS_GEN 0 24981(_if 605)
				(_object
					(_prcs
						(line__24983(_arch 120 0 24983(_assignment(_alias((store_date_in_drr_fifo_en)(store_date_in_drr_fifo_d3)))(_simpleassign BUF)(_trgt(332))(_sens(289)))))
					)
				)
			)
			(_generate STORE_DATA_32_BIT_ADDRESS_GEN 0 24986(_if 606)
				(_object
					(_prcs
						(line__24988(_arch 121 0 24988(_assignment(_alias((store_date_in_drr_fifo_en)(store_date_in_drr_fifo_d3)))(_simpleassign BUF)(_trgt(332))(_sens(289)))))
					)
				)
			)
		)
		(_generate MX_FIFO_WR_EN_GEN 0 24993(_if 607)
			(_generate STORE_DATA_24_BIT_ADDRESS_GEN 0 24996(_if 608)
				(_object
					(_prcs
						(line__24998(_arch 122 0 24998(_assignment(_alias((store_date_in_drr_fifo_en)(store_date_in_drr_fifo_d3)))(_simpleassign BUF)(_trgt(332))(_sens(289)))))
					)
				)
			)
			(_generate STORE_DATA_32_BIT_ADDRESS_GEN 0 25001(_if 609)
				(_object
					(_prcs
						(line__25003(_arch 123 0 25003(_assignment(_alias((store_date_in_drr_fifo_en)(store_date_in_drr_fifo_d3)))(_simpleassign BUF)(_trgt(332))(_sens(289)))))
					)
				)
			)
		)
	)
	(_generate MD_0_WR_EN_TO_FIFO_GEN 0 25013(_if 610)
		(_generate WB_FIFO_WR_EN_GEN 0 25016(_if 611)
			(_object
				(_prcs
					(line__25019(_arch 124 0 25019(_assignment(_alias((store_date_in_drr_fifo_en)(store_date_in_drr_fifo)))(_simpleassign BUF)(_trgt(332))(_sens(138)))))
				)
			)
		)
		(_generate NM_FIFO_WR_EN_GEN 0 25022(_if 612)
			(_object
				(_prcs
					(line__25025(_arch 125 0 25025(_assignment(_alias((store_date_in_drr_fifo_en)(store_date_in_drr_fifo)))(_simpleassign BUF)(_trgt(332))(_sens(138)))))
				)
			)
		)
		(_generate SP_FIFO_WR_EN_GEN 0 25028(_if 613)
			(_object
				(_prcs
					(line__25031(_arch 126 0 25031(_assignment(_alias((store_date_in_drr_fifo_en)(store_date_in_drr_fifo)))(_simpleassign BUF)(_trgt(332))(_sens(138)))))
				)
			)
		)
		(_generate MX_FIFO_WR_EN_GEN 0 25034(_if 614)
			(_object
				(_prcs
					(line__25037(_arch 127 0 25037(_assignment(_alias((store_date_in_drr_fifo_en)(store_date_in_drr_fifo)))(_simpleassign BUF)(_trgt(332))(_sens(138)))))
				)
			)
		)
	)
	(_generate SHIFT_TX_REG_24_BIT_GEN 0 25042(_if 615)
		(_object
			(_prcs
				(SHIFT_TX_REG_SPI_CLK_P(_arch 128 0 25044(_prcs(_simple)(_trgt(192(d_23_0))(192(d_31_24))(192))(_sens(0))(_read(156)(157)(169)(176)(184)(192(d_23_0))(195)(311)(321)(2)))))
				(line__25066(_arch 129 0 25066(_assignment(_alias((Transmit_Data)(Tx_Data_d1(d_31_24))))(_trgt(196))(_sens(192(d_31_24))))))
			)
		)
	)
	(_generate SHIFT_TX_REG_32_BIT_GEN 0 25069(_if 616)
		(_object
			(_prcs
				(SHIFT_TX_REG_SPI_CLK_P(_arch 130 0 25071(_prcs(_simple)(_trgt(158)(192(d_23_0))(192(d_31_24))(192))(_sens(0))(_read(73)(156)(157(d_7_0))(157(d_31_8))(158(d_7_0))(169(d_7_0))(169(d_31_8))(176)(184)(192(d_23_0))(195)(321)(2)))))
				(line__25106(_arch 131 0 25106(_assignment(_alias((Transmit_Data)(Tx_Data_d1(d_31_24))))(_trgt(196))(_sens(192(d_31_24))))))
			)
		)
	)
	(_generate STD_MODE_CONTROL_GEN 0 25129(_if 617)
		(_generate WB_MEM_STD_MD_GEN 0 25133(_if 618)
			(_object
				(_type(_int ~NATURAL~range~2~downto~0~13237 0 25135(_scalar (_dto i 2 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13238 0 25135(_array -4((_dto i 2 i 0)))))
				(_sig(_int cmd_addr_cntr 60 0 25135(_arch(_uni))))
				(_type(_int ~NATURAL~range~1~downto~0~13239 0 25136(_scalar (_dto i 1 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13240 0 25136(_array -4((_dto i 1 i 0)))))
				(_sig(_int hw_wd_cntr 62 0 25136(_arch(_uni))))
				(_prcs
					(line__25140(_arch 132 0 25140(_assignment(_alias((wb_hpm_done)(_string \"1"\)))(_trgt(322)))))
					(line__25141(_arch 133 0 25141(_assignment(_alias((load_wr_en)(_string \"0"\)))(_trgt(73)))))
					(line__25143(_arch 134 0 25143(_assignment(_trgt(195)))))
					(line__25149(_arch 135 0 25149(_assignment(_alias((Data_Dir)(_string \"0"\)))(_trgt(197)))))
					(line__25150(_arch 136 0 25150(_assignment(_alias((Data_Mode_1)(_string \"0"\)))(_trgt(198)))))
					(line__25151(_arch 137 0 25151(_assignment(_alias((Data_Mode_0)(_string \"0"\)))(_trgt(199)))))
					(line__25152(_arch 138 0 25152(_assignment(_alias((Data_Phase)(_string \"0"\)))(_trgt(200)))))
					(line__25154(_arch 139 0 25154(_assignment(_alias((Quad_Phase)(_string \"0"\)))(_trgt(201)))))
					(line__25156(_arch 140 0 25156(_assignment(_alias((Addr_Mode_1)(_string \"0"\)))(_trgt(202)))))
					(line__25157(_arch 141 0 25157(_assignment(_alias((Addr_Mode_0)(_string \"0"\)))(_trgt(203)))))
					(line__25158(_arch 142 0 25158(_assignment(_alias((Addr_Bit)(_string \"0"\)))(_trgt(204)))))
					(line__25159(_arch 143 0 25159(_assignment(_alias((Addr_Phase)(_string \"1"\)))(_trgt(205)))))
					(line__25161(_arch 144 0 25161(_assignment(_alias((CMD_Mode_1)(_string \"0"\)))(_trgt(206)))))
					(line__25162(_arch 145 0 25162(_assignment(_alias((CMD_Mode_0)(_string \"0"\)))(_trgt(207)))))
					(CMD_ADDR_CNTR_P(_arch 146 0 25170(_prcs(_trgt(180)(356))(_sens(0)(124)(176)(184)(2)(356))(_dssslsensitivity 1))))
					(TWO_BIT_CNTR_P(_arch 147 0 25192(_prcs(_simple)(_trgt(357))(_sens(0))(_read(156)(180)(184)(190)(357)))))
					(STORE_RX_DATA_SPI_CLK_P(_arch 148 0 25205(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(357))(_dssslsensitivity 1)(_read(180)(190)))))
					(line__25262(_arch 149 0 25262(_assignment(_trgt(137))(_sens(189)))))
					(RECEIVE_DATA_STROBE_PROCESS(_arch 150 0 25264(_prcs(_trgt(191))(_sens(0)(156)(180)(191(_range 619))(216)(217)(222)(51))(_dssslsensitivity 1)(_read(191(_range 620))))))
				)
			)
		)
		(_generate NM_MEM_STD_MD_GEN 0 25285(_if 621)
			(_generate STD_SPI_CMD_NM_24_BIT_GEN 0 25292(_if 622)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13274 0 25300(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 67 0 25300(_prcs 3)))
					(_prcs
						(line__25294(_arch 151 0 25294(_assignment(_trgt(195)))))
						(line__25297(_arch 152 0 25297(_assignment(_alias((four_byte_en_done)(_string \"1"\)))(_trgt(85)))))
						(line__25298(_arch 153 0 25298(_assignment(_alias((wb_hpm_done)(_string \"1"\)))(_trgt(322)))))
						(DRIVE_CONTROL_SIG_P(_arch 154 0 25299(_prcs(_simple)(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)))))
					)
				)
			)
			(_generate STD_SPI_CMD_NM_32_BIT_GEN 0 25375(_if 623)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13276 0 25530(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 68 0 25530(_prcs 7)))
					(_prcs
						(line__25377(_arch 155 0 25377(_assignment(_trgt(195)))))
						(line__25385(_arch 156 0 25385(_assignment(_trgt(67)))))
						(line__25386(_arch 157 0 25386(_assignment(_trgt(68)))))
						(NM_PS_TO_NS_PROCESS(_arch 158 0 25388(_prcs(_trgt(69)(72)(74))(_sens(0)(70)(71)(77)(2))(_dssslsensitivity 1))))
						(NM_WR_EN_CNTRL_PROCESS(_arch 159 0 25407(_prcs(_simple)(_trgt(70)(71)(73)(77))(_sens(69)(74)(181)(2)))))
						(NM_4_BYTE_PS_TO_NS_PROCESS(_arch 160 0 25450(_prcs(_trgt(75)(76)(80)(323)(330))(_sens(0)(74)(75)(81)(322)(329)(2))(_dssslsensitivity 1))))
						(NM_4_BYTE_ADDR_EN_PROCESS(_arch 161 0 25474(_prcs(_simple)(_trgt(81)(82)(85)(321)(322)(329))(_sens(76)(80)(181)(323)(2)))))
						(DRIVE_CONTROL_SIG_P(_arch 162 0 25529(_prcs(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)(322))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_24_BIT_CNTR_GEN 0 25643(_if 624)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 164 0 25651(_prcs(_trgt(180)(358))(_sens(0)(124)(176)(184)(2)(358))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_32_BIT_CNTR_GEN 0 25674(_if 625)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 165 0 25695(_prcs(_trgt(180)(358))(_sens(0)(124)(176)(184)(289)(322)(2)(358))(_dssslsensitivity 1))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~2~downto~0~13269 0 25286(_scalar (_dto i 2 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13270 0 25286(_array -4((_dto i 2 i 0)))))
				(_sig(_int cmd_addr_cntr 64 0 25286(_arch(_uni))))
				(_type(_int ~NATURAL~range~1~downto~0~13271 0 25287(_scalar (_dto i 1 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13272 0 25287(_array -4((_dto i 1 i 0)))))
				(_sig(_int hw_wd_cntr 66 0 25287(_arch(_uni))))
				(_prcs
					(RECEIVE_DATA_STROBE_PROCESS(_arch 163 0 25625(_prcs(_trgt(191))(_sens(0)(156)(180)(191(_range 626))(216)(217)(222)(51))(_dssslsensitivity 1)(_read(191(_range 627))))))
					(TWO_BIT_CNTR_P(_arch 166 0 25719(_prcs(_simple)(_trgt(359))(_sens(0))(_read(156)(180)(184)(190)(359)))))
					(STORE_RX_DATA_SPI_CLK_P(_arch 167 0 25732(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(359))(_dssslsensitivity 1)(_read(180)(190)))))
					(line__25789(_arch 168 0 25789(_assignment(_trgt(137))(_sens(189)))))
				)
			)
		)
		(_generate SP_MEM_STD_MD_GEN 0 25794(_if 628)
			(_generate STD_SPI_CMD_SP_24_BIT_GEN 0 25801(_if 629)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13315 0 25809(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 73 0 25809(_prcs 3)))
					(_prcs
						(line__25803(_arch 169 0 25803(_assignment(_trgt(195)))))
						(line__25806(_arch 170 0 25806(_assignment(_alias((four_byte_en_done)(_string \"1"\)))(_trgt(85)))))
						(line__25807(_arch 171 0 25807(_assignment(_alias((wb_hpm_done)(_string \"1"\)))(_trgt(322)))))
						(DRIVE_CONTROL_SIG_P(_arch 172 0 25808(_prcs(_simple)(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)))))
					)
				)
			)
			(_generate STD_SPI_CMD_SP_32_BIT_GEN 0 25884(_if 630)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13317 0 26039(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 74 0 26039(_prcs 7)))
					(_prcs
						(line__25886(_arch 173 0 25886(_assignment(_trgt(195)))))
						(line__25894(_arch 174 0 25894(_assignment(_trgt(67)))))
						(line__25895(_arch 175 0 25895(_assignment(_trgt(68)))))
						(SP_PS_TO_NS_PROCESS(_arch 176 0 25897(_prcs(_trgt(69)(72)(74))(_sens(0)(70)(71)(77)(2))(_dssslsensitivity 1))))
						(SP_WR_EN_CNTRL_PROCESS(_arch 177 0 25916(_prcs(_simple)(_trgt(70)(71)(73)(77))(_sens(69)(74)(181)(2)))))
						(SP_4_BYTE_PS_TO_NS_PROCESS(_arch 178 0 25959(_prcs(_trgt(75)(76)(80)(323)(330))(_sens(0)(74)(75)(81)(322)(329)(2))(_dssslsensitivity 1))))
						(SP_4_BYTE_ADDR_EN_PROCESS(_arch 179 0 25983(_prcs(_simple)(_trgt(81)(82)(85)(321)(322)(329))(_sens(76)(80)(181)(323)(2)))))
						(DRIVE_CONTROL_SIG_P(_arch 180 0 26038(_prcs(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)(322))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_24_BIT_CNTR_GEN 0 26152(_if 631)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 182 0 26160(_prcs(_trgt(180)(360))(_sens(0)(124)(176)(184)(2)(360))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_32_BIT_CNTR_GEN 0 26183(_if 632)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 183 0 26204(_prcs(_trgt(180)(360))(_sens(0)(124)(176)(184)(289)(322)(2)(360))(_dssslsensitivity 1))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~2~downto~0~13310 0 25795(_scalar (_dto i 2 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13311 0 25795(_array -4((_dto i 2 i 0)))))
				(_sig(_int cmd_addr_cntr 70 0 25795(_arch(_uni))))
				(_type(_int ~NATURAL~range~1~downto~0~13312 0 25796(_scalar (_dto i 1 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13313 0 25796(_array -4((_dto i 1 i 0)))))
				(_sig(_int hw_wd_cntr 72 0 25796(_arch(_uni))))
				(_prcs
					(RECEIVE_DATA_STROBE_PROCESS(_arch 181 0 26134(_prcs(_trgt(191))(_sens(0)(156)(180)(191(_range 633))(216)(217)(222)(51))(_dssslsensitivity 1)(_read(191(_range 634))))))
					(TWO_BIT_CNTR_P(_arch 184 0 26228(_prcs(_simple)(_trgt(361))(_sens(0))(_read(156)(180)(184)(190)(361)))))
					(STORE_RX_DATA_SPI_CLK_P(_arch 185 0 26241(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(361))(_dssslsensitivity 1)(_read(180)(190)))))
					(line__26298(_arch 186 0 26298(_assignment(_trgt(137))(_sens(189)))))
				)
			)
		)
		(_generate MX_MEM_STD_MD_GEN 0 26302(_if 635)
			(_generate STD_SPI_CMD_MX_24_BIT_GEN 0 26309(_if 636)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13356 0 26317(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 79 0 26317(_prcs 3)))
					(_prcs
						(line__26311(_arch 187 0 26311(_assignment(_trgt(195)))))
						(line__26314(_arch 188 0 26314(_assignment(_alias((four_byte_en_done)(_string \"1"\)))(_trgt(85)))))
						(line__26315(_arch 189 0 26315(_assignment(_alias((wb_hpm_done)(_string \"1"\)))(_trgt(322)))))
						(DRIVE_CONTROL_SIG_P(_arch 190 0 26316(_prcs(_simple)(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)))))
					)
				)
			)
			(_generate STD_SPI_CMD_MX_32_BIT_GEN 0 26340(_if 637)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13358 0 26495(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 80 0 26495(_prcs 7)))
					(_prcs
						(line__26342(_arch 191 0 26342(_assignment(_trgt(195)))))
						(line__26350(_arch 192 0 26350(_assignment(_trgt(67)))))
						(line__26351(_arch 193 0 26351(_assignment(_trgt(68)))))
						(MX_PS_TO_NS_PROCESS(_arch 194 0 26353(_prcs(_trgt(69)(72)(74))(_sens(0)(70)(71)(77)(2))(_dssslsensitivity 1))))
						(MX_WR_EN_CNTRL_PROCESS(_arch 195 0 26372(_prcs(_simple)(_trgt(70)(71)(73)(77))(_sens(69)(74)(181)(2)))))
						(MX_4_BYTE_PS_TO_NS_PROCESS(_arch 196 0 26415(_prcs(_trgt(75)(76)(80)(323)(330))(_sens(0)(74)(75)(81)(322)(329)(2))(_dssslsensitivity 1))))
						(MX_4_BYTE_ADDR_EN_PROCESS(_arch 197 0 26439(_prcs(_simple)(_trgt(81)(82)(85)(321)(322)(329))(_sens(76)(80)(181)(323)(2)))))
						(DRIVE_CONTROL_SIG_P(_arch 198 0 26494(_prcs(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)(322))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_24_BIT_CNTR_GEN 0 26608(_if 638)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 200 0 26616(_prcs(_trgt(180)(362))(_sens(0)(124)(176)(184)(2)(362))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_32_BIT_CNTR_GEN 0 26639(_if 639)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 201 0 26660(_prcs(_trgt(180)(362))(_sens(0)(124)(176)(184)(289)(322)(2)(362))(_dssslsensitivity 1))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~2~downto~0~13351 0 26303(_scalar (_dto i 2 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13352 0 26303(_array -4((_dto i 2 i 0)))))
				(_sig(_int cmd_addr_cntr 76 0 26303(_arch(_uni))))
				(_type(_int ~NATURAL~range~1~downto~0~13353 0 26304(_scalar (_dto i 1 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13354 0 26304(_array -4((_dto i 1 i 0)))))
				(_sig(_int hw_wd_cntr 78 0 26304(_arch(_uni))))
				(_prcs
					(RECEIVE_DATA_STROBE_PROCESS(_arch 199 0 26590(_prcs(_trgt(191))(_sens(0)(156)(180)(191(_range 640))(216)(217)(222)(51))(_dssslsensitivity 1)(_read(191(_range 641))))))
					(TWO_BIT_CNTR_P(_arch 202 0 26684(_prcs(_simple)(_trgt(363))(_sens(0))(_read(156)(180)(184)(190)(363)))))
					(STORE_RX_DATA_SPI_CLK_P(_arch 203 0 26697(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(363))(_dssslsensitivity 1)(_read(180)(190)))))
					(line__26754(_arch 204 0 26754(_assignment(_trgt(137))(_sens(189)))))
				)
			)
		)
	)
	(_generate DUAL_MODE_CONTROL_GEN 0 26761(_if 642)
		(_generate WB_MEM_DUAL_MD_GEN 0 26766(_if 643)
			(_object
				(_prcs
					(line__26770(_arch 205 0 26770(_assignment(_trgt(311)))))
					(WB_PS_TO_NS_PROCESS(_arch 206 0 26773(_prcs(_trgt(95)(330))(_sens(0)(94)(329)(2))(_dssslsensitivity 1))))
					(WB_DUAL_CNTRL_PROCESS(_arch 207 0 26789(_prcs(_simple)(_trgt(94)(316)(317)(318)(319)(321)(322)(329))(_sens(95)(176)(181)(216)(2)))))
					(line__26829(_arch 208 0 26829(_assignment(_trgt(195)))))
					(line__26833(_arch 209 0 26833(_assignment(_alias((Data_Dir)(_string \"0"\)))(_trgt(197)))))
					(line__26834(_arch 210 0 26834(_assignment(_alias((Data_Mode_1)(_string \"0"\)))(_trgt(198)))))
					(line__26835(_arch 211 0 26835(_assignment(_alias((Data_Mode_0)(_string \"1"\)))(_trgt(199)))))
					(line__26836(_arch 212 0 26836(_assignment(_alias((Data_Phase)(_string \"1"\)))(_trgt(200)))))
					(line__26838(_arch 213 0 26838(_assignment(_alias((Quad_Phase)(_string \"0"\)))(_trgt(201)))))
					(line__26840(_arch 214 0 26840(_assignment(_alias((Addr_Mode_1)(_string \"0"\)))(_trgt(202)))))
					(line__26841(_arch 215 0 26841(_assignment(_alias((Addr_Mode_0)(_string \"1"\)))(_trgt(203)))))
					(line__26842(_arch 216 0 26842(_assignment(_alias((Addr_Bit)(_string \"0"\)))(_trgt(204)))))
					(line__26843(_arch 217 0 26843(_assignment(_alias((Addr_Phase)(_string \"1"\)))(_trgt(205)))))
					(line__26845(_arch 218 0 26845(_assignment(_alias((CMD_Mode_1)(_string \"0"\)))(_trgt(206)))))
					(line__26846(_arch 219 0 26846(_assignment(_alias((CMD_Mode_0)(_string \"0"\)))(_trgt(207)))))
					(RECEIVE_DATA_STROBE_PROCESS(_arch 220 0 26852(_prcs(_trgt(191))(_sens(0)(156)(180)(191(_range 644))(216)(217)(222)(48)(51))(_dssslsensitivity 1)(_read(191(_range 645))))))
					(CMD_ADDR_CNTR_P(_arch 221 0 26877(_prcs(_trgt(180)(364))(_sens(0)(124)(190)(297)(2)(364))(_dssslsensitivity 1))))
					(TWO_BIT_CNTR_P(_arch 222 0 26899(_prcs(_simple)(_trgt(365))(_sens(0))(_read(156)(180)(190)(297)(365)))))
					(STORE_RX_DATA_SPI_CLK_P(_arch 223 0 26911(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(365))(_dssslsensitivity 1)(_read(180)(190)))))
					(line__26968(_arch 224 0 26968(_assignment(_trgt(137))(_sens(189)))))
				)
			)
		)
		(_generate NM_MEM_DUAL_MD_GEN 0 26973(_if 646)
			(_generate DUAL_SPI_CMD_NM_24_GEN 0 26981(_if 647)
				(_object
					(_prcs
						(line__26986(_arch 225 0 26986(_assignment(_trgt(195)))))
						(line__26987(_arch 226 0 26987(_assignment(_alias((wb_hpm_done)(_string \"1"\)))(_trgt(322)))))
						(line__26989(_arch 227 0 26989(_assignment(_alias((Data_Dir)(_string \"0"\)))(_trgt(197)))))
						(line__26990(_arch 228 0 26990(_assignment(_alias((Data_Mode_1)(_string \"0"\)))(_trgt(198)))))
						(line__26991(_arch 229 0 26991(_assignment(_alias((Data_Mode_0)(_string \"1"\)))(_trgt(199)))))
						(line__26992(_arch 230 0 26992(_assignment(_alias((Data_Phase)(_string \"1"\)))(_trgt(200)))))
						(line__26994(_arch 231 0 26994(_assignment(_alias((Quad_Phase)(_string \"0"\)))(_trgt(201)))))
						(line__26996(_arch 232 0 26996(_assignment(_alias((Addr_Mode_1)(_string \"0"\)))(_trgt(202)))))
						(line__26997(_arch 233 0 26997(_assignment(_alias((Addr_Mode_0)(_string \"1"\)))(_trgt(203)))))
						(line__26998(_arch 234 0 26998(_assignment(_alias((Addr_Bit)(_string \"0"\)))(_trgt(204)))))
						(line__26999(_arch 235 0 26999(_assignment(_alias((Addr_Phase)(_string \"1"\)))(_trgt(205)))))
						(line__27001(_arch 236 0 27001(_assignment(_alias((CMD_Mode_1)(_string \"0"\)))(_trgt(206)))))
						(line__27002(_arch 237 0 27002(_assignment(_alias((CMD_Mode_0)(_string \"0"\)))(_trgt(207)))))
					)
				)
			)
			(_generate DUAL_SPI_CMD_NM_32_GEN 0 27007(_if 648)
				(_object
					(_prcs
						(line__27012(_arch 238 0 27012(_assignment(_trgt(195)))))
					)
				)
			)
			(_generate NM_EN_32_ADDR_MD_GEN 0 27017(_if 649)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13429 0 27165(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 85 0 27165(_prcs 6)))
					(_prcs
						(line__27020(_arch 239 0 27020(_assignment(_trgt(67)))))
						(line__27021(_arch 240 0 27021(_assignment(_trgt(68)))))
						(NM_PS_TO_NS_PROCESS(_arch 241 0 27023(_prcs(_trgt(69)(72)(74))(_sens(0)(70)(71)(77)(2))(_dssslsensitivity 1))))
						(NM_WR_EN_CNTRL_PROCESS(_arch 242 0 27042(_prcs(_simple)(_trgt(70)(71)(73)(77))(_sens(69)(74)(181)(2)))))
						(NM_4_BYTE_PS_TO_NS_PROCESS(_arch 243 0 27085(_prcs(_trgt(75)(76)(80)(323)(330))(_sens(0)(74)(75)(81)(322)(329)(2))(_dssslsensitivity 1))))
						(NM_4_BYTE_ADDR_EN_PROCESS(_arch 244 0 27109(_prcs(_simple)(_trgt(81)(82)(85)(321)(322)(329))(_sens(76)(80)(181)(323)(2)))))
						(DRIVE_CONTROL_SIG_P(_arch 245 0 27164(_prcs(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)(322))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_NM_24_BIT_GEN 0 27288(_if 650)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 247 0 27296(_prcs(_trgt(180)(364))(_sens(0)(124)(190)(297)(2)(364))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_NM_32_BIT_GEN 0 27320(_if 651)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 248 0 27328(_prcs(_trgt(180)(364))(_sens(0)(124)(190)(297)(2)(364))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate STORE_RX_DATA_32_BIT_ADDR 0 27365(_if 652)
				(_object
					(_prcs
						(STORE_RX_DATA_SPI_CLK_P(_arch 250 0 27368(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(365))(_dssslsensitivity 1)(_read(180)(218)))))
					)
				)
			)
			(_generate STORE_RX_DATA_24_BIT_ADDR 0 27426(_if 653)
				(_object
					(_prcs
						(STORE_RX_DATA_SPI_CLK_P(_arch 251 0 27429(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(365))(_dssslsensitivity 1)(_read(180)(190)))))
					)
				)
			)
			(_object
				(_prcs
					(RECEIVE_DATA_STROBE_PROCESS(_arch 246 0 27269(_prcs(_trgt(191))(_sens(0)(156)(191(_range 654))(216)(217)(222)(48)(51))(_dssslsensitivity 1)(_read(191(_range 655))))))
					(TWO_BIT_CNTR_P(_arch 249 0 27353(_prcs(_simple)(_trgt(365))(_sens(0))(_read(156)(180)(190)(297)(365)))))
					(line__27488(_arch 252 0 27488(_assignment(_trgt(137))(_sens(189)))))
				)
			)
		)
		(_generate SP_MEM_DUAL_MD_GEN 0 27491(_if 656)
			(_generate DUAL_SPI_CMD_NM_24_GEN 0 27499(_if 657)
				(_object
					(_prcs
						(line__27504(_arch 253 0 27504(_assignment(_trgt(195)))))
						(line__27505(_arch 254 0 27505(_assignment(_alias((wb_hpm_done)(_string \"1"\)))(_trgt(322)))))
						(line__27507(_arch 255 0 27507(_assignment(_alias((Data_Dir)(_string \"0"\)))(_trgt(197)))))
						(line__27508(_arch 256 0 27508(_assignment(_alias((Data_Mode_1)(_string \"0"\)))(_trgt(198)))))
						(line__27509(_arch 257 0 27509(_assignment(_alias((Data_Mode_0)(_string \"1"\)))(_trgt(199)))))
						(line__27510(_arch 258 0 27510(_assignment(_alias((Data_Phase)(_string \"1"\)))(_trgt(200)))))
						(line__27512(_arch 259 0 27512(_assignment(_alias((Quad_Phase)(_string \"0"\)))(_trgt(201)))))
						(line__27514(_arch 260 0 27514(_assignment(_alias((Addr_Mode_1)(_string \"0"\)))(_trgt(202)))))
						(line__27515(_arch 261 0 27515(_assignment(_alias((Addr_Mode_0)(_string \"1"\)))(_trgt(203)))))
						(line__27516(_arch 262 0 27516(_assignment(_alias((Addr_Bit)(_string \"0"\)))(_trgt(204)))))
						(line__27517(_arch 263 0 27517(_assignment(_alias((Addr_Phase)(_string \"1"\)))(_trgt(205)))))
						(line__27519(_arch 264 0 27519(_assignment(_alias((CMD_Mode_1)(_string \"0"\)))(_trgt(206)))))
						(line__27520(_arch 265 0 27520(_assignment(_alias((CMD_Mode_0)(_string \"0"\)))(_trgt(207)))))
					)
				)
			)
			(_generate DUAL_SPI_CMD_NM_32_GEN 0 27525(_if 658)
				(_object
					(_prcs
						(line__27530(_arch 266 0 27530(_assignment(_trgt(195)))))
					)
				)
			)
			(_generate NM_EN_32_ADDR_MD_GEN 0 27535(_if 659)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13496 0 27683(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 86 0 27683(_prcs 6)))
					(_prcs
						(line__27538(_arch 267 0 27538(_assignment(_trgt(67)))))
						(line__27539(_arch 268 0 27539(_assignment(_trgt(68)))))
						(NM_PS_TO_NS_PROCESS(_arch 269 0 27541(_prcs(_trgt(69)(72)(74))(_sens(0)(70)(71)(77)(2))(_dssslsensitivity 1))))
						(NM_WR_EN_CNTRL_PROCESS(_arch 270 0 27560(_prcs(_simple)(_trgt(70)(71)(73)(77))(_sens(69)(74)(181)(2)))))
						(NM_4_BYTE_PS_TO_NS_PROCESS(_arch 271 0 27603(_prcs(_trgt(75)(76)(80)(323)(330))(_sens(0)(74)(75)(81)(322)(329)(2))(_dssslsensitivity 1))))
						(NM_4_BYTE_ADDR_EN_PROCESS(_arch 272 0 27627(_prcs(_simple)(_trgt(81)(82)(85)(321)(322)(329))(_sens(76)(80)(181)(323)(2)))))
						(DRIVE_CONTROL_SIG_P(_arch 273 0 27682(_prcs(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)(322))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_NM_24_BIT_GEN 0 27806(_if 660)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 275 0 27814(_prcs(_trgt(180)(364))(_sens(0)(124)(190)(297)(2)(364))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_NM_32_BIT_GEN 0 27838(_if 661)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 276 0 27846(_prcs(_trgt(180)(364))(_sens(0)(124)(190)(297)(2)(364))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate STORE_RX_DATA_32_BIT_ADDR 0 27883(_if 662)
				(_object
					(_prcs
						(STORE_RX_DATA_SPI_CLK_P(_arch 278 0 27886(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(365))(_dssslsensitivity 1)(_read(180)(218)))))
					)
				)
			)
			(_generate STORE_RX_DATA_24_BIT_ADDR 0 27944(_if 663)
				(_object
					(_prcs
						(STORE_RX_DATA_SPI_CLK_P(_arch 279 0 27947(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(365))(_dssslsensitivity 1)(_read(180)(190)))))
					)
				)
			)
			(_object
				(_prcs
					(RECEIVE_DATA_STROBE_PROCESS(_arch 274 0 27787(_prcs(_trgt(191))(_sens(0)(156)(191(_range 664))(216)(217)(222)(48)(51))(_dssslsensitivity 1)(_read(191(_range 665))))))
					(TWO_BIT_CNTR_P(_arch 277 0 27871(_prcs(_simple)(_trgt(365))(_sens(0))(_read(156)(180)(190)(297)(365)))))
					(line__28006(_arch 280 0 28006(_assignment(_trgt(137))(_sens(189)))))
				)
			)
		)
		(_generate MX_MEM_DUAL_MD_GEN 0 28009(_if 666)
			(_generate DUAL_SPI_CMD_MX_24_GEN 0 28017(_if 667)
				(_object
					(_prcs
						(line__28022(_arch 281 0 28022(_assignment(_trgt(195)))))
						(line__28023(_arch 282 0 28023(_assignment(_alias((wb_hpm_done)(_string \"1"\)))(_trgt(322)))))
						(line__28025(_arch 283 0 28025(_assignment(_alias((Data_Dir)(_string \"0"\)))(_trgt(197)))))
						(line__28026(_arch 284 0 28026(_assignment(_alias((Data_Mode_1)(_string \"0"\)))(_trgt(198)))))
						(line__28027(_arch 285 0 28027(_assignment(_alias((Data_Mode_0)(_string \"1"\)))(_trgt(199)))))
						(line__28028(_arch 286 0 28028(_assignment(_alias((Data_Phase)(_string \"1"\)))(_trgt(200)))))
						(line__28030(_arch 287 0 28030(_assignment(_alias((Quad_Phase)(_string \"0"\)))(_trgt(201)))))
						(line__28032(_arch 288 0 28032(_assignment(_alias((Addr_Mode_1)(_string \"0"\)))(_trgt(202)))))
						(line__28033(_arch 289 0 28033(_assignment(_alias((Addr_Mode_0)(_string \"1"\)))(_trgt(203)))))
						(line__28034(_arch 290 0 28034(_assignment(_alias((Addr_Bit)(_string \"0"\)))(_trgt(204)))))
						(line__28035(_arch 291 0 28035(_assignment(_alias((Addr_Phase)(_string \"1"\)))(_trgt(205)))))
						(line__28037(_arch 292 0 28037(_assignment(_alias((CMD_Mode_1)(_string \"0"\)))(_trgt(206)))))
						(line__28038(_arch 293 0 28038(_assignment(_alias((CMD_Mode_0)(_string \"0"\)))(_trgt(207)))))
					)
				)
			)
			(_generate DUAL_SPI_CMD_MX_32_GEN 0 28043(_if 668)
				(_object
					(_prcs
						(line__28048(_arch 294 0 28048(_assignment(_trgt(195)))))
					)
				)
			)
			(_generate MX_EN_32_ADDR_MD_GEN 0 28053(_if 669)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13563 0 28201(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 87 0 28201(_prcs 6)))
					(_prcs
						(line__28056(_arch 295 0 28056(_assignment(_trgt(67)))))
						(line__28057(_arch 296 0 28057(_assignment(_trgt(68)))))
						(MX_PS_TO_NS_PROCESS(_arch 297 0 28059(_prcs(_trgt(69)(72)(74))(_sens(0)(70)(71)(77)(2))(_dssslsensitivity 1))))
						(MX_WR_EN_CNTRL_PROCESS(_arch 298 0 28078(_prcs(_simple)(_trgt(70)(71)(73)(77))(_sens(69)(74)(181)(2)))))
						(MX_4_BYTE_PS_TO_NS_PROCESS(_arch 299 0 28121(_prcs(_trgt(75)(76)(80)(323)(330))(_sens(0)(74)(75)(81)(322)(329)(2))(_dssslsensitivity 1))))
						(MX_4_BYTE_ADDR_EN_PROCESS(_arch 300 0 28145(_prcs(_simple)(_trgt(81)(82)(85)(321)(322)(329))(_sens(76)(80)(181)(323)(2)))))
						(DRIVE_CONTROL_SIG_P(_arch 301 0 28200(_prcs(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)(322))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_MX_24_BIT_GEN 0 28324(_if 670)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 303 0 28332(_prcs(_trgt(180)(364))(_sens(0)(124)(190)(297)(2)(364))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_MX_32_BIT_GEN 0 28356(_if 671)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 304 0 28364(_prcs(_trgt(180)(364))(_sens(0)(124)(190)(297)(2)(364))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate STORE_RX_DATA_32_BIT_ADDR 0 28401(_if 672)
				(_object
					(_prcs
						(STORE_RX_DATA_SPI_CLK_P(_arch 306 0 28404(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(365))(_dssslsensitivity 1)(_read(180)(218)))))
					)
				)
			)
			(_generate STORE_RX_DATA_24_BIT_ADDR 0 28462(_if 673)
				(_object
					(_prcs
						(STORE_RX_DATA_SPI_CLK_P(_arch 307 0 28465(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(365))(_dssslsensitivity 1)(_read(180)(190)))))
					)
				)
			)
			(_object
				(_prcs
					(RECEIVE_DATA_STROBE_PROCESS(_arch 302 0 28305(_prcs(_trgt(191))(_sens(0)(156)(191(_range 674))(216)(217)(222)(48)(51))(_dssslsensitivity 1)(_read(191(_range 675))))))
					(TWO_BIT_CNTR_P(_arch 305 0 28389(_prcs(_simple)(_trgt(365))(_sens(0))(_read(156)(180)(190)(297)(365)))))
					(line__28524(_arch 308 0 28524(_assignment(_trgt(137))(_sens(189)))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~2~downto~0~13392 0 26762(_scalar (_dto i 2 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13393 0 26762(_array -4((_dto i 2 i 0)))))
			(_sig(_int cmd_addr_cntr 82 0 26762(_arch(_uni))))
			(_type(_int ~NATURAL~range~1~downto~0~13394 0 26763(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13395 0 26763(_array -4((_dto i 1 i 0)))))
			(_sig(_int hw_wd_cntr 84 0 26763(_arch(_uni))))
		)
	)
	(_generate QUAD_MODE_CONTROL_GEN 0 28530(_if 676)
		(_generate WB_MEM_QUAD_MD_GEN 0 28536(_if 677)
			(_object
				(_type(_int ~NATURAL~range~2~downto~0~13629 0 28537(_scalar (_dto i 2 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13630 0 28537(_array -4((_dto i 2 i 0)))))
				(_sig(_int cmd_addr_cntr 89 0 28537(_arch(_uni))))
				(_type(_int ~NATURAL~range~1~downto~0~13631 0 28538(_scalar (_dto i 1 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13632 0 28538(_array -4((_dto i 1 i 0)))))
				(_sig(_int hw_wd_cntr 91 0 28538(_arch(_uni))))
				(_prcs
					(line__28542(_arch 309 0 28542(_assignment(_trgt(311)))))
					(WB_PS_TO_NS_PROCESS(_arch 310 0 28545(_prcs(_trgt(95)(330))(_sens(0)(94)(329)(2))(_dssslsensitivity 1))))
					(WB_DUAL_CNTRL_PROCESS(_arch 311 0 28561(_prcs(_simple)(_trgt(94)(316)(317)(318)(319)(321)(322)(329))(_sens(95)(176)(181)(216)(2)))))
					(line__28602(_arch 312 0 28602(_assignment(_trgt(195)))))
					(line__28605(_arch 313 0 28605(_assignment(_alias((Data_Dir)(_string \"0"\)))(_trgt(197)))))
					(line__28606(_arch 314 0 28606(_assignment(_alias((Data_Mode_1)(_string \"1"\)))(_trgt(198)))))
					(line__28607(_arch 315 0 28607(_assignment(_alias((Data_Mode_0)(_string \"0"\)))(_trgt(199)))))
					(line__28608(_arch 316 0 28608(_assignment(_alias((Data_Phase)(_string \"1"\)))(_trgt(200)))))
					(line__28610(_arch 317 0 28610(_assignment(_alias((Quad_Phase)(_string \"0"\)))(_trgt(201)))))
					(line__28612(_arch 318 0 28612(_assignment(_alias((Addr_Mode_1)(_string \"1"\)))(_trgt(202)))))
					(line__28613(_arch 319 0 28613(_assignment(_alias((Addr_Mode_0)(_string \"0"\)))(_trgt(203)))))
					(line__28614(_arch 320 0 28614(_assignment(_alias((Addr_Bit)(_string \"0"\)))(_trgt(204)))))
					(line__28615(_arch 321 0 28615(_assignment(_alias((Addr_Phase)(_string \"1"\)))(_trgt(205)))))
					(line__28617(_arch 322 0 28617(_assignment(_alias((CMD_Mode_1)(_string \"0"\)))(_trgt(206)))))
					(line__28618(_arch 323 0 28618(_assignment(_alias((CMD_Mode_0)(_string \"0"\)))(_trgt(207)))))
					(RECEIVE_DATA_STROBE_PROCESS(_arch 324 0 28624(_prcs(_trgt(191))(_sens(0)(156)(180)(191(_range 678))(216)(217)(222)(48)(51)(54)(57))(_dssslsensitivity 1)(_read(191(_range 679))))))
					(CMD_ADDR_CNTR_P(_arch 325 0 28651(_prcs(_trgt(180)(366))(_sens(0)(124)(156)(190)(297)(2)(366))(_dssslsensitivity 1))))
					(TWO_BIT_CNTR_P(_arch 326 0 28673(_prcs(_simple)(_trgt(367))(_sens(0))(_read(156)(180)(190)(296)(367)))))
					(STORE_RX_DATA_SPI_CLK_P(_arch 327 0 28685(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(367))(_dssslsensitivity 1)(_read(180)(190)))))
					(line__28742(_arch 328 0 28742(_assignment(_trgt(137))(_sens(189)))))
				)
			)
		)
		(_generate NM_MEM_QUAD_MD_GEN 0 28750(_if 680)
			(_generate QUAD_SPI_CMD_NM_24_GEN 0 28759(_if 681)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13670 0 28765(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 96 0 28765(_prcs 2)))
					(_prcs
						(line__28761(_arch 329 0 28761(_assignment(_trgt(195)))))
						(line__28763(_arch 330 0 28763(_assignment(_alias((wb_hpm_done)(_string \"1"\)))(_trgt(322)))))
						(DRIVE_CONTROL_SIG_P(_arch 331 0 28764(_prcs(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)(322))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate QUAD_SPI_CMD_NM_32_GEN 0 28841(_if 682)
				(_object
					(_prcs
						(line__28843(_arch 332 0 28843(_assignment(_trgt(195)))))
					)
				)
			)
			(_generate NM_EN_32_ADDR_MD_GEN 0 28847(_if 683)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13672 0 28995(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 97 0 28995(_prcs 6)))
					(_prcs
						(line__28850(_arch 333 0 28850(_assignment(_trgt(67)))))
						(line__28851(_arch 334 0 28851(_assignment(_trgt(68)))))
						(NM_PS_TO_NS_PROCESS(_arch 335 0 28853(_prcs(_trgt(69)(72)(74))(_sens(0)(70)(71)(77)(2))(_dssslsensitivity 1))))
						(NM_WR_EN_CNTRL_PROCESS(_arch 336 0 28872(_prcs(_simple)(_trgt(70)(71)(73)(77))(_sens(69)(74)(181)(2)))))
						(NM_4_BYTE_PS_TO_NS_PROCESS(_arch 337 0 28915(_prcs(_trgt(75)(76)(80)(323)(330))(_sens(0)(74)(75)(81)(322)(329)(2))(_dssslsensitivity 1))))
						(NM_4_BYTE_ADDR_EN_PROCESS(_arch 338 0 28939(_prcs(_simple)(_trgt(81)(82)(85)(321)(322)(329))(_sens(76)(80)(181)(323)(2)))))
						(DRIVE_CONTROL_SIG_P(_arch 339 0 28994(_prcs(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)(322))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_NM_24_BIT_GEN 0 29116(_if 684)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 341 0 29124(_prcs(_trgt(180)(368))(_sens(0)(124)(156)(190)(297)(2)(368))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_NM_32_BIT_GEN 0 29149(_if 685)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 342 0 29157(_prcs(_trgt(180)(368))(_sens(0)(124)(156)(190)(297)(2)(368))(_dssslsensitivity 1))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~3~downto~0~13665 0 28751(_scalar (_dto i 3 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13666 0 28751(_array -4((_dto i 3 i 0)))))
				(_sig(_int cmd_addr_cntr 93 0 28751(_arch(_uni))))
				(_type(_int ~NATURAL~range~1~downto~0~13667 0 28752(_scalar (_dto i 1 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13668 0 28752(_array -4((_dto i 1 i 0)))))
				(_sig(_int hw_wd_cntr 95 0 28752(_arch(_uni))))
				(_prcs
					(RECEIVE_DATA_STROBE_PROCESS(_arch 340 0 29095(_prcs(_trgt(191))(_sens(0)(156)(191(_range 686))(216)(217)(222)(48)(51)(54)(57))(_dssslsensitivity 1)(_read(191(_range 687))))))
					(TWO_BIT_CNTR_P(_arch 343 0 29182(_prcs(_simple)(_trgt(369))(_sens(0))(_read(156)(180)(190)(296)(369)))))
					(STORE_RX_DATA_SPI_CLK_P(_arch 344 0 29194(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(369))(_dssslsensitivity 1)(_read(180)(190)))))
					(line__29251(_arch 345 0 29251(_assignment(_trgt(137))(_sens(189)))))
				)
			)
		)
		(_generate SP_MEM_QUAD_MD_GEN 0 29258(_if 688)
			(_generate QUAD_SPI_CMD_NM_24_GEN 0 29267(_if 689)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13711 0 29273(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 102 0 29273(_prcs 2)))
					(_prcs
						(line__29269(_arch 346 0 29269(_assignment(_trgt(195)))))
						(line__29271(_arch 347 0 29271(_assignment(_alias((wb_hpm_done)(_string \"1"\)))(_trgt(322)))))
						(DRIVE_CONTROL_SIG_P(_arch 348 0 29272(_prcs(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)(322))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate QUAD_SPI_CMD_NM_32_GEN 0 29349(_if 690)
				(_object
					(_prcs
						(line__29351(_arch 349 0 29351(_assignment(_trgt(195)))))
					)
				)
			)
			(_generate NM_EN_32_ADDR_MD_GEN 0 29355(_if 691)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13713 0 29503(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 103 0 29503(_prcs 6)))
					(_prcs
						(line__29358(_arch 350 0 29358(_assignment(_trgt(67)))))
						(line__29359(_arch 351 0 29359(_assignment(_trgt(68)))))
						(NM_PS_TO_NS_PROCESS(_arch 352 0 29361(_prcs(_trgt(69)(72)(74))(_sens(0)(70)(71)(77)(2))(_dssslsensitivity 1))))
						(NM_WR_EN_CNTRL_PROCESS(_arch 353 0 29380(_prcs(_simple)(_trgt(70)(71)(73)(77))(_sens(69)(74)(181)(2)))))
						(NM_4_BYTE_PS_TO_NS_PROCESS(_arch 354 0 29423(_prcs(_trgt(75)(76)(80)(323)(330))(_sens(0)(74)(75)(81)(322)(329)(2))(_dssslsensitivity 1))))
						(NM_4_BYTE_ADDR_EN_PROCESS(_arch 355 0 29447(_prcs(_simple)(_trgt(81)(82)(85)(321)(322)(329))(_sens(76)(80)(181)(323)(2)))))
						(DRIVE_CONTROL_SIG_P(_arch 356 0 29502(_prcs(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)(322))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_NM_24_BIT_GEN 0 29624(_if 692)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 358 0 29632(_prcs(_trgt(180)(370))(_sens(0)(124)(156)(190)(297)(2)(370))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_NM_32_BIT_GEN 0 29657(_if 693)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 359 0 29665(_prcs(_trgt(180)(370))(_sens(0)(124)(156)(190)(297)(2)(370))(_dssslsensitivity 1))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~3~downto~0~13706 0 29259(_scalar (_dto i 3 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13707 0 29259(_array -4((_dto i 3 i 0)))))
				(_sig(_int cmd_addr_cntr 99 0 29259(_arch(_uni))))
				(_type(_int ~NATURAL~range~1~downto~0~13708 0 29260(_scalar (_dto i 1 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13709 0 29260(_array -4((_dto i 1 i 0)))))
				(_sig(_int hw_wd_cntr 101 0 29260(_arch(_uni))))
				(_prcs
					(RECEIVE_DATA_STROBE_PROCESS(_arch 357 0 29603(_prcs(_trgt(191))(_sens(0)(156)(191(_range 694))(216)(217)(222)(48)(51)(54)(57))(_dssslsensitivity 1)(_read(191(_range 695))))))
					(TWO_BIT_CNTR_P(_arch 360 0 29690(_prcs(_simple)(_trgt(371))(_sens(0))(_read(156)(180)(190)(296)(371)))))
					(STORE_RX_DATA_SPI_CLK_P(_arch 361 0 29702(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(371))(_dssslsensitivity 1)(_read(180)(190)))))
					(line__29759(_arch 362 0 29759(_assignment(_trgt(137))(_sens(189)))))
				)
			)
		)
		(_generate MX_MEM_QUAD_MD_GEN 0 29765(_if 696)
			(_generate QUAD_SPI_CMD_MX_24_GEN 0 29774(_if 697)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13752 0 29780(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 108 0 29780(_prcs 2)))
					(_prcs
						(line__29776(_arch 363 0 29776(_assignment(_trgt(195)))))
						(line__29778(_arch 364 0 29778(_assignment(_alias((wb_hpm_done)(_string \"1"\)))(_trgt(322)))))
						(DRIVE_CONTROL_SIG_P(_arch 365 0 29779(_prcs(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)(322))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate QUAD_SPI_CMD_MX_32_GEN 0 29856(_if 698)
				(_object
					(_prcs
						(line__29858(_arch 366 0 29858(_assignment(_trgt(195)))))
					)
				)
			)
			(_generate MX_EN_32_ADDR_MD_GEN 0 29862(_if 699)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13754 0 30010(_array -4((_dto i 1 i 0)))))
					(_var(_int temp 109 0 30010(_prcs 6)))
					(_prcs
						(line__29865(_arch 367 0 29865(_assignment(_trgt(67)))))
						(line__29866(_arch 368 0 29866(_assignment(_trgt(68)))))
						(MX_PS_TO_NS_PROCESS(_arch 369 0 29868(_prcs(_trgt(69)(72)(74))(_sens(0)(70)(71)(77)(2))(_dssslsensitivity 1))))
						(MX_WR_EN_CNTRL_PROCESS(_arch 370 0 29887(_prcs(_simple)(_trgt(70)(71)(73)(77))(_sens(69)(74)(181)(2)))))
						(MX_4_BYTE_PS_TO_NS_PROCESS(_arch 371 0 29930(_prcs(_trgt(75)(76)(80)(323)(330))(_sens(0)(74)(75)(81)(322)(329)(2))(_dssslsensitivity 1))))
						(MX_4_BYTE_ADDR_EN_PROCESS(_arch 372 0 29954(_prcs(_simple)(_trgt(81)(82)(85)(321)(322)(329))(_sens(76)(80)(181)(323)(2)))))
						(DRIVE_CONTROL_SIG_P(_arch 373 0 30009(_prcs(_trgt(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207))(_sens(0)(322))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_MX_24_BIT_GEN 0 30131(_if 700)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 375 0 30139(_prcs(_trgt(180)(372))(_sens(0)(124)(156)(190)(297)(2)(372))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate CMD_ADDR_MX_32_BIT_GEN 0 30164(_if 701)
				(_object
					(_prcs
						(CMD_ADDR_CNTR_P(_arch 376 0 30172(_prcs(_trgt(180)(372))(_sens(0)(124)(156)(190)(297)(2)(372))(_dssslsensitivity 1))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~3~downto~0~13747 0 29766(_scalar (_dto i 3 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13748 0 29766(_array -4((_dto i 3 i 0)))))
				(_sig(_int cmd_addr_cntr 105 0 29766(_arch(_uni))))
				(_type(_int ~NATURAL~range~1~downto~0~13749 0 29767(_scalar (_dto i 1 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13750 0 29767(_array -4((_dto i 1 i 0)))))
				(_sig(_int hw_wd_cntr 107 0 29767(_arch(_uni))))
				(_prcs
					(RECEIVE_DATA_STROBE_PROCESS(_arch 374 0 30110(_prcs(_trgt(191))(_sens(0)(156)(191(_range 702))(216)(217)(222)(48)(51)(54)(57))(_dssslsensitivity 1)(_read(191(_range 703))))))
					(TWO_BIT_CNTR_P(_arch 377 0 30197(_prcs(_simple)(_trgt(373))(_sens(0))(_read(156)(180)(190)(296)(373)))))
					(STORE_RX_DATA_SPI_CLK_P(_arch 378 0 30209(_prcs(_trgt(189(d_23_0))(189(d_23_16))(189(d_31_24))(189(d_15_8))(189(d_7_0))(189(d_31_8))(189(d_15_0))(189(d_31_16))(189))(_sens(0)(156)(163)(167(1))(167(d_1_0))(186)(187)(189(d_15_8))(189(d_23_0))(189(d_15_0))(189(d_31_24))(189(d_7_0))(189(d_31_16))(189(d_31_8))(191)(373))(_dssslsensitivity 1)(_read(180)(190)))))
					(line__30266(_arch 379 0 30266(_assignment(_trgt(137))(_sens(189)))))
				)
			)
		)
	)
	(_generate TRANSFER_START_24_BIT_ADDR_GEN 0 30306(_if 704)
		(_object
			(_prcs
				(TRANSFER_START_P(_arch 386 0 30309(_prcs(_simple)(_trgt(208))(_sens(0))(_read(156)(184)(283)(306)(321)(322)(330)(2)))))
			)
		)
	)
	(_generate TRANSFER_START_32_BIT_ADDR_GEN 0 30333(_if 705)
		(_object
			(_prcs
				(TRANSFER_START_P(_arch 387 0 30336(_prcs(_simple)(_trgt(208))(_sens(0))(_read(72)(73)(77)(156)(184)(283)(306)(321)(322)(330)(2)))))
			)
		)
	)
	(_generate RATIO_OF_2_GENERATE 0 30508(_if 706)
		(_generate SCK_SET_RESET_32_BIT_ADDR_GEN 0 30538(_if 707)
			(_object
				(_prcs
					(SCK_SET_GEN_PROCESS(_arch 395 0 30543(_prcs(_simple)(_trgt(223))(_sens(73)(156)(159)(160)(176)(214)(293)(321)))))
					(SCK_RESET_GEN_PROCESS(_arch 396 0 30565(_prcs(_simple)(_trgt(224))(_sens(73)(156)(159)(160)(176)(214)(321)))))
				)
			)
		)
		(_generate SCK_SET_RESET_24_BIT_ADDR_GEN 0 30585(_if 708)
			(_object
				(_prcs
					(SCK_SET_GEN_PROCESS(_arch 397 0 30590(_prcs(_simple)(_trgt(223))(_sens(156)(159)(160)(176)(214)(293)(321)))))
					(SCK_RESET_GEN_PROCESS(_arch 398 0 30614(_prcs(_simple)(_trgt(224))(_sens(156)(159)(160)(176)(214)(321)))))
				)
			)
		)
		(_generate QSPI_NM_MEM_DATA_CAP_GEN 0 30714(_if 709)
			(_object
				(_prcs
					(RATIO_2_CAPTURE_AND_SHIFT_PROCESS(_arch 403 0 30732(_prcs(_simple)(_trgt(229)(229(_range 710))(230)(231)(232)(233))(_sens(0))(_read(196)(201)(208)(214)(215)(219)(220)(221(0))(229(_range 711))(229(_range 712))(229(_range 713))(229(3))(229(2))(229(1))(229(0))(234)(2)(48)(51)(54)(57)))))
				)
			)
		)
		(_generate QSPI_SP_MEM_DATA_CAP_GEN 0 30799(_if 714)
			(_object
				(_prcs
					(RATIO_2_CAPTURE_AND_SHIFT_PROCESS(_arch 404 0 30817(_prcs(_simple)(_trgt(229)(229(_range 715))(230)(231)(232)(233))(_sens(0))(_read(196)(201)(208)(214)(215)(219)(220)(221(0))(229(_range 716))(229(_range 717))(229(_range 718))(229(3))(229(2))(229(1))(229(0))(234)(2)(48)(51)(54)(57)))))
				)
			)
		)
		(_generate QSPI_WINBOND_MEM_DATA_CAP_GEN 0 30885(_if 719)
			(_object
				(_prcs
					(RATIO_2_CAPTURE_AND_SHIFT_PROCESS(_arch 405 0 30904(_prcs(_simple)(_trgt(229)(229(_range 720))(230)(231)(232)(233))(_sens(0))(_read(196)(201)(208)(214)(215)(219)(220)(221(0))(229(_range 721))(229(_range 722))(229(_range 723))(229(3))(229(2))(229(1))(229(0))(234)(2)(48)(51)(54)(57)))))
				)
			)
		)
		(_generate QSPI_MX_MEM_DATA_CAP_GEN 0 30971(_if 724)
			(_object
				(_prcs
					(RATIO_2_CAPTURE_AND_SHIFT_PROCESS(_arch 406 0 30989(_prcs(_simple)(_trgt(229)(229(_range 725))(230)(231)(232)(233))(_sens(0))(_read(196)(201)(208)(214)(215)(219)(220)(221(0))(229(_range 726))(229(_range 727))(229(_range 728))(229(3))(229(2))(229(1))(229(0))(234)(2)(48)(51)(54)(57)))))
				)
			)
		)
		(_generate XIP_STD_DUAL_MODE_WB_MEM_GEN 0 31056(_if 729)
			(_object
				(_prcs
					(PS_TO_NS_PROCESS(_arch 407 0 31066(_prcs(_trgt(93)(236))(_sens(0)(92)(235)(2))(_dssslsensitivity 1))))
					(line__31081(_arch 408 0 31081(_assignment(_trgt(237))(_sens(93)))))
					(line__31083(_arch 409 0 31083(_assignment(_trgt(238))(_sens(93)))))
					(line__31085(_arch 410 0 31085(_assignment(_trgt(124))(_sens(93)))))
					(line__31087(_arch 411 0 31087(_assignment(_trgt(234))(_sens(93)))))
					(QSPI_CNTRL_PROCESS(_arch 412 0 31091(_prcs(_simple)(_trgt(92)(185)(219)(220)(235)(240)(241)(243))(_sens(93)(181)(184)(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207)(208)(216)(236)(239)(244)(282)(293)(322)(330)))))
					(line__31269(_arch 413 0 31269(_assignment(_trgt(246))(_sens(93)))))
					(QSPI_ADDR_CNTR_PROCESS(_arch 414 0 31272(_prcs(_simple)(_trgt(244))(_sens(0))(_read(216)(244)(246)))))
				)
			)
		)
		(_generate XIP_STD_DUAL_MODE_NM_MEM_GEN 0 31289(_if 730)
			(_object
				(_prcs
					(PS_TO_NS_PROCESS(_arch 415 0 31296(_prcs(_trgt(93)(236))(_sens(0)(92)(235)(2))(_dssslsensitivity 1))))
					(line__31311(_arch 416 0 31311(_assignment(_trgt(237))(_sens(93)))))
					(line__31313(_arch 417 0 31313(_assignment(_trgt(238))(_sens(93)))))
					(line__31315(_arch 418 0 31315(_assignment(_trgt(124))(_sens(93)))))
					(line__31317(_arch 419 0 31317(_assignment(_trgt(234))(_sens(93)))))
					(QSPI_CNTRL_PROCESS(_arch 420 0 31320(_prcs(_simple)(_trgt(92)(185)(219)(220)(235)(240)(241)(243))(_sens(93)(181)(184)(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207)(208)(216)(236)(239)(244)(282)(293)))))
					(line__31542(_arch 421 0 31542(_assignment(_trgt(246))(_sens(93)))))
					(QSPI_ADDR_CNTR_PROCESS(_arch 422 0 31545(_prcs(_simple)(_trgt(244))(_sens(0))(_read(216)(244)(246)))))
				)
			)
		)
		(_generate XIP_STD_DUAL_MODE_SP_MEM_GEN 0 31561(_if 731)
			(_object
				(_prcs
					(PS_TO_NS_PROCESS(_arch 423 0 31568(_prcs(_trgt(93)(236))(_sens(0)(92)(235)(2))(_dssslsensitivity 1))))
					(line__31583(_arch 424 0 31583(_assignment(_trgt(237))(_sens(93)))))
					(line__31585(_arch 425 0 31585(_assignment(_trgt(238))(_sens(93)))))
					(line__31587(_arch 426 0 31587(_assignment(_trgt(124))(_sens(93)))))
					(line__31589(_arch 427 0 31589(_assignment(_trgt(234))(_sens(93)))))
					(QSPI_CNTRL_PROCESS(_arch 428 0 31592(_prcs(_simple)(_trgt(92)(185)(219)(220)(235)(240)(241)(243))(_sens(93)(181)(184)(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207)(208)(216)(236)(239)(244)(282)(293)))))
					(line__31814(_arch 429 0 31814(_assignment(_trgt(246))(_sens(93)))))
					(QSPI_ADDR_CNTR_PROCESS(_arch 430 0 31817(_prcs(_simple)(_trgt(244))(_sens(0))(_read(216)(244)(246)))))
				)
			)
		)
		(_generate XIP_STD_DUAL_MODE_MX_MEM_GEN 0 31833(_if 732)
			(_object
				(_prcs
					(PS_TO_NS_PROCESS(_arch 431 0 31840(_prcs(_trgt(93)(236))(_sens(0)(92)(235)(2))(_dssslsensitivity 1))))
					(line__31855(_arch 432 0 31855(_assignment(_trgt(237))(_sens(93)))))
					(line__31857(_arch 433 0 31857(_assignment(_trgt(238))(_sens(93)))))
					(line__31859(_arch 434 0 31859(_assignment(_trgt(124))(_sens(93)))))
					(line__31861(_arch 435 0 31861(_assignment(_trgt(234))(_sens(93)))))
					(QSPI_CNTRL_PROCESS(_arch 436 0 31864(_prcs(_simple)(_trgt(92)(185)(219)(220)(235)(240)(241)(243))(_sens(93)(181)(184)(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207)(208)(216)(236)(239)(244)(282)(293)))))
					(line__32086(_arch 437 0 32086(_assignment(_trgt(246))(_sens(93)))))
					(QSPI_ADDR_CNTR_PROCESS(_arch 438 0 32089(_prcs(_simple)(_trgt(244))(_sens(0))(_read(216)(244)(246)))))
				)
			)
		)
		(_generate XIP_QUAD_MODE_WB_MEM_GEN 0 32104(_if 733)
			(_object
				(_prcs
					(PS_TO_NS_PROCESS(_arch 439 0 32113(_prcs(_trgt(93)(236))(_sens(0)(92)(235)(2))(_dssslsensitivity 1))))
					(line__32128(_arch 440 0 32128(_assignment(_trgt(237))(_sens(93)))))
					(line__32130(_arch 441 0 32130(_assignment(_trgt(238))(_sens(93)))))
					(line__32132(_arch 442 0 32132(_assignment(_trgt(124))(_sens(93)))))
					(line__32134(_arch 443 0 32134(_assignment(_trgt(234))(_sens(93)))))
					(QSPI_CNTRL_PROCESS(_arch 444 0 32137(_prcs(_simple)(_trgt(92)(185)(219)(220)(235)(240)(241)(242)(243))(_sens(93)(181)(184)(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207)(208)(216)(236)(239)(244)(282)(293)(322)(330)))))
					(line__32389(_arch 445 0 32389(_assignment(_trgt(246))(_sens(93)))))
					(QSPI_ADDR_CNTR_PROCESS(_arch 446 0 32392(_prcs(_simple)(_trgt(244))(_sens(0))(_read(216)(244)(246)))))
				)
			)
		)
		(_generate XIP_QUAD_MODE_NM_MEM_GEN 0 32411(_if 734)
			(_object
				(_prcs
					(PS_TO_NS_PROCESS(_arch 447 0 32416(_prcs(_trgt(93)(236))(_sens(0)(92)(235)(2))(_dssslsensitivity 1))))
					(line__32431(_arch 448 0 32431(_assignment(_trgt(237))(_sens(93)))))
					(line__32433(_arch 449 0 32433(_assignment(_trgt(238))(_sens(93)))))
					(line__32435(_arch 450 0 32435(_assignment(_trgt(124))(_sens(93)))))
					(line__32437(_arch 451 0 32437(_assignment(_trgt(234))(_sens(93)))))
					(QSPI_CNTRL_PROCESS(_arch 452 0 32440(_prcs(_simple)(_trgt(92)(185)(219)(220)(235)(240)(241)(242)(243))(_sens(93)(181)(184)(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207)(208)(211)(216)(236)(239)(244)(282)(293)))))
					(line__32693(_arch 453 0 32693(_assignment(_trgt(246))(_sens(93)))))
					(QSPI_ADDR_CNTR_PROCESS(_arch 454 0 32696(_prcs(_simple)(_trgt(244))(_sens(0))(_read(216)(244)(246)))))
				)
			)
		)
		(_generate XIP_QUAD_MODE_SP_MEM_GEN 0 32712(_if 735)
			(_object
				(_prcs
					(PS_TO_NS_PROCESS(_arch 455 0 32717(_prcs(_trgt(93)(236))(_sens(0)(92)(235)(2))(_dssslsensitivity 1))))
					(line__32732(_arch 456 0 32732(_assignment(_trgt(237))(_sens(93)))))
					(line__32734(_arch 457 0 32734(_assignment(_trgt(238))(_sens(93)))))
					(line__32736(_arch 458 0 32736(_assignment(_trgt(124))(_sens(93)))))
					(line__32738(_arch 459 0 32738(_assignment(_trgt(234))(_sens(93)))))
					(QSPI_CNTRL_PROCESS(_arch 460 0 32741(_prcs(_simple)(_trgt(92)(185)(219)(220)(235)(240)(241)(242)(243))(_sens(93)(181)(184)(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207)(208)(211)(216)(236)(239)(244)(282)(293)))))
					(line__32994(_arch 461 0 32994(_assignment(_trgt(246))(_sens(93)))))
					(QSPI_ADDR_CNTR_PROCESS(_arch 462 0 32997(_prcs(_simple)(_trgt(244))(_sens(0))(_read(216)(244)(246)))))
				)
			)
		)
		(_generate XIP_QUAD_MODE_MX_MEM_GEN 0 33014(_if 736)
			(_object
				(_prcs
					(PS_TO_NS_PROCESS(_arch 463 0 33019(_prcs(_trgt(93)(236))(_sens(0)(92)(235)(2))(_dssslsensitivity 1))))
					(line__33034(_arch 464 0 33034(_assignment(_trgt(237))(_sens(93)))))
					(line__33036(_arch 465 0 33036(_assignment(_trgt(238))(_sens(93)))))
					(line__33038(_arch 466 0 33038(_assignment(_trgt(124))(_sens(93)))))
					(line__33040(_arch 467 0 33040(_assignment(_trgt(234))(_sens(93)))))
					(QSPI_CNTRL_PROCESS(_arch 468 0 33043(_prcs(_simple)(_trgt(92)(185)(219)(220)(235)(240)(241)(242)(243))(_sens(93)(181)(184)(197)(198)(199)(200)(201)(202)(203)(204)(205)(206)(207)(208)(211)(216)(236)(239)(244)(282)(293)))))
					(line__33296(_arch 469 0 33296(_assignment(_trgt(246))(_sens(93)))))
					(QSPI_ADDR_CNTR_PROCESS(_arch 470 0 33299(_prcs(_simple)(_trgt(244))(_sens(0))(_read(216)(244)(246)))))
				)
			)
		)
		(_inst QSPI_SS_T 0 33337(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(SS_T))
				((C)(EXT_SPI_CLK))
				((D)(SS_tri_state_en_control))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 1)))
				)
			)
		)
		(_inst QSPI_SCK_T 0 33359(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(SCK_T))
				((C)(EXT_SPI_CLK))
				((D)(SCK_tri_state_en_control))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 1)))
				)
			)
		)
		(_inst QSPI_IO0_T 0 33378(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(IO0_T))
				((C)(EXT_SPI_CLK))
				((D)(IO0_tri_state_en_control))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 1)))
				)
			)
		)
		(_inst QSPI_IO1_T 0 33398(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(IO1_T))
				((C)(EXT_SPI_CLK))
				((D)(IO1_tri_state_en_control))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 1)))
				)
			)
		)
		(_generate QSPI_NO_MODE_2_T_CONTROL 0 33410(_if 737)
			(_object
				(_prcs
					(line__33415(_arch 479 0 33415(_assignment(_alias((IO2_tri_state_en_control)(_string \"1"\)))(_trgt(251)))))
					(line__33416(_arch 480 0 33416(_assignment(_alias((IO3_tri_state_en_control)(_string \"1"\)))(_trgt(252)))))
					(line__33417(_arch 481 0 33417(_assignment(_alias((IO2_T)(_string \"1"\)))(_trgt(56)))))
					(line__33418(_arch 482 0 33418(_assignment(_alias((IO3_T)(_string \"1"\)))(_trgt(59)))))
				)
			)
		)
		(_generate QSPI_MODE_2_T_CONTROL 0 33423(_if 738)
			(_inst QSPI_IO2_T 0 33436(_comp .unisim.VCOMPONENTS.FD)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(IO2_T))
					((C)(EXT_SPI_CLK))
					((D)(IO2_tri_state_en_control))
				)
				(_use(_ent unisim FD)
					(_gen
						((INIT)((i 1)))
					)
				)
			)
			(_inst QSPI_IO3_T 0 33457(_comp .unisim.VCOMPONENTS.FD)
				(_gen
					((INIT)((i 1)))
				)
				(_port
					((Q)(IO3_T))
					((C)(EXT_SPI_CLK))
					((D)(IO3_tri_state_en_control))
				)
				(_use(_ent unisim FD)
					(_gen
						((INIT)((i 1)))
					)
				)
			)
			(_object
				(_prcs
					(line__33428(_arch 483 0 33428(_assignment(_trgt(251))(_sens(242)(255)))))
					(line__33448(_arch 484 0 33448(_assignment(_trgt(252))(_sens(243)(255)))))
				)
			)
		)
		(_inst QSPI_SPISEL 0 33475(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 1)))
			)
			(_port
				((Q)(SPISEL_sync))
				((C)(EXT_SPI_CLK))
				((D)(SPISEL))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 1)))
				)
			)
		)
		(_generate SS_O_24_BIT_ADDR_GEN 0 33525(_if 739)
			(_object
				(_prcs
					(SELECT_OUT_PROCESS(_arch 487 0 33537(_prcs(_simple)(_trgt(65))(_sens(0))(_read(161)(181)(293)(297)(330)(2)))))
				)
			)
			(_split (65)
			)
		)
		(_generate SS_O_32_BIT_ADDR_GEN 0 33559(_if 740)
			(_object
				(_prcs
					(SELECT_OUT_PROCESS(_arch 488 0 33571(_prcs(_simple)(_trgt(65))(_sens(0))(_read(71)(161)(182)(208)(293)(297)(329)(2)))))
				)
			)
			(_split (65)
			)
		)
		(_generate SCK_O_NQ_4_NO_STARTUP_USED 0 33594(_if 741)
			(_inst SCK_O_NE_4_FDRE_INST 0 33630(_comp .unisim.VCOMPONENTS.FDRE)
				(_gen
					((INIT)((i 0)))
				)
				(_port
					((Q)(SCK_O_reg))
					((C)(EXT_SPI_CLK))
					((CE)((i 3)))
					((D)(sck_o_in))
					((R)(Rst_to_spi))
				)
				(_use(_ent unisim FDRE)
					(_gen
						((INIT)((i 0)))
					)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_sig(_int slave_mode -4 0 33598(_arch(_uni))))
				(_prcs
					(SCK_O_NQ_4_SELECT_PROCESS(_arch 490 0 33606(_prcs(_simple)(_trgt(259))(_sens(159)(208)(211)(221(_object 31))(225)(238)))))
					(line__33627(_arch 491 0 33627(_assignment(_alias((slave_mode)(_string \"0"\)))(_trgt(374)))))
				)
			)
		)
		(_generate SCK_O_NQ_4_STARTUP_USED 0 33646(_if 742)
			(_object
				(_prcs
					(SCK_O_NQ_4_SELECT_PROCESS(_arch 492 0 33654(_prcs(_simple)(_trgt(259))(_sens(159)(208)(211)(221(_object 31))(225)))))
					(SCK_O_NQ_4_FINAL_PROCESS(_arch 493 0 33675(_prcs(_trgt(62))(_sens(0)(238)(259)(2))(_dssslsensitivity 1))))
				)
			)
		)
		(_object
			(_prcs
				(RATIO_2_SCK_CYCLE_COUNT_PROCESS(_arch 394 0 30520(_prcs(_simple)(_trgt(221))(_sens(0))(_read(159)(160)(176)(208)(212)(221)(297)(2)))))
				(RATIO_2_SCK_SET_RESET_PROCESS(_arch 399 0 30641(_prcs(_trgt(225))(_sens(0)(208)(223)(224)(225)(282)(293)(2))(_dssslsensitivity 1))))
				(RATIO_2_DELAY_CLK(_arch 400 0 30659(_prcs(_trgt(226)(227))(_sens(0)(225)(226)(2))(_dssslsensitivity 1))))
				(line__30675(_arch 401 0 30675(_assignment(_trgt(228))(_sens(226)(227)))))
				(RATIO_2_CAPT_RX_FE_MODE_00_11(_arch 402 0 30681(_prcs(_trgt(222))(_sens(0)(197)(219)(220)(222)(227)(2)(48)(51)(54)(57))(_dssslsensitivity 1))))
				(line__33316(_arch 471 0 33316(_assignment(_alias((IO0_O)(Serial_Dout_0)))(_simpleassign BUF)(_trgt(49))(_sens(230)))))
				(line__33317(_arch 472 0 33317(_assignment(_alias((IO1_O)(Serial_Dout_1)))(_simpleassign BUF)(_trgt(52))(_sens(231)))))
				(line__33318(_arch 473 0 33318(_assignment(_alias((IO2_O)(Serial_Dout_2)))(_simpleassign BUF)(_trgt(55))(_sens(232)))))
				(line__33319(_arch 474 0 33319(_assignment(_alias((IO3_O)(Serial_Dout_3)))(_simpleassign BUF)(_trgt(58))(_sens(233)))))
				(line__33325(_arch 475 0 33325(_assignment(_trgt(247))(_sens(208)(255)(292)))))
				(line__33349(_arch 476 0 33349(_assignment(_trgt(248))(_sens(208)(255)(292)))))
				(line__33370(_arch 477 0 33370(_assignment(_trgt(249))(_sens(240)(255)))))
				(line__33389(_arch 478 0 33389(_assignment(_trgt(250))(_sens(241)(255)))))
				(SPISEL_DELAY_1CLK_PROCESS_P(_arch 485 0 33488(_prcs(_trgt(256))(_sens(0)(255)(2))(_dssslsensitivity 1))))
				(MODF_STROBE_PROCESS(_arch 486 0 33502(_prcs(_trgt(254)(257)(258))(_sens(0)(255)(258)(2))(_dssslsensitivity 1))))
				(line__33592(_arch 489 0 33592(_assignment(_trgt(239))(_sens(161(_range 743)))(_read(161(_range 744))))))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 22552(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 22552(_ent(_string \"virtex7"\))))
		(_gen(_int Async_Clk -2 0 22553 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~121 0 22554(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_SUB_FAMILY 1 0 22554(_ent(_string \"virtex7"\))))
		(_gen(_int C_SPI_MEM_ADDR_BITS -2 0 22556(_ent gms)))
		(_gen(_int C_XIP_FIFO_DEPTH -2 0 22560 \64\ (_ent((i 64)))))
		(_gen(_int C_SCK_RATIO -2 0 22561 \16\ (_ent((i 16)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 22562(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_SS_BITS 2 0 22562 \1\ (_ent gms((i 1)))))
		(_gen(_int C_NUM_TRANSFER_BITS -2 0 22563 \8\ (_ent gms((i 8)))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 22565(_scalar (_to i 0 i 2))))
		(_gen(_int C_SPI_MODE 3 0 22565 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 22569(_scalar (_to i 0 i 1))))
		(_gen(_int C_USE_STARTUP 4 0 22569 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 22570(_scalar (_to i 0 i 1))))
		(_gen(_int C_STARTUP_EXT 5 0 22570 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~4~12 0 22571(_scalar (_to i 0 i 4))))
		(_gen(_int C_SPI_MEMORY 6 0 22571 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~7~to~7~12 0 22582(_scalar (_to i 7 i 7))))
		(_gen(_int C_S_AXI_ADDR_WIDTH 7 0 22582 \7\ (_ent((i 7)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 22583(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_DATA_WIDTH 8 0 22583 \32\ (_ent((i 32)))))
		(_gen(_int C_S_AXI4_ADDR_WIDTH -2 0 22590(_ent)))
		(_type(_int ~INTEGER~range~32~to~32~123 0 22591(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI4_DATA_WIDTH 9 0 22591 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~1~to~32~124 0 22592(_scalar (_to i 1 i 32))))
		(_gen(_int C_S_AXI4_ID_WIDTH 10 0 22592 \4\ (_ent gms((i 4)))))
		(_type(_int ~SLV64_ARRAY_TYPE~12 0 22597(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_XIP_FULL_ARD_ADDR_RANGE_ARRAY 11 0 22597(_ent(((_string \"0000000000000000000000000000000000000001000000000000000000000000"\))((_string \"0000000000000000000000000000000000000001111111111111111111111111"\))))))
		(_type(_int ~INTEGER_ARRAY_TYPE~12 0 22602(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_XIP_FULL_ARD_NUM_CE_ARRAY 12 0 22602(_ent(((i 2))((i 1))))))
		(_port(_int EXT_SPI_CLK -4 0 22610(_ent(_in)(_event))))
		(_port(_int S_AXI4_ACLK -4 0 22611(_ent(_in)(_event))))
		(_port(_int Rst_to_spi -4 0 22613(_ent(_in))))
		(_port(_int S_AXI4_ARESET -4 0 22614(_ent(_in))))
		(_port(_int S_AXI_ACLK -4 0 22616(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -4 0 22617(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~12 0 22621(_array -4((_dto c 745 i 0)))))
		(_port(_int S_AXI4_AWID 13 0 22621(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_SPI_MEM_ADDR_BITS-1}~downto~0}~12 0 22622(_array -4((_dto c 746 i 0)))))
		(_port(_int S_AXI4_AWADDR 14 0 22622(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 22623(_array -4((_dto i 7 i 0)))))
		(_port(_int S_AXI4_AWLEN 15 0 22623(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22624(_array -4((_dto i 2 i 0)))))
		(_port(_int S_AXI4_AWSIZE 16 0 22624(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22625(_array -4((_dto i 1 i 0)))))
		(_port(_int S_AXI4_AWBURST 17 0 22625(_ent(_in))))
		(_port(_int S_AXI4_AWLOCK -4 0 22626(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 22627(_array -4((_dto i 3 i 0)))))
		(_port(_int S_AXI4_AWCACHE 18 0 22627(_ent(_in))))
		(_port(_int S_AXI4_AWPROT 16 0 22628(_ent(_in))))
		(_port(_int S_AXI4_AWVALID -4 0 22629(_ent(_in))))
		(_port(_int S_AXI4_AWREADY -4 0 22630(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_DATA_WIDTH-1}~downto~0}~12 0 22634(_array -4((_dto c 747 i 0)))))
		(_port(_int S_AXI4_WDATA 19 0 22634(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI4_DATA_WIDTH/8}-1}~downto~0}~12 0 22635(_array -4((_dto c 748 i 0)))))
		(_port(_int S_AXI4_WSTRB 20 0 22635(_ent(_in))))
		(_port(_int S_AXI4_WLAST -4 0 22636(_ent(_in))))
		(_port(_int S_AXI4_WVALID -4 0 22637(_ent(_in))))
		(_port(_int S_AXI4_WREADY -4 0 22638(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~126 0 22642(_array -4((_dto c 749 i 0)))))
		(_port(_int S_AXI4_BID 21 0 22642(_ent(_out))))
		(_port(_int S_AXI4_BRESP 17 0 22643(_ent(_out))))
		(_port(_int S_AXI4_BVALID -4 0 22644(_ent(_out))))
		(_port(_int S_AXI4_BREADY -4 0 22645(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~128 0 22649(_array -4((_dto c 750 i 0)))))
		(_port(_int S_AXI4_ARID 22 0 22649(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_SPI_MEM_ADDR_BITS-1}~downto~0}~1210 0 22650(_array -4((_dto c 751 i 0)))))
		(_port(_int S_AXI4_ARADDR 23 0 22650(_ent(_in))))
		(_port(_int S_AXI4_ARLEN 15 0 22651(_ent(_in))))
		(_port(_int S_AXI4_ARSIZE 16 0 22652(_ent(_in))))
		(_port(_int S_AXI4_ARBURST 17 0 22653(_ent(_in))))
		(_port(_int S_AXI4_ARLOCK -4 0 22654(_ent(_in))))
		(_port(_int S_AXI4_ARCACHE 18 0 22655(_ent(_in))))
		(_port(_int S_AXI4_ARPROT 16 0 22656(_ent(_in))))
		(_port(_int S_AXI4_ARVALID -4 0 22657(_ent(_in))))
		(_port(_int S_AXI4_ARREADY -4 0 22658(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~1212 0 22662(_array -4((_dto c 752 i 0)))))
		(_port(_int S_AXI4_RID 24 0 22662(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_DATA_WIDTH-1}~downto~0}~1214 0 22663(_array -4((_dto c 753 i 0)))))
		(_port(_int S_AXI4_RDATA 25 0 22663(_ent(_out))))
		(_port(_int S_AXI4_RRESP 17 0 22664(_ent(_out))))
		(_port(_int S_AXI4_RLAST -4 0 22665(_ent(_out))))
		(_port(_int S_AXI4_RVALID -4 0 22666(_ent(_out))))
		(_port(_int S_AXI4_RREADY -4 0 22667(_ent(_in))))
		(_port(_int XIPSR_CPHA_CPOL_ERR -4 0 22669(_ent(_in))))
		(_port(_int TO_XIPSR_trans_error -4 0 22670(_ent(_out))))
		(_port(_int TO_XIPSR_mst_modf_err -4 0 22672(_ent(_out))))
		(_port(_int TO_XIPSR_axi_rx_full -4 0 22673(_ent(_out))))
		(_port(_int TO_XIPSR_axi_rx_empty -4 0 22674(_ent(_out))))
		(_port(_int XIPCR_1_CPOL -4 0 22676(_ent(_in))))
		(_port(_int XIPCR_0_CPHA -4 0 22677(_ent(_in))))
		(_port(_int IO0_I -4 0 22681(_ent(_in))))
		(_port(_int IO0_O -4 0 22682(_ent(_out))))
		(_port(_int IO0_T -4 0 22683(_ent(_out))))
		(_port(_int IO1_I -4 0 22685(_ent(_in))))
		(_port(_int IO1_O -4 0 22686(_ent(_out))))
		(_port(_int IO1_T -4 0 22687(_ent(_out))))
		(_port(_int IO2_I -4 0 22691(_ent(_in))))
		(_port(_int IO2_O -4 0 22692(_ent(_out))))
		(_port(_int IO2_T -4 0 22693(_ent(_out))))
		(_port(_int IO3_I -4 0 22695(_ent(_in))))
		(_port(_int IO3_O -4 0 22696(_ent(_out))))
		(_port(_int IO3_T -4 0 22697(_ent(_out))))
		(_port(_int SPISEL -4 0 22701(_ent(_in))))
		(_port(_int SCK_I -4 0 22703(_ent(_in))))
		(_port(_int SCK_O_reg -4 0 22704(_ent(_out))))
		(_port(_int SCK_T -4 0 22705(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~12 0 22707(_array -4((_dto c 754 i 0)))))
		(_port(_int SS_I 26 0 22707(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~1216 0 22708(_array -4((_dto c 755 i 0)))))
		(_port(_int SS_O 27 0 22708(_ent(_out))))
		(_port(_int SS_T -4 0 22709(_ent(_out))))
		(_cnst(_int NEW_LOGIC -2 0 22722(_arch((i 0)))))
		(_cnst(_int ACTIVE_LOW_RESET -4 0 22723(_arch((i 2)))))
		(_cnst(_int CMD_BITS_LENGTH -2 0 22724(_arch((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22737(_array -4((_dto i 7 i 0)))))
		(_sig(_int nm_wr_en_CMD 28 0 22737(_arch(_uni))))
		(_sig(_int nm_4byte_addr_en_CMD 28 0 22738(_arch(_uni))))
		(_type(_int NM_WR_EN_STATE_TYPE 0 22739(_enum1 nm_wr_en_idle nm_wr_en nm_wr_en_done (_to i 0 i 2))))
		(_sig(_int nm_wr_en_cntrl_ps 29 0 22744(_arch(_uni))))
		(_sig(_int nm_wr_en_cntrl_ns 29 0 22745(_arch(_uni))))
		(_sig(_int wr_en_under_process -4 0 22746(_arch(_uni))))
		(_sig(_int wr_en_under_process_d1 -4 0 22747(_arch(_uni))))
		(_sig(_int load_wr_en -4 0 22748(_arch(_uni))))
		(_sig(_int wr_en_done_reg -4 0 22748(_arch(_uni))))
		(_sig(_int wr_en_done_d1 -4 0 22749(_arch(_uni))))
		(_sig(_int wr_en_done_d2 -4 0 22749(_arch(_uni))))
		(_sig(_int wr_en_done -4 0 22750(_arch(_uni))))
		(_sig(_int data_loaded -4 0 22751(_arch(_uni))))
		(_sig(_int cmd_sent -4 0 22751(_arch(_uni))))
		(_type(_int NM_32_BIT_WR_EN_STATE_TYPE 0 22753(_enum1 nm_32_bit_idle nm_32_bit_en nm_32_bit_en_done (_to i 0 i 2))))
		(_sig(_int nm_sm_4_byte_addr_ps 30 0 22758(_arch(_uni))))
		(_sig(_int nm_sm_4_byte_addr_ns 30 0 22759(_arch(_uni))))
		(_sig(_int four_byte_en_under_process -4 0 22760(_arch(_uni))))
		(_sig(_int four_byte_addr_under_process_d1 -4 0 22761(_arch(_uni))))
		(_sig(_int load_4_byte_addr_en -4 0 22762(_arch(_uni))))
		(_sig(_int four_byte_en_done -4 0 22762(_arch(_uni))))
		(_sig(_int four_byte_en_done_reg -4 0 22762(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_TRANSFER_BITS-1~downto~0}~13 0 22765(_array -4((_dto c 756 i 0)))))
		(_cnst(_int FAST_READ 31 0 22765(_arch(_string \"00001011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_TRANSFER_BITS-1~downto~0}~132 0 22766(_array -4((_dto c 757 i 0)))))
		(_cnst(_int FAST_READ_DUAL_IO 32 0 22766(_arch(_string \"00111011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_TRANSFER_BITS-1~downto~0}~134 0 22767(_array -4((_dto c 758 i 0)))))
		(_cnst(_int FAST_READ_QUAD_IO 33 0 22767(_arch(_string \"10111011"\))))
		(_cnst(_int C_RD_COUNT_WIDTH_INT -2 0 22768(_arch gms(_code 759))))
		(_cnst(_int C_WR_COUNT_WIDTH_INT -2 0 22769(_arch gms(_code 760))))
		(_cnst(_int RX_FIFO_CNTR_WIDTH -2 0 22770(_arch gms(_code 761))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22772(_array -4((_dto i 31 i 0)))))
		(_cnst(_int XIP_MIN_SIZE 34 0 22772(_arch(_string \"00000000111111111111111111111111"\))))
		(_cnst(_int XIP_ADDR_BITS -2 0 22774(_arch gms(_code 762))))
		(_cnst(_int RESET_ACTIVE -4 0 22776(_arch((i 3)))))
		(_cnst(_int COUNT_WIDTH -2 0 22777(_arch gms(_code 763))))
		(_cnst(_int ACTIVE_HIGH_RESET -4 0 22778(_arch((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{RX_FIFO_CNTR_WIDTH-1~downto~0}~13 0 22779(_array -4((_dto c 764 i 0)))))
		(_cnst(_int ZERO_RX_FIFO_CNT 35 0 22779(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{RX_FIFO_CNTR_WIDTH-1~downto~0}~136 0 22780(_array -4((_dto c 765 i 0)))))
		(_sig(_int rx_fifo_count 36 0 22780(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~RX_FIFO_CNTR_WIDTH-1}~13 0 22781(_array -4((_to i 0 c 766)))))
		(_cnst(_int ALL_1 37 0 22781(_arch((_others(i 2))))))
		(_sig(_int updown_cnt_en_rx -4 0 22783(_arch(_uni))))
		(_sig(_int down_cnt_en_rx -4 0 22783(_arch(_uni))))
		(_type(_int AXI_IF_STATE_TYPE 0 22785(_enum1 idle rd_burst (_to i 0 i 1))))
		(_sig(_int xip_sm_ps 38 0 22790(_arch(_uni))))
		(_sig(_int xip_sm_ns 38 0 22791(_arch(_uni))))
		(_type(_int STATE_TYPE 0 22793(_enum1 idle cmd_send hpm_dummy addr_send temp_addr_send data_send temp_data_send data_receive temp_data_receive (_to i 0 i 8))))
		(_sig(_int qspi_cntrl_ns 39 0 22805(_arch(_uni))))
		(_sig(_int qspi_cntrl_ps 39 0 22806(_arch(_uni))))
		(_type(_int WB_STATE_TYPE 0 22808(_enum1 wb_idle wb_wr_hpm wb_done (_to i 0 i 2))))
		(_sig(_int wb_cntrl_ns 40 0 22813(_arch(_uni))))
		(_sig(_int wb_cntrl_ps 40 0 22814(_arch(_uni))))
		(_sig(_int valid_decode -4 0 22816(_arch(_uni))))
		(_sig(_int s_axi_arready_cmb -4 0 22817(_arch(_uni))))
		(_sig(_int temp_i -4 0 22818(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_SS_BITS-1~downto~0}~13 0 22819(_array -4((_dto c 767 i 0)))))
		(_sig(_int SS_frm_axi 41 0 22819(_arch(_uni))))
		(_sig(_int SS_frm_axi_int 41 0 22820(_arch(_uni))))
		(_sig(_int SS_frm_axi_reg 41 0 22821(_arch(_uni))))
		(_sig(_int type_of_burst -4 0 22822(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_TRANSFER_BITS-1~downto~0}~138 0 22823(_array -4((_dto c 768 i 0)))))
		(_sig(_int axi_length 42 0 22823(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22824(_array -4((_dto i 1 i 0)))))
		(_sig(_int size_length 43 0 22824(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI4_ID_WIDTH-1~downto~0}~13 0 22825(_array -4((_dto c 769 i 0)))))
		(_sig(_int S_AXI4_RID_reg 44 0 22825(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{XIP_ADDR_BITS-1~downto~0}~13 0 22826(_array -4((_dto c 770 i 0)))))
		(_sig(_int XIP_ADDR 45 0 22826(_arch(_uni))))
		(_sig(_int one_byte_transfer -4 0 22827(_arch(_uni))))
		(_sig(_int two_byte_transfer -4 0 22828(_arch(_uni))))
		(_sig(_int four_byte_transfer -4 0 22829(_arch(_uni))))
		(_sig(_int dtr_length 42 0 22830(_arch(_uni))))
		(_sig(_int write_length 42 0 22831(_arch(_uni))))
		(_sig(_int s_axi_rvalid_i -4 0 22832(_arch(_uni))))
		(_sig(_int dtr_cntr_empty -4 0 22833(_arch(_uni))))
		(_sig(_int last_bt_one_data_cmb -4 0 22834(_arch(_uni))))
		(_sig(_int last_data_cmb -4 0 22835(_arch(_uni))))
		(_sig(_int last_data_acked -4 0 22836(_arch(_uni))))
		(_sig(_int last_data -4 0 22837(_arch(_uni))))
		(_sig(_int rd_error_int -4 0 22838(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI4_DATA_WIDTH-1~downto~0}~13 0 22839(_array -4((_dto c 771 i 0)))))
		(_sig(_int Data_From_Rx_FIFO 46 0 22839(_arch(_uni))))
		(_sig(_int S_AXI4_RRESP_i 43 0 22840(_arch(_uni))))
		(_sig(_int S_AXI4_RDATA_i 46 0 22841(_arch(_uni))))
		(_sig(_int s_axi_rvalid_cmb -4 0 22843(_arch(_uni))))
		(_sig(_int xip_pr_state_idle -4 0 22844(_arch(_uni))))
		(_sig(_int pr_state_idle -4 0 22845(_arch(_uni))))
		(_sig(_int rready_i -4 0 22846(_arch(_uni))))
		(_sig(_int wrap_around_to_axi_clk -4 0 22847(_arch(_uni))))
		(_sig(_int spiXfer_done_to_axi_1 -4 0 22848(_arch(_uni))))
		(_sig(_int Rx_FIFO_Empty -4 0 22849(_arch(_uni))))
		(_sig(_int IO0_T_cntrl_axi -4 0 22850(_arch(_uni))))
		(_sig(_int IO1_T_cntrl_axi -4 0 22851(_arch(_uni))))
		(_sig(_int IO2_T_cntrl_axi -4 0 22852(_arch(_uni))))
		(_sig(_int IO3_T_cntrl_axi -4 0 22853(_arch(_uni))))
		(_sig(_int SCK_T_cntrl_axi -4 0 22854(_arch(_uni))))
		(_sig(_int load_axi_data_frm_axi -4 0 22855(_arch(_uni))))
		(_sig(_int Transmit_addr_int 45 0 22857(_arch(_uni))))
		(_sig(_int Rx_FIFO_rd_ack -4 0 22858(_arch(_uni))))
		(_sig(_int Data_To_Rx_FIFO 46 0 22859(_arch(_uni))))
		(_sig(_int store_date_in_drr_fifo -4 0 22860(_arch(_uni))))
		(_sig(_int Rx_FIFO_almost_Full -4 0 22862(_arch(_uni))))
		(_sig(_int Rx_FIFO_almost_Empty -4 0 22863(_arch(_uni))))
		(_sig(_int spiXfer_done_frm_spi_clk -4 0 22865(_arch(_uni))))
		(_sig(_int mst_modf_err_frm_spi_clk -4 0 22866(_arch(_uni))))
		(_sig(_int wrap_around_frm_spi_clk -4 0 22867(_arch(_uni))))
		(_sig(_int one_byte_xfer_frm_axi_clk -4 0 22868(_arch(_uni))))
		(_sig(_int two_byte_xfer_frm_axi_clk -4 0 22869(_arch(_uni))))
		(_sig(_int four_byte_xfer_frm_axi_clk -4 0 22870(_arch(_uni))))
		(_sig(_int load_axi_data_frm_axi_clk -4 0 22871(_arch(_uni))))
		(_sig(_int Transmit_Addr_frm_axi_clk 45 0 22873(_arch(_uni))))
		(_sig(_int CPOL_frm_axi_clk -4 0 22874(_arch(_uni))))
		(_sig(_int CPHA_frm_axi_clk -4 0 22875(_arch(_uni))))
		(_sig(_int SS_frm_axi_clk 41 0 22876(_arch(_uni))))
		(_sig(_int type_of_burst_frm_axi_clk -4 0 22877(_arch(_uni))))
		(_sig(_int type_of_burst_frm_axi -4 0 22878(_arch(_uni))))
		(_sig(_int axi_length_frm_axi_clk 42 0 22879(_arch(_uni))))
		(_sig(_int dtr_length_frm_axi_clk 42 0 22880(_arch(_uni))))
		(_sig(_int load_axi_data_to_spi_clk -4 0 22881(_arch(_uni))))
		(_sig(_int Transmit_Addr_to_spi_clk 45 0 22883(_arch(_uni))))
		(_sig(_int last_7_addr_bits 28 0 22884(_arch(_uni))))
		(_sig(_int CPOL_to_spi_clk -4 0 22885(_arch(_uni))))
		(_sig(_int CPHA_to_spi_clk -4 0 22886(_arch(_uni))))
		(_sig(_int SS_to_spi_clk 41 0 22887(_arch(_uni))))
		(_sig(_int type_of_burst_to_spi -4 0 22888(_arch(_uni))))
		(_sig(_int type_of_burst_to_spi_clk -4 0 22889(_arch(_uni))))
		(_sig(_int axi_length_to_spi_clk 42 0 22890(_arch(_uni))))
		(_sig(_int dtr_length_to_spi_clk 42 0 22891(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 22893(_array -4((_dto i 31 i 0)))))
		(_sig(_int spi_addr 47 0 22893(_arch(_uni))))
		(_sig(_int spi_addr_i 45 0 22894(_arch(_uni))))
		(_sig(_int spi_addr_int 45 0 22895(_arch(_uni))))
		(_sig(_int spi_addr_wrap 45 0 22896(_arch(_uni))))
		(_sig(_int spi_addr_wrap_1 45 0 22897(_arch(_uni))))
		(_sig(_int load_wrap_addr -4 0 22900(_arch(_uni))))
		(_sig(_int wrap_two -4 0 22901(_arch(_uni))))
		(_sig(_int wrap_four -4 0 22902(_arch(_uni))))
		(_sig(_int wrap_eight -4 0 22903(_arch(_uni))))
		(_sig(_int wrap_sixteen -4 0 22904(_arch(_uni))))
		(_sig(_int SPIXfer_done_int -4 0 22905(_arch(_uni))))
		(_sig(_int size_length_cntr 43 0 22906(_arch(_uni))))
		(_sig(_int size_length_cntr_fixed 43 0 22907(_arch(_uni))))
		(_sig(_int length_cntr 42 0 22908(_arch(_uni))))
		(_sig(_int cmd_addr_sent -4 0 22909(_arch(_uni))))
		(_sig(_int SR_5_Tx_Empty -4 0 22910(_arch(_uni))))
		(_sig(_int SR_5_Tx_Empty_d1 -4 0 22910(_arch(_uni))))
		(_sig(_int SR_5_Tx_Empty_d2 -4 0 22910(_arch(_uni))))
		(_sig(_int wrap_around -4 0 22911(_arch(_uni))))
		(_sig(_int rst_wrap_around -4 0 22912(_arch(_uni))))
		(_sig(_int one_byte_xfer_to_spi_clk -4 0 22914(_arch(_uni))))
		(_sig(_int two_byte_xfer_to_spi_clk -4 0 22915(_arch(_uni))))
		(_sig(_int four_byte_xfer_to_spi_clk -4 0 22916(_arch(_uni))))
		(_sig(_int Data_To_Rx_FIFO_int 46 0 22918(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_pulse_d2 -4 0 22919(_arch(_uni))))
		(_sig(_int receive_Data_int 42 0 22920(_arch(_uni))))
		(_sig(_int Tx_Data_d1 47 0 22923(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{39~downto~0}~13 0 22924(_array -4((_dto i 39 i 0)))))
		(_sig(_int Tx_Data_d2 48 0 22924(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22925(_array -4((_dto i 3 i 0)))))
		(_sig(_int internal_count 49 0 22925(_arch(_uni))))
		(_sig(_int SPI_cmd 42 0 22926(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_TRANSFER_BITS-1}~13 0 22927(_array -4((_to i 0 c 772)))))
		(_sig(_int Transmit_Data 50 0 22927(_arch(_uni))))
		(_sig(_int Data_Dir -4 0 22928(_arch(_uni))))
		(_sig(_int Data_Mode_1 -4 0 22929(_arch(_uni))))
		(_sig(_int Data_Mode_0 -4 0 22930(_arch(_uni))))
		(_sig(_int Data_Phase -4 0 22931(_arch(_uni))))
		(_sig(_int Quad_Phase -4 0 22932(_arch(_uni))))
		(_sig(_int Addr_Mode_1 -4 0 22933(_arch(_uni))))
		(_sig(_int Addr_Mode_0 -4 0 22934(_arch(_uni))))
		(_sig(_int Addr_Bit -4 0 22935(_arch(_uni))))
		(_sig(_int Addr_Phase -4 0 22936(_arch(_uni))))
		(_sig(_int CMD_Mode_1 -4 0 22937(_arch(_uni))))
		(_sig(_int CMD_Mode_0 -4 0 22938(_arch(_uni))))
		(_sig(_int transfer_start -4 0 22941(_arch(_uni))))
		(_sig(_int last_bt_one_data -4 0 22942(_arch(_uni))))
		(_sig(_int actual_SPIXfer_done_int -4 0 22944(_arch(_uni))))
		(_sig(_int transfer_start_d1 -4 0 22945(_arch(_uni))))
		(_sig(_int transfer_start_d2 -4 0 22946(_arch(_uni))))
		(_sig(_int transfer_start_d3 -4 0 22947(_arch(_uni))))
		(_sig(_int transfer_start_pulse -4 0 22948(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_d1 -4 0 22949(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_pulse -4 0 22950(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_pulse_d1 -4 0 22951(_arch(_uni))))
		(_sig(_int SPIXfer_done_int_pulse_d3 -4 0 22953(_arch(_uni))))
		(_sig(_int mode_1 -4 0 22955(_arch(_uni))))
		(_sig(_int mode_0 -4 0 22956(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNT_WIDTH~downto~0}~13 0 22957(_array -4((_dto c 773 i 0)))))
		(_sig(_int Count 51 0 22957(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_TRANSFER_BITS-1}}~13 0 22959(_array -4((_to i 0 c 774)))))
		(_sig(_int rx_shft_reg_mode_0011 52 0 22959(_arch(_uni))))
		(_sig(_int Sync_Set -4 0 22960(_arch(_uni))))
		(_sig(_int Sync_Reset -4 0 22961(_arch(_uni))))
		(_sig(_int sck_o_int -4 0 22962(_arch(_uni))))
		(_sig(_int sck_d1 -4 0 22963(_arch(_uni))))
		(_sig(_int sck_d2 -4 0 22964(_arch(_uni))))
		(_sig(_int sck_rising_edge -4 0 22965(_arch(_uni))))
		(_sig(_int Shift_Reg 50 0 22966(_arch(_uni))))
		(_sig(_int Serial_Dout_0 -4 0 22967(_arch(_uni))))
		(_sig(_int Serial_Dout_1 -4 0 22968(_arch(_uni))))
		(_sig(_int Serial_Dout_2 -4 0 22969(_arch(_uni))))
		(_sig(_int Serial_Dout_3 -4 0 22970(_arch(_uni))))
		(_sig(_int pr_state_cmd_ph -4 0 22971(_arch(_uni))))
		(_sig(_int stop_clock -4 0 22974(_arch(_uni))))
		(_sig(_int stop_clock_reg -4 0 22975(_arch(_uni))))
		(_sig(_int pr_state_data_receive -4 0 22976(_arch(_uni))))
		(_sig(_int pr_state_non_idle -4 0 22977(_arch(_uni))))
		(_sig(_int no_slave_selected -4 0 22981(_arch(_uni))))
		(_sig(_int IO0_T_control -4 0 22983(_arch(_uni))))
		(_sig(_int IO1_T_control -4 0 22984(_arch(_uni))))
		(_sig(_int IO2_T_control -4 0 22985(_arch(_uni))))
		(_sig(_int IO3_T_control -4 0 22986(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22987(_array -4((_dto i 2 i 0)))))
		(_sig(_int addr_cnt 53 0 22987(_arch(_uni))))
		(_sig(_int addr_cnt1 43 0 22988(_arch(_uni))))
		(_sig(_int pr_state_addr_ph -4 0 22989(_arch(_uni))))
		(_sig(_int SS_tri_state_en_control -4 0 22990(_arch(_uni))))
		(_sig(_int SCK_tri_state_en_control -4 0 22991(_arch(_uni))))
		(_sig(_int IO0_tri_state_en_control -4 0 22992(_arch(_uni))))
		(_sig(_int IO1_tri_state_en_control -4 0 22993(_arch(_uni))))
		(_sig(_int IO2_tri_state_en_control -4 0 22994(_arch(_uni))))
		(_sig(_int IO3_tri_state_en_control -4 0 22995(_arch(_uni))))
		(_sig(_int IO0_T_cntrl_spi -4 0 22996(_arch(_uni))))
		(_sig(_int MODF_strobe_int -4 0 22997(_arch(_uni))))
		(_sig(_int SPISEL_sync -4 0 22998(_arch(_uni))))
		(_sig(_int spisel_d1 -4 0 22999(_arch(_uni))))
		(_sig(_int MODF_strobe -4 0 23000(_arch(_uni))))
		(_sig(_int Allow_MODF_Strobe -4 0 23001(_arch(_uni))))
		(_sig(_int sck_o_in -4 0 23002(_arch(_uni))))
		(_sig(_int slave_mode -4 0 23004(_arch(_uni))))
		(_sig(_int mst_modf_err_to_axi_clk -4 0 23006(_arch(_uni))))
		(_sig(_int mst_modf_err_to_axi4_clk -4 0 23007(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_to_axi4_clk -4 0 23008(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_to_axi_clk -4 0 23009(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full -4 0 23010(_arch(_uni))))
		(_sig(_int Rx_FIFO_Full_org -4 0 23011(_arch(_uni))))
		(_sig(_int Rx_FIFO_Empty_Synced_in_SPI_domain -4 0 23012(_arch(_uni))))
		(_sig(_int Rx_FIFO_Empty_Synced_in_AXI_domain -4 0 23013(_arch(_uni))))
		(_sig(_int one_byte_xfer -4 0 23014(_arch(_uni))))
		(_sig(_int two_byte_xfer -4 0 23015(_arch(_uni))))
		(_sig(_int four_byte_xfer -4 0 23016(_arch(_uni))))
		(_sig(_int XIP_trans_error -4 0 23017(_arch(_uni))))
		(_sig(_int XIP_trans_cdc_to_error -4 0 23018(_arch(_uni))))
		(_sig(_int load_cmd -4 0 23019(_arch(_uni))))
		(_sig(_int load_cmd_to_spi_clk -4 0 23020(_arch(_uni))))
		(_sig(_int load_cmd_frm_axi_clk -4 0 23022(_arch(_uni))))
		(_sig(_int axi_len_two -4 0 23023(_arch(_uni))))
		(_sig(_int axi_len_four -4 0 23024(_arch(_uni))))
		(_sig(_int axi_len_eight -4 0 23025(_arch(_uni))))
		(_sig(_int axi_len_sixteen -4 0 23026(_arch(_uni))))
		(_sig(_int reset_inversion -4 0 23027(_arch(_uni))))
		(_sig(_int new_tr -4 0 23029(_arch(_uni))))
		(_sig(_int SR_5_Tx_Empty_int -4 0 23030(_arch(_uni))))
		(_sig(_int only_last_count -4 0 23031(_arch(_uni))))
		(_sig(_int rx_fifo_cntr_rst -4 0 23032(_arch(_uni))))
		(_sig(_int rx_fifo_not_empty -4 0 23032(_arch(_uni))))
		(_sig(_int store_date_in_drr_fifo_d1 -4 0 23034(_arch(_uni))))
		(_sig(_int store_date_in_drr_fifo_d2 -4 0 23035(_arch(_uni))))
		(_sig(_int store_date_in_drr_fifo_d3 -4 0 23036(_arch(_uni))))
		(_sig(_int xip_ns_state_idle -4 0 23037(_arch(_uni))))
		(_sig(_int wrap_around_d1 -4 0 23038(_arch(_uni))))
		(_sig(_int wrap_ack -4 0 23039(_arch(_uni))))
		(_sig(_int wrap_ack_1 -4 0 23040(_arch(_uni))))
		(_sig(_int wrap_around_d2 -4 0 23041(_arch(_uni))))
		(_sig(_int wrap_around_d3 -4 0 23042(_arch(_uni))))
		(_sig(_int start_after_wrap -4 0 23043(_arch(_uni))))
		(_sig(_int store_last_b4_wrap -4 0 23044(_arch(_uni))))
		(_sig(_int wrp_addr_len_16_siz_32 -4 0 23046(_arch(_uni))))
		(_sig(_int wrp_addr_len_8_siz_32 -4 0 23047(_arch(_uni))))
		(_sig(_int wrp_addr_len_4_siz_32 -4 0 23048(_arch(_uni))))
		(_sig(_int wrp_addr_len_2_siz_32 -4 0 23049(_arch(_uni))))
		(_sig(_int wrp_addr_len_16_siz_16 -4 0 23051(_arch(_uni))))
		(_sig(_int wrp_addr_len_8_siz_16 -4 0 23052(_arch(_uni))))
		(_sig(_int wrp_addr_len_4_siz_16 -4 0 23053(_arch(_uni))))
		(_sig(_int wrp_addr_len_2_siz_16 -4 0 23054(_arch(_uni))))
		(_sig(_int start_after_wrap_d1 -4 0 23054(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~13 0 23055(_array -4((_dto c 775 i 0)))))
		(_sig(_int SS_O_1 54 0 23055(_arch(_uni))))
		(_sig(_int WB_wr_en_CMD 42 0 23057(_arch(_uni))))
		(_sig(_int WB_wr_sr_CMD 42 0 23058(_arch(_uni))))
		(_sig(_int WB_wr_sr_DATA 42 0 23059(_arch(_uni))))
		(_sig(_int WB_wr_hpm_CMD 42 0 23060(_arch(_uni))))
		(_sig(_int wb_wr_en_done -4 0 23061(_arch(_uni))))
		(_sig(_int wb_wr_sr_done -4 0 23062(_arch(_uni))))
		(_sig(_int wb_wr_sr_data_done -4 0 23063(_arch(_uni))))
		(_sig(_int wb_wr_hpm_done -4 0 23064(_arch(_uni))))
		(_sig(_int load_wr_en_cmd -4 0 23066(_arch(_uni))))
		(_sig(_int load_wr_sr_cmd -4 0 23067(_arch(_uni))))
		(_sig(_int load_wr_sr_d0 -4 0 23068(_arch(_uni))))
		(_sig(_int load_wr_sr_d1 -4 0 23069(_arch(_uni))))
		(_sig(_int load_rd_sr -4 0 23070(_arch(_uni))))
		(_sig(_int load_wr_hpm -4 0 23071(_arch(_uni))))
		(_sig(_int wb_hpm_done -4 0 23072(_arch(_uni))))
		(_sig(_int wb_hpm_done_reg -4 0 23073(_arch(_uni))))
		(_sig(_int dis_sr_5_empty_reg -4 0 23074(_arch(_uni))))
		(_sig(_int dis_sr_5_empty -4 0 23075(_arch(_uni))))
		(_sig(_int wb_hpm_done_frm_spi -4 0 23077(_arch(_uni))))
		(_sig(_int wb_hpm_done_frm_spi_clk -4 0 23077(_arch(_uni))))
		(_sig(_int wb_hpm_done_to_axi -4 0 23077(_arch(_uni))))
		(_sig(_int hpm_under_process -4 0 23078(_arch(_uni))))
		(_sig(_int hpm_under_process_d1 -4 0 23079(_arch(_uni))))
		(_sig(_int s_axi_rlast_cmb -4 0 23080(_arch(_uni))))
		(_sig(_int store_date_in_drr_fifo_en -4 0 23081(_arch(_uni))))
		(_sig(_int XIP_trans_error_cmb -4 0 23085(_arch(_uni))))
		(_sig(_int XIP_trans_error_d1 -4 0 23085(_arch(_uni))))
		(_sig(_int XIP_trans_error_d2 -4 0 23085(_arch(_uni))))
		(_sig(_int XIP_trans_error_d3 -4 0 23085(_arch(_uni))))
		(_sig(_int axi4_tr_over_d1 -4 0 23086(_arch(_uni))))
		(_sig(_int axi4_tr_over_d2 -4 0 23086(_arch(_uni))))
		(_sig(_int arready_d1 -4 0 23087(_arch(_uni))))
		(_sig(_int arready_d2 -4 0 23087(_arch(_uni))))
		(_sig(_int arready_d3 -4 0 23087(_arch(_uni))))
		(_sig(_int XIPSR_CPHA_CPOL_ERR_d1 -4 0 23088(_arch(_uni))))
		(_sig(_int XIPSR_CPHA_CPOL_ERR_d2 -4 0 23088(_arch(_uni))))
		(_sig(_int axi4_tr_over_d3 -4 0 23089(_arch(_uni))))
		(_sig(_int last_data_acked_int_2 -4 0 23090(_arch(_uni))))
		(_sig(_int XIP_trans_error_int_2 -4 0 23091(_arch(_uni))))
		(_sig(_int s_axi_arready_int_2 -4 0 23092(_arch(_uni))))
		(_sig(_int Rx_FIFO_Empty_d1 -4 0 23106(_arch(_uni))))
		(_sig(_int Rx_FIFO_Empty_d2 -4 0 23106(_arch(_uni))))
		(_sig(_int XIPSR_CPHA_CPOL_ERR_4 -4 0 23107(_arch(_uni))))
		(_sig(_int xip_done -4 0 23109(_arch(_uni))))
		(_sig(_int en_xip -4 0 23110(_arch(_uni))))
		(_sig(_int new_tr_at_axi4 -4 0 23111(_arch(_uni))))
		(_sig(_int axi4_tr_over -4 0 23113(_arch(_uni))))
		(_sig(_int fifo_ren -4 0 23114(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 23122(_scalar (_to i 0 i 1))))
		(_cnst(_int LOGIC_CHANGE 55 0 23122(_arch((i 1)))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 23123(_scalar (_to i 0 i 6))))
		(_cnst(_int MTBF_STAGES_AXI2S 56 0 23123(_arch((i 3)))))
		(_type(_int ~INTEGER~range~0~to~6~1311 0 23124(_scalar (_to i 0 i 6))))
		(_cnst(_int MTBF_STAGES_S2AXI 57 0 23124(_arch((i 4)))))
		(_type(_int ~INTEGER~range~0~to~6~1312 0 23125(_scalar (_to i 0 i 6))))
		(_cnst(_int MTBF_STAGES_AXI2AXILITE 58 0 23125(_arch((i 4)))))
		(_prcs
			(line__23131(_arch 0 0 23131(_assignment(_alias((S_AXI4_WREADY)(_string \"0"\)))(_trgt(20)))))
			(line__23132(_arch 1 0 23132(_assignment(_trgt(21)))))
			(line__23133(_arch 2 0 23133(_assignment(_trgt(22)))))
			(line__23134(_arch 3 0 23134(_assignment(_alias((S_AXI4_BVALID)(_string \"0"\)))(_trgt(23)))))
			(line__23135(_arch 4 0 23135(_assignment(_alias((S_AXI4_AWREADY)(_string \"0"\)))(_trgt(15)))))
			(line__23179(_arch 5 0 23179(_assignment(_trgt(265))(_sens(266)(267)))))
			(line__23180(_arch 6 0 23180(_assignment(_trgt(96))(_sens(123)(33)))))
			(line__23181(_arch 7 0 23181(_assignment(_alias((reset_inversion)(S_AXI4_ARESET)))(_simpleassign "not")(_trgt(281))(_sens(3)))))
			(STORE_AXI_ARBURST_P(_arch 8 0 23210(_prcs(_trgt(102))(_sens(1)(3)(29(1)))(_dssslsensitivity 1)(_read(97)))))
			(S_AXI4_ARREADY_P(_arch 9 0 23222(_prcs(_trgt(34))(_sens(1)(97)(3))(_dssslsensitivity 1))))
			(STORE_AXI_LENGTH_P(_arch 10 0 23237(_prcs(_trgt(103))(_sens(1)(3)(27))(_dssslsensitivity 1)(_read(97)))))
			(STORE_AXI_SIZE_P(_arch 11 0 23250(_prcs(_trgt(104))(_sens(1)(3)(28(d_1_0)))(_dssslsensitivity 1)(_read(97)))))
			(REG_RID_P(_arch 12 0 23263(_prcs(_trgt(105))(_sens(1)(3)(25))(_dssslsensitivity 1)(_read(97)))))
			(line__23274(_arch 13 0 23274(_assignment(_trgt(35))(_sens(97)(105)(25)))))
			(ONE_BYTE_XFER_P(_arch 16 0 23311(_prcs(_trgt(269))(_sens(1)(3)(28(d_1_0)))(_dssslsensitivity 1)(_read(97)))))
			(TWO_BYTE_XFER_P(_arch 17 0 23323(_prcs(_trgt(270))(_sens(1)(3)(28(0)))(_dssslsensitivity 1)(_read(97)))))
			(FOUR_BYTE_XFER_P(_arch 18 0 23335(_prcs(_trgt(271))(_sens(1)(3)(28(1)))(_dssslsensitivity 1)(_read(97)))))
			(STORE_DTR_LENGTH_P(_arch 19 0 23348(_prcs(_trgt(110))(_sens(1)(97)(110)(355)(3)(27))(_dssslsensitivity 1))))
			(STORE_WRITE_LENGTH_P(_arch 20 0 23365(_prcs(_trgt(111))(_sens(1)(97)(111)(127)(3)(27))(_dssslsensitivity 1))))
			(line__23382(_arch 21 0 23382(_assignment(_trgt(114))(_sens(110(0))(110(_range 776))(40))(_read(110(_range 777))))))
			(line__23385(_arch 22 0 23385(_assignment(_trgt(115))(_sens(110(_range 778)))(_read(110(_range 779))))))
			(line__23407(_arch 23 0 23407(_assignment(_trgt(88))(_sens(89)(97)(127)))))
			(line__23410(_arch 24 0 23410(_assignment(_trgt(89))(_sens(112)(40)))))
			(line__23411(_arch 25 0 23411(_assignment(_trgt(284))(_sens(87(_range 780))(115))(_read(87(_range 781))))))
			(line__23413(_arch 26 0 23413(_assignment(_trgt(286))(_sens(87(_range 782)))(_read(87(_range 783))))))
			(LAST_DATA_ACKED_P(_arch 27 0 23415(_prcs(_trgt(116))(_sens(1)(115)(116)(136)(3)(40))(_dssslsensitivity 1))))
			(line__23437(_arch 28 0 23437(_assignment(_trgt(38))(_sens(115)(3)))))
			(S_AXI4_RDATA_RESP_P(_arch 29 0 23439(_prcs(_trgt(120))(_sens(1)(262)(3))(_dssslsensitivity 1))))
			(line__23453(_arch 30 0 23453(_assignment(_trgt(37))(_sens(262)))))
			(line__23454(_arch 31 0 23454(_assignment(_trgt(36))(_sens(119)))))
			(line__23486(_arch 32 0 23486(_assignment(_trgt(112))(_sens(128)))))
			(line__23487(_arch 33 0 23487(_assignment(_alias((S_AXI4_RVALID)(s_axi_rvalid_i)))(_simpleassign BUF)(_trgt(39))(_sens(112)))))
			(line__23488(_arch 34 0 23488(_assignment(_trgt(355))(_sens(112)(40)))))
			(line__23509(_arch 35 0 23509(_assignment(_trgt(123))(_sens(90)))))
			(line__23510(_arch 36 0 23510(_assignment(_trgt(290))(_sens(91)))))
			(line__23512(_arch 37 0 23512(_assignment(_trgt(125))(_sens(115)(40)))))
			(line__23516(_arch 38 0 23516(_assignment(_trgt(333))(_sens(29)(33)))))
			(line__23835(_arch 56 0 23835(_assignment(_alias((TO_XIPSR_axi_rx_empty)(Rx_FIFO_Empty_Synced_in_AXI_domain)))(_simpleassign BUF)(_trgt(45))(_sens(268)))))
			(line__23850(_arch 57 0 23850(_assignment(_alias((TO_XIPSR_trans_error)(XIP_trans_error)))(_simpleassign BUF)(_trgt(42))(_sens(272)))))
			(line__23851(_arch 58 0 23851(_assignment(_alias((TO_XIPSR_mst_modf_err)(mst_modf_err_to_axi_clk)))(_simpleassign BUF)(_trgt(43))(_sens(261)))))
			(line__23852(_arch 59 0 23852(_assignment(_alias((TO_XIPSR_axi_rx_full)(Rx_FIFO_Full_to_axi_clk)))(_simpleassign BUF)(_trgt(44))(_sens(264)))))
			(XIP_PS_TO_NS_PROCESS(_arch 60 0 23856(_prcs(_trgt(90))(_sens(1)(91)(3))(_dssslsensitivity 1))))
			(XIP_SM_P(_arch 61 0 23871(_prcs(_simple)(_trgt(91)(97)(98)(117)(122)(134)(274)(331))(_sens(90)(115)(116)(127)(128)(136)(262)(263)(328)(333)(350)(29)(33)(40)))))
			(line__24052(_arch 64 0 24052(_assignment(_alias((spiXfer_done_frm_spi_clk)(store_date_in_drr_fifo_en)))(_simpleassign BUF)(_trgt(141))(_sens(332)))))
			(line__24053(_arch 65 0 24053(_assignment(_alias((mst_modf_err_frm_spi_clk)(SPISEL_sync)))(_simpleassign "not")(_trgt(142))(_sens(255)))))
			(line__24055(_arch 66 0 24055(_assignment(_alias((wb_hpm_done_frm_spi_clk)(wb_hpm_done)))(_simpleassign BUF)(_trgt(327))(_sens(322)))))
			(line__24058(_arch 67 0 24058(_assignment(_alias((one_byte_xfer_frm_axi_clk)(one_byte_xfer)))(_simpleassign BUF)(_trgt(144))(_sens(269)))))
			(line__24059(_arch 68 0 24059(_assignment(_alias((two_byte_xfer_frm_axi_clk)(two_byte_xfer)))(_simpleassign BUF)(_trgt(145))(_sens(270)))))
			(line__24060(_arch 69 0 24060(_assignment(_alias((four_byte_xfer_frm_axi_clk)(four_byte_xfer)))(_simpleassign BUF)(_trgt(146))(_sens(271)))))
			(line__24061(_arch 70 0 24061(_assignment(_alias((load_axi_data_frm_axi_clk)(load_axi_data_frm_Axi)))(_simpleassign BUF)(_trgt(147))(_sens(134)))))
			(line__24062(_arch 71 0 24062(_assignment(_trgt(148))(_sens(135)))))
			(line__24063(_arch 72 0 24063(_assignment(_alias((load_cmd_frm_axi_clk)(load_cmd)))(_simpleassign BUF)(_trgt(276))(_sens(274)))))
			(line__24064(_arch 73 0 24064(_assignment(_alias((CPOL_frm_axi_clk)(XIPCR_1_CPOL)))(_simpleassign BUF)(_trgt(149))(_sens(46)))))
			(line__24065(_arch 74 0 24065(_assignment(_alias((CPHA_frm_axi_clk)(XIPCR_0_CPHA)))(_simpleassign BUF)(_trgt(150))(_sens(47)))))
			(line__24067(_arch 75 0 24067(_assignment(_trgt(151))(_sens(99)))))
			(line__24068(_arch 76 0 24068(_assignment(_alias((type_of_burst_frm_axi_clk)(type_of_burst)))(_simpleassign BUF)(_trgt(152))(_sens(102)))))
			(line__24069(_arch 77 0 24069(_assignment(_trgt(154))(_sens(103)))))
			(line__24070(_arch 78 0 24070(_assignment(_trgt(155))(_sens(110)))))
			(line__24241(_arch 83 0 24241(_assignment(_trgt(277))(_sens(164(0))(164(d_3_1))))))
			(line__24243(_arch 84 0 24243(_assignment(_trgt(278))(_sens(164(d_1_0))(164(d_3_2))))))
			(line__24245(_arch 85 0 24245(_assignment(_trgt(279))(_sens(164(d_2_0))(164(3))))))
			(line__24247(_arch 86 0 24247(_assignment(_trgt(280))(_sens(164(d_3_0))))))
			(line__24251(_arch 87 0 24251(_assignment(_trgt(172))(_sens(163)(277)))))
			(line__24255(_arch 88 0 24255(_assignment(_trgt(173))(_sens(163)(278)))))
			(line__24259(_arch 89 0 24259(_assignment(_trgt(174))(_sens(163)(279)))))
			(line__24263(_arch 90 0 24263(_assignment(_trgt(175))(_sens(163)(280)))))
			(LOAD_SPI_WRAP_ADDR_REG(_arch 95 0 24609(_prcs(_simple)(_trgt(170))(_sens(0))(_read(169)(172)(173)(174)(175)(178)(184)(2)))))
			(WRAP_AROUND_GEN_P(_arch 96 0 24666(_prcs(_simple)(_trgt(184))(_sens(0))(_read(138)(163)(169(d_3_0))(169(d_2_0))(169(d_1_0))(169(1))(172)(173)(174)(175)(178)(181)(184)(185)(298)(299)(300)(301)(302)(303)(304)(305)(2)))))
			(line__24748(_arch 97 0 24748(_assignment(_alias((load_wrap_addr)(wrap_around)))(_simpleassign BUF)(_trgt(171))(_sens(184)))))
			(line__24750(_arch 98 0 24750(_assignment(_trgt(298))(_sens(169(d_5_0))))))
			(line__24751(_arch 99 0 24751(_assignment(_trgt(299))(_sens(169(d_4_0))))))
			(line__24752(_arch 100 0 24752(_assignment(_trgt(300))(_sens(169(d_3_0))))))
			(line__24753(_arch 101 0 24753(_assignment(_trgt(301))(_sens(169(d_2_0))))))
			(line__24755(_arch 102 0 24755(_assignment(_trgt(302))(_sens(169(d_4_0))))))
			(line__24756(_arch 103 0 24756(_assignment(_trgt(303))(_sens(169(d_3_0))))))
			(line__24757(_arch 104 0 24757(_assignment(_trgt(304))(_sens(169(d_2_0))))))
			(line__24758(_arch 105 0 24758(_assignment(_trgt(305))(_sens(169(d_1_0))))))
			(DELAY_FIFO_EMPTY_P(_arch 112 0 24879(_prcs(_trgt(182)(183))(_sens(0)(181)(182)(2))(_dssslsensitivity 1))))
			(line__24892(_arch 113 0 24892(_assignment(_trgt(209))(_sens(179(0))(179(d_7_1))))))
			(SIZE_CNTR_LD_SPI_CLK_P(_arch 114 0 24895(_prcs(_trgt(177)(178))(_sens(0)(124)(176)(177)(180)(186)(187)(188)(2))(_dssslsensitivity 1))))
			(line__24931(_arch 115 0 24931(_assignment(_trgt(138))(_sens(176)(177)(180)))))
			(STORE_STROBE_SPI_CLK_P(_arch 116 0 24936(_prcs(_trgt(287)(288)(289))(_sens(0)(138)(287)(288)(2))(_dssslsensitivity 1))))
			(WRAP_DELAY_P(_arch 380 0 30274(_prcs(_trgt(291)(294)(295))(_sens(0)(156)(184)(291)(294)(2))(_dssslsensitivity 1))))
			(line__30290(_arch 381 0 30290(_assignment(_trgt(292))(_sens(291)(294)))))
			(line__30291(_arch 382 0 30291(_assignment(_trgt(293))(_sens(294)(295)))))
			(line__30292(_arch 383 0 30292(_assignment(_trgt(296))(_sens(181)(291)(294)))))
			(line__30293(_arch 384 0 30293(_assignment(_trgt(297))(_sens(294)(295)))))
			(DELAY_START_AFTR_WRAP(_arch 385 0 30295(_prcs(_trgt(306))(_sens(0)(296)(2))(_dssslsensitivity 1))))
			(TRANSFER_START_1CLK_PROCESS(_arch 388 0 30361(_prcs(_trgt(211)(212)(213))(_sens(0)(156)(208)(211)(212)(2))(_dssslsensitivity 1))))
			(line__30378(_arch 389 0 30378(_assignment(_trgt(214))(_sens(208)(211)))))
			(TRANSFER_DONE_1CLK_PROCESS(_arch 390 0 30385(_prcs(_trgt(215))(_sens(0)(156)(176)(2))(_dssslsensitivity 1))))
			(line__30399(_arch 391 0 30399(_assignment(_trgt(216))(_sens(176)(215)))))
			(TRANSFER_DONE_PULSE_DLY_PROCESS(_arch 392 0 30407(_prcs(_trgt(190)(217)(218))(_sens(0)(156)(190)(216)(217)(2))(_dssslsensitivity 1))))
			(TRANSFER_DONE_PROCESS(_arch 393 0 30434(_prcs(_trgt(176))(_sens(0)(214)(219)(220)(221(_index 784))(221(_index 785))(221(_index 786))(221(_index 787))(221(2))(221(0))(221(1))(2))(_dssslsensitivity 1)(_read(221(_index 788))(221(_index 789))(221(_index 790))(221(_index 791))))))
		)
		(_subprogram
			(_ext clog2(1 22))
			(_ext log2(1 21))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.SLV64_TYPE(1 SLV64_TYPE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(2 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.X01(2 X01)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(axi_lite_ipif_v3_0_4(ipif_pkg))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_misc))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_static
		(514)
		(514)
		(33686018 50463234)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(770)
		(515)
		(197122)
		(50463234)
		(131842)
		(33751554)
		(50463234 2)
		(131587)
		(33686274)
		(33751554 2)
		(50463234 514)
		(771)
		(197379)
		(50529027)
		(50529027 514)
		(33751811 2)
		(33686275)
		(50529027 2)
		(33751811)
		(131843)
		(33686018 50528770)
		(514)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33751810)
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(50528771 50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 50528771)
		(131586)
		(197123)
		(514)
		(33686018 33686275)
		(514)
		(514)
		(514)
		(33751555 50528770)
		(50528771 50528771)
		(514)
		(50528771 33686275)
		(514)
		(514)
		(514)
		(33751811 50528771)
		(514)
		(33751811 33686275)
		(33686018)
		(33686019)
		(50463235)
		(514)
		(33751810)
		(50529026)
		(514)
		(514)
		(197378)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(2)
		(1634103150 2037148013)
	)
	(_model . imp 792 -1)
)
V 000044 55 19134         1580965254442 imp
(_unit VHDL(axi_qspi_enhanced_mode 0 33803(imp 0 33931))
	(_version vde)
	(_time 1580965254443 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\))
	(_parameters tan)
	(_code 787f2d78782f256d2e7c7c7f6b23297e717d2e7e7d7e2d)
	(_ent
		(_time 1580965254437)
	)
	(_inst I_DECODER 0 34595(_ent . qspi_address_decoder)
		(_gen
			((C_BUS_AWIDTH)(_code 54))
			((C_S_AXI4_MIN_SIZE)(_code 55))
			((C_ARD_ADDR_RANGE_ARRAY)(_code 56))
			((C_ARD_NUM_CE_ARRAY)(_code 57))
			((C_FAMILY)(_code 58))
		)
		(_port
			((Bus_clk)(S_AXI4_ACLK))
			((Bus_rst)(S_AXI4_ARESETN))
			((Address_In_Erly)(bus2ip_addr_i(d_6_0)))
			((Address_Valid_Erly)(start))
			((Bus_RNW)(S_AXI4_ARVALID))
			((Bus_RNW_Erly)(S_AXI4_ARVALID))
			((CS_CE_ld_enable)(start))
			((Clear_CS_CE_Reg)(temp_i))
			((RW_CE_ld_enable)(start))
			((CS_for_gaps)(_open))
			((CS_Out)(Bus2IP_CS))
			((RdCE_Out)(Bus2IP_RdCE))
			((WrCE_Out)(Bus2IP_WrCE))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 33806(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 33806(_ent(_string \"virtex7"\))))
		(_type(_int ~STRING~121 0 33807(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_SUB_FAMILY 1 0 33807(_ent(_string \"virtex7"\))))
		(_gen(_int C_AXI4_CLK_PS -2 0 33809 \10000\ (_ent((i 10000)))))
		(_gen(_int C_EXT_SPI_CLK_PS -2 0 33810 \10000\ (_ent((i 10000)))))
		(_gen(_int C_FIFO_DEPTH -2 0 33811 \16\ (_ent((i 16)))))
		(_gen(_int C_SCK_RATIO -2 0 33812 \16\ (_ent((i 16)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 33813(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_SS_BITS 2 0 33813 \1\ (_ent((i 1)))))
		(_gen(_int C_NUM_TRANSFER_BITS -2 0 33814 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 33816(_scalar (_to i 0 i 2))))
		(_gen(_int C_SPI_MODE 3 0 33816 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 33817(_scalar (_to i 0 i 1))))
		(_gen(_int C_USE_STARTUP 4 0 33817 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~4~12 0 33818(_scalar (_to i 0 i 4))))
		(_gen(_int C_SPI_MEMORY 5 0 33818 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~24~to~24~12 0 33822(_scalar (_to i 24 i 24))))
		(_gen(_int C_S_AXI4_ADDR_WIDTH 6 0 33822 \24\ (_ent((i 24)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 33823(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI4_DATA_WIDTH 7 0 33823 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~1~to~32~122 0 33824(_scalar (_to i 1 i 32))))
		(_gen(_int C_S_AXI4_ID_WIDTH 8 0 33824 \4\ (_ent gms((i 4)))))
		(_type(_int ~SLV64_ARRAY_TYPE~12 0 33829(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_ARD_ADDR_RANGE_ARRAY 9 0 33829(_ent(((_string \"0000000000000000000000000000000001110000000000000000000000000000"\))((_string \"0000000000000000000000000000000001110000000000000000000011111111"\))((_string \"0000000000000000000000000000000001110000000000000000000100000000"\))((_string \"0000000000000000000000000000000001110000000000000000000111111111"\))))))
		(_type(_int ~INTEGER_ARRAY_TYPE~12 0 33836(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_ARD_NUM_CE_ARRAY 10 0 33836(_ent gms(((i 1))((i 8))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33841(_array -4((_dto i 31 i 0)))))
		(_gen(_int C_S_AXI_SPI_MIN_SIZE 11 0 33841(_ent(_string \"00000000000000000000000001111100"\))))
		(_gen(_int C_SPI_MEM_ADDR_BITS -2 0 33842(_ent gms)))
		(_port(_int EXT_SPI_CLK -4 0 33846(_ent(_in))))
		(_port(_int S_AXI4_ACLK -4 0 33847(_ent(_in)(_event))))
		(_port(_int S_AXI4_ARESETN -4 0 33848(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~12 0 33856(_array -4((_dto c 59 i 0)))))
		(_port(_int S_AXI4_AWID 12 0 33856(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_SPI_MEM_ADDR_BITS-1}~downto~0}~12 0 33857(_array -4((_dto c 60 i 0)))))
		(_port(_int S_AXI4_AWADDR 13 0 33857(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33858(_array -4((_dto i 7 i 0)))))
		(_port(_int S_AXI4_AWLEN 14 0 33858(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33859(_array -4((_dto i 2 i 0)))))
		(_port(_int S_AXI4_AWSIZE 15 0 33859(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33860(_array -4((_dto i 1 i 0)))))
		(_port(_int S_AXI4_AWBURST 16 0 33860(_ent(_in))))
		(_port(_int S_AXI4_AWLOCK -4 0 33861(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33862(_array -4((_dto i 3 i 0)))))
		(_port(_int S_AXI4_AWCACHE 17 0 33862(_ent(_in))))
		(_port(_int S_AXI4_AWPROT 15 0 33863(_ent(_in))))
		(_port(_int S_AXI4_AWVALID -4 0 33864(_ent(_in))))
		(_port(_int S_AXI4_AWREADY -4 0 33865(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_DATA_WIDTH-1}~downto~0}~12 0 33869(_array -4((_dto c 61 i 0)))))
		(_port(_int S_AXI4_WDATA 18 0 33869(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI4_DATA_WIDTH/8}-1}~downto~0}~12 0 33870(_array -4((_dto c 62 i 0)))))
		(_port(_int S_AXI4_WSTRB 19 0 33870(_ent(_in))))
		(_port(_int S_AXI4_WLAST -4 0 33871(_ent(_in))))
		(_port(_int S_AXI4_WVALID -4 0 33872(_ent(_in))))
		(_port(_int S_AXI4_WREADY -4 0 33873(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~124 0 33877(_array -4((_dto c 63 i 0)))))
		(_port(_int S_AXI4_BID 20 0 33877(_ent(_out))))
		(_port(_int S_AXI4_BRESP 16 0 33878(_ent(_out))))
		(_port(_int S_AXI4_BVALID -4 0 33879(_ent(_out))))
		(_port(_int S_AXI4_BREADY -4 0 33880(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~126 0 33884(_array -4((_dto c 64 i 0)))))
		(_port(_int S_AXI4_ARID 21 0 33884(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_SPI_MEM_ADDR_BITS-1}~downto~0}~128 0 33885(_array -4((_dto c 65 i 0)))))
		(_port(_int S_AXI4_ARADDR 22 0 33885(_ent(_in))))
		(_port(_int S_AXI4_ARLEN 14 0 33886(_ent(_in))))
		(_port(_int S_AXI4_ARSIZE 15 0 33887(_ent(_in))))
		(_port(_int S_AXI4_ARBURST 16 0 33888(_ent(_in))))
		(_port(_int S_AXI4_ARLOCK -4 0 33889(_ent(_in))))
		(_port(_int S_AXI4_ARCACHE 17 0 33890(_ent(_in))))
		(_port(_int S_AXI4_ARPROT 15 0 33891(_ent(_in))))
		(_port(_int S_AXI4_ARVALID -4 0 33892(_ent(_in))))
		(_port(_int S_AXI4_ARREADY -4 0 33893(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~1210 0 33897(_array -4((_dto c 66 i 0)))))
		(_port(_int S_AXI4_RID 23 0 33897(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_DATA_WIDTH-1}~downto~0}~1212 0 33898(_array -4((_dto c 67 i 0)))))
		(_port(_int S_AXI4_RDATA 24 0 33898(_ent(_out))))
		(_port(_int S_AXI4_RRESP 16 0 33899(_ent(_out))))
		(_port(_int S_AXI4_RLAST -4 0 33900(_ent(_out))))
		(_port(_int S_AXI4_RVALID -4 0 33901(_ent(_out))))
		(_port(_int S_AXI4_RREADY -4 0 33902(_ent(_in))))
		(_port(_int Bus2IP_Clk -4 0 33904(_ent(_out))))
		(_port(_int Bus2IP_Reset -4 0 33905(_ent(_out))))
		(_port(_int Bus2IP_RNW -4 0 33908(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI4_DATA_WIDTH/8}-1}~downto~0}~1214 0 33909(_array -4((_dto c 68 i 0)))))
		(_port(_int Bus2IP_BE 25 0 33909(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_ARD_ADDR_RANGE_ARRAY'LENGTH}/2-1}~downto~0}~12 0 33911(_array -4((_dto c 69 i 0)))))
		(_port(_int Bus2IP_CS 26 0 33911(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{calc_num_ce{C_ARD_NUM_CE_ARRAY}-1}~downto~0}~12 0 33913(_array -4((_dto c 70 i 0)))))
		(_port(_int Bus2IP_RdCE 27 0 33913(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{calc_num_ce{C_ARD_NUM_CE_ARRAY}-1}~downto~0}~1216 0 33915(_array -4((_dto c 71 i 0)))))
		(_port(_int Bus2IP_WrCE 28 0 33915(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_DATA_WIDTH-1}~downto~0}~1218 0 33917(_array -4((_dto c 72 i 0)))))
		(_port(_int Bus2IP_Data 29 0 33917(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_DATA_WIDTH-1}~downto~0}~1220 0 33919(_array -4((_dto c 73 i 0)))))
		(_port(_int IP2Bus_Data 30 0 33919(_ent(_in))))
		(_port(_int IP2Bus_WrAck -4 0 33921(_ent(_in))))
		(_port(_int IP2Bus_RdAck -4 0 33922(_ent(_in))))
		(_port(_int IP2Bus_Error -4 0 33923(_ent(_in))))
		(_port(_int TX_Fifo_full_indication -4 0 33924(_ent(_in))))
		(_port(_int burst_tr -4 0 33926(_ent(_out))))
		(_port(_int rready -4 0 33927(_ent(_out))))
		(_cnst(_int ACTIVE_LOW_RESET -4 0 33940(_arch((i 2)))))
		(_type(_int STATE_TYPE 0 33942(_enum1 idle axi_single_rd axi_rd axi_single_wr axi_wr check_axi_length_error ax_wrong_burst_type wr_resp_1 wr_resp_2 rd_resp_1 rd_last rd_resp_2 error_resp rd_error_resp (_to i 0 i 13))))
		(_sig(_int axi_full_sm_ps 31 0 33960(_arch(_uni))))
		(_sig(_int axi_full_sm_ns 31 0 33961(_arch(_uni))))
		(_cnst(_int C_ADDR_DECODE_BITS -2 0 33978(_arch((i 6)))))
		(_cnst(_int C_NUM_DECODE_BITS -2 0 33979(_arch((i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~{C_ADDR_DECODE_BITS+1}}~13 0 33980(_array -4((_dto i 31 i 7)))))
		(_cnst(_int ZEROS 32 0 33980(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33990(_array -4((_dto i 2 i 0)))))
		(_sig(_int axi_size_reg 33 0 33990(_arch(_uni))))
		(_sig(_int axi_size_cmb 33 0 33991(_arch(_uni))))
		(_sig(_int bus2ip_rnw_i -4 0 33992(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33993(_array -4((_dto i 31 i 0)))))
		(_sig(_int bus2ip_addr_i 34 0 33993(_arch(_uni))))
		(_sig(_int wr_transaction -4 0 33994(_arch(_uni))))
		(_sig(_int wr_addr_transaction -4 0 33995(_arch(_uni))))
		(_sig(_int arready_i -4 0 33996(_arch(_uni))))
		(_sig(_int awready_i -4 0 33997(_arch(_uni))))
		(_sig(_int s_axi_wready_i -4 0 33997(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~13 0 33998(_array -4((_dto c 74 i 0)))))
		(_sig(_int S_AXI4_RID_reg 35 0 33998(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~132 0 33999(_array -4((_dto c 75 i 0)))))
		(_sig(_int S_AXI4_BID_reg 36 0 33999(_arch(_uni))))
		(_sig(_int s_axi_mem_bresp_reg 33 0 34000(_arch(_uni))))
		(_sig(_int axi_full_sm_ps_IDLE_cmb -4 0 34001(_arch(_uni))))
		(_sig(_int s_axi_mem_bvalid_reg -4 0 34002(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI4_DATA_WIDTH/8}-1}~downto~0}~13 0 34003(_array -4((_dto c 76 i 0)))))
		(_sig(_int bus2ip_BE_reg 37 0 34003(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34004(_array -4((_dto i 7 i 0)))))
		(_sig(_int axi_length_cmb 38 0 34004(_arch(_uni))))
		(_sig(_int axi_length_reg 38 0 34005(_arch(_uni))))
		(_sig(_int burst_transfer_cmb -4 0 34006(_arch(_uni))))
		(_sig(_int burst_transfer_reg -4 0 34007(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34008(_array -4((_dto i 1 i 0)))))
		(_sig(_int axi_burst_cmb 39 0 34008(_arch(_uni))))
		(_sig(_int axi_burst_reg 39 0 34009(_arch(_uni))))
		(_sig(_int length_cntr 38 0 34010(_arch(_uni))))
		(_sig(_int last_data_cmb -4 0 34011(_arch(_uni))))
		(_sig(_int last_data_cmb_w -4 0 34012(_arch(_uni))))
		(_sig(_int last_bt_one_data_cmb -4 0 34013(_arch(_uni))))
		(_sig(_int last_data_acked -4 0 34014(_arch(_uni))))
		(_sig(_int pr_state_idle -4 0 34015(_arch(_uni))))
		(_sig(_int length_error -4 0 34016(_arch(_uni))))
		(_sig(_int rnw_reg -4 0 34017(_arch(_uni))))
		(_sig(_int rnw_cmb -4 0 34017(_arch(_uni))))
		(_sig(_int arready_cmb -4 0 34018(_arch(_uni))))
		(_sig(_int awready_cmb -4 0 34019(_arch(_uni))))
		(_sig(_int wready_cmb -4 0 34020(_arch(_uni))))
		(_sig(_int store_axi_signal_cmb -4 0 34021(_arch(_uni))))
		(_sig(_int combine_ack -4 0 34022(_arch(_uni))))
		(_sig(_int start -4 0 34022(_arch(_uni))))
		(_sig(_int temp_i -4 0 34022(_arch(_uni))))
		(_sig(_int response -4 0 34022(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_DATA_WIDTH-1}~downto~0}~13 0 34023(_array -4((_dto c 77 i 0)))))
		(_sig(_int s_axi4_rdata_i 40 0 34023(_arch(_uni))))
		(_sig(_int s_axi4_rresp_i 39 0 34024(_arch(_uni))))
		(_sig(_int s_axi_rvalid_i -4 0 34025(_arch(_uni))))
		(_sig(_int S_AXI4_BRESP_i 39 0 34026(_arch(_uni))))
		(_sig(_int s_axi_bvalid_i -4 0 34027(_arch(_uni))))
		(_sig(_int pr_state_length_chk -4 0 34028(_arch(_uni))))
		(_sig(_int axi_full_sm_ns_IDLE_cmb -4 0 34029(_arch(_uni))))
		(_sig(_int last_data_reg -4 0 34030(_arch(_uni))))
		(_sig(_int rst_en -4 0 34031(_arch(_uni))))
		(_sig(_int s_axi_rvalid_cmb -4 0 34032(_arch(_uni))))
		(_sig(_int last_data -4 0 34032(_arch(_uni))))
		(_sig(_int burst_tr_i -4 0 34032(_arch(_uni))))
		(_sig(_int rready_i -4 0 34032(_arch(_uni))))
		(_sig(_int store_data -4 0 34032(_arch(_uni))))
		(_sig(_int Bus2IP_Reset_i -4 0 34033(_arch(_uni))))
		(_sig(_int s_axi4_wready_i -4 0 34034(_arch(_uni))))
		(_prcs
			(REGISTERING_RESET_P(_arch 0 0 34043(_prcs(_trgt(107))(_sens(1)(2))(_dssslsensitivity 1))))
			(line__34052(_arch 1 0 34052(_assignment(_alias((Bus2IP_Reset)(Bus2IP_Reset_i)))(_simpleassign BUF)(_trgt(39))(_sens(107)))))
			(line__34053(_arch 2 0 34053(_assignment(_alias((Bus2IP_Clk)(S_AXI4_ACLK)))(_simpleassign BUF)(_trgt(38))(_sens(1)))))
			(line__34056(_arch 3 0 34056(_assignment(_alias((bus2ip_rnw_i)(rnw_reg)))(_simpleassign BUF)(_trgt(57))(_sens(83)))))
			(line__34057(_arch 4 0 34057(_assignment(_alias((BUS2IP_RNW)(bus2ip_rnw_i)))(_simpleassign BUF)(_trgt(40))(_sens(57)))))
			(line__34058(_arch 5 0 34058(_assignment(_trgt(45))(_sens(13)))))
			(line__34060(_arch 6 0 34060(_assignment(_trgt(59))(_sens(11)(16)))))
			(line__34062(_arch 7 0 34062(_assignment(_trgt(58))(_sens(4(d_6_0))(23(d_6_0))(30)))))
			(AXI_ARREADY_P(_arch 8 0 34077(_prcs(_trgt(61))(_sens(1)(85)(107))(_dssslsensitivity 1))))
			(line__34088(_arch 9 0 34088(_assignment(_alias((S_AXI4_ARREADY)(arready_i)))(_simpleassign BUF)(_trgt(31))(_sens(61)))))
			(AXI_AWREADY_P(_arch 10 0 34090(_prcs(_trgt(62))(_sens(1)(86)(107))(_dssslsensitivity 1))))
			(line__34101(_arch 11 0 34101(_assignment(_alias((S_AXI4_AWREADY)(awready_i)))(_simpleassign BUF)(_trgt(12))(_sens(62)))))
			(S_AXI4_BRESP_P(_arch 12 0 34103(_prcs(_trgt(96))(_sens(1)(53)(49))(_dssslsensitivity 1))))
			(line__34114(_arch 13 0 34114(_assignment(_alias((S_AXI4_BRESP)(S_AXI4_BRESP_i)))(_trgt(19))(_sens(96)))))
			(S_AXI_BVALID_I_P(_arch 14 0 34118(_prcs(_trgt(97))(_sens(1)(53)(2)(21))(_dssslsensitivity 1))))
			(line__34131(_arch 15 0 34131(_assignment(_alias((S_AXI4_BVALID)(s_axi_bvalid_i)))(_simpleassign BUF)(_trgt(20))(_sens(97)))))
			(S_AXI_WREADY_I_P(_arch 16 0 34135(_prcs(_trgt(63))(_sens(1)(87)(2))(_dssslsensitivity 1))))
			(AXI_WREADY_SM(_arch 17 0 34146(_prcs(_simple)(_trgt(108))(_sens(53)(63)(50)))))
			(line__34160(_arch 18 0 34160(_assignment(_alias((S_AXI4_WREADY)(s_axi4_wready_i)))(_simpleassign BUF)(_trgt(17))(_sens(108)))))
			(REG_RID_P(_arch 19 0 34167(_prcs(_trgt(64))(_sens(1)(2)(22))(_dssslsensitivity 1)(_read(88)))))
			(line__34178(_arch 20 0 34178(_assignment(_trgt(32))(_sens(64)))))
			(REG_BID_P(_arch 21 0 34181(_prcs(_trgt(65))(_sens(1)(2)(3))(_dssslsensitivity 1)(_read(88)))))
			(line__34192(_arch 22 0 34192(_assignment(_trgt(18))(_sens(65)))))
			(BUS2IP_BE_P(_arch 23 0 34197(_prcs(_trgt(69))(_sens(1)(84)(107)(14))(_dssslsensitivity 1))))
			(line__34215(_arch 24 0 34215(_assignment(_trgt(41))(_sens(69)))))
			(line__34217(_arch 25 0 34217(_assignment(_trgt(70))(_sens(84)(5)(24)))))
			(line__34220(_arch 26 0 34220(_assignment(_trgt(72))(_sens(70)))))
			(BURST_LENGTH_REG_P(_arch 27 0 34222(_prcs(_trgt(71)(73))(_sens(1)(70)(72)(2))(_dssslsensitivity 1)(_read(88)))))
			(line__34237(_arch 28 0 34237(_assignment(_alias((burst_tr_i)(burst_transfer_reg)))(_simpleassign BUF)(_trgt(104))(_sens(73)))))
			(line__34238(_arch 29 0 34238(_assignment(_alias((burst_tr)(burst_tr_i)))(_simpleassign BUF)(_trgt(51))(_sens(104)))))
			(line__34240(_arch 30 0 34240(_assignment(_trgt(56))(_sens(84)(6(d_2_0))(25(d_2_0))))))
			(SIZE_REG_P(_arch 31 0 34243(_prcs(_trgt(55))(_sens(1)(56)(2))(_dssslsensitivity 1)(_read(88)))))
			(line__34256(_arch 32 0 34256(_assignment(_trgt(74))(_sens(84)(7)(26)))))
			(BURST_REG_P(_arch 33 0 34259(_prcs(_trgt(75))(_sens(1)(74)(2))(_dssslsensitivity 1)(_read(88)))))
			(line__34272(_arch 34 0 34272(_assignment(_trgt(89))(_sens(47)(48)))))
			(LENGTH_CNTR_P(_arch 35 0 34274(_prcs(_trgt(76)(78))(_sens(1)(70)(76)(88)(95)(108)(2)(16)(37))(_dssslsensitivity 1))))
			(line__34294(_arch 36 0 34294(_assignment(_alias((rready)(rready_i)))(_simpleassign BUF)(_trgt(52))(_sens(105)))))
			(line__34296(_arch 37 0 34296(_assignment(_trgt(79))(_sens(76(0))(76(d_7_1))(37)))))
			(line__34297(_arch 38 0 34297(_assignment(_trgt(77))(_sens(76(d_7_0))))))
			(LAST_DATA_ACKED_P(_arch 39 0 34299(_prcs(_trgt(80))(_sens(1)(67)(77)(80)(95)(102)(103)(104)(37))(_dssslsensitivity 1))))
			(line__34324(_arch 40 0 34324(_assignment(_alias((S_AXI4_RLAST)(last_data_acked)))(_simpleassign BUF)(_trgt(35))(_sens(80)))))
			(S_AXI4_RDATA_RESP_P(_arch 41 0 34329(_prcs(_trgt(93)(94))(_sens(1)(2)(46)(49))(_dssslsensitivity 1)(_read(106)(37)))))
			(line__34342(_arch 42 0 34342(_assignment(_alias((S_AXI4_RRESP)(S_AXI4_RRESP_i)))(_trgt(34))(_sens(94)))))
			(line__34343(_arch 43 0 34343(_assignment(_trgt(33))(_sens(93)))))
			(S_AXI_RVALID_I_P(_arch 44 0 34347(_prcs(_trgt(95))(_sens(1)(53)(95)(102)(37))(_dssslsensitivity 1))))
			(line__34360(_arch 45 0 34360(_assignment(_alias((S_AXI4_RVALID)(s_axi_rvalid_i)))(_simpleassign BUF)(_trgt(36))(_sens(95)))))
			(line__34366(_arch 46 0 34366(_assignment(_trgt(99))(_sens(54)))))
			(line__34367(_arch 47 0 34367(_assignment(_trgt(67))(_sens(53)))))
			(line__34368(_arch 48 0 34368(_assignment(_trgt(81))(_sens(53)))))
			(line__34369(_arch 49 0 34369(_assignment(_trgt(98))(_sens(53)))))
			(REGISTER_LOWER_ADDR_BITS_P(_arch 50 0 34372(_prcs(_trgt(82))(_sens(1)(58(d_6_3))(67))(_dssslsensitivity 1)(_read(72)))))
			(REG_P(_arch 51 0 34391(_prcs(_trgt(53)(100))(_sens(1)(54)(77)(107))(_dssslsensitivity 1))))
			(STORE_SIGNALS_P(_arch 52 0 34405(_prcs(_trgt(83))(_sens(1)(84)(107))(_dssslsensitivity 1))))
			(AXI_FULL_STATE_MACHINE_P(_arch 53 0 34417(_prcs(_simple)(_trgt(54)(84)(85)(86)(87)(88)(90)(91)(92)(101)(102)(103)(105)(106))(_sens(53)(59)(60)(72)(76)(77)(79)(82)(83)(108)(11)(16)(21)(30)(37)(47)(48)(49)(50)))))
		)
		(_subprogram
			(_ext calc_num_ce(1 2))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.SLV64_TYPE(1 SLV64_TYPE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.INTEGER_ARRAY_TYPE(1 INTEGER_ARRAY_TYPE)))
		(_var(_ext lib_pkg_v1_0_2.lib_pkg.RESET_ACTIVE(3 RESET_ACTIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(axi_lite_ipif_v3_0_4(ipif_pkg))(ieee(std_logic_1164))(lib_pkg_v1_0_2(lib_pkg))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(std_logic_misc)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(514)
		(33686018 33686018)
		(514)
		(50463491)
		(33686018 33686018)
		(1634103150 2037148013)
	)
	(_model . imp 78 -1)
)
V 000044 55 47959         1580965254465 imp
(_unit VHDL(axi_quad_spi_top 0 34729(imp 0 34957))
	(_version vde)
	(_time 1580965254466 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 8780d28888d0da92d1868e8192ddd7818382d180848087)
	(_ent
		(_time 1580965254454)
	)
	(_comp
		(.unisim.VCOMPONENTS.FD
			(_object
				(_gen(_int INIT -7 1 66343(_ent((i 0)))))
				(_port(_int Q -8 1 66343(_ent (_out))))
				(_port(_int C -8 1 66343(_ent (_in))))
				(_port(_int D -8 1 66343(_ent (_in))))
			)
		)
	)
	(_generate STARTUP_USED_1 0 35293(_if 57)
		(_inst DI_INT_IO3_I_REG 0 35295(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(di_int_sync(3)))
				((C)(EXT_SPI_CLK))
				((D)(di_int(3)))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 0)))
				)
			)
		)
		(_inst DI_INT_IO2_I_REG 0 35306(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(di_int_sync(2)))
				((C)(EXT_SPI_CLK))
				((D)(di_int(2)))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 0)))
				)
			)
		)
		(_inst DI_INT_IO1_I_REG 0 35317(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(di_int_sync(1)))
				((C)(EXT_SPI_CLK))
				((D)(di_int(1)))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 0)))
				)
			)
		)
		(_inst DI_INT_IO0_I_REG 0 35329(_comp .unisim.VCOMPONENTS.FD)
			(_gen
				((INIT)((i 0)))
			)
			(_port
				((Q)(di_int_sync(0)))
				((C)(EXT_SPI_CLK))
				((D)(di_int(0)))
			)
			(_use(_ent unisim FD)
				(_gen
					((INIT)((i 0)))
				)
			)
		)
		(_object
			(_prcs
				(line__35342(_arch 0 0 35342(_assignment(_alias((io0_i_sync_int)(di_int_sync(0))))(_simpleassign BUF)(_trgt(110))(_sens(90(0))))))
				(line__35343(_arch 1 0 35343(_assignment(_alias((io1_i_sync_int)(di_int_sync(1))))(_simpleassign BUF)(_trgt(111))(_sens(90(1))))))
				(line__35344(_arch 2 0 35344(_assignment(_alias((io2_i_sync_int)(di_int_sync(2))))(_simpleassign BUF)(_trgt(112))(_sens(90(2))))))
				(line__35345(_arch 3 0 35345(_assignment(_alias((io3_i_sync_int)(di_int_sync(3))))(_simpleassign BUF)(_trgt(113))(_sens(90(3))))))
			)
		)
		(_part (90(0))(90(1))(90(2))(90(3))
		)
	)
	(_generate DATA_STARTUP_EN 0 35348(_if 58)
		(_generate NUM_SS 0 35359(_if 59)
			(_object
				(_prcs
					(line__35361(_arch 10 0 35361(_assignment(_trgt(74)))))
					(line__35362(_arch 11 0 35362(_assignment(_alias((ss_t)(_string \"0"\)))(_trgt(75)))))
				)
			)
		)
		(_generate NUM_SS_G1 0 35364(_if 60)
			(_object
				(_prcs
					(line__35367(_arch 12 0 35367(_assignment(_trgt(132))(_sens(73(_range 61)))(_read(73(_range 62))))))
					(line__35368(_arch 13 0 35368(_assignment(_trgt(74))(_sens(130(_range 63)))(_read(130(_range 64))))))
					(line__35369(_arch 14 0 35369(_assignment(_alias((ss_t)(ss_t_int)))(_simpleassign BUF)(_trgt(75))(_sens(131)))))
				)
			)
		)
		(_generate DATA_OUT_NQUAD 0 35373(_if 65)
			(_object
				(_prcs
					(line__35375(_arch 15 0 35375(_assignment(_alias((startup_di)(di_int_sync(3))(di_int_sync(2))))(_trgt(134))(_sens(90(2))(90(3))))))
					(line__35376(_arch 16 0 35376(_assignment(_alias((do_int(2))(startup_do(0))))(_trgt(92(2)))(_sens(135(0))))))
					(line__35377(_arch 17 0 35377(_assignment(_alias((do_int(3))(startup_do(1))))(_trgt(92(3)))(_sens(135(1))))))
					(line__35378(_arch 18 0 35378(_assignment(_alias((dts_int(2))(startup_dts(0))))(_trgt(91(2)))(_sens(136(0))))))
					(line__35379(_arch 19 0 35379(_assignment(_alias((dts_int(3))(startup_dts(1))))(_trgt(91(3)))(_sens(136(1))))))
				)
			)
			(_part (135(0))(135(1))(136(0))(136(1))
			)
		)
		(_generate DATA_OUT_QUAD 0 35383(_if 66)
			(_object
				(_prcs
					(line__35386(_arch 20 0 35386(_assignment(_alias((do_int(2))(io2_o_int)))(_trgt(92(2)))(_sens(120)))))
					(line__35387(_arch 21 0 35387(_assignment(_alias((do_int(3))(io3_o_int)))(_trgt(92(3)))(_sens(121)))))
					(line__35389(_arch 22 0 35389(_assignment(_alias((dts_int(2))(io2_t_int)))(_trgt(91(2)))(_sens(124)))))
					(line__35390(_arch 23 0 35390(_assignment(_alias((dts_int(3))(io3_t_int)))(_trgt(91(3)))(_sens(125)))))
				)
			)
		)
		(_object
			(_prcs
				(line__35353(_arch 4 0 35353(_assignment(_alias((do_int(0))(io0_o_int)))(_trgt(92(0)))(_sens(118)))))
				(line__35354(_arch 5 0 35354(_assignment(_alias((dts_int(0))(io0_t_int)))(_trgt(91(0)))(_sens(122)))))
				(line__35355(_arch 6 0 35355(_assignment(_alias((do_int(1))(io1_o_int)))(_trgt(92(1)))(_sens(119)))))
				(line__35356(_arch 7 0 35356(_assignment(_alias((dts_int(1))(io1_t_int)))(_trgt(91(1)))(_sens(123)))))
				(line__35357(_arch 8 0 35357(_assignment(_alias((fcsbo_int)(ss_o_int(0))))(_simpleassign BUF)(_trgt(129))(_sens(130(0))))))
				(line__35358(_arch 9 0 35358(_assignment(_alias((fcsbts_int)(ss_t_int)))(_simpleassign BUF)(_trgt(133))(_sens(131)))))
			)
		)
		(_part (130(0))
		)
	)
	(_generate DATA_STARTUP_DIS 0 35394(_if 67)
		(_object
			(_prcs
				(line__35399(_arch 24 0 35399(_assignment(_alias((io0_o)(io0_o_int)))(_simpleassign BUF)(_trgt(58))(_sens(118)))))
				(line__35400(_arch 25 0 35400(_assignment(_alias((io0_t)(io0_t_int)))(_simpleassign BUF)(_trgt(59))(_sens(122)))))
				(line__35401(_arch 26 0 35401(_assignment(_alias((io1_t)(io1_t_int)))(_simpleassign BUF)(_trgt(62))(_sens(123)))))
				(line__35402(_arch 27 0 35402(_assignment(_alias((io1_o)(io1_o_int)))(_simpleassign BUF)(_trgt(61))(_sens(119)))))
				(line__35403(_arch 28 0 35403(_assignment(_alias((io2_o)(io2_o_int)))(_simpleassign BUF)(_trgt(64))(_sens(120)))))
				(line__35404(_arch 29 0 35404(_assignment(_alias((io2_t)(io2_t_int)))(_simpleassign BUF)(_trgt(65))(_sens(124)))))
				(line__35405(_arch 30 0 35405(_assignment(_alias((io3_t)(io3_t_int)))(_simpleassign BUF)(_trgt(68))(_sens(125)))))
				(line__35406(_arch 31 0 35406(_assignment(_alias((io3_o)(io3_o_int)))(_simpleassign BUF)(_trgt(67))(_sens(121)))))
				(line__35407(_arch 32 0 35407(_assignment(_trgt(132))(_sens(73)))))
				(line__35408(_arch 33 0 35408(_assignment(_trgt(74))(_sens(130)))))
				(line__35409(_arch 34 0 35409(_assignment(_alias((ss_t)(ss_t_int)))(_simpleassign BUF)(_trgt(75))(_sens(131)))))
			)
		)
	)
	(_generate STARTUP_USED 0 35416(_if 68)
		(_object
			(_prcs
				(line__35418(_arch 35 0 35418(_assignment(_alias((io0_i_sync_int)(io0_i_sync)))(_simpleassign BUF)(_trgt(110))(_sens(106)))))
				(line__35419(_arch 36 0 35419(_assignment(_alias((io1_i_sync_int)(io1_i_sync)))(_simpleassign BUF)(_trgt(111))(_sens(107)))))
				(line__35420(_arch 37 0 35420(_assignment(_alias((io2_i_sync_int)(io2_i_sync)))(_simpleassign BUF)(_trgt(112))(_sens(108)))))
				(line__35421(_arch 38 0 35421(_assignment(_alias((io3_i_sync_int)(io3_i_sync)))(_simpleassign BUF)(_trgt(113))(_sens(109)))))
			)
		)
	)
	(_inst IO0_I_REG 0 35426(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(io0_i_sync))
			((C)(ext_spi_clk))
			((D)(io0_i))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst IO1_I_REG 0 35437(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(io1_i_sync))
			((C)(ext_spi_clk))
			((D)(io1_i))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst IO2_I_REG 0 35448(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(io2_i_sync))
			((C)(ext_spi_clk))
			((D)(io2_i))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_inst IO3_I_REG 0 35460(_comp .unisim.VCOMPONENTS.FD)
		(_gen
			((INIT)((i 0)))
		)
		(_port
			((Q)(io3_i_sync))
			((C)(ext_spi_clk))
			((D)(io3_i))
		)
		(_use(_ent unisim FD)
			(_gen
				((INIT)((i 0)))
			)
		)
	)
	(_generate QSPI_LEGACY_MD_GEN 0 35477(_if 69)
		(_inst AXI_LITE_IPIF_I 0 35481(_ent axi_lite_ipif_v3_0_4 axi_lite_ipif)
			(_gen
				((C_S_AXI_DATA_WIDTH)(_code 70))
				((C_S_AXI_ADDR_WIDTH)(_code 71))
				((C_S_AXI_MIN_SIZE)(_code 72))
				((C_USE_WSTRB)(_code 73))
				((C_DPHASE_TIMEOUT)(_code 74))
				((C_ARD_ADDR_RANGE_ARRAY)(_code 75))
				((C_ARD_NUM_CE_ARRAY)(_code 76))
				((C_FAMILY)(_code 77))
			)
			(_port
				((S_AXI_ACLK)(s_axi_aclk))
				((S_AXI_ARESETN)(s_axi_aresetn))
				((S_AXI_AWADDR)(s_axi_awaddr))
				((S_AXI_AWVALID)(s_axi_awvalid))
				((S_AXI_AWREADY)(s_axi_awready))
				((S_AXI_WDATA)(s_axi_wdata))
				((S_AXI_WSTRB)(s_axi_wstrb))
				((S_AXI_WVALID)(s_axi_wvalid))
				((S_AXI_WREADY)(s_axi_wready))
				((S_AXI_BRESP)(s_axi_bresp))
				((S_AXI_BVALID)(s_axi_bvalid))
				((S_AXI_BREADY)(s_axi_bready))
				((S_AXI_ARADDR)(s_axi_araddr))
				((S_AXI_ARVALID)(s_axi_arvalid))
				((S_AXI_ARREADY)(s_axi_arready))
				((S_AXI_RDATA)(s_axi_rdata))
				((S_AXI_RRESP)(s_axi_rresp))
				((S_AXI_RVALID)(s_axi_rvalid))
				((S_AXI_RREADY)(s_axi_rready))
				((Bus2IP_Clk)(bus2ip_clk))
				((Bus2IP_Resetn)(bus2ip_reset_int))
				((Bus2IP_Addr)(_open))
				((Bus2IP_RNW)(_open))
				((Bus2IP_BE)(bus2ip_be_int))
				((Bus2IP_CS)(_open))
				((Bus2IP_RdCE)(bus2ip_rdce_int))
				((Bus2IP_WrCE)(bus2ip_wrce_int))
				((Bus2IP_Data)(bus2ip_data_int))
				((IP2Bus_Data)(ip2bus_data_int))
				((IP2Bus_WrAck)(ip2bus_wrack_int))
				((IP2Bus_RdAck)(ip2bus_rdack_int))
				((IP2Bus_Error)(ip2bus_error_int))
			)
		)
		(_inst QSPI_CORE_INTERFACE_I 0 35555(_ent . qspi_core_interface)
			(_gen
				((C_FAMILY)(_code 78))
				((C_SUB_FAMILY)(_code 79))
				((C_SELECT_XPM)(_code 80))
				((C_UC_FAMILY)(_code 81))
				((C_S_AXI_DATA_WIDTH)(_code 82))
				((Async_Clk)(_code 83))
				((C_NUM_CE_SIGNALS)(_code 84))
				((C_FIFO_DEPTH)(_code 85))
				((C_SCK_RATIO)(_code 86))
				((C_NUM_SS_BITS)(_code 87))
				((C_NUM_TRANSFER_BITS)(_code 88))
				((C_SPI_MODE)(_code 89))
				((C_USE_STARTUP)(_code 90))
				((C_SPI_MEMORY)(_code 91))
				((C_SHARED_STARTUP)(_code 92))
				((C_TYPE_OF_AXI4_INTERFACE)(_code 93))
				((C_FIFO_EXIST)(_code 94))
				((C_SPI_NUM_BITS_REG)(_code 95))
				((C_OCCUPANCY_NUM_BITS)(_code 96))
				((C_IP_INTR_MODE_ARRAY)(_code 97))
				((C_SPICR_REG_WIDTH)(_code 98))
				((C_SPISR_REG_WIDTH)(_code 99))
				((C_LSB_STUP)(_code 100))
				((C_DUAL_MODE)(_code 101))
				((C_NEW_SEQ_EN)(_code 102))
				((C_STARTUP_EXT)(_code 103))
			)
			(_port
				((EXT_SPI_CLK)(ext_spi_clk))
				((Bus2IP_Clk)(bus2ip_clk))
				((Bus2IP_Reset)(bus2ip_reset_ipif_inverted))
				((Bus2IP_BE)(bus2ip_be_int))
				((Bus2IP_RdCE)(bus2ip_rdce_int))
				((Bus2IP_WrCE)(bus2ip_wrce_int))
				((Bus2IP_Data)(bus2ip_data_int))
				((IP2Bus_Data)(ip2bus_data_int))
				((IP2Bus_WrAck)(ip2bus_wrack_int))
				((IP2Bus_RdAck)(ip2bus_rdack_int))
				((IP2Bus_Error)(ip2bus_error_int))
				((burst_tr)(burst_tr_int))
				((rready)(_code 104))
				((WVALID)(_code 105))
				((WREADY)(_code 106))
				((TX_Fifo_full_indication)(TX_Fifo_full_indication))
				((SCK_I)(sck_i))
				((SCK_O)(sck_o))
				((SCK_T)(sck_t))
				((IO0_I)(io0_i_sync))
				((IO0_O)(io0_o))
				((IO0_T)(io0_t))
				((IO1_I)(io1_i_sync))
				((IO1_O)(io1_o))
				((IO1_T)(io1_t))
				((IO2_I)(io2_i_sync))
				((IO2_O)(io2_o))
				((IO2_T)(io2_t))
				((IO3_I)(io3_i_sync))
				((IO3_O)(io3_o))
				((IO3_T)(io3_t))
				((SPISEL)(spisel))
				((SS_I)(ss_i))
				((SS_O)(ss_o))
				((SS_T)(ss_t))
				((IP2INTC_Irpt)(ip2intc_irpt))
				((cfgclk)(cfgclk))
				((cfgmclk)(cfgmclk))
				((eos)(eos))
				((preq)(preq))
				((di)(startup_di))
				((dts)(startup_dts))
				((do)(startup_do))
				((clk)(clk))
				((gsr)(gsr))
				((gts)(gts))
				((keyclearb)(keyclearb))
				((pack)(pack))
				((usrcclkts)(usrcclkts))
				((usrdoneo)(usrdoneo))
				((usrdonets)(usrdonets))
			)
		)
		(_object
			(_prcs
				(REG_RST_FRM_IPIF(_arch 39 0 35544(_prcs(_trgt(103))(_sens(1)(102))(_dssslsensitivity 1))))
				(line__35670(_arch 40 0 35670(_assignment(_alias((burst_tr_int)(_string \"0"\)))(_trgt(126)))))
			)
		)
	)
	(_generate QSPI_ENHANCED_MD_GEN 0 35674(_if 107)
		(_inst QSPI_ENHANCED_MD_IPIF_I 0 35679(_ent . axi_qspi_enhanced_mode)
			(_gen
				((C_FAMILY)(_code 108))
				((C_SUB_FAMILY)(_code 109))
				((C_FIFO_DEPTH)(_code 110))
				((C_SCK_RATIO)(_code 111))
				((C_NUM_SS_BITS)(_code 112))
				((C_NUM_TRANSFER_BITS)(_code 113))
				((C_SPI_MODE)(_code 114))
				((C_USE_STARTUP)(_code 115))
				((C_SPI_MEMORY)(_code 116))
				((C_S_AXI4_ADDR_WIDTH)(_code 117))
				((C_S_AXI4_DATA_WIDTH)(_code 118))
				((C_S_AXI4_ID_WIDTH)(_code 119))
				((C_ARD_ADDR_RANGE_ARRAY)(_code 120))
				((C_ARD_NUM_CE_ARRAY)(_code 121))
				((C_S_AXI_SPI_MIN_SIZE)(_code 122))
				((C_SPI_MEM_ADDR_BITS)(_code 123))
			)
			(_port
				((EXT_SPI_CLK)(ext_spi_clk))
				((S_AXI4_ACLK)(s_axi4_aclk))
				((S_AXI4_ARESETN)(s_axi4_aresetn))
				((S_AXI4_AWID)(s_axi4_awid))
				((S_AXI4_AWADDR)(s_axi4_awaddr))
				((S_AXI4_AWLEN)(s_axi4_awlen))
				((S_AXI4_AWSIZE)(s_axi4_awsize))
				((S_AXI4_AWBURST)(s_axi4_awburst))
				((S_AXI4_AWLOCK)(s_axi4_awlock))
				((S_AXI4_AWCACHE)(s_axi4_awcache))
				((S_AXI4_AWPROT)(s_axi4_awprot))
				((S_AXI4_AWVALID)(s_axi4_awvalid))
				((S_AXI4_AWREADY)(s_axi4_awready))
				((S_AXI4_WDATA)(s_axi4_wdata))
				((S_AXI4_WSTRB)(s_axi4_wstrb))
				((S_AXI4_WLAST)(s_axi4_wlast))
				((S_AXI4_WVALID)(s_axi4_wvalid))
				((S_AXI4_WREADY)(WREADY))
				((S_AXI4_BID)(s_axi4_bid))
				((S_AXI4_BRESP)(s_axi4_bresp))
				((S_AXI4_BVALID)(s_axi4_bvalid))
				((S_AXI4_BREADY)(s_axi4_bready))
				((S_AXI4_ARID)(s_axi4_arid))
				((S_AXI4_ARADDR)(s_axi4_araddr))
				((S_AXI4_ARLEN)(s_axi4_arlen))
				((S_AXI4_ARSIZE)(s_axi4_arsize))
				((S_AXI4_ARBURST)(s_axi4_arburst))
				((S_AXI4_ARLOCK)(s_axi4_arlock))
				((S_AXI4_ARCACHE)(s_axi4_arcache))
				((S_AXI4_ARPROT)(s_axi4_arprot))
				((S_AXI4_ARVALID)(s_axi4_arvalid))
				((S_AXI4_ARREADY)(s_axi4_arready))
				((S_AXI4_RID)(s_axi4_rid))
				((S_AXI4_RDATA)(s_axi4_rdata))
				((S_AXI4_RRESP)(s_axi4_rresp))
				((S_AXI4_RLAST)(s_axi4_rlast))
				((S_AXI4_RVALID)(s_axi4_rvalid))
				((S_AXI4_RREADY)(s_axi4_rready))
				((Bus2IP_Clk)(bus2ip_clk))
				((Bus2IP_Reset)(bus2ip_reset_ipif_inverted))
				((Bus2IP_RNW)(_open))
				((Bus2IP_BE)(bus2ip_be_int))
				((Bus2IP_CS)(_open))
				((Bus2IP_RdCE)(bus2ip_rdce_int))
				((Bus2IP_WrCE)(bus2ip_wrce_int))
				((Bus2IP_Data)(bus2ip_data_int))
				((IP2Bus_Data)(ip2bus_data_int))
				((IP2Bus_WrAck)(ip2bus_wrack_int))
				((IP2Bus_RdAck)(ip2bus_rdack_int))
				((IP2Bus_Error)(ip2bus_error_int))
				((TX_Fifo_full_indication)(TX_Fifo_full_indication))
				((burst_tr)(burst_tr_int))
				((rready)(rready_int))
			)
		)
		(_inst QSPI_CORE_INTERFACE_I 0 35800(_ent . qspi_core_interface)
			(_gen
				((C_FAMILY)(_code 124))
				((C_SUB_FAMILY)(_code 125))
				((C_SELECT_XPM)(_code 126))
				((C_UC_FAMILY)(_code 127))
				((C_S_AXI_DATA_WIDTH)(_code 128))
				((Async_Clk)(_code 129))
				((C_NUM_CE_SIGNALS)(_code 130))
				((C_FIFO_DEPTH)(_code 131))
				((C_SCK_RATIO)(_code 132))
				((C_NUM_SS_BITS)(_code 133))
				((C_NUM_TRANSFER_BITS)(_code 134))
				((C_SPI_MODE)(_code 135))
				((C_USE_STARTUP)(_code 136))
				((C_SPI_MEMORY)(_code 137))
				((C_SHARED_STARTUP)(_code 138))
				((C_TYPE_OF_AXI4_INTERFACE)(_code 139))
				((C_FIFO_EXIST)(_code 140))
				((C_SPI_NUM_BITS_REG)(_code 141))
				((C_OCCUPANCY_NUM_BITS)(_code 142))
				((C_IP_INTR_MODE_ARRAY)(_code 143))
				((C_SPICR_REG_WIDTH)(_code 144))
				((C_SPISR_REG_WIDTH)(_code 145))
				((C_LSB_STUP)(_code 146))
				((C_DUAL_MODE)(_code 147))
				((C_NEW_SEQ_EN)(_code 148))
				((C_STARTUP_EXT)(_code 149))
			)
			(_port
				((EXT_SPI_CLK)(EXT_SPI_CLK))
				((Bus2IP_Clk)(bus2ip_clk))
				((Bus2IP_Reset)(bus2ip_reset_ipif_inverted))
				((Bus2IP_BE)(bus2ip_be_int))
				((Bus2IP_RdCE)(bus2ip_rdce_int))
				((Bus2IP_WrCE)(bus2ip_wrce_int))
				((Bus2IP_Data)(bus2ip_data_int))
				((IP2Bus_Data)(ip2bus_data_int))
				((IP2Bus_WrAck)(ip2bus_wrack_int))
				((IP2Bus_RdAck)(ip2bus_rdack_int))
				((IP2Bus_Error)(ip2bus_error_int))
				((burst_tr)(burst_tr_int))
				((rready)(rready_int))
				((WVALID)(S_AXI4_WVALID))
				((WREADY)(WREADY))
				((TX_Fifo_full_indication)(TX_Fifo_full_indication))
				((SCK_I)(sck_i))
				((SCK_O)(sck_o))
				((SCK_T)(sck_t))
				((IO0_I)(io0_i_sync))
				((IO0_O)(io0_o))
				((IO0_T)(io0_t))
				((IO1_I)(io1_i_sync))
				((IO1_O)(io1_o))
				((IO1_T)(io1_t))
				((IO2_I)(io2_i_sync))
				((IO2_O)(io2_o))
				((IO2_T)(io2_t))
				((IO3_I)(io3_i_sync))
				((IO3_O)(io3_o))
				((IO3_T)(io3_t))
				((SPISEL)(spisel))
				((SS_I)(ss_i))
				((SS_O)(ss_o))
				((SS_T)(ss_t))
				((IP2INTC_Irpt)(ip2intc_irpt))
				((cfgclk)(cfgclk))
				((cfgmclk)(cfgmclk))
				((eos)(eos))
				((preq)(preq))
				((di)(startup_di))
				((dts)(startup_dts))
				((do)(startup_do))
				((clk)(clk))
				((gsr)(gsr))
				((gts)(gts))
				((keyclearb)(keyclearb))
				((pack)(pack))
				((usrcclkts)(usrcclkts))
				((usrdoneo)(usrdoneo))
				((usrdonets)(usrdonets))
			)
		)
		(_object
			(_prcs
				(line__35798(_arch 41 0 35798(_assignment(_alias((s_axi4_wready)(WREADY)))(_simpleassign BUF)(_trgt(36))(_sens(138)))))
			)
		)
	)
	(_generate XIP_MODE_GEN 0 35922(_if 150)
		(_inst AXI_LITE_IPIF_I 0 35971(_ent axi_lite_ipif_v3_0_4 axi_lite_ipif)
			(_gen
				((C_S_AXI_DATA_WIDTH)(_code 151))
				((C_S_AXI_ADDR_WIDTH)(_code 152))
				((C_S_AXI_MIN_SIZE)(_code 153))
				((C_USE_WSTRB)(_code 154))
				((C_DPHASE_TIMEOUT)(_code 155))
				((C_ARD_ADDR_RANGE_ARRAY)(_code 156))
				((C_ARD_NUM_CE_ARRAY)(_code 157))
				((C_FAMILY)(_code 158))
			)
			(_port
				((S_AXI_ACLK)(s_axi_aclk))
				((S_AXI_ARESETN)(s_axi_aresetn))
				((S_AXI_AWADDR)(s_axi_awaddr))
				((S_AXI_AWVALID)(s_axi_awvalid))
				((S_AXI_AWREADY)(s_axi_awready))
				((S_AXI_WDATA)(s_axi_wdata))
				((S_AXI_WSTRB)(s_axi_wstrb))
				((S_AXI_WVALID)(s_axi_wvalid))
				((S_AXI_WREADY)(s_axi_wready))
				((S_AXI_BRESP)(s_axi_bresp))
				((S_AXI_BVALID)(s_axi_bvalid))
				((S_AXI_BREADY)(s_axi_bready))
				((S_AXI_ARADDR)(s_axi_araddr))
				((S_AXI_ARVALID)(s_axi_arvalid))
				((S_AXI_ARREADY)(s_axi_arready))
				((S_AXI_RDATA)(s_axi_rdata))
				((S_AXI_RRESP)(s_axi_rresp))
				((S_AXI_RVALID)(s_axi_rvalid))
				((S_AXI_RREADY)(s_axi_rready))
				((Bus2IP_Clk)(bus2ip_clk_int))
				((Bus2IP_Resetn)(bus2ip_reset_int))
				((Bus2IP_Addr)(_open))
				((Bus2IP_RNW)(_open))
				((Bus2IP_BE)(_open))
				((Bus2IP_CS)(_open))
				((Bus2IP_RdCE)(bus2ip_xip_rdce_int))
				((Bus2IP_WrCE)(bus2ip_xip_wrce_int))
				((Bus2IP_Data)(bus2ip_data_int))
				((IP2Bus_Data)(ip2bus_data_int))
				((IP2Bus_WrAck)(ip2bus_wrack_int))
				((IP2Bus_RdAck)(ip2bus_rdack_int))
				((IP2Bus_Error)(ip2bus_error_int))
			)
		)
		(_inst XIP_CR_I 0 36042(_ent . xip_cntrl_reg)
			(_gen
				((C_S_AXI_DATA_WIDTH)(_code 159))
				((C_XIP_SPICR_REG_WIDTH)(_code 160))
				((C_SPI_MODE)(_code 161))
			)
			(_port
				((Bus2IP_Clk)(S_AXI_ACLK))
				((Soft_Reset_op)(bus2ip_reset_ipif_inverted))
				((Bus2IP_XIPCR_WrCE)(bus2ip_xip_wrce_int(0)))
				((Bus2IP_XIPCR_RdCE)(bus2ip_xip_rdce_int(0)))
				((Bus2IP_XIPCR_data)(bus2ip_data_int))
				((ip2Bus_RdAck_core)(ip2Bus_RdAck_core_reg_d2))
				((ip2Bus_WrAck_core)(ip2Bus_WrAck_core_reg))
				((XIPCR_1_CPOL)(XIPCR_1_CPOL_int))
				((XIPCR_0_CPHA)(XIPCR_0_CPHA_int))
				((IP2Bus_XIPCR_Data)(IP2Bus_XIPCR_Data_int))
				((TO_XIPSR_CPHA_CPOL_ERR)(TO_XIPSR_CPHA_CPOL_ERR_int))
			)
		)
		(_inst XIP_SR_I 0 36124(_ent . xip_status_reg)
			(_gen
				((C_S_AXI_DATA_WIDTH)(_code 162))
				((C_XIP_SPISR_REG_WIDTH)(_code 163))
			)
			(_port
				((Bus2IP_Clk)(S_AXI_ACLK))
				((Soft_Reset_op)(bus2ip_reset_ipif_inverted))
				((XIPSR_AXI_TR_ERR)(TO_XIPSR_AXI_TR_ERR_int))
				((XIPSR_CPHA_CPOL_ERR)(TO_XIPSR_CPHA_CPOL_ERR_int))
				((XIPSR_MST_MODF_ERR)(TO_XIPSR_mst_modf_err_int))
				((XIPSR_AXI_RX_FULL)(TO_XIPSR_axi_rx_full_int))
				((XIPSR_AXI_RX_EMPTY)(TO_XIPSR_axi_rx_empty_int))
				((Bus2IP_XIPSR_WrCE)(bus2ip_xip_wrce_int(1)))
				((Bus2IP_XIPSR_RdCE)(bus2ip_xip_rdce_int(1)))
				((IP2Bus_XIPSR_Data)(IP2Bus_XIPSR_Data_int))
				((ip2Bus_RdAck)(ip2Bus_RdAck_core_reg_d3))
			)
		)
		(_inst RESET_SYNC_AXI_SPI_CLK_INST 0 36157(_ent . reset_sync_module)
			(_port
				((EXT_SPI_CLK)(EXT_SPI_CLK))
				((Soft_Reset_frm_axi)(bus2ip_reset_ipif4_inverted))
				((Rst_to_spi)(Rst_to_spi_int))
			)
		)
		(_inst AXI_QSPI_XIP_I 0 36164(_ent . axi_qspi_xip_if)
			(_gen
				((C_FAMILY)(_code 164))
				((Async_Clk)(_code 165))
				((C_SUB_FAMILY)(_code 166))
				((C_SPI_MEM_ADDR_BITS)(_code 167))
				((C_SCK_RATIO)(_code 168))
				((C_NUM_SS_BITS)(_code 169))
				((C_NUM_TRANSFER_BITS)(_code 170))
				((C_SPI_MODE)(_code 171))
				((C_USE_STARTUP)(_code 172))
				((C_STARTUP_EXT)(_code 173))
				((C_SPI_MEMORY)(_code 174))
				((C_S_AXI4_ADDR_WIDTH)(_code 175))
				((C_S_AXI4_DATA_WIDTH)(_code 176))
				((C_S_AXI4_ID_WIDTH)(_code 177))
				((C_XIP_FULL_ARD_ADDR_RANGE_ARRAY)(_code 178))
				((C_XIP_FULL_ARD_NUM_CE_ARRAY)(_code 179))
			)
			(_port
				((EXT_SPI_CLK)(ext_spi_clk))
				((S_AXI4_ACLK)(s_axi4_aclk))
				((Rst_to_spi)(Rst_to_spi_int))
				((S_AXI4_ARESET)(bus2ip_reset_ipif4_inverted))
				((S_AXI_ACLK)(s_axi_aclk))
				((S_AXI_ARESETN)(bus2ip_reset_ipif_inverted))
				((S_AXI4_AWID)(s_axi4_awid))
				((S_AXI4_AWADDR)(s_axi4_awaddr))
				((S_AXI4_AWLEN)(s_axi4_awlen))
				((S_AXI4_AWSIZE)(s_axi4_awsize))
				((S_AXI4_AWBURST)(s_axi4_awburst))
				((S_AXI4_AWLOCK)(s_axi4_awlock))
				((S_AXI4_AWCACHE)(s_axi4_awcache))
				((S_AXI4_AWPROT)(s_axi4_awprot))
				((S_AXI4_AWVALID)(s_axi4_awvalid))
				((S_AXI4_AWREADY)(s_axi4_awready))
				((S_AXI4_WDATA)(s_axi4_wdata))
				((S_AXI4_WSTRB)(s_axi4_wstrb))
				((S_AXI4_WLAST)(s_axi4_wlast))
				((S_AXI4_WVALID)(s_axi4_wvalid))
				((S_AXI4_WREADY)(s_axi4_wready))
				((S_AXI4_BID)(s_axi4_bid))
				((S_AXI4_BRESP)(s_axi4_bresp))
				((S_AXI4_BVALID)(s_axi4_bvalid))
				((S_AXI4_BREADY)(s_axi4_bready))
				((S_AXI4_ARID)(s_axi4_arid))
				((S_AXI4_ARADDR)(s_axi4_araddr))
				((S_AXI4_ARLEN)(s_axi4_arlen))
				((S_AXI4_ARSIZE)(s_axi4_arsize))
				((S_AXI4_ARBURST)(s_axi4_arburst))
				((S_AXI4_ARLOCK)(s_axi4_arlock))
				((S_AXI4_ARCACHE)(s_axi4_arcache))
				((S_AXI4_ARPROT)(s_axi4_arprot))
				((S_AXI4_ARVALID)(s_axi4_arvalid))
				((S_AXI4_ARREADY)(s_axi4_arready))
				((S_AXI4_RID)(s_axi4_rid))
				((S_AXI4_RDATA)(s_axi4_rdata))
				((S_AXI4_RRESP)(s_axi4_rresp))
				((S_AXI4_RLAST)(s_axi4_rlast))
				((S_AXI4_RVALID)(s_axi4_rvalid))
				((S_AXI4_RREADY)(s_axi4_rready))
				((XIPSR_CPHA_CPOL_ERR)(TO_XIPSR_CPHA_CPOL_ERR_int))
				((TO_XIPSR_trans_error)(TO_XIPSR_AXI_TR_ERR_int))
				((TO_XIPSR_mst_modf_err)(TO_XIPSR_mst_modf_err_int))
				((TO_XIPSR_axi_rx_full)(TO_XIPSR_axi_rx_full_int))
				((TO_XIPSR_axi_rx_empty)(TO_XIPSR_axi_rx_empty_int))
				((XIPCR_1_CPOL)(XIPCR_1_CPOL_int))
				((XIPCR_0_CPHA)(XIPCR_0_CPHA_int))
				((IO0_I)(io0_i_sync_int))
				((IO0_O)(io0_o_int))
				((IO0_T)(io0_t_int))
				((IO1_I)(io1_i_sync_int))
				((IO1_O)(io1_o_int))
				((IO1_T)(io1_t_int))
				((IO2_I)(io2_i_sync_int))
				((IO2_O)(io2_o_int))
				((IO2_T)(io2_t_int))
				((IO3_I)(io3_i_sync_int))
				((IO3_O)(io3_o_int))
				((IO3_T)(io3_t_int))
				((SPISEL)(spisel))
				((SCK_I)(sck_i))
				((SCK_O_reg)(SCK_O_int))
				((SCK_T)(sck_t))
				((SS_I)(ss_i_int))
				((SS_O)(ss_o_int))
				((SS_T)(ss_t_int))
			)
		)
		(_generate SCK_MISO_NO_STARTUP_USED 0 36312(_if 180)
			(_object
				(_prcs
					(line__36316(_arch 51 0 36316(_assignment(_alias((SCK_O)(SCK_O_int)))(_simpleassign BUF)(_trgt(71))(_sens(166)))))
					(line__36317(_arch 52 0 36317(_assignment(_alias((MISO_I_int)(io1_i_sync)))(_simpleassign BUF)(_trgt(165))(_sens(107)))))
				)
			)
		)
		(_generate SCK_MISO_STARTUP_USED 0 36322(_if 181)
			(_inst QSPI_STARTUP_BLOCK_I 0 36326(_ent . qspi_startup_block)
				(_gen
					((C_SUB_FAMILY)(_code 182))
					((C_USE_STARTUP)(_code 183))
					((C_SHARED_STARTUP)(_code 184))
					((C_SPI_MODE)(_code 185))
				)
				(_port
					((SCK_O)(SCK_O_int))
					((IO1_I_startup)(io1_i_sync))
					((IO1_Int)(MISO_I_int))
					((Bus2IP_Clk)(Bus2IP_Clk))
					((reset2ip_reset)(bus2ip_reset_ipif4_inverted))
					((CFGCLK)(cfgclk))
					((CFGMCLK)(cfgmclk))
					((EOS)(eos))
					((PREQ)(preq))
					((DI)(di_int))
					((DO)(do_int))
					((DTS)(dts_int))
					((FCSBO)(fcsbo_int))
					((FCSBTS)(fcsbts_int))
					((CLK)(clk))
					((GSR)(gsr))
					((GTS)(gts))
					((KEYCLEARB)(keyclearb))
					((PACK)(pack))
					((USRCCLKTS)(usrcclkts))
					((USRDONEO)(usrdoneo))
					((USRDONETS)(usrdonets))
				)
			)
		)
		(_object
			(_cnst(_int XIPCR -9 0 35924(_arch((i 0)))))
			(_cnst(_int XIPSR -9 0 35925(_arch((i 1)))))
			(_sig(_int bus2ip_reset_int -3 0 35927(_arch(_uni))))
			(_sig(_int bus2ip_clk_int -3 0 35928(_arch(_uni))))
			(_type(_int ~NATURAL~range~C_S_AXI_DATA_WIDTH-1~downto~0~13 0 35930(_scalar (_dto c 186 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13 0 35930(_array -3((_dto c 187 i 0)))))
			(_sig(_int bus2ip_data_int 58 0 35930(_arch(_uni))))
			(_sig(_int ip2bus_data_int 58 0 35931(_arch(_uni))))
			(_sig(_int ip2bus_wrack_int -3 0 35932(_arch(_uni))))
			(_sig(_int ip2bus_rdack_int -3 0 35933(_arch(_uni))))
			(_sig(_int ip2bus_error_int -3 0 35934(_arch(_uni))))
			(_sig(_int bus2ip_reset_ipif_inverted -3 0 35935(_arch(_uni))))
			(_sig(_int IP2Bus_XIPCR_WrAck -3 0 35936(_arch(_uni))))
			(_sig(_int IP2Bus_XIPCR_RdAck -3 0 35937(_arch(_uni))))
			(_sig(_int XIPCR_1_CPOL_int -3 0 35938(_arch(_uni))))
			(_sig(_int XIPCR_0_CPHA_int -3 0 35939(_arch(_uni))))
			(_type(_int ~NATURAL~range~{C_XIP_SPICR_REG_WIDTH-1}~downto~0~13 0 35940(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{{C_XIP_SPICR_REG_WIDTH-1}~downto~0}~13 0 35940(_array -3((_dto i 1 i 0)))))
			(_sig(_int IP2Bus_XIPCR_Data_int 60 0 35940(_arch(_uni))))
			(_type(_int ~NATURAL~range~{C_XIP_SPISR_REG_WIDTH-1}~downto~0~13 0 35941(_scalar (_dto i 4 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{{C_XIP_SPISR_REG_WIDTH-1}~downto~0}~13 0 35941(_array -3((_dto i 4 i 0)))))
			(_sig(_int IP2Bus_XIPSR_Data_int 62 0 35941(_arch(_uni))))
			(_sig(_int TO_XIPSR_AXI_TR_ERR_int -3 0 35942(_arch(_uni))))
			(_sig(_int TO_XIPSR_mst_modf_err_int -3 0 35943(_arch(_uni))))
			(_sig(_int TO_XIPSR_axi_rx_full_int -3 0 35944(_arch(_uni))))
			(_sig(_int TO_XIPSR_axi_rx_empty_int -3 0 35945(_arch(_uni))))
			(_sig(_int xipsr_cpha_cpol_err_int -3 0 35947(_arch(_uni))))
			(_sig(_int xipsr_cmd_err_int -3 0 35948(_arch(_uni))))
			(_sig(_int ip2bus_xipsr_wrack -3 0 35949(_arch(_uni))))
			(_sig(_int ip2bus_xipsr_rdack -3 0 35950(_arch(_uni))))
			(_sig(_int xipsr_axi_tr_err_int -3 0 35953(_arch(_uni))))
			(_sig(_int xipsr_axi_tr_done_int -3 0 35954(_arch(_uni))))
			(_sig(_int ip2bus_xipsr_rdack_int -3 0 35955(_arch(_uni))))
			(_sig(_int ip2bus_xipsr_wrack_int -3 0 35956(_arch(_uni))))
			(_sig(_int MISO_I_int -3 0 35957(_arch(_uni))))
			(_sig(_int SCK_O_int -3 0 35958(_arch(_uni))))
			(_sig(_int TO_XIPSR_trans_error_int -3 0 35959(_arch(_uni))))
			(_sig(_int TO_XIPSR_CPHA_CPOL_ERR_int -3 0 35960(_arch(_uni))))
			(_sig(_int ip2bus_wrack_core_reg_d1 -3 0 35961(_arch(_uni))))
			(_sig(_int ip2bus_wrack_core_reg -3 0 35962(_arch(_uni))))
			(_sig(_int ip2bus_rdack_core_reg_d1 -3 0 35963(_arch(_uni))))
			(_sig(_int ip2bus_rdack_core_reg_d2 -3 0 35964(_arch(_uni))))
			(_sig(_int ip2Bus_RdAck_core_reg_d3 -3 0 35965(_arch(_uni))))
			(_sig(_int Rst_to_spi_int -3 0 35966(_arch(_uni))))
			(_prcs
				(line__36030(_arch 42 0 36030(_assignment(_alias((ip2bus_error_int)(_string \"0"\)))(_trgt(145)))))
				(REG_RST_FRM_IPIF(_arch 43 0 36035(_prcs(_trgt(146))(_sens(1)(2))(_dssslsensitivity 1))))
				(REG_WR_ACK_P(_arch 44 0 36069(_prcs(_trgt(169)(170))(_sens(1)(105(1))(105(0))(146)(169))(_dssslsensitivity 1))))
				(line__36086(_arch 45 0 36086(_assignment(_alias((ip2bus_wrack_int)(ip2Bus_WrAck_core_reg)))(_simpleassign BUF)(_trgt(143))(_sens(170)))))
				(REG_RD_ACK_P(_arch 46 0 36089(_prcs(_trgt(171)(172)(173))(_sens(1)(104(1))(104(0))(146)(171)(172))(_dssslsensitivity 1))))
				(line__36108(_arch 47 0 36108(_assignment(_alias((ip2bus_rdack_int)(ip2Bus_RdAck_core_reg_d3)))(_simpleassign BUF)(_trgt(144))(_sens(173)))))
				(REG_IP2BUS_DATA_P(_arch 48 0 36110(_prcs(_trgt(142))(_sens(1)(146)(151)(152))(_dssslsensitivity 1)(_read(172)))))
				(REG_RST4_FRM_IPIF(_arch 49 0 36150(_prcs(_trgt(128))(_sens(3)(4))(_dssslsensitivity 1))))
				(line__36308(_arch 50 0 36308(_assignment(_alias((IP2INTC_Irpt)(_string \"0"\)))(_trgt(88)))))
			)
		)
	)
	(_object
		(_gen(_int Async_Clk -1 0 34733 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 34735(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 34735(_ent gms(_string \"virtex7"\))))
		(_gen(_int C_SELECT_XPM -1 0 34736 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~121 0 34737(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_SUB_FAMILY 1 0 34737(_ent(_string \"virtex7"\))))
		(_type(_int ~STRING~122 0 34738(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_INSTANCE 2 0 34738(_ent(_string \"axi_quad_spi_inst"\))))
		(_gen(_int C_SPI_MEM_ADDR_BITS -1 0 34740 \24\ (_ent gms((i 24)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 34741(_scalar (_to i 0 i 1))))
		(_gen(_int C_TYPE_OF_AXI4_INTERFACE 3 0 34741 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 34742(_scalar (_to i 0 i 1))))
		(_gen(_int C_XIP_MODE 4 0 34742 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 34743(_scalar (_to i 0 i 1))))
		(_gen(_int C_UC_FAMILY 5 0 34743 \0\ (_ent gms((i 0)))))
		(_gen(_int C_FIFO_DEPTH -1 0 34746 \256\ (_ent((i 256)))))
		(_gen(_int C_SCK_RATIO -1 0 34747 \16\ (_ent((i 16)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 34748(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_SS_BITS 6 0 34748 \1\ (_ent gms((i 1)))))
		(_gen(_int C_NUM_TRANSFER_BITS -1 0 34749 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 34751(_scalar (_to i 0 i 2))))
		(_gen(_int C_SPI_MODE 7 0 34751 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 34755(_scalar (_to i 0 i 1))))
		(_gen(_int C_USE_STARTUP 8 0 34755 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~4~12 0 34756(_scalar (_to i 0 i 4))))
		(_gen(_int C_SPI_MEMORY 9 0 34756 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~7~to~7~12 0 34766(_scalar (_to i 7 i 7))))
		(_gen(_int C_S_AXI_ADDR_WIDTH 10 0 34766 \7\ (_ent((i 7)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 34767(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_DATA_WIDTH 11 0 34767 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI4_ADDR_WIDTH -1 0 34773(_ent)))
		(_type(_int ~INTEGER~range~32~to~32~126 0 34774(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI4_DATA_WIDTH 12 0 34774 \32\ (_ent((i 32)))))
		(_type(_int ~INTEGER~range~1~to~32~127 0 34775(_scalar (_to i 1 i 32))))
		(_gen(_int C_S_AXI4_ID_WIDTH 13 0 34775 \4\ (_ent gms((i 4)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 34776(_scalar (_to i 0 i 1))))
		(_gen(_int C_SHARED_STARTUP 14 0 34776 \0\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 34779(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI4_BASEADDR 15 0 34779(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~129 0 34780(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI4_HIGHADDR 16 0 34780(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~INTEGER~range~0~to~1~1210 0 34782(_scalar (_to i 0 i 1))))
		(_gen(_int C_LSB_STUP 17 0 34782 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1211 0 34783(_scalar (_to i 0 i 1))))
		(_gen(_int C_DUAL_MODE 18 0 34783 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1212 0 34784(_scalar (_to i 0 i 1))))
		(_gen(_int C_NEW_SEQ_EN 19 0 34784 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 34785(_scalar (_to i 0 i 1))))
		(_gen(_int C_STARTUP_EXT 20 0 34785 \0\ (_ent((i 0)))))
		(_port(_int ext_spi_clk -3 0 34789(_ent(_in))))
		(_port(_int s_axi_aclk -3 0 34791(_ent(_in)(_event))))
		(_port(_int s_axi_aresetn -3 0 34792(_ent(_in))))
		(_port(_int s_axi4_aclk -3 0 34794(_ent(_in)(_event))))
		(_port(_int s_axi4_aresetn -3 0 34795(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34803(_array -3((_dto i 6 i 0)))))
		(_port(_int s_axi_awaddr 21 0 34803(_ent(_in))))
		(_port(_int s_axi_awvalid -3 0 34804(_ent(_in))))
		(_port(_int s_axi_awready -3 0 34805(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34809(_array -3((_dto i 31 i 0)))))
		(_port(_int s_axi_wdata 22 0 34809(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34810(_array -3((_dto i 3 i 0)))))
		(_port(_int s_axi_wstrb 23 0 34810(_ent(_in))))
		(_port(_int s_axi_wvalid -3 0 34811(_ent(_in))))
		(_port(_int s_axi_wready -3 0 34812(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34816(_array -3((_dto i 1 i 0)))))
		(_port(_int s_axi_bresp 24 0 34816(_ent(_out))))
		(_port(_int s_axi_bvalid -3 0 34817(_ent(_out))))
		(_port(_int s_axi_bready -3 0 34818(_ent(_in))))
		(_port(_int s_axi_araddr 21 0 34822(_ent(_in))))
		(_port(_int s_axi_arvalid -3 0 34823(_ent(_in))))
		(_port(_int s_axi_arready -3 0 34824(_ent(_out))))
		(_port(_int s_axi_rdata 22 0 34828(_ent(_out))))
		(_port(_int s_axi_rresp 24 0 34829(_ent(_out))))
		(_port(_int s_axi_rvalid -3 0 34830(_ent(_out))))
		(_port(_int s_axi_rready -3 0 34831(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~12 0 34839(_array -3((_dto c 188 i 0)))))
		(_port(_int s_axi4_awid 25 0 34839(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_SPI_MEM_ADDR_BITS-1}~downto~0}~12 0 34840(_array -3((_dto c 189 i 0)))))
		(_port(_int s_axi4_awaddr 26 0 34840(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34841(_array -3((_dto i 7 i 0)))))
		(_port(_int s_axi4_awlen 27 0 34841(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34842(_array -3((_dto i 2 i 0)))))
		(_port(_int s_axi4_awsize 28 0 34842(_ent(_in))))
		(_port(_int s_axi4_awburst 24 0 34843(_ent(_in))))
		(_port(_int s_axi4_awlock -3 0 34844(_ent(_in))))
		(_port(_int s_axi4_awcache 23 0 34845(_ent(_in))))
		(_port(_int s_axi4_awprot 28 0 34846(_ent(_in))))
		(_port(_int s_axi4_awvalid -3 0 34847(_ent(_in))))
		(_port(_int s_axi4_awready -3 0 34848(_ent(_out))))
		(_port(_int s_axi4_wdata 22 0 34852(_ent(_in))))
		(_port(_int s_axi4_wstrb 23 0 34853(_ent(_in))))
		(_port(_int s_axi4_wlast -3 0 34854(_ent(_in))))
		(_port(_int s_axi4_wvalid -3 0 34855(_ent(_in))))
		(_port(_int s_axi4_wready -3 0 34856(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~1215 0 34860(_array -3((_dto c 190 i 0)))))
		(_port(_int s_axi4_bid 29 0 34860(_ent(_out))))
		(_port(_int s_axi4_bresp 24 0 34861(_ent(_out))))
		(_port(_int s_axi4_bvalid -3 0 34862(_ent(_out))))
		(_port(_int s_axi4_bready -3 0 34863(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~1217 0 34867(_array -3((_dto c 191 i 0)))))
		(_port(_int s_axi4_arid 30 0 34867(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_SPI_MEM_ADDR_BITS-1}~downto~0}~1219 0 34868(_array -3((_dto c 192 i 0)))))
		(_port(_int s_axi4_araddr 31 0 34868(_ent(_in))))
		(_port(_int s_axi4_arlen 27 0 34869(_ent(_in))))
		(_port(_int s_axi4_arsize 28 0 34870(_ent(_in))))
		(_port(_int s_axi4_arburst 24 0 34871(_ent(_in))))
		(_port(_int s_axi4_arlock -3 0 34872(_ent(_in))))
		(_port(_int s_axi4_arcache 23 0 34873(_ent(_in))))
		(_port(_int s_axi4_arprot 28 0 34874(_ent(_in))))
		(_port(_int s_axi4_arvalid -3 0 34875(_ent(_in))))
		(_port(_int s_axi4_arready -3 0 34876(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~1221 0 34880(_array -3((_dto c 193 i 0)))))
		(_port(_int s_axi4_rid 32 0 34880(_ent(_out))))
		(_port(_int s_axi4_rdata 22 0 34881(_ent(_out))))
		(_port(_int s_axi4_rresp 24 0 34882(_ent(_out))))
		(_port(_int s_axi4_rlast -3 0 34883(_ent(_out))))
		(_port(_int s_axi4_rvalid -3 0 34884(_ent(_out))))
		(_port(_int s_axi4_rready -3 0 34885(_ent(_in))))
		(_port(_int io0_i -3 0 34890(_ent(_in))))
		(_port(_int io0_o -3 0 34891(_ent(_out))))
		(_port(_int io0_t -3 0 34892(_ent(_out))))
		(_port(_int io1_i -3 0 34894(_ent(_in))))
		(_port(_int io1_o -3 0 34895(_ent(_out))))
		(_port(_int io1_t -3 0 34896(_ent(_out))))
		(_port(_int io2_i -3 0 34900(_ent(_in))))
		(_port(_int io2_o -3 0 34901(_ent(_out))))
		(_port(_int io2_t -3 0 34902(_ent(_out))))
		(_port(_int io3_i -3 0 34904(_ent(_in))))
		(_port(_int io3_o -3 0 34905(_ent(_out))))
		(_port(_int io3_t -3 0 34906(_ent(_out))))
		(_port(_int spisel -3 0 34910(_ent(_in))))
		(_port(_int sck_i -3 0 34912(_ent(_in))))
		(_port(_int sck_o -3 0 34913(_ent(_out))))
		(_port(_int sck_t -3 0 34914(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~C_LSB_STUP}~12 0 34916(_array -3((_range 194)))))
		(_port(_int ss_i 33 0 34916(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~C_LSB_STUP}~1223 0 34917(_array -3((_range 195)))))
		(_port(_int ss_o 34 0 34917(_ent(_out))))
		(_port(_int ss_t -3 0 34918(_ent(_out))))
		(_port(_int cfgclk -3 0 34923(_ent(_out))))
		(_port(_int cfgmclk -3 0 34924(_ent(_out))))
		(_port(_int eos -3 0 34925(_ent(_out))))
		(_port(_int preq -3 0 34926(_ent(_out))))
		(_port(_int clk -3 0 34927(_ent(_in))))
		(_port(_int gsr -3 0 34928(_ent(_in))))
		(_port(_int gts -3 0 34929(_ent(_in))))
		(_port(_int keyclearb -3 0 34930(_ent(_in))))
		(_port(_int usrcclkts -3 0 34931(_ent(_in))))
		(_port(_int usrdoneo -3 0 34932(_ent(_in))))
		(_port(_int usrdonets -3 0 34933(_ent(_in))))
		(_port(_int pack -3 0 34934(_ent(_in))))
		(_port(_int ip2intc_irpt -3 0 34938(_ent(_out))))
		(_cnst(_int C_FIFO_EXIST -1 0 35051(_arch gms(_code 196))))
		(_cnst(_int C_FIFO_DEPTH_UPDATED -1 0 35052(_arch gms(_code 197))))
		(_cnst(_int C_SPICR_REG_WIDTH -1 0 35055(_arch((i 10)))))
		(_cnst(_int C_SPISR_REG_WIDTH -1 0 35058(_arch((i 11)))))
		(_cnst(_int C_OCCUPANCY_NUM_BITS -1 0 35061(_arch gms(_code 198))))
		(_cnst(_int C_SPI_NUM_BITS_REG -1 0 35064(_arch((i 8)))))
		(_cnst(_int C_NUM_SPI_REGS -1 0 35066(_arch((i 8)))))
		(_cnst(_int C_IPISR_IPIER_BITS -1 0 35068(_arch((i 14)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 35074(_array -3((_dto i 31 i 0)))))
		(_cnst(_int C_S_AXI_SPI_MIN_SIZE 35 0 35074(_arch(_string \"00000000000000000000000001111100"\))))
		(_cnst(_int C_USE_WSTRB -1 0 35075(_arch((i 1)))))
		(_cnst(_int C_DPHASE_TIMEOUT -1 0 35076(_arch((i 20)))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~{C_IPISR_IPIER_BITS-1}}~13 0 35079(_array -1((_to i 0 i 13)))))
		(_cnst(_int IP_INTR_MODE_ARRAY 36 0 35079(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 35095(_array -3((_dto i 31 i 0)))))
		(_cnst(_int ZEROES 37 0 35095(_arch(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 35098(_array -3((_to i 0 i 31)))))
		(_cnst(_int C_IP_REG_ADDR_OFFSET 38 0 35098(_arch(_string \"00000000000000000000000001100000"\))))
		(_type(_int ~SLV64_ARRAY_TYPE~13 0 35101(_array -4((_to i 0 i 5)))))
		(_cnst(_int C_ARD_ADDR_RANGE_ARRAY 39 0 35101(_arch(((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000111111"\))((_string \"0000000000000000000000000000000000000000000000000000000001000000"\))((_string \"0000000000000000000000000000000000000000000000000000000001011100"\))((_string \"0000000000000000000000000000000000000000000000000000000001100000"\))((_string \"0000000000000000000000000000000000000000000000000000000001111000"\))))))
		(_type(_int ~SLV64_ARRAY_TYPE~133 0 35126(_array -4((_to i 0 i 5)))))
		(_cnst(_int C_ARD_ADDR_RANGE_ARRAY_AXI4_FULL 40 0 35126(_arch(((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000111111"\))((_string \"0000000000000000000000000000000000000000000000000000000001000000"\))((_string \"0000000000000000000000000000000000000000000000000000000001011100"\))((_string \"0000000000000000000000000000000000000000000000000000000001100000"\))((_string \"0000000000000000000000000000000000000000000000000000000001111000"\))))))
		(_type(_int ~INTEGER_ARRAY_TYPE~13 0 35148(_array -1((_to i 0 i 2)))))
		(_cnst(_int C_ARD_NUM_CE_ARRAY 41 0 35148(_arch((0(i 16))(1(i 8))(2(i 8))))))
		(_cnst(_int C_NUM_CE_SIGNALS -1 0 35157(_arch gms(_code 199))))
		(_cnst(_int C_NUM_CS_SIGNALS -1 0 35159(_arch((i 3)))))
		(_cnst(_int C_NUM_XIP_SPI_REGS -1 0 35165(_arch((i 2)))))
		(_cnst(_int C_XIP_SPICR_REG_WIDTH -1 0 35167(_arch((i 2)))))
		(_cnst(_int C_XIP_SPISR_REG_WIDTH -1 0 35169(_arch((i 5)))))
		(_type(_int ~SLV64_ARRAY_TYPE~135 0 35172(_array -4((_to i 0 i 1)))))
		(_cnst(_int C_XIP_LITE_ARD_ADDR_RANGE_ARRAY 42 0 35172(_arch(((_string \"0000000000000000000000000000000000000000000000000000000001100000"\))((_string \"0000000000000000000000000000000000000000000000000000000001100100"\))))))
		(_type(_int ~INTEGER_ARRAY_TYPE~136 0 35183(_array -1((_to i 0 i 0)))))
		(_cnst(_int C_XIP_LITE_ARD_NUM_CE_ARRAY 43 0 35183(_arch((0(i 2))))))
		(_cnst(_int C_NUM_XIP_CE_SIGNALS -1 0 35189(_arch gms(_code 200))))
		(_type(_int ~STD_LOGIC_VECTOR~137 0 35203(_array -3((_to i 0 i 31)))))
		(_cnst(_int C_XIP_ADDR_OFFSET 44 0 35203(_arch(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~SLV64_ARRAY_TYPE~139 0 35205(_array -4((_to i 0 i 1)))))
		(_cnst(_int C_XIP_FULL_ARD_ADDR_RANGE_ARRAY 45 0 35205(_arch(((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0000000000000000000000000000000011111111111111111111111111111111"\))))))
		(_type(_int ~INTEGER_ARRAY_TYPE~1311 0 35215(_array -1((_to i 0 i 0)))))
		(_cnst(_int C_XIP_FULL_ARD_NUM_CE_ARRAY 46 0 35215(_arch((0(i 2))))))
		(_cnst(_int C_XIP_FIFO_DEPTH -1 0 35220(_arch((i 264)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35223(_array -3((_dto i 3 i 0)))))
		(_sig(_int di_int 47 0 35223(_arch(_uni))))
		(_sig(_int di_int_sync 47 0 35224(_arch(_uni))))
		(_sig(_int dts_int 47 0 35225(_arch(_uni))))
		(_sig(_int do_int 47 0 35226(_arch(_uni))))
		(_sig(_int bus2ip_clk -3 0 35229(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_DATA_WIDTH/8}-1}~downto~0}~13 0 35230(_array -3((_dto c 201 i 0)))))
		(_sig(_int bus2ip_be_int 48 0 35230(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_CE_SIGNALS-1}~downto~0}~13 0 35232(_array -3((_dto c 202 i 0)))))
		(_sig(_int bus2ip_rdce_int 49 0 35232(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_CE_SIGNALS-1}~downto~0}~1314 0 35234(_array -3((_dto c 203 i 0)))))
		(_sig(_int bus2ip_wrce_int 50 0 35234(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH-1}~downto~0}~13 0 35236(_array -3((_dto c 204 i 0)))))
		(_sig(_int bus2ip_data_int 51 0 35236(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH-1}~downto~0}~1316 0 35238(_array -3((_dto c 205 i 0)))))
		(_sig(_int ip2bus_data_int 52 0 35238(_arch(_uni((_others(i 2)))))))
		(_sig(_int ip2bus_wrack_int -3 0 35241(_arch(_uni((i 2))))))
		(_sig(_int ip2bus_rdack_int -3 0 35242(_arch(_uni((i 2))))))
		(_sig(_int ip2bus_error_int -3 0 35243(_arch(_uni((i 2))))))
		(_sig(_int bus2ip_reset_int -3 0 35245(_arch(_uni))))
		(_sig(_int bus2ip_reset_ipif_inverted -3 0 35247(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_XIP_CE_SIGNALS-1}~13 0 35250(_array -3((_to i 0 c 206)))))
		(_sig(_int bus2ip_xip_rdce_int 53 0 35250(_arch(_uni))))
		(_sig(_int bus2ip_xip_wrce_int 53 0 35251(_arch(_uni))))
		(_sig(_int io0_i_sync -3 0 35253(_arch(_uni))))
		(_sig(_int io1_i_sync -3 0 35254(_arch(_uni))))
		(_sig(_int io2_i_sync -3 0 35255(_arch(_uni))))
		(_sig(_int io3_i_sync -3 0 35256(_arch(_uni))))
		(_sig(_int io0_i_sync_int -3 0 35257(_arch(_uni))))
		(_sig(_int io1_i_sync_int -3 0 35258(_arch(_uni))))
		(_sig(_int io2_i_sync_int -3 0 35259(_arch(_uni))))
		(_sig(_int io3_i_sync_int -3 0 35260(_arch(_uni))))
		(_sig(_int io0_i_int -3 0 35262(_arch(_uni))))
		(_sig(_int io1_i_int -3 0 35263(_arch(_uni))))
		(_sig(_int io2_i_int -3 0 35264(_arch(_uni))))
		(_sig(_int io3_i_int -3 0 35265(_arch(_uni))))
		(_sig(_int io0_o_int -3 0 35266(_arch(_uni))))
		(_sig(_int io1_o_int -3 0 35267(_arch(_uni))))
		(_sig(_int io2_o_int -3 0 35268(_arch(_uni))))
		(_sig(_int io3_o_int -3 0 35269(_arch(_uni))))
		(_sig(_int io0_t_int -3 0 35270(_arch(_uni))))
		(_sig(_int io1_t_int -3 0 35271(_arch(_uni))))
		(_sig(_int io2_t_int -3 0 35272(_arch(_uni))))
		(_sig(_int io3_t_int -3 0 35273(_arch(_uni))))
		(_sig(_int burst_tr_int -3 0 35275(_arch(_uni))))
		(_sig(_int rready_int -3 0 35276(_arch(_uni))))
		(_sig(_int bus2ip_reset_ipif4_inverted -3 0 35277(_arch(_uni))))
		(_sig(_int fcsbo_int -3 0 35278(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~13 0 35279(_array -3((_dto c 207 i 0)))))
		(_sig(_int ss_o_int 54 0 35279(_arch(_uni))))
		(_sig(_int ss_t_int -3 0 35280(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1}~downto~0}~1318 0 35281(_array -3((_dto c 208 i 0)))))
		(_sig(_int ss_i_int 55 0 35281(_arch(_uni))))
		(_sig(_int fcsbts_int -3 0 35282(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35283(_array -3((_dto i 1 i 0)))))
		(_sig(_int startup_di 56 0 35283(_arch(_uni))))
		(_sig(_int startup_do 56 0 35284(_arch(_uni((_others(i 3)))))))
		(_sig(_int startup_dts 56 0 35285(_arch(_uni((_others(i 2)))))))
		(_sig(_int TX_Fifo_full_indication -3 0 35286(_arch(_uni))))
		(_sig(_int WREADY -3 0 35287(_arch(_uni))))
		(_subprogram
			(_int get_fifo_presence 53 0 34997(_arch(_func -1)))
			(_int get_fifo_depth 54 0 35009(_arch(_func)))
			(_int get_fifo_occupancy_count 55 0 35021(_arch(_func -1)))
			(_int assign_addr_bits 56 0 35192(_arch(_func -6(_uto))))
			(_ext calc_num_ce(2 2))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_lite_ipif_v3_0_4.ipif_pkg.INTR_REG_EVENT(2 INTR_REG_EVENT)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.SLV64_TYPE(2 SLV64_TYPE)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.INTEGER_ARRAY_TYPE(2 INTEGER_ARRAY_TYPE)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(axi_lite_ipif_v3_0_4(ipif_pkg))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_misc))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(808464432 808464432 825307441 825307441 825307441 825307441 825307441 825307441)
		(825307441 825307441 825307441 825307441 825307441 825307441 825307441 825307441)
	)
	(_model . imp 209 -1)
)
V 000044 55 28969         1580965254481 imp
(_unit VHDL(axi_quad_spi 0 36458(imp 0 36696))
	(_version vde)
	(_time 1580965254482 2020.02.05 23:00:54)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_quad_spi_v3_2/hdl/axi_quad_spi_v3_2_rfs.vhd\))
	(_parameters tan)
	(_code 9790c29998c0ca82c192c59182cdc7919392c190949097)
	(_ent
		(_time 1580965254476)
	)
	(_generate NO_DUAL_QUAD_MODE 0 36706(_if 54)
		(_inst QSPI_NORMAL 0 36709(_ent . axi_quad_spi_top)
			(_gen
				((Async_Clk)(_code 55))
				((C_FAMILY)(_code 56))
				((C_SELECT_XPM)(_code 57))
				((C_SUB_FAMILY)(_code 58))
				((C_INSTANCE)(_code 59))
				((C_SPI_MEM_ADDR_BITS)(_code 60))
				((C_TYPE_OF_AXI4_INTERFACE)(_code 61))
				((C_XIP_MODE)(_code 62))
				((C_UC_FAMILY)(_code 63))
				((C_FIFO_DEPTH)(_code 64))
				((C_SCK_RATIO)(_code 65))
				((C_NUM_SS_BITS)(_code 66))
				((C_NUM_TRANSFER_BITS)(_code 67))
				((C_SPI_MODE)(_code 68))
				((C_USE_STARTUP)(_code 69))
				((C_SPI_MEMORY)(_code 70))
				((C_S_AXI_ADDR_WIDTH)(_code 71))
				((C_S_AXI_DATA_WIDTH)(_code 72))
				((C_S_AXI4_ADDR_WIDTH)(_code 73))
				((C_S_AXI4_DATA_WIDTH)(_code 74))
				((C_S_AXI4_ID_WIDTH)(_code 75))
				((C_SHARED_STARTUP)(_code 76))
				((C_S_AXI4_BASEADDR)(_code 77))
				((C_S_AXI4_HIGHADDR)(_code 78))
				((C_LSB_STUP)(_code 79))
				((C_DUAL_MODE)(_code 80))
				((C_NEW_SEQ_EN)(_code 81))
				((C_STARTUP_EXT)(_code 82))
			)
			(_port
				((ext_spi_clk)(ext_spi_clk))
				((s_axi_aclk)(s_axi_aclk))
				((s_axi_aresetn)(s_axi_aresetn))
				((s_axi4_aclk)(s_axi4_aclk))
				((s_axi4_aresetn)(s_axi4_aresetn))
				((s_axi_awaddr)(s_axi_awaddr))
				((s_axi_awvalid)(s_axi_awvalid))
				((s_axi_awready)(s_axi_awready))
				((s_axi_wdata)(s_axi_wdata))
				((s_axi_wstrb)(s_axi_wstrb))
				((s_axi_wvalid)(s_axi_wvalid))
				((s_axi_wready)(s_axi_wready))
				((s_axi_bresp)(s_axi_bresp))
				((s_axi_bvalid)(s_axi_bvalid))
				((s_axi_bready)(s_axi_bready))
				((s_axi_araddr)(s_axi_araddr))
				((s_axi_arvalid)(s_axi_arvalid))
				((s_axi_arready)(s_axi_arready))
				((s_axi_rdata)(s_axi_rdata))
				((s_axi_rresp)(s_axi_rresp))
				((s_axi_rvalid)(s_axi_rvalid))
				((s_axi_rready)(s_axi_rready))
				((s_axi4_awid)(s_axi4_awid))
				((s_axi4_awaddr)(s_axi4_awaddr))
				((s_axi4_awlen)(s_axi4_awlen))
				((s_axi4_awsize)(s_axi4_awsize))
				((s_axi4_awburst)(s_axi4_awburst))
				((s_axi4_awlock)(s_axi4_awlock))
				((s_axi4_awcache)(s_axi4_awcache))
				((s_axi4_awprot)(s_axi4_awprot))
				((s_axi4_awvalid)(s_axi4_awvalid))
				((s_axi4_awready)(s_axi4_awready))
				((s_axi4_wdata)(s_axi4_wdata))
				((s_axi4_wstrb)(s_axi4_wstrb))
				((s_axi4_wlast)(s_axi4_wlast))
				((s_axi4_wvalid)(s_axi4_wvalid))
				((s_axi4_wready)(s_axi4_wready))
				((s_axi4_bid)(s_axi4_bid))
				((s_axi4_bresp)(s_axi4_bresp))
				((s_axi4_bvalid)(s_axi4_bvalid))
				((s_axi4_bready)(s_axi4_bready))
				((s_axi4_arid)(s_axi4_arid))
				((s_axi4_araddr)(s_axi4_araddr))
				((s_axi4_arlen)(s_axi4_arlen))
				((s_axi4_arsize)(s_axi4_arsize))
				((s_axi4_arburst)(s_axi4_arburst))
				((s_axi4_arlock)(s_axi4_arlock))
				((s_axi4_arcache)(s_axi4_arcache))
				((s_axi4_arprot)(s_axi4_arprot))
				((s_axi4_arvalid)(s_axi4_arvalid))
				((s_axi4_arready)(s_axi4_arready))
				((s_axi4_rid)(s_axi4_rid))
				((s_axi4_rdata)(s_axi4_rdata))
				((s_axi4_rresp)(s_axi4_rresp))
				((s_axi4_rlast)(s_axi4_rlast))
				((s_axi4_rvalid)(s_axi4_rvalid))
				((s_axi4_rready)(s_axi4_rready))
				((io0_i)(io0_i))
				((io0_o)(io0_o))
				((io0_t)(io0_t))
				((io1_i)(io1_i))
				((io1_o)(io1_o))
				((io1_t)(io1_t))
				((io2_i)(io2_i))
				((io2_o)(io2_o))
				((io2_t)(io2_t))
				((io3_i)(io3_i))
				((io3_o)(io3_o))
				((io3_t)(io3_t))
				((spisel)(spisel))
				((sck_i)(sck_i))
				((sck_o)(sck_o))
				((sck_t)(sck_t))
				((ss_i)(ss_i))
				((ss_o)(ss_o))
				((ss_t)(ss_t))
				((cfgclk)(cfgclk))
				((cfgmclk)(cfgmclk))
				((eos)(eos))
				((preq)(preq))
				((clk)(clk))
				((gsr)(gsr))
				((gts)(gts))
				((keyclearb)(keyclearb))
				((usrcclkts)(usrcclkts))
				((usrdoneo)(usrdoneo))
				((usrdonets)(usrdonets))
				((pack)(pack))
				((ip2intc_irpt)(ip2intc_irpt))
			)
		)
	)
	(_generate DUAL_QUAD_MODE 0 36837(_if 83)
		(_inst QSPI_DUAL_QUAD 0 36878(_ent . axi_quad_spi_top)
			(_gen
				((Async_Clk)(_code 84))
				((C_FAMILY)(_code 85))
				((C_SELECT_XPM)(_code 86))
				((C_SUB_FAMILY)(_code 87))
				((C_INSTANCE)(_code 88))
				((C_SPI_MEM_ADDR_BITS)(_code 89))
				((C_TYPE_OF_AXI4_INTERFACE)(_code 90))
				((C_XIP_MODE)(_code 91))
				((C_UC_FAMILY)(_code 92))
				((C_FIFO_DEPTH)(_code 93))
				((C_SCK_RATIO)(_code 94))
				((C_NUM_SS_BITS)(_code 95))
				((C_NUM_TRANSFER_BITS)(_code 96))
				((C_SPI_MODE)(_code 97))
				((C_USE_STARTUP)(_code 98))
				((C_SPI_MEMORY)(_code 99))
				((C_S_AXI_ADDR_WIDTH)(_code 100))
				((C_S_AXI_DATA_WIDTH)(_code 101))
				((C_S_AXI4_ADDR_WIDTH)(_code 102))
				((C_S_AXI4_DATA_WIDTH)(_code 103))
				((C_S_AXI4_ID_WIDTH)(_code 104))
				((C_SHARED_STARTUP)(_code 105))
				((C_S_AXI4_BASEADDR)(_code 106))
				((C_S_AXI4_HIGHADDR)(_code 107))
				((C_LSB_STUP)(_code 108))
				((C_DUAL_MODE)(_code 109))
				((C_NEW_SEQ_EN)(_code 110))
				((C_STARTUP_EXT)(_code 111))
			)
			(_port
				((ext_spi_clk)(ext_spi_clk))
				((s_axi_aclk)(s_axi_aclk))
				((s_axi_aresetn)(s_axi_aresetn))
				((s_axi4_aclk)(s_axi4_aclk))
				((s_axi4_aresetn)(s_axi4_aresetn))
				((s_axi_awaddr)(s_axi_awaddr))
				((s_axi_awvalid)(s_axi_awvalid))
				((s_axi_awready)(s_axi_awready))
				((s_axi_wdata)(s_axi_wdata))
				((s_axi_wstrb)(s_axi_wstrb))
				((s_axi_wvalid)(s_axi_wvalid))
				((s_axi_wready)(s_axi_wready))
				((s_axi_bresp)(s_axi_bresp))
				((s_axi_bvalid)(s_axi_bvalid))
				((s_axi_bready)(s_axi_bready))
				((s_axi_araddr)(s_axi_araddr))
				((s_axi_arvalid)(s_axi_arvalid))
				((s_axi_arready)(s_axi_arready))
				((s_axi_rdata)(s_axi_rdata))
				((s_axi_rresp)(s_axi_rresp))
				((s_axi_rvalid)(s_axi_rvalid))
				((s_axi_rready)(s_axi_rready))
				((s_axi4_awid)(s_axi4_awid))
				((s_axi4_awaddr)(s_axi4_awaddr))
				((s_axi4_awlen)(s_axi4_awlen))
				((s_axi4_awsize)(s_axi4_awsize))
				((s_axi4_awburst)(s_axi4_awburst))
				((s_axi4_awlock)(s_axi4_awlock))
				((s_axi4_awcache)(s_axi4_awcache))
				((s_axi4_awprot)(s_axi4_awprot))
				((s_axi4_awvalid)(s_axi4_awvalid))
				((s_axi4_awready)(s_axi4_awready))
				((s_axi4_wdata)(s_axi4_wdata))
				((s_axi4_wstrb)(s_axi4_wstrb))
				((s_axi4_wlast)(s_axi4_wlast))
				((s_axi4_wvalid)(s_axi4_wvalid))
				((s_axi4_wready)(s_axi4_wready))
				((s_axi4_bid)(s_axi4_bid))
				((s_axi4_bresp)(s_axi4_bresp))
				((s_axi4_bvalid)(s_axi4_bvalid))
				((s_axi4_bready)(s_axi4_bready))
				((s_axi4_arid)(s_axi4_arid))
				((s_axi4_araddr)(s_axi4_araddr))
				((s_axi4_arlen)(s_axi4_arlen))
				((s_axi4_arsize)(s_axi4_arsize))
				((s_axi4_arburst)(s_axi4_arburst))
				((s_axi4_arlock)(s_axi4_arlock))
				((s_axi4_arcache)(s_axi4_arcache))
				((s_axi4_arprot)(s_axi4_arprot))
				((s_axi4_arvalid)(s_axi4_arvalid))
				((s_axi4_arready)(s_axi4_arready))
				((s_axi4_rid)(s_axi4_rid))
				((s_axi4_rdata)(s_axi4_rdata))
				((s_axi4_rresp)(s_axi4_rresp))
				((s_axi4_rlast)(s_axi4_rlast))
				((s_axi4_rvalid)(s_axi4_rvalid))
				((s_axi4_rready)(s_axi4_rready))
				((io0_i)(io0_i_int))
				((io0_o)(io0_o_int))
				((io0_t)(io0_t_int))
				((io1_i)(io1_i_int))
				((io1_o)(io1_o_int))
				((io1_t)(io1_t_int))
				((io2_i)(io2_i_int))
				((io2_o)(io2_o_int))
				((io2_t)(io2_t_int))
				((io3_i)(io3_i_int))
				((io3_o)(io3_o_int))
				((io3_t)(io3_t_int))
				((spisel)(spisel))
				((sck_i)(sck_i))
				((sck_o)(sck_o_int))
				((sck_t)(sck_t_int))
				((ss_i)(to_gnd2))
				((ss_o)(ss_o_int))
				((ss_t)(ss_t_int))
				((cfgclk)(_open))
				((cfgmclk)(_open))
				((eos)(_open))
				((preq)(_open))
				((clk)(to_gnd))
				((gsr)(to_gnd))
				((gts)(to_gnd))
				((keyclearb)(to_gnd))
				((usrcclkts)(to_gnd))
				((usrdoneo)(to_gnd))
				((usrdonets)(to_gnd))
				((pack)(to_gnd))
				((ip2intc_irpt)(ip2intc_irpt))
			)
		)
		(_generate STARTUP_DUAL_QUAD_MODE 0 37005(_if 112)
			(_inst MUX_DEMUX_LOGIC 0 37036(_ent . qspi_dual_quad_mode)
				(_gen
					((C_SUB_FAMILY)(_code 113))
					((C_USE_STARTUP)(_code 114))
					((C_SHARED_STARTUP)(_code 115))
					((C_SPI_MODE)(_code 116))
				)
				(_port
					((Bus2IP_Clk)(s_axi_aclk))
					((reset2ip_reset)(s_axi_aresetn))
					((DI)(dual_i_int))
					((DO)(dual_o_int))
					((DT)(dual_t_int))
					((SS)(ss_o_int))
					((SS_T)(ss_t_int))
					((SCK)(sck_o_int))
					((SCK_T)(sck_t_int))
					((spi_1_do)(to_spi_1_do))
					((spi_1_dt)(to_spi_1_dt))
					((spi_1_di)(from_spi_1_di))
					((spi_1_ss)(to_spi_1_ss))
					((spi_1_ss_t)(to_spi_1_ss_t))
					((cfgclk)(cfgclk))
					((cfgmclk)(cfgmclk))
					((eos)(eos))
					((preq)(preq))
					((clk)(clk))
					((gsr)(gsr))
					((gts)(gts))
					((keyclearb)(keyclearb))
					((usrcclkts)(usrcclkts))
					((usrdoneo)(usrdoneo))
					((usrdonets)(usrdonets))
				)
			)
			(_object
				(_prcs
					(line__37008(_arch 2 0 37008(_assignment(_alias((dual_o_int)(io3_o_int)(io2_o_int)(io1_o_int)(io0_o_int)))(_trgt(116))(_sens(105)(108)(111)(114)))))
					(line__37009(_arch 3 0 37009(_assignment(_alias((dual_t_int)(io3_t_int)(io2_t_int)(io1_t_int)(io0_t_int)))(_trgt(117))(_sens(106)(109)(112)(115)))))
					(line__37012(_arch 4 0 37012(_assignment(_alias((io3_i_int)(dual_i_int(3))))(_simpleassign BUF)(_trgt(113))(_sens(118(3))))))
					(line__37013(_arch 5 0 37013(_assignment(_alias((io2_i_int)(dual_i_int(2))))(_simpleassign BUF)(_trgt(110))(_sens(118(2))))))
					(line__37014(_arch 6 0 37014(_assignment(_alias((io1_i_int)(dual_i_int(1))))(_simpleassign BUF)(_trgt(107))(_sens(118(1))))))
					(line__37015(_arch 7 0 37015(_assignment(_alias((io0_i_int)(dual_i_int(0))))(_simpleassign BUF)(_trgt(104))(_sens(118(0))))))
					(line__37017(_arch 8 0 37017(_assignment(_alias((io0_1_o)(to_spi_1_do(0))))(_simpleassign BUF)(_trgt(70))(_sens(123(0))))))
					(line__37018(_arch 9 0 37018(_assignment(_alias((io1_1_o)(to_spi_1_do(1))))(_simpleassign BUF)(_trgt(73))(_sens(123(1))))))
					(line__37019(_arch 10 0 37019(_assignment(_alias((io2_1_o)(to_spi_1_do(2))))(_simpleassign BUF)(_trgt(76))(_sens(123(2))))))
					(line__37020(_arch 11 0 37020(_assignment(_alias((io3_1_o)(to_spi_1_do(3))))(_simpleassign BUF)(_trgt(79))(_sens(123(3))))))
					(line__37022(_arch 12 0 37022(_assignment(_alias((io0_1_t)(to_spi_1_dt(0))))(_simpleassign BUF)(_trgt(71))(_sens(124(0))))))
					(line__37023(_arch 13 0 37023(_assignment(_alias((io1_1_t)(to_spi_1_dt(1))))(_simpleassign BUF)(_trgt(74))(_sens(124(1))))))
					(line__37024(_arch 14 0 37024(_assignment(_alias((io2_1_t)(to_spi_1_dt(2))))(_simpleassign BUF)(_trgt(77))(_sens(124(2))))))
					(line__37025(_arch 15 0 37025(_assignment(_alias((io3_1_t)(to_spi_1_dt(3))))(_simpleassign BUF)(_trgt(80))(_sens(124(3))))))
					(line__37027(_arch 16 0 37027(_assignment(_alias((from_spi_1_di(0))(io0_1_i)))(_trgt(125(0)))(_sens(69)))))
					(line__37028(_arch 17 0 37028(_assignment(_alias((from_spi_1_di(1))(io1_1_i)))(_trgt(125(1)))(_sens(72)))))
					(line__37029(_arch 18 0 37029(_assignment(_alias((from_spi_1_di(2))(io2_1_i)))(_trgt(125(2)))(_sens(75)))))
					(line__37030(_arch 19 0 37030(_assignment(_alias((from_spi_1_di(3))(io3_1_i)))(_trgt(125(3)))(_sens(78)))))
					(line__37032(_arch 20 0 37032(_assignment(_alias((ss_1_o)(to_spi_1_ss)))(_simpleassign BUF)(_trgt(89))(_sens(126)))))
					(line__37033(_arch 21 0 37033(_assignment(_alias((ss_1_t)(to_spi_1_ss_t)))(_simpleassign BUF)(_trgt(90))(_sens(127)))))
				)
			)
			(_part (118(3))(118(2))(118(1))(118(0))(123(0))(123(1))(123(2))(123(3))(124(0))(124(1))(124(2))(124(3))
			)
		)
		(_generate NO_STARTUP_DUAL_QUAD_MODE 0 37082(_if 117)
			(_object
				(_type(_int ~NATURAL~range~3~downto~0~131 0 37083(_scalar (_dto i 3 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37083(_array -3((_dto i 3 i 0)))))
				(_sig(_int to_spi_1_o 42 0 37083(_arch(_uni))))
				(_sig(_int to_spi_1_t 42 0 37084(_arch(_uni))))
				(_sig(_int to_spi_0_o 42 0 37085(_arch(_uni))))
				(_sig(_int to_spi_0_t 42 0 37086(_arch(_uni))))
				(_prcs
					(line__37089(_arch 22 0 37089(_assignment(_alias((dual_o_int)(io3_o_int)(io2_o_int)(io1_o_int)(io0_o_int)))(_trgt(116))(_sens(105)(108)(111)(114)))))
					(line__37090(_arch 23 0 37090(_assignment(_alias((dual_t_int)(io3_t_int)(io2_t_int)(io1_t_int)(io0_t_int)))(_trgt(117))(_sens(106)(109)(112)(115)))))
					(line__37092(_arch 24 0 37092(_assignment(_trgt(130))(_sens(116)(119)))))
					(line__37093(_arch 25 0 37093(_assignment(_trgt(131))(_sens(117)(119)))))
					(line__37095(_arch 26 0 37095(_assignment(_alias((io0_1_o)(to_spi_1_o(0))))(_simpleassign BUF)(_trgt(70))(_sens(130(0))))))
					(line__37096(_arch 27 0 37096(_assignment(_alias((io1_1_o)(to_spi_1_o(1))))(_simpleassign BUF)(_trgt(73))(_sens(130(1))))))
					(line__37097(_arch 28 0 37097(_assignment(_alias((io2_1_o)(to_spi_1_o(2))))(_simpleassign BUF)(_trgt(76))(_sens(130(2))))))
					(line__37098(_arch 29 0 37098(_assignment(_alias((io3_1_o)(to_spi_1_o(3))))(_simpleassign BUF)(_trgt(79))(_sens(130(3))))))
					(line__37100(_arch 30 0 37100(_assignment(_alias((io0_1_t)(to_spi_1_t(0))))(_simpleassign BUF)(_trgt(71))(_sens(131(0))))))
					(line__37101(_arch 31 0 37101(_assignment(_alias((io1_1_t)(to_spi_1_t(1))))(_simpleassign BUF)(_trgt(74))(_sens(131(1))))))
					(line__37102(_arch 32 0 37102(_assignment(_alias((io2_1_t)(to_spi_1_t(2))))(_simpleassign BUF)(_trgt(77))(_sens(131(2))))))
					(line__37103(_arch 33 0 37103(_assignment(_alias((io3_1_t)(to_spi_1_t(3))))(_simpleassign BUF)(_trgt(80))(_sens(131(3))))))
					(line__37105(_arch 34 0 37105(_assignment(_trgt(132))(_sens(116)(119)))))
					(line__37106(_arch 35 0 37106(_assignment(_trgt(133))(_sens(117)(119)))))
					(line__37108(_arch 36 0 37108(_assignment(_alias((io0_o)(to_spi_0_o(0))))(_simpleassign BUF)(_trgt(58))(_sens(132(0))))))
					(line__37109(_arch 37 0 37109(_assignment(_alias((io1_o)(to_spi_0_o(1))))(_simpleassign BUF)(_trgt(61))(_sens(132(1))))))
					(line__37110(_arch 38 0 37110(_assignment(_alias((io2_o)(to_spi_0_o(2))))(_simpleassign BUF)(_trgt(64))(_sens(132(2))))))
					(line__37111(_arch 39 0 37111(_assignment(_alias((io3_o)(to_spi_0_o(3))))(_simpleassign BUF)(_trgt(67))(_sens(132(3))))))
					(line__37113(_arch 40 0 37113(_assignment(_alias((io0_t)(to_spi_0_t(0))))(_simpleassign BUF)(_trgt(59))(_sens(133(0))))))
					(line__37114(_arch 41 0 37114(_assignment(_alias((io1_t)(to_spi_0_t(1))))(_simpleassign BUF)(_trgt(62))(_sens(133(1))))))
					(line__37115(_arch 42 0 37115(_assignment(_alias((io2_t)(to_spi_0_t(2))))(_simpleassign BUF)(_trgt(65))(_sens(133(2))))))
					(line__37116(_arch 43 0 37116(_assignment(_alias((io3_t)(to_spi_0_t(3))))(_simpleassign BUF)(_trgt(68))(_sens(133(3))))))
					(line__37118(_arch 44 0 37118(_assignment(_trgt(104))(_sens(57)(69)(119)))))
					(line__37119(_arch 45 0 37119(_assignment(_trgt(107))(_sens(60)(72)(119)))))
					(line__37120(_arch 46 0 37120(_assignment(_trgt(110))(_sens(63)(75)(119)))))
					(line__37121(_arch 47 0 37121(_assignment(_trgt(113))(_sens(66)(78)(119)))))
					(line__37123(_arch 48 0 37123(_assignment(_alias((ss_1_o)(ss_o_int(1))))(_simpleassign BUF)(_trgt(89))(_sens(119(1))))))
					(line__37124(_arch 49 0 37124(_assignment(_alias((ss_1_t)(ss_t_int)))(_simpleassign BUF)(_trgt(90))(_sens(120)))))
					(line__37126(_arch 50 0 37126(_assignment(_alias((ss_o(0))(ss_o_int(0))))(_trgt(86(0)))(_sens(119(0))))))
					(line__37127(_arch 51 0 37127(_assignment(_alias((ss_t)(ss_t_int)))(_simpleassign BUF)(_trgt(87))(_sens(120)))))
					(line__37129(_arch 52 0 37129(_assignment(_alias((sck_o)(sck_o_int)))(_simpleassign BUF)(_trgt(83))(_sens(121)))))
					(line__37130(_arch 53 0 37130(_assignment(_alias((sck_t)(sck_t_int)))(_simpleassign BUF)(_trgt(84))(_sens(122)))))
				)
			)
			(_part (130(0))(130(1))(130(2))(130(3))(131(0))(131(1))(131(2))(131(3))(132(0))(132(1))(132(2))(132(3))(133(0))(133(1))(133(2))(133(3))(119(1))(119(0))
			)
		)
		(_object
			(_sig(_int io0_i_int -3 0 36839(_arch(_uni))))
			(_sig(_int io0_o_int -3 0 36840(_arch(_uni))))
			(_sig(_int io0_t_int -3 0 36841(_arch(_uni))))
			(_sig(_int io1_i_int -3 0 36842(_arch(_uni))))
			(_sig(_int io1_o_int -3 0 36843(_arch(_uni))))
			(_sig(_int io1_t_int -3 0 36844(_arch(_uni))))
			(_sig(_int io2_i_int -3 0 36845(_arch(_uni))))
			(_sig(_int io2_o_int -3 0 36846(_arch(_uni))))
			(_sig(_int io2_t_int -3 0 36847(_arch(_uni))))
			(_sig(_int io3_i_int -3 0 36848(_arch(_uni))))
			(_sig(_int io3_o_int -3 0 36849(_arch(_uni))))
			(_sig(_int io3_t_int -3 0 36850(_arch(_uni))))
			(_type(_int ~NATURAL~range~3~downto~0~13 0 36852(_scalar (_dto i 3 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36852(_array -3((_dto i 3 i 0)))))
			(_sig(_int dual_o_int 36 0 36852(_arch(_uni))))
			(_sig(_int dual_t_int 36 0 36853(_arch(_uni))))
			(_sig(_int dual_i_int 36 0 36854(_arch(_uni))))
			(_type(_int ~NATURAL~range~C_NUM_SS_BITS-1~downto~C_LSB_STUP~13 0 36856(_scalar (_range 118))))
			(_type(_int ~STD_LOGIC_VECTOR{C_NUM_SS_BITS-1~downto~C_LSB_STUP}~13 0 36856(_array -3((_range 119)))))
			(_sig(_int ss_o_int 38 0 36856(_arch(_uni))))
			(_sig(_int ss_t_int -3 0 36857(_arch(_uni))))
			(_sig(_int sck_o_int -3 0 36859(_arch(_uni))))
			(_sig(_int sck_t_int -3 0 36860(_arch(_uni))))
			(_sig(_int to_spi_1_do 36 0 36862(_arch(_uni))))
			(_sig(_int to_spi_1_dt 36 0 36863(_arch(_uni))))
			(_sig(_int from_spi_1_di 36 0 36864(_arch(_uni))))
			(_sig(_int to_spi_1_ss -3 0 36865(_arch(_uni))))
			(_sig(_int to_spi_1_ss_t -3 0 36866(_arch(_uni))))
			(_sig(_int to_gnd -3 0 36868(_arch(_uni))))
			(_type(_int ~NATURAL~range~1~downto~0~13 0 36869(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36869(_array -3((_dto i 1 i 0)))))
			(_sig(_int to_gnd2 40 0 36869(_arch(_uni))))
			(_prcs
				(line__36873(_arch 0 0 36873(_assignment(_alias((to_gnd)(_string \"0"\)))(_trgt(128)))))
				(line__36874(_arch 1 0 36874(_assignment(_trgt(129)))))
			)
		)
	)
	(_object
		(_gen(_int Async_Clk -1 0 36462 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 36464(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 36464(_ent(_string \"virtex7"\))))
		(_gen(_int C_SELECT_XPM -1 0 36465 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~121 0 36466(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_SUB_FAMILY 1 0 36466(_ent(_string \"virtex7"\))))
		(_type(_int ~STRING~122 0 36467(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_INSTANCE 2 0 36467(_ent(_string \"axi_quad_spi_inst"\))))
		(_gen(_int C_SPI_MEM_ADDR_BITS -1 0 36469 \24\ (_ent gms((i 24)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 36470(_scalar (_to i 0 i 1))))
		(_gen(_int C_TYPE_OF_AXI4_INTERFACE 3 0 36470 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 36471(_scalar (_to i 0 i 1))))
		(_gen(_int C_XIP_MODE 4 0 36471 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 36472(_scalar (_to i 0 i 1))))
		(_gen(_int C_UC_FAMILY 5 0 36472 \0\ (_ent((i 0)))))
		(_gen(_int C_FIFO_DEPTH -1 0 36475 \256\ (_ent((i 256)))))
		(_gen(_int C_SCK_RATIO -1 0 36476 \16\ (_ent((i 16)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 36477(_scalar (_to i 0 i 1))))
		(_gen(_int C_DUAL_QUAD_MODE 6 0 36477 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 36478(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_SS_BITS 7 0 36478 \1\ (_ent gms((i 1)))))
		(_gen(_int C_NUM_TRANSFER_BITS -1 0 36479 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~0~to~1~126 0 36480(_scalar (_to i 0 i 1))))
		(_gen(_int C_NEW_SEQ_EN 8 0 36480 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 36482(_scalar (_to i 0 i 2))))
		(_gen(_int C_SPI_MODE 9 0 36482 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~127 0 36486(_scalar (_to i 0 i 1))))
		(_gen(_int C_USE_STARTUP 10 0 36486 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 36487(_scalar (_to i 0 i 1))))
		(_gen(_int C_USE_STARTUP_EXT 11 0 36487 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~4~12 0 36488(_scalar (_to i 0 i 4))))
		(_gen(_int C_SPI_MEMORY 12 0 36488 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~7~to~7~12 0 36498(_scalar (_to i 7 i 7))))
		(_gen(_int C_S_AXI_ADDR_WIDTH 13 0 36498 \7\ (_ent((i 7)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 36499(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_DATA_WIDTH 14 0 36499 \32\ (_ent((i 32)))))
		(_gen(_int C_S_AXI4_ADDR_WIDTH -1 0 36505(_ent)))
		(_type(_int ~INTEGER~range~32~to~32~129 0 36506(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI4_DATA_WIDTH 15 0 36506 \32\ (_ent((i 32)))))
		(_type(_int ~INTEGER~range~1~to~32~1210 0 36507(_scalar (_to i 1 i 32))))
		(_gen(_int C_S_AXI4_ID_WIDTH 16 0 36507 \4\ (_ent gms((i 4)))))
		(_type(_int ~INTEGER~range~0~to~1~1211 0 36508(_scalar (_to i 0 i 1))))
		(_gen(_int C_SHARED_STARTUP 17 0 36508 \0\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 36511(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI4_BASEADDR 18 0 36511(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1212 0 36512(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI4_HIGHADDR 19 0 36512(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 36514(_scalar (_to i 0 i 1))))
		(_gen(_int C_LSB_STUP 20 0 36514 \0\ (_ent gms((i 0)))))
		(_port(_int ext_spi_clk -3 0 36518(_ent(_in))))
		(_port(_int s_axi_aclk -3 0 36520(_ent(_in))))
		(_port(_int s_axi_aresetn -3 0 36521(_ent(_in))))
		(_port(_int s_axi4_aclk -3 0 36523(_ent(_in))))
		(_port(_int s_axi4_aresetn -3 0 36524(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 36532(_array -3((_dto i 6 i 0)))))
		(_port(_int s_axi_awaddr 21 0 36532(_ent(_in))))
		(_port(_int s_axi_awvalid -3 0 36533(_ent(_in))))
		(_port(_int s_axi_awready -3 0 36534(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 36538(_array -3((_dto i 31 i 0)))))
		(_port(_int s_axi_wdata 22 0 36538(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36539(_array -3((_dto i 3 i 0)))))
		(_port(_int s_axi_wstrb 23 0 36539(_ent(_in))))
		(_port(_int s_axi_wvalid -3 0 36540(_ent(_in))))
		(_port(_int s_axi_wready -3 0 36541(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36545(_array -3((_dto i 1 i 0)))))
		(_port(_int s_axi_bresp 24 0 36545(_ent(_out))))
		(_port(_int s_axi_bvalid -3 0 36546(_ent(_out))))
		(_port(_int s_axi_bready -3 0 36547(_ent(_in))))
		(_port(_int s_axi_araddr 21 0 36551(_ent(_in))))
		(_port(_int s_axi_arvalid -3 0 36552(_ent(_in))))
		(_port(_int s_axi_arready -3 0 36553(_ent(_out))))
		(_port(_int s_axi_rdata 22 0 36557(_ent(_out))))
		(_port(_int s_axi_rresp 24 0 36558(_ent(_out))))
		(_port(_int s_axi_rvalid -3 0 36559(_ent(_out))))
		(_port(_int s_axi_rready -3 0 36560(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~12 0 36568(_array -3((_dto c 120 i 0)))))
		(_port(_int s_axi4_awid 25 0 36568(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_SPI_MEM_ADDR_BITS-1}~downto~0}~12 0 36569(_array -3((_dto c 121 i 0)))))
		(_port(_int s_axi4_awaddr 26 0 36569(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36570(_array -3((_dto i 7 i 0)))))
		(_port(_int s_axi4_awlen 27 0 36570(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36571(_array -3((_dto i 2 i 0)))))
		(_port(_int s_axi4_awsize 28 0 36571(_ent(_in))))
		(_port(_int s_axi4_awburst 24 0 36572(_ent(_in))))
		(_port(_int s_axi4_awlock -3 0 36573(_ent(_in))))
		(_port(_int s_axi4_awcache 23 0 36574(_ent(_in))))
		(_port(_int s_axi4_awprot 28 0 36575(_ent(_in))))
		(_port(_int s_axi4_awvalid -3 0 36576(_ent(_in))))
		(_port(_int s_axi4_awready -3 0 36577(_ent(_out))))
		(_port(_int s_axi4_wdata 22 0 36581(_ent(_in))))
		(_port(_int s_axi4_wstrb 23 0 36582(_ent(_in))))
		(_port(_int s_axi4_wlast -3 0 36583(_ent(_in))))
		(_port(_int s_axi4_wvalid -3 0 36584(_ent(_in))))
		(_port(_int s_axi4_wready -3 0 36585(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~1215 0 36589(_array -3((_dto c 122 i 0)))))
		(_port(_int s_axi4_bid 29 0 36589(_ent(_out))))
		(_port(_int s_axi4_bresp 24 0 36590(_ent(_out))))
		(_port(_int s_axi4_bvalid -3 0 36591(_ent(_out))))
		(_port(_int s_axi4_bready -3 0 36592(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~1217 0 36596(_array -3((_dto c 123 i 0)))))
		(_port(_int s_axi4_arid 30 0 36596(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_SPI_MEM_ADDR_BITS-1}~downto~0}~1219 0 36597(_array -3((_dto c 124 i 0)))))
		(_port(_int s_axi4_araddr 31 0 36597(_ent(_in))))
		(_port(_int s_axi4_arlen 27 0 36598(_ent(_in))))
		(_port(_int s_axi4_arsize 28 0 36599(_ent(_in))))
		(_port(_int s_axi4_arburst 24 0 36600(_ent(_in))))
		(_port(_int s_axi4_arlock -3 0 36601(_ent(_in))))
		(_port(_int s_axi4_arcache 23 0 36602(_ent(_in))))
		(_port(_int s_axi4_arprot 28 0 36603(_ent(_in))))
		(_port(_int s_axi4_arvalid -3 0 36604(_ent(_in))))
		(_port(_int s_axi4_arready -3 0 36605(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI4_ID_WIDTH-1}~downto~0}~1221 0 36609(_array -3((_dto c 125 i 0)))))
		(_port(_int s_axi4_rid 32 0 36609(_ent(_out))))
		(_port(_int s_axi4_rdata 22 0 36610(_ent(_out))))
		(_port(_int s_axi4_rresp 24 0 36611(_ent(_out))))
		(_port(_int s_axi4_rlast -3 0 36612(_ent(_out))))
		(_port(_int s_axi4_rvalid -3 0 36613(_ent(_out))))
		(_port(_int s_axi4_rready -3 0 36614(_ent(_in))))
		(_port(_int io0_i -3 0 36619(_ent(_in))))
		(_port(_int io0_o -3 0 36620(_ent(_out))))
		(_port(_int io0_t -3 0 36621(_ent(_out))))
		(_port(_int io1_i -3 0 36623(_ent(_in))))
		(_port(_int io1_o -3 0 36624(_ent(_out))))
		(_port(_int io1_t -3 0 36625(_ent(_out))))
		(_port(_int io2_i -3 0 36629(_ent(_in))))
		(_port(_int io2_o -3 0 36630(_ent(_out))))
		(_port(_int io2_t -3 0 36631(_ent(_out))))
		(_port(_int io3_i -3 0 36633(_ent(_in))))
		(_port(_int io3_o -3 0 36634(_ent(_out))))
		(_port(_int io3_t -3 0 36635(_ent(_out))))
		(_port(_int io0_1_i -3 0 36638(_ent(_in))))
		(_port(_int io0_1_o -3 0 36639(_ent(_out))))
		(_port(_int io0_1_t -3 0 36640(_ent(_out))))
		(_port(_int io1_1_i -3 0 36642(_ent(_in))))
		(_port(_int io1_1_o -3 0 36643(_ent(_out))))
		(_port(_int io1_1_t -3 0 36644(_ent(_out))))
		(_port(_int io2_1_i -3 0 36648(_ent(_in))))
		(_port(_int io2_1_o -3 0 36649(_ent(_out))))
		(_port(_int io2_1_t -3 0 36650(_ent(_out))))
		(_port(_int io3_1_i -3 0 36652(_ent(_in))))
		(_port(_int io3_1_o -3 0 36653(_ent(_out))))
		(_port(_int io3_1_t -3 0 36654(_ent(_out))))
		(_port(_int spisel -3 0 36658(_ent(_in))))
		(_port(_int sck_i -3 0 36660(_ent(_in))))
		(_port(_int sck_o -3 0 36661(_ent(_out))))
		(_port(_int sck_t -3 0 36662(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1-C_DUAL_QUAD_MODE}~downto~C_LSB_STUP}~12 0 36664(_array -3((_range 126)))))
		(_port(_int ss_i 33 0 36664(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_SS_BITS-1-C_DUAL_QUAD_MODE}~downto~C_LSB_STUP}~1223 0 36665(_array -3((_range 127)))))
		(_port(_int ss_o 34 0 36665(_ent(_out))))
		(_port(_int ss_t -3 0 36666(_ent(_out))))
		(_port(_int ss_1_i -3 0 36668(_ent(_in))))
		(_port(_int ss_1_o -3 0 36669(_ent(_out))))
		(_port(_int ss_1_t -3 0 36670(_ent(_out))))
		(_port(_int cfgclk -3 0 36674(_ent(_out))))
		(_port(_int cfgmclk -3 0 36675(_ent(_out))))
		(_port(_int eos -3 0 36676(_ent(_out))))
		(_port(_int preq -3 0 36677(_ent(_out))))
		(_port(_int clk -3 0 36678(_ent(_in))))
		(_port(_int gsr -3 0 36679(_ent(_in))))
		(_port(_int gts -3 0 36680(_ent(_in))))
		(_port(_int keyclearb -3 0 36681(_ent(_in))))
		(_port(_int usrcclkts -3 0 36682(_ent(_in))))
		(_port(_int usrdoneo -3 0 36683(_ent(_in))))
		(_port(_int usrdonets -3 0 36684(_ent(_in))))
		(_port(_int pack -3 0 36685(_ent(_in))))
		(_port(_int ip2intc_irpt -3 0 36689(_ent(_out))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_misc))(unisim(VCOMPONENTS))(axi_lite_ipif_v3_0_4(ipif_pkg)))
	(_static
		(514)
		(770)
		(33686018)
		(515)
	)
	(_model . imp 128 -1)
)
