Analysis & Synthesis report for miniproject
Wed Jul 22 12:04:13 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Mod0
 12. Parameter Settings for Inferred Entity Instance: switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Div0
 13. Parameter Settings for Inferred Entity Instance: switch_states:uut|minute_counter:minute|bin_to_bcd4:uut|lpm_divide:Mod0
 14. Parameter Settings for Inferred Entity Instance: switch_states:uut|minute_counter:minute|bin_to_bcd4:uut|lpm_divide:Div0
 15. Parameter Settings for Inferred Entity Instance: switch_states:uut|hour_counter:hour|bin_to_bcd4:uut|lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: switch_states:uut|hour_counter:hour|bin_to_bcd4:uut|lpm_divide:Div0
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jul 22 12:04:13 2020       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; miniproject                                 ;
; Top-level Entity Name              ; interface_for_switch_states                 ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 378                                         ;
;     Total combinational functions  ; 378                                         ;
;     Dedicated logic registers      ; 58                                          ;
; Total registers                    ; 58                                          ;
; Total pins                         ; 46                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+----------------------------------------------------------------------------+-----------------------------+--------------------+
; Option                                                                     ; Setting                     ; Default Value      ;
+----------------------------------------------------------------------------+-----------------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7             ;                    ;
; Top-level entity name                                                      ; interface_for_switch_states ; miniproject        ;
; Family name                                                                ; Cyclone IV GX               ; Cyclone V          ;
; Use smart compilation                                                      ; Off                         ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                          ; On                 ;
; Enable compact report table                                                ; Off                         ; Off                ;
; Restructure Multiplexers                                                   ; Auto                        ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                         ; Off                ;
; Preserve fewer node names                                                  ; On                          ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable                      ; Enable             ;
; Verilog Version                                                            ; Verilog_2001                ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993                   ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                        ; Auto               ;
; Safe State Machine                                                         ; Off                         ; Off                ;
; Extract Verilog State Machines                                             ; On                          ; On                 ;
; Extract VHDL State Machines                                                ; On                          ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                         ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                        ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                         ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                          ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                          ; On                 ;
; Parallel Synthesis                                                         ; On                          ; On                 ;
; DSP Block Balancing                                                        ; Auto                        ; Auto               ;
; NOT Gate Push-Back                                                         ; On                          ; On                 ;
; Power-Up Don't Care                                                        ; On                          ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                         ; Off                ;
; Remove Duplicate Registers                                                 ; On                          ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                         ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                         ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                         ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                         ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                         ; Off                ;
; Ignore SOFT Buffers                                                        ; On                          ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                         ; Off                ;
; Optimization Technique                                                     ; Balanced                    ; Balanced           ;
; Carry Chain Length                                                         ; 70                          ; 70                 ;
; Auto Carry Chains                                                          ; On                          ; On                 ;
; Auto Open-Drain Pins                                                       ; On                          ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                         ; Off                ;
; Auto ROM Replacement                                                       ; On                          ; On                 ;
; Auto RAM Replacement                                                       ; On                          ; On                 ;
; Auto DSP Block Replacement                                                 ; On                          ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                        ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                        ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                          ; On                 ;
; Strict RAM Replacement                                                     ; Off                         ; Off                ;
; Allow Synchronous Control Signals                                          ; On                          ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                         ; Off                ;
; Auto RAM Block Balancing                                                   ; On                          ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                         ; Off                ;
; Auto Resource Sharing                                                      ; Off                         ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                         ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                         ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                         ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                          ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                         ; Off                ;
; Timing-Driven Synthesis                                                    ; On                          ; On                 ;
; Report Parameter Settings                                                  ; On                          ; On                 ;
; Report Source Assignments                                                  ; On                          ; On                 ;
; Report Connectivity Checks                                                 ; On                          ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                         ; Off                ;
; Synchronization Register Chain Length                                      ; 2                           ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation          ; Normal compilation ;
; HDL message level                                                          ; Level2                      ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                         ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                        ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                        ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                         ; 100                ;
; Clock MUX Protection                                                       ; On                          ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                         ; Off                ;
; Block Design Naming                                                        ; Auto                        ; Auto               ;
; SDC constraint protection                                                  ; Off                         ; Off                ;
; Synthesis Effort                                                           ; Auto                        ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                          ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                         ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium                      ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                        ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                          ; On                 ;
+----------------------------------------------------------------------------+-----------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; ../lab3/led7_decoder.v           ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/lab3/led7_decoder.v                                      ;         ;
; seccond_counter.v                ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/mini project/seccond_counter.v                           ;         ;
; minute_counter.v                 ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/mini project/minute_counter.v                            ;         ;
; hour_counter.v                   ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/mini project/hour_counter.v                              ;         ;
; switch_states.v                  ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/mini project/switch_states.v                             ;         ;
; interface_for_switch_states.v    ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/mini project/interface_for_switch_states.v               ;         ;
; bin_to_bcd4.v                    ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/mini project/bin_to_bcd4.v                               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc      ;         ;
; db/lpm_divide_edm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/mini project/db/lpm_divide_edm.tdf                       ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/mini project/db/sign_div_unsign_9kh.tdf                  ;         ;
; db/alt_u_div_08f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/mini project/db/alt_u_div_08f.tdf                        ;         ;
; db/add_sub_1tc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/mini project/db/add_sub_1tc.tdf                          ;         ;
; db/add_sub_2tc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/mini project/db/add_sub_2tc.tdf                          ;         ;
; db/lpm_divide_blm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/mini project/db/lpm_divide_blm.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 46               ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; CLOCK_50~input   ;
; Maximum fan-out          ; 56               ;
; Total fan-out            ; 1235             ;
; Average fan-out          ; 2.34             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                   ; Entity Name                 ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |interface_for_switch_states                    ; 378 (0)             ; 58 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 46   ; 0            ; |interface_for_switch_states                                                                                                                                                          ; interface_for_switch_states ; work         ;
;    |switch_states:uut|                          ; 378 (3)             ; 58 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut                                                                                                                                        ; switch_states               ; work         ;
;       |hour_counter:hour|                       ; 108 (31)            ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|hour_counter:hour                                                                                                                      ; hour_counter                ; work         ;
;          |bin_to_bcd4:uut|                      ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|hour_counter:hour|bin_to_bcd4:uut                                                                                                      ; bin_to_bcd4                 ; work         ;
;             |lpm_divide:Div0|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|hour_counter:hour|bin_to_bcd4:uut|lpm_divide:Div0                                                                                      ; lpm_divide                  ; work         ;
;                |lpm_divide_blm:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|hour_counter:hour|bin_to_bcd4:uut|lpm_divide:Div0|lpm_divide_blm:auto_generated                                                        ; lpm_divide_blm              ; work         ;
;                   |sign_div_unsign_9kh:divider| ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|hour_counter:hour|bin_to_bcd4:uut|lpm_divide:Div0|lpm_divide_blm:auto_generated|sign_div_unsign_9kh:divider                            ; sign_div_unsign_9kh         ; work         ;
;                      |alt_u_div_08f:divider|    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|hour_counter:hour|bin_to_bcd4:uut|lpm_divide:Div0|lpm_divide_blm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_08f:divider      ; alt_u_div_08f               ; work         ;
;             |lpm_divide:Mod0|                   ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|hour_counter:hour|bin_to_bcd4:uut|lpm_divide:Mod0                                                                                      ; lpm_divide                  ; work         ;
;                |lpm_divide_edm:auto_generated|  ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|hour_counter:hour|bin_to_bcd4:uut|lpm_divide:Mod0|lpm_divide_edm:auto_generated                                                        ; lpm_divide_edm              ; work         ;
;                   |sign_div_unsign_9kh:divider| ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|hour_counter:hour|bin_to_bcd4:uut|lpm_divide:Mod0|lpm_divide_edm:auto_generated|sign_div_unsign_9kh:divider                            ; sign_div_unsign_9kh         ; work         ;
;                      |alt_u_div_08f:divider|    ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|hour_counter:hour|bin_to_bcd4:uut|lpm_divide:Mod0|lpm_divide_edm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_08f:divider      ; alt_u_div_08f               ; work         ;
;          |led7_decoder:hex0|                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|hour_counter:hour|led7_decoder:hex0                                                                                                    ; led7_decoder                ; work         ;
;          |led7_decoder:hex1|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|hour_counter:hour|led7_decoder:hex1                                                                                                    ; led7_decoder                ; work         ;
;       |minute_counter:minute|                   ; 109 (32)            ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|minute_counter:minute                                                                                                                  ; minute_counter              ; work         ;
;          |bin_to_bcd4:uut|                      ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|minute_counter:minute|bin_to_bcd4:uut                                                                                                  ; bin_to_bcd4                 ; work         ;
;             |lpm_divide:Div0|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|minute_counter:minute|bin_to_bcd4:uut|lpm_divide:Div0                                                                                  ; lpm_divide                  ; work         ;
;                |lpm_divide_blm:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|minute_counter:minute|bin_to_bcd4:uut|lpm_divide:Div0|lpm_divide_blm:auto_generated                                                    ; lpm_divide_blm              ; work         ;
;                   |sign_div_unsign_9kh:divider| ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|minute_counter:minute|bin_to_bcd4:uut|lpm_divide:Div0|lpm_divide_blm:auto_generated|sign_div_unsign_9kh:divider                        ; sign_div_unsign_9kh         ; work         ;
;                      |alt_u_div_08f:divider|    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|minute_counter:minute|bin_to_bcd4:uut|lpm_divide:Div0|lpm_divide_blm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_08f:divider  ; alt_u_div_08f               ; work         ;
;             |lpm_divide:Mod0|                   ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|minute_counter:minute|bin_to_bcd4:uut|lpm_divide:Mod0                                                                                  ; lpm_divide                  ; work         ;
;                |lpm_divide_edm:auto_generated|  ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|minute_counter:minute|bin_to_bcd4:uut|lpm_divide:Mod0|lpm_divide_edm:auto_generated                                                    ; lpm_divide_edm              ; work         ;
;                   |sign_div_unsign_9kh:divider| ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|minute_counter:minute|bin_to_bcd4:uut|lpm_divide:Mod0|lpm_divide_edm:auto_generated|sign_div_unsign_9kh:divider                        ; sign_div_unsign_9kh         ; work         ;
;                      |alt_u_div_08f:divider|    ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|minute_counter:minute|bin_to_bcd4:uut|lpm_divide:Mod0|lpm_divide_edm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_08f:divider  ; alt_u_div_08f               ; work         ;
;          |led7_decoder:hex0|                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|minute_counter:minute|led7_decoder:hex0                                                                                                ; led7_decoder                ; work         ;
;          |led7_decoder:hex1|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|minute_counter:minute|led7_decoder:hex1                                                                                                ; led7_decoder                ; work         ;
;       |seccond_counter:second|                  ; 158 (81)            ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|seccond_counter:second                                                                                                                 ; seccond_counter             ; work         ;
;          |bin_to_bcd4:uut|                      ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|seccond_counter:second|bin_to_bcd4:uut                                                                                                 ; bin_to_bcd4                 ; work         ;
;             |lpm_divide:Div0|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Div0                                                                                 ; lpm_divide                  ; work         ;
;                |lpm_divide_blm:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Div0|lpm_divide_blm:auto_generated                                                   ; lpm_divide_blm              ; work         ;
;                   |sign_div_unsign_9kh:divider| ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Div0|lpm_divide_blm:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh         ; work         ;
;                      |alt_u_div_08f:divider|    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Div0|lpm_divide_blm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_08f:divider ; alt_u_div_08f               ; work         ;
;             |lpm_divide:Mod0|                   ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Mod0                                                                                 ; lpm_divide                  ; work         ;
;                |lpm_divide_edm:auto_generated|  ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Mod0|lpm_divide_edm:auto_generated                                                   ; lpm_divide_edm              ; work         ;
;                   |sign_div_unsign_9kh:divider| ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Mod0|lpm_divide_edm:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh         ; work         ;
;                      |alt_u_div_08f:divider|    ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Mod0|lpm_divide_edm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_08f:divider ; alt_u_div_08f               ; work         ;
;          |led7_decoder:hex0|                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|seccond_counter:second|led7_decoder:hex0                                                                                               ; led7_decoder                ; work         ;
;          |led7_decoder:hex1|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |interface_for_switch_states|switch_states:uut|seccond_counter:second|led7_decoder:hex1                                                                                               ; led7_decoder                ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 58    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 53    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; switch_states:uut|seccond_counter:second|e ; 4       ;
; Total number of inverted registers = 1     ;         ;
+--------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |interface_for_switch_states|switch_states:uut|seccond_counter:second|second[0] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |interface_for_switch_states|switch_states:uut|minute_counter:minute|minute[4]  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |interface_for_switch_states|switch_states:uut|hour_counter:hour|hour[1]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_edm ; Untyped                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_blm ; Untyped                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: switch_states:uut|minute_counter:minute|bin_to_bcd4:uut|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_edm ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: switch_states:uut|minute_counter:minute|bin_to_bcd4:uut|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_blm ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: switch_states:uut|hour_counter:hour|bin_to_bcd4:uut|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_edm ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: switch_states:uut|hour_counter:hour|bin_to_bcd4:uut|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_blm ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 46                          ;
; cycloneiii_ff         ; 58                          ;
;     ENA               ; 53                          ;
;     plain             ; 5                           ;
; cycloneiii_lcell_comb ; 390                         ;
;     arith             ; 123                         ;
;         2 data inputs ; 75                          ;
;         3 data inputs ; 48                          ;
;     normal            ; 267                         ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 95                          ;
;         3 data inputs ; 50                          ;
;         4 data inputs ; 84                          ;
;                       ;                             ;
; Max LUT depth         ; 9.10                        ;
; Average LUT depth     ; 5.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Jul 22 12:04:01 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off miniproject -c miniproject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/lab3/led7_decoder.v
    Info (12023): Found entity 1: led7_decoder File: C:/intelFPGA_lite/lab3/led7_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seccond_counter.v
    Info (12023): Found entity 1: seccond_counter File: C:/intelFPGA_lite/mini project/seccond_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock.v
    Info (12023): Found entity 1: Clock File: C:/intelFPGA_lite/mini project/clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_devider.v
    Info (12023): Found entity 1: clock_devider File: C:/intelFPGA_lite/mini project/clock_devider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/intelFPGA_lite/mini project/testbench.v Line: 2
Warning (10463): Verilog HDL Declaration warning at interface.v(1): "interface" is SystemVerilog-2005 keyword File: C:/intelFPGA_lite/mini project/interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interface.v
    Info (12023): Found entity 1: interface File: C:/intelFPGA_lite/mini project/interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/bin_to_bcd3.v
    Info (12023): Found entity 1: bin_to_bcd3 File: C:/intelFPGA_lite/mini project/output_files/bin_to_bcd3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interface_2.v
    Info (12023): Found entity 1: interface_2 File: C:/intelFPGA_lite/mini project/interface_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file minute_counter.v
    Info (12023): Found entity 1: minute_counter File: C:/intelFPGA_lite/mini project/minute_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_2.v
    Info (12023): Found entity 1: testbench_2 File: C:/intelFPGA_lite/mini project/testbench_2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file output_files/second_counter2.v
    Info (12023): Found entity 1: second_counter2 File: C:/intelFPGA_lite/mini project/output_files/second_counter2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider2.v
    Info (12023): Found entity 1: clock_divider2 File: C:/intelFPGA_lite/mini project/clock_divider2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interface_3.v
    Info (12023): Found entity 1: interface_3 File: C:/intelFPGA_lite/mini project/interface_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.v
    Info (12023): Found entity 1: d_ff File: C:/intelFPGA_lite/mini project/d_ff.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce File: C:/intelFPGA_lite/mini project/debounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file minute_counter2.v
    Info (12023): Found entity 1: minute_counter2 File: C:/intelFPGA_lite/mini project/minute_counter2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hour_counter.v
    Info (12023): Found entity 1: hour_counter File: C:/intelFPGA_lite/mini project/hour_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file switch_states.v
    Info (12023): Found entity 1: switch_states File: C:/intelFPGA_lite/mini project/switch_states.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_for_switchstates.v
    Info (12023): Found entity 1: testbench_for_switchstates File: C:/intelFPGA_lite/mini project/testbench_for_switchstates.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file interface_for_switch_states.v
    Info (12023): Found entity 1: interface_for_switch_states File: C:/intelFPGA_lite/mini project/interface_for_switch_states.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file switch_state_ver2.v
    Info (12023): Found entity 1: switch_state_ver2 File: C:/intelFPGA_lite/mini project/switch_state_ver2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file second_counter_ver2.v
    Info (12023): Found entity 1: second_counter_ver2 File: C:/intelFPGA_lite/mini project/second_counter_ver2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mini_block_diagram.bdf
    Info (12023): Found entity 1: mini_block_diagram
Info (12021): Found 1 design units, including 1 entities, in source file minute_counter_ver2.v
    Info (12023): Found entity 1: minute_counter_ver2 File: C:/intelFPGA_lite/mini project/minute_counter_ver2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hour_counter_ver2.v
    Info (12023): Found entity 1: hour_counter_ver2 File: C:/intelFPGA_lite/mini project/hour_counter_ver2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bin_to_bcd4.v
    Info (12023): Found entity 1: bin_to_bcd4 File: C:/intelFPGA_lite/mini project/bin_to_bcd4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchfinal.v
    Info (12023): Found entity 1: testbenchfinal File: C:/intelFPGA_lite/mini project/testbenchfinal.v Line: 2
Critical Warning (10846): Verilog HDL Instantiation warning at interface.v(5): instance has no name File: C:/intelFPGA_lite/mini project/interface.v Line: 5
Info (12127): Elaborating entity "interface_for_switch_states" for the top level hierarchy
Info (12128): Elaborating entity "switch_states" for hierarchy "switch_states:uut" File: C:/intelFPGA_lite/mini project/interface_for_switch_states.v Line: 11
Warning (10230): Verilog HDL assignment warning at switch_states.v(19): truncated value with size 32 to match size of target (2) File: C:/intelFPGA_lite/mini project/switch_states.v Line: 19
Info (12128): Elaborating entity "seccond_counter" for hierarchy "switch_states:uut|seccond_counter:second" File: C:/intelFPGA_lite/mini project/switch_states.v Line: 81
Warning (10230): Verilog HDL assignment warning at seccond_counter.v(23): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/mini project/seccond_counter.v Line: 23
Warning (10230): Verilog HDL assignment warning at seccond_counter.v(77): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/mini project/seccond_counter.v Line: 77
Warning (10230): Verilog HDL assignment warning at seccond_counter.v(81): truncated value with size 32 to match size of target (28) File: C:/intelFPGA_lite/mini project/seccond_counter.v Line: 81
Warning (10230): Verilog HDL assignment warning at seccond_counter.v(100): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/mini project/seccond_counter.v Line: 100
Warning (10230): Verilog HDL assignment warning at seccond_counter.v(114): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/mini project/seccond_counter.v Line: 114
Info (12128): Elaborating entity "bin_to_bcd4" for hierarchy "switch_states:uut|seccond_counter:second|bin_to_bcd4:uut" File: C:/intelFPGA_lite/mini project/seccond_counter.v Line: 125
Warning (10230): Verilog HDL assignment warning at bin_to_bcd4.v(8): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/mini project/bin_to_bcd4.v Line: 8
Warning (10230): Verilog HDL assignment warning at bin_to_bcd4.v(9): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/mini project/bin_to_bcd4.v Line: 9
Info (12128): Elaborating entity "led7_decoder" for hierarchy "switch_states:uut|seccond_counter:second|led7_decoder:hex0" File: C:/intelFPGA_lite/mini project/seccond_counter.v Line: 127
Info (12128): Elaborating entity "minute_counter" for hierarchy "switch_states:uut|minute_counter:minute" File: C:/intelFPGA_lite/mini project/switch_states.v Line: 84
Warning (10230): Verilog HDL assignment warning at minute_counter.v(32): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/mini project/minute_counter.v Line: 32
Warning (10230): Verilog HDL assignment warning at minute_counter.v(82): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/mini project/minute_counter.v Line: 82
Warning (10230): Verilog HDL assignment warning at minute_counter.v(102): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/mini project/minute_counter.v Line: 102
Warning (10230): Verilog HDL assignment warning at minute_counter.v(117): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/mini project/minute_counter.v Line: 117
Info (12128): Elaborating entity "hour_counter" for hierarchy "switch_states:uut|hour_counter:hour" File: C:/intelFPGA_lite/mini project/switch_states.v Line: 87
Warning (10230): Verilog HDL assignment warning at hour_counter.v(63): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/mini project/hour_counter.v Line: 63
Warning (10230): Verilog HDL assignment warning at hour_counter.v(78): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/mini project/hour_counter.v Line: 78
Warning (10230): Verilog HDL assignment warning at hour_counter.v(93): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/mini project/hour_counter.v Line: 93
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|Mod0" File: C:/intelFPGA_lite/mini project/bin_to_bcd4.v Line: 8
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|Div0" File: C:/intelFPGA_lite/mini project/bin_to_bcd4.v Line: 9
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "switch_states:uut|minute_counter:minute|bin_to_bcd4:uut|Mod0" File: C:/intelFPGA_lite/mini project/bin_to_bcd4.v Line: 8
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "switch_states:uut|minute_counter:minute|bin_to_bcd4:uut|Div0" File: C:/intelFPGA_lite/mini project/bin_to_bcd4.v Line: 9
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "switch_states:uut|hour_counter:hour|bin_to_bcd4:uut|Mod0" File: C:/intelFPGA_lite/mini project/bin_to_bcd4.v Line: 8
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "switch_states:uut|hour_counter:hour|bin_to_bcd4:uut|Div0" File: C:/intelFPGA_lite/mini project/bin_to_bcd4.v Line: 9
Info (12130): Elaborated megafunction instantiation "switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Mod0" File: C:/intelFPGA_lite/mini project/bin_to_bcd4.v Line: 8
Info (12133): Instantiated megafunction "switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Mod0" with the following parameter: File: C:/intelFPGA_lite/mini project/bin_to_bcd4.v Line: 8
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_edm.tdf
    Info (12023): Found entity 1: lpm_divide_edm File: C:/intelFPGA_lite/mini project/db/lpm_divide_edm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/intelFPGA_lite/mini project/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_08f.tdf
    Info (12023): Found entity 1: alt_u_div_08f File: C:/intelFPGA_lite/mini project/db/alt_u_div_08f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf
    Info (12023): Found entity 1: add_sub_1tc File: C:/intelFPGA_lite/mini project/db/add_sub_1tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf
    Info (12023): Found entity 1: add_sub_2tc File: C:/intelFPGA_lite/mini project/db/add_sub_2tc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Div0" File: C:/intelFPGA_lite/mini project/bin_to_bcd4.v Line: 9
Info (12133): Instantiated megafunction "switch_states:uut|seccond_counter:second|bin_to_bcd4:uut|lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/mini project/bin_to_bcd4.v Line: 9
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_blm.tdf
    Info (12023): Found entity 1: lpm_divide_blm File: C:/intelFPGA_lite/mini project/db/lpm_divide_blm.tdf Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/mini project/output_files/miniproject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 426 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 380 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Wed Jul 22 12:04:13 2020
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/mini project/output_files/miniproject.map.smsg.


