
Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000098  00800200  00002046  000020da  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002046  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000f13  00800298  00800298  00002172  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002172  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000021a4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000420  00000000  00000000  000021e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000074e3  00000000  00000000  00002604  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001dd1  00000000  00000000  00009ae7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000025ef  00000000  00000000  0000b8b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000f38  00000000  00000000  0000dea8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001315  00000000  00000000  0000ede0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005cd1  00000000  00000000  000100f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003a8  00000000  00000000  00015dc6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
       2:	00 00       	nop
       4:	90 c0       	rjmp	.+288    	; 0x126 <__bad_interrupt>
       6:	00 00       	nop
       8:	8e c0       	rjmp	.+284    	; 0x126 <__bad_interrupt>
       a:	00 00       	nop
       c:	8c c0       	rjmp	.+280    	; 0x126 <__bad_interrupt>
       e:	00 00       	nop
      10:	8a c0       	rjmp	.+276    	; 0x126 <__bad_interrupt>
      12:	00 00       	nop
      14:	88 c0       	rjmp	.+272    	; 0x126 <__bad_interrupt>
      16:	00 00       	nop
      18:	86 c0       	rjmp	.+268    	; 0x126 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	84 c0       	rjmp	.+264    	; 0x126 <__bad_interrupt>
      1e:	00 00       	nop
      20:	82 c0       	rjmp	.+260    	; 0x126 <__bad_interrupt>
      22:	00 00       	nop
      24:	80 c0       	rjmp	.+256    	; 0x126 <__bad_interrupt>
      26:	00 00       	nop
      28:	7e c0       	rjmp	.+252    	; 0x126 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	7c c0       	rjmp	.+248    	; 0x126 <__bad_interrupt>
      2e:	00 00       	nop
      30:	7a c0       	rjmp	.+244    	; 0x126 <__bad_interrupt>
      32:	00 00       	nop
      34:	78 c0       	rjmp	.+240    	; 0x126 <__bad_interrupt>
      36:	00 00       	nop
      38:	76 c0       	rjmp	.+236    	; 0x126 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	74 c0       	rjmp	.+232    	; 0x126 <__bad_interrupt>
      3e:	00 00       	nop
      40:	72 c0       	rjmp	.+228    	; 0x126 <__bad_interrupt>
      42:	00 00       	nop
      44:	70 c0       	rjmp	.+224    	; 0x126 <__bad_interrupt>
      46:	00 00       	nop
      48:	6e c0       	rjmp	.+220    	; 0x126 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	6c c0       	rjmp	.+216    	; 0x126 <__bad_interrupt>
      4e:	00 00       	nop
      50:	6a c0       	rjmp	.+212    	; 0x126 <__bad_interrupt>
      52:	00 00       	nop
      54:	68 c0       	rjmp	.+208    	; 0x126 <__bad_interrupt>
      56:	00 00       	nop
      58:	66 c0       	rjmp	.+204    	; 0x126 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	64 c0       	rjmp	.+200    	; 0x126 <__bad_interrupt>
      5e:	00 00       	nop
      60:	62 c0       	rjmp	.+196    	; 0x126 <__bad_interrupt>
      62:	00 00       	nop
      64:	0c 94 3e 0c 	jmp	0x187c	; 0x187c <__vector_25>
      68:	0c 94 ff 0b 	jmp	0x17fe	; 0x17fe <__vector_26>
      6c:	5c c0       	rjmp	.+184    	; 0x126 <__bad_interrupt>
      6e:	00 00       	nop
      70:	5a c0       	rjmp	.+180    	; 0x126 <__bad_interrupt>
      72:	00 00       	nop
      74:	58 c0       	rjmp	.+176    	; 0x126 <__bad_interrupt>
      76:	00 00       	nop
      78:	56 c0       	rjmp	.+172    	; 0x126 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	54 c0       	rjmp	.+168    	; 0x126 <__bad_interrupt>
      7e:	00 00       	nop
      80:	52 c0       	rjmp	.+164    	; 0x126 <__bad_interrupt>
      82:	00 00       	nop
      84:	50 c0       	rjmp	.+160    	; 0x126 <__bad_interrupt>
      86:	00 00       	nop
      88:	4e c0       	rjmp	.+156    	; 0x126 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	4c c0       	rjmp	.+152    	; 0x126 <__bad_interrupt>
      8e:	00 00       	nop
      90:	4a c0       	rjmp	.+148    	; 0x126 <__bad_interrupt>
      92:	00 00       	nop
      94:	48 c0       	rjmp	.+144    	; 0x126 <__bad_interrupt>
      96:	00 00       	nop
      98:	46 c0       	rjmp	.+140    	; 0x126 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	44 c0       	rjmp	.+136    	; 0x126 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	42 c0       	rjmp	.+132    	; 0x126 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	40 c0       	rjmp	.+128    	; 0x126 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	3e c0       	rjmp	.+124    	; 0x126 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	3c c0       	rjmp	.+120    	; 0x126 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	3a c0       	rjmp	.+116    	; 0x126 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	38 c0       	rjmp	.+112    	; 0x126 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	36 c0       	rjmp	.+108    	; 0x126 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	34 c0       	rjmp	.+104    	; 0x126 <__bad_interrupt>
      be:	00 00       	nop
      c0:	32 c0       	rjmp	.+100    	; 0x126 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	30 c0       	rjmp	.+96     	; 0x126 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	2e c0       	rjmp	.+92     	; 0x126 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	2c c0       	rjmp	.+88     	; 0x126 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	2a c0       	rjmp	.+84     	; 0x126 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	28 c0       	rjmp	.+80     	; 0x126 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	26 c0       	rjmp	.+76     	; 0x126 <__bad_interrupt>
      da:	00 00       	nop
      dc:	24 c0       	rjmp	.+72     	; 0x126 <__bad_interrupt>
      de:	00 00       	nop
      e0:	22 c0       	rjmp	.+68     	; 0x126 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
      e4:	11 24       	eor	r1, r1
      e6:	1f be       	out	0x3f, r1	; 63
      e8:	cf ef       	ldi	r28, 0xFF	; 255
      ea:	d1 e2       	ldi	r29, 0x21	; 33
      ec:	de bf       	out	0x3e, r29	; 62
      ee:	cd bf       	out	0x3d, r28	; 61
      f0:	00 e0       	ldi	r16, 0x00	; 0
      f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
      f4:	12 e0       	ldi	r17, 0x02	; 2
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b2 e0       	ldi	r27, 0x02	; 2
      fa:	e6 e4       	ldi	r30, 0x46	; 70
      fc:	f0 e2       	ldi	r31, 0x20	; 32
      fe:	00 e0       	ldi	r16, 0x00	; 0
     100:	0b bf       	out	0x3b, r16	; 59
     102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
     104:	07 90       	elpm	r0, Z+
     106:	0d 92       	st	X+, r0
     108:	a8 39       	cpi	r26, 0x98	; 152
     10a:	b1 07       	cpc	r27, r17
     10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
     10e:	21 e1       	ldi	r18, 0x11	; 17
     110:	a8 e9       	ldi	r26, 0x98	; 152
     112:	b2 e0       	ldi	r27, 0x02	; 2
     114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
     116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
     118:	ab 3a       	cpi	r26, 0xAB	; 171
     11a:	b2 07       	cpc	r27, r18
     11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
     11e:	0e 94 6a 0c 	call	0x18d4	; 0x18d4 <main>
     122:	0c 94 21 10 	jmp	0x2042	; 0x2042 <_exit>

00000126 <__bad_interrupt>:
     126:	6c cf       	rjmp	.-296    	; 0x0 <__vectors>

00000128 <IO_init>:

//Init_IO

void IO_init(void)
{
	SPI_DDR = SPI_OUTPUT_MASK;
     128:	87 ec       	ldi	r24, 0xC7	; 199
     12a:	84 b9       	out	0x04, r24	; 4
	SPI2_DDR = SPI2_OUTPUT_MASK;
     12c:	81 e8       	ldi	r24, 0x81	; 129
     12e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	SOFTSPI_DDR = SOFTSPI_OUTPUT_MASK;
     132:	88 e8       	ldi	r24, 0x88	; 136
     134:	8d b9       	out	0x0d, r24	; 13
	SOFTSPI_CLK_PORT |= SOFTSPI_CLK_BIT;
     136:	2e 9a       	sbi	0x05, 6	; 5
	
	Position = 0;
     138:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>
     13c:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
     140:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
     144:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
     148:	08 95       	ret

0000014a <check_Communication_Input_UART_0>:
}

char check_Communication_Input_UART_0(void)
{
     14a:	1f 93       	push	r17
     14c:	cf 93       	push	r28
     14e:	df 93       	push	r29
	char ret = 0;
     150:	d0 e0       	ldi	r29, 0x00	; 0
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
			cntr_UART_0++;
			ret = 0;
     152:	c0 e0       	ldi	r28, 0x00	; 0
		if (ch == 13)
		{
			INPUT_UART_0[cntr_UART_0] = 0;
			cntr_UART_0 = 0;
			cntr_End_UART_0 = 0;
			ret = 1;
     154:	11 e0       	ldi	r17, 0x01	; 1

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
     156:	1c c0       	rjmp	.+56     	; 0x190 <check_Communication_Input_UART_0+0x46>
	{
		unsigned char ch = RB_readByte(&rb_rx_PC);
     158:	84 ea       	ldi	r24, 0xA4	; 164
     15a:	9a e0       	ldi	r25, 0x0A	; 10
     15c:	39 d2       	rcall	.+1138   	; 0x5d0 <RB_readByte>
		if (ch == 13)
     15e:	8d 30       	cpi	r24, 0x0D	; 13
     160:	61 f4       	brne	.+24     	; 0x17a <check_Communication_Input_UART_0+0x30>
		{
			INPUT_UART_0[cntr_UART_0] = 0;
     162:	e0 91 9a 02 	lds	r30, 0x029A	; 0x80029a <cntr_UART_0>
     166:	f0 e0       	ldi	r31, 0x00	; 0
     168:	e5 55       	subi	r30, 0x55	; 85
     16a:	ff 4e       	sbci	r31, 0xEF	; 239
     16c:	10 82       	st	Z, r1
			cntr_UART_0 = 0;
     16e:	c0 93 9a 02 	sts	0x029A, r28	; 0x80029a <cntr_UART_0>
			cntr_End_UART_0 = 0;
     172:	c0 93 99 02 	sts	0x0299, r28	; 0x800299 <cntr_End_UART_0>
			ret = 1;
     176:	d1 2f       	mov	r29, r17
     178:	0b c0       	rjmp	.+22     	; 0x190 <check_Communication_Input_UART_0+0x46>
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
     17a:	90 91 9a 02 	lds	r25, 0x029A	; 0x80029a <cntr_UART_0>
     17e:	e9 2f       	mov	r30, r25
     180:	f0 e0       	ldi	r31, 0x00	; 0
     182:	e5 55       	subi	r30, 0x55	; 85
     184:	ff 4e       	sbci	r31, 0xEF	; 239
     186:	80 83       	st	Z, r24
			cntr_UART_0++;
     188:	9f 5f       	subi	r25, 0xFF	; 255
     18a:	90 93 9a 02 	sts	0x029A, r25	; 0x80029a <cntr_UART_0>
			ret = 0;
     18e:	dc 2f       	mov	r29, r28

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
     190:	84 ea       	ldi	r24, 0xA4	; 164
     192:	9a e0       	ldi	r25, 0x0A	; 10
     194:	11 d2       	rcall	.+1058   	; 0x5b8 <RB_length>
     196:	81 11       	cpse	r24, r1
     198:	df cf       	rjmp	.-66     	; 0x158 <check_Communication_Input_UART_0+0xe>
			cntr_UART_0++;
			ret = 0;
		}
	}
	return ret;
}
     19a:	8d 2f       	mov	r24, r29
     19c:	df 91       	pop	r29
     19e:	cf 91       	pop	r28
     1a0:	1f 91       	pop	r17
     1a2:	08 95       	ret

000001a4 <my_itoa>:
		proceed_Communication_Input_UART_0();				// Vollständige Übertragung des USB verarbeiten
	}
}

void my_itoa( int64_t z, char* buffer )
{
     1a4:	2f 92       	push	r2
     1a6:	3f 92       	push	r3
     1a8:	4f 92       	push	r4
     1aa:	5f 92       	push	r5
     1ac:	6f 92       	push	r6
     1ae:	7f 92       	push	r7
     1b0:	8f 92       	push	r8
     1b2:	9f 92       	push	r9
     1b4:	af 92       	push	r10
     1b6:	bf 92       	push	r11
     1b8:	cf 92       	push	r12
     1ba:	df 92       	push	r13
     1bc:	ef 92       	push	r14
     1be:	ff 92       	push	r15
     1c0:	0f 93       	push	r16
     1c2:	1f 93       	push	r17
     1c4:	cf 93       	push	r28
     1c6:	df 93       	push	r29
     1c8:	cd b7       	in	r28, 0x3d	; 61
     1ca:	de b7       	in	r29, 0x3e	; 62
     1cc:	2b 97       	sbiw	r28, 0x0b	; 11
     1ce:	0f b6       	in	r0, 0x3f	; 63
     1d0:	f8 94       	cli
     1d2:	de bf       	out	0x3e, r29	; 62
     1d4:	0f be       	out	0x3f, r0	; 63
     1d6:	cd bf       	out	0x3d, r28	; 61
     1d8:	29 83       	std	Y+1, r18	; 0x01
     1da:	3a 83       	std	Y+2, r19	; 0x02
     1dc:	4b 83       	std	Y+3, r20	; 0x03
     1de:	95 2e       	mov	r9, r21
     1e0:	56 2e       	mov	r5, r22
     1e2:	47 2e       	mov	r4, r23
     1e4:	38 2e       	mov	r3, r24
     1e6:	29 2e       	mov	r2, r25
     1e8:	1f 83       	std	Y+7, r17	; 0x07
     1ea:	0e 83       	std	Y+6, r16	; 0x06

	u= z;
	// ist die Zahl negativ?
	// gleich mal ein - hinterlassen und die Zahl positiv machen
	// die einzelnen Stellen der Zahl berechnen
	if (u< 0)
     1ec:	a0 e0       	ldi	r26, 0x00	; 0
     1ee:	0e 94 e2 0f 	call	0x1fc4	; 0x1fc4 <__cmpdi2_s8>
     1f2:	6c f4       	brge	.+26     	; 0x20e <my_itoa+0x6a>
	{
		u= u*(-1);
     1f4:	0e 94 9b 0f 	call	0x1f36	; 0x1f36 <__negdi2>
     1f8:	29 83       	std	Y+1, r18	; 0x01
     1fa:	3a 83       	std	Y+2, r19	; 0x02
     1fc:	4b 83       	std	Y+3, r20	; 0x03
     1fe:	95 2e       	mov	r9, r21
     200:	56 2e       	mov	r5, r22
     202:	47 2e       	mov	r4, r23
     204:	38 2e       	mov	r3, r24
     206:	29 2e       	mov	r2, r25
		sflag= 1;
     208:	81 e0       	ldi	r24, 0x01	; 1
     20a:	8a 87       	std	Y+10, r24	; 0x0a
     20c:	01 c0       	rjmp	.+2      	; 0x210 <my_itoa+0x6c>

	int      i = 0;
	int      j;
	char     tmp;
	int64_t  u;    // In u bearbeiten wir den Absolutbetrag von z.
	char     sflag= 0;
     20e:	1a 86       	std	Y+10, r1	; 0x0a
     210:	ae 81       	ldd	r26, Y+6	; 0x06
     212:	bf 81       	ldd	r27, Y+7	; 0x07
     214:	b9 87       	std	Y+9, r27	; 0x09
     216:	a8 87       	std	Y+8, r26	; 0x08
	// gleich mal ein - hinterlassen und die Zahl positiv machen
	// die einzelnen Stellen der Zahl berechnen
	if (u< 0)
	{
		u= u*(-1);
		sflag= 1;
     218:	bd 83       	std	Y+5, r27	; 0x05
     21a:	ac 83       	std	Y+4, r26	; 0x04
     21c:	61 2c       	mov	r6, r1
     21e:	71 2c       	mov	r7, r1
     220:	4b 86       	std	Y+11, r4	; 0x0b
     222:	42 2c       	mov	r4, r2
     224:	25 2c       	mov	r2, r5
     226:	53 2c       	mov	r5, r3
     228:	39 2c       	mov	r3, r9
     22a:	01 c0       	rjmp	.+2      	; 0x22e <my_itoa+0x8a>
	}
	do
	{
		buffer[i++] = '0' + (u % 10);
     22c:	34 01       	movw	r6, r8
     22e:	43 01       	movw	r8, r6
     230:	bf ef       	ldi	r27, 0xFF	; 255
     232:	8b 1a       	sub	r8, r27
     234:	9b 0a       	sbc	r9, r27
     236:	0f 2e       	mov	r0, r31
     238:	fa e0       	ldi	r31, 0x0A	; 10
     23a:	af 2e       	mov	r10, r31
     23c:	f0 2d       	mov	r31, r0
     23e:	b1 2c       	mov	r11, r1
     240:	c1 2c       	mov	r12, r1
     242:	d1 2c       	mov	r13, r1
     244:	e1 2c       	mov	r14, r1
     246:	f1 2c       	mov	r15, r1
     248:	00 e0       	ldi	r16, 0x00	; 0
     24a:	10 e0       	ldi	r17, 0x00	; 0
     24c:	29 81       	ldd	r18, Y+1	; 0x01
     24e:	3a 81       	ldd	r19, Y+2	; 0x02
     250:	4b 81       	ldd	r20, Y+3	; 0x03
     252:	53 2d       	mov	r21, r3
     254:	62 2d       	mov	r22, r2
     256:	7b 85       	ldd	r23, Y+11	; 0x0b
     258:	85 2d       	mov	r24, r5
     25a:	94 2d       	mov	r25, r4
     25c:	0e 94 12 0f 	call	0x1e24	; 0x1e24 <__moddi3>
     260:	20 5d       	subi	r18, 0xD0	; 208
     262:	ec 81       	ldd	r30, Y+4	; 0x04
     264:	fd 81       	ldd	r31, Y+5	; 0x05
     266:	21 93       	st	Z+, r18
     268:	fd 83       	std	Y+5, r31	; 0x05
     26a:	ec 83       	std	Y+4, r30	; 0x04
		u /= 10;
     26c:	29 81       	ldd	r18, Y+1	; 0x01
     26e:	3a 81       	ldd	r19, Y+2	; 0x02
     270:	4b 81       	ldd	r20, Y+3	; 0x03
     272:	53 2d       	mov	r21, r3
     274:	62 2d       	mov	r22, r2
     276:	7b 85       	ldd	r23, Y+11	; 0x0b
     278:	85 2d       	mov	r24, r5
     27a:	94 2d       	mov	r25, r4
     27c:	0e 94 14 0f 	call	0x1e28	; 0x1e28 <__divdi3>
     280:	29 83       	std	Y+1, r18	; 0x01
     282:	3a 83       	std	Y+2, r19	; 0x02
     284:	4b 83       	std	Y+3, r20	; 0x03
     286:	35 2e       	mov	r3, r21
     288:	26 2e       	mov	r2, r22
     28a:	7b 87       	std	Y+11, r23	; 0x0b
     28c:	58 2e       	mov	r5, r24
     28e:	49 2e       	mov	r4, r25
	}
	while( u > 0 );
     290:	a0 e0       	ldi	r26, 0x00	; 0
     292:	0e 94 e2 0f 	call	0x1fc4	; 0x1fc4 <__cmpdi2_s8>
     296:	09 f0       	breq	.+2      	; 0x29a <my_itoa+0xf6>
     298:	4c f6       	brge	.-110    	; 0x22c <my_itoa+0x88>
	if (sflag)  { buffer[i++]= '-'; }
     29a:	9a 85       	ldd	r25, Y+10	; 0x0a
     29c:	99 23       	and	r25, r25
     29e:	49 f0       	breq	.+18     	; 0x2b2 <my_itoa+0x10e>
     2a0:	ee 81       	ldd	r30, Y+6	; 0x06
     2a2:	ff 81       	ldd	r31, Y+7	; 0x07
     2a4:	e8 0d       	add	r30, r8
     2a6:	f9 1d       	adc	r31, r9
     2a8:	8d e2       	ldi	r24, 0x2D	; 45
     2aa:	80 83       	st	Z, r24
     2ac:	d3 01       	movw	r26, r6
     2ae:	12 96       	adiw	r26, 0x02	; 2
     2b0:	4d 01       	movw	r8, r26

	// den String in sich spiegeln
	for( j = 0; j < i / 2; ++j )
     2b2:	94 01       	movw	r18, r8
     2b4:	99 20       	and	r9, r9
     2b6:	14 f4       	brge	.+4      	; 0x2bc <my_itoa+0x118>
     2b8:	2f 5f       	subi	r18, 0xFF	; 255
     2ba:	3f 4f       	sbci	r19, 0xFF	; 255
     2bc:	35 95       	asr	r19
     2be:	27 95       	ror	r18
     2c0:	12 16       	cp	r1, r18
     2c2:	13 06       	cpc	r1, r19
     2c4:	9c f4       	brge	.+38     	; 0x2ec <my_itoa+0x148>
     2c6:	ee 81       	ldd	r30, Y+6	; 0x06
     2c8:	ff 81       	ldd	r31, Y+7	; 0x07
     2ca:	e8 0d       	add	r30, r8
     2cc:	f9 1d       	adc	r31, r9
     2ce:	8e 81       	ldd	r24, Y+6	; 0x06
     2d0:	9f 81       	ldd	r25, Y+7	; 0x07
     2d2:	28 0f       	add	r18, r24
     2d4:	39 1f       	adc	r19, r25
	{
		tmp = buffer[j];
     2d6:	a8 85       	ldd	r26, Y+8	; 0x08
     2d8:	b9 85       	ldd	r27, Y+9	; 0x09
     2da:	8c 91       	ld	r24, X
		buffer[j] = buffer[i-j-1];
     2dc:	92 91       	ld	r25, -Z
     2de:	9d 93       	st	X+, r25
     2e0:	b9 87       	std	Y+9, r27	; 0x09
     2e2:	a8 87       	std	Y+8, r26	; 0x08
		buffer[i-j-1] = tmp;
     2e4:	80 83       	st	Z, r24
	}
	while( u > 0 );
	if (sflag)  { buffer[i++]= '-'; }

	// den String in sich spiegeln
	for( j = 0; j < i / 2; ++j )
     2e6:	a2 17       	cp	r26, r18
     2e8:	b3 07       	cpc	r27, r19
     2ea:	a9 f7       	brne	.-22     	; 0x2d6 <my_itoa+0x132>
		tmp = buffer[j];
		buffer[j] = buffer[i-j-1];
		buffer[i-j-1] = tmp;
	}

	buffer[i] = '\0';
     2ec:	ee 81       	ldd	r30, Y+6	; 0x06
     2ee:	ff 81       	ldd	r31, Y+7	; 0x07
     2f0:	e8 0d       	add	r30, r8
     2f2:	f9 1d       	adc	r31, r9
     2f4:	10 82       	st	Z, r1
}
     2f6:	2b 96       	adiw	r28, 0x0b	; 11
     2f8:	0f b6       	in	r0, 0x3f	; 63
     2fa:	f8 94       	cli
     2fc:	de bf       	out	0x3e, r29	; 62
     2fe:	0f be       	out	0x3f, r0	; 63
     300:	cd bf       	out	0x3d, r28	; 61
     302:	df 91       	pop	r29
     304:	cf 91       	pop	r28
     306:	1f 91       	pop	r17
     308:	0f 91       	pop	r16
     30a:	ff 90       	pop	r15
     30c:	ef 90       	pop	r14
     30e:	df 90       	pop	r13
     310:	cf 90       	pop	r12
     312:	bf 90       	pop	r11
     314:	af 90       	pop	r10
     316:	9f 90       	pop	r9
     318:	8f 90       	pop	r8
     31a:	7f 90       	pop	r7
     31c:	6f 90       	pop	r6
     31e:	5f 90       	pop	r5
     320:	4f 90       	pop	r4
     322:	3f 90       	pop	r3
     324:	2f 90       	pop	r2
     326:	08 95       	ret

00000328 <read_Position_TMC4671>:

void read_Position_TMC4671(void)
{
     328:	8f 92       	push	r8
     32a:	9f 92       	push	r9
     32c:	af 92       	push	r10
     32e:	bf 92       	push	r11
     330:	ef 92       	push	r14
     332:	ff 92       	push	r15
     334:	0f 93       	push	r16
     336:	1f 93       	push	r17
     338:	cf 93       	push	r28
     33a:	df 93       	push	r29
     33c:	cd b7       	in	r28, 0x3d	; 61
     33e:	de b7       	in	r29, 0x3e	; 62
     340:	c4 56       	subi	r28, 0x64	; 100
     342:	d1 09       	sbc	r29, r1
     344:	0f b6       	in	r0, 0x3f	; 63
     346:	f8 94       	cli
     348:	de bf       	out	0x3e, r29	; 62
     34a:	0f be       	out	0x3f, r0	; 63
     34c:	cd bf       	out	0x3d, r28	; 61
	// +/- alle 100ms Position abfragen und über Seiriellen Port ausgeben
	static uint8_t cntrr = 0;
	if (cntrr == 10)
     34e:	80 91 98 02 	lds	r24, 0x0298	; 0x800298 <__data_end>
     352:	8a 30       	cpi	r24, 0x0A	; 10
     354:	29 f5       	brne	.+74     	; 0x3a0 <read_Position_TMC4671+0x78>
	{
		cntrr = 0;
     356:	10 92 98 02 	sts	0x0298, r1	; 0x800298 <__data_end>
		int64_t val = tmc4671_getActualPosition(0);
     35a:	80 e0       	ldi	r24, 0x00	; 0
     35c:	0e 94 3b 0a 	call	0x1476	; 0x1476 <tmc4671_getActualPosition>
		char testarray[100] = {'\0'};
     360:	9e 01       	movw	r18, r28
     362:	2f 5f       	subi	r18, 0xFF	; 255
     364:	3f 4f       	sbci	r19, 0xFF	; 255
     366:	79 01       	movw	r14, r18
     368:	24 e6       	ldi	r18, 0x64	; 100
     36a:	f7 01       	movw	r30, r14
     36c:	11 92       	st	Z+, r1
     36e:	2a 95       	dec	r18
     370:	e9 f7       	brne	.-6      	; 0x36c <read_Position_TMC4671+0x44>
		my_itoa(val, (char *)testarray);
     372:	4b 01       	movw	r8, r22
     374:	5c 01       	movw	r10, r24
     376:	bb 0c       	add	r11, r11
     378:	88 08       	sbc	r8, r8
     37a:	98 2c       	mov	r9, r8
     37c:	54 01       	movw	r10, r8
     37e:	87 01       	movw	r16, r14
     380:	26 2f       	mov	r18, r22
     382:	37 2f       	mov	r19, r23
     384:	48 2f       	mov	r20, r24
     386:	59 2f       	mov	r21, r25
     388:	68 2d       	mov	r22, r8
     38a:	78 2d       	mov	r23, r8
     38c:	88 2d       	mov	r24, r8
     38e:	98 2d       	mov	r25, r8
     390:	09 df       	rcall	.-494    	; 0x1a4 <my_itoa>
		Uart_Transmit_IT_PC((char *)testarray);
     392:	c7 01       	movw	r24, r14
     394:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <Uart_Transmit_IT_PC>
		Uart_Transmit_IT_PC("\r");
     398:	81 e1       	ldi	r24, 0x11	; 17
     39a:	92 e0       	ldi	r25, 0x02	; 2
     39c:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <Uart_Transmit_IT_PC>
	}
	cntrr++;
     3a0:	80 91 98 02 	lds	r24, 0x0298	; 0x800298 <__data_end>
     3a4:	8f 5f       	subi	r24, 0xFF	; 255
     3a6:	80 93 98 02 	sts	0x0298, r24	; 0x800298 <__data_end>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3aa:	8f e9       	ldi	r24, 0x9F	; 159
     3ac:	9f e0       	ldi	r25, 0x0F	; 15
     3ae:	01 97       	sbiw	r24, 0x01	; 1
     3b0:	f1 f7       	brne	.-4      	; 0x3ae <read_Position_TMC4671+0x86>
     3b2:	00 c0       	rjmp	.+0      	; 0x3b4 <read_Position_TMC4671+0x8c>
     3b4:	00 00       	nop
	_delay_ms(1);
     3b6:	cc 59       	subi	r28, 0x9C	; 156
     3b8:	df 4f       	sbci	r29, 0xFF	; 255
     3ba:	0f b6       	in	r0, 0x3f	; 63
     3bc:	f8 94       	cli
     3be:	de bf       	out	0x3e, r29	; 62
     3c0:	0f be       	out	0x3f, r0	; 63
     3c2:	cd bf       	out	0x3d, r28	; 61
     3c4:	df 91       	pop	r29
     3c6:	cf 91       	pop	r28
     3c8:	1f 91       	pop	r17
     3ca:	0f 91       	pop	r16
     3cc:	ff 90       	pop	r15
     3ce:	ef 90       	pop	r14
     3d0:	bf 90       	pop	r11
     3d2:	af 90       	pop	r10
     3d4:	9f 90       	pop	r9
     3d6:	8f 90       	pop	r8
     3d8:	08 95       	ret

000003da <proceed_Communication_Input_UART_0>:
	}
	return ret;
}

void proceed_Communication_Input_UART_0(void)
{
     3da:	2f 92       	push	r2
     3dc:	3f 92       	push	r3
     3de:	4f 92       	push	r4
     3e0:	5f 92       	push	r5
     3e2:	6f 92       	push	r6
     3e4:	7f 92       	push	r7
     3e6:	8f 92       	push	r8
     3e8:	9f 92       	push	r9
     3ea:	af 92       	push	r10
     3ec:	bf 92       	push	r11
     3ee:	cf 92       	push	r12
     3f0:	df 92       	push	r13
     3f2:	ef 92       	push	r14
     3f4:	ff 92       	push	r15
     3f6:	0f 93       	push	r16
     3f8:	1f 93       	push	r17
     3fa:	cf 93       	push	r28
     3fc:	df 93       	push	r29
     3fe:	00 d0       	rcall	.+0      	; 0x400 <__LOCK_REGION_LENGTH__>
     400:	1f 92       	push	r1
     402:	1f 92       	push	r1
     404:	cd b7       	in	r28, 0x3d	; 61
     406:	de b7       	in	r29, 0x3e	; 62
	char * ch = "Proceed UART 0: \n\r";
	Uart_Transmit_IT_PC(ch);
     408:	80 e0       	ldi	r24, 0x00	; 0
     40a:	92 e0       	ldi	r25, 0x02	; 2
     40c:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <Uart_Transmit_IT_PC>
	
	
	if (INPUT_UART_0[0]=='0')
     410:	80 91 ab 10 	lds	r24, 0x10AB	; 0x8010ab <INPUT_UART_0>
     414:	80 33       	cpi	r24, 0x30	; 48
     416:	71 f4       	brne	.+28     	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
	{
		tmc4671_setAbsolutTargetPosition(0,0);
     418:	40 e0       	ldi	r20, 0x00	; 0
     41a:	50 e0       	ldi	r21, 0x00	; 0
     41c:	ba 01       	movw	r22, r20
     41e:	80 e0       	ldi	r24, 0x00	; 0
     420:	e7 d6       	rcall	.+3534   	; 0x11f0 <tmc4671_setAbsolutTargetPosition>
		Position = 0;
     422:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>
     426:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
     42a:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
     42e:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
     432:	97 c0       	rjmp	.+302    	; 0x562 <__LOCK_REGION_LENGTH__+0x162>
	}
	else if (INPUT_UART_0[0]=='1')
     434:	81 33       	cpi	r24, 0x31	; 49
     436:	09 f0       	breq	.+2      	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
     438:	6e c0       	rjmp	.+220    	; 0x516 <__LOCK_REGION_LENGTH__+0x116>
     43a:	0f 2e       	mov	r0, r31
     43c:	f0 e4       	ldi	r31, 0x40	; 64
     43e:	4f 2e       	mov	r4, r31
     440:	f2 e4       	ldi	r31, 0x42	; 66
     442:	5f 2e       	mov	r5, r31
     444:	ff e0       	ldi	r31, 0x0F	; 15
     446:	6f 2e       	mov	r6, r31
     448:	71 2c       	mov	r7, r1
     44a:	f0 2d       	mov	r31, r0
     44c:	01 e0       	ldi	r16, 0x01	; 1
     44e:	10 e0       	ldi	r17, 0x00	; 0
			{
				read_Position_TMC4671();
			}
			
			Uart_Transmit_IT_PC("Position ");
			char buff[5] = {'\0'};
     450:	ce 01       	movw	r24, r28
     452:	01 96       	adiw	r24, 0x01	; 1
     454:	1c 01       	movw	r2, r24

	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
		{
			tmc4671_setAbsolutTargetPosition(0, i * Position);
     456:	b3 01       	movw	r22, r6
     458:	a2 01       	movw	r20, r4
     45a:	80 e0       	ldi	r24, 0x00	; 0
     45c:	c9 d6       	rcall	.+3474   	; 0x11f0 <tmc4671_setAbsolutTargetPosition>
			while(((tmc4671_getActualPosition(0) <= (i* Position-200))||(tmc4671_getActualPosition(0)>= (i*Position+200))))
     45e:	73 01       	movw	r14, r6
     460:	62 01       	movw	r12, r4
     462:	98 ec       	ldi	r25, 0xC8	; 200
     464:	c9 1a       	sub	r12, r25
     466:	d1 08       	sbc	r13, r1
     468:	e1 08       	sbc	r14, r1
     46a:	f1 08       	sbc	r15, r1
     46c:	53 01       	movw	r10, r6
     46e:	42 01       	movw	r8, r4
     470:	e8 ec       	ldi	r30, 0xC8	; 200
     472:	8e 0e       	add	r8, r30
     474:	91 1c       	adc	r9, r1
     476:	a1 1c       	adc	r10, r1
     478:	b1 1c       	adc	r11, r1
			{
				read_Position_TMC4671();
     47a:	01 c0       	rjmp	.+2      	; 0x47e <__LOCK_REGION_LENGTH__+0x7e>
	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
		{
			tmc4671_setAbsolutTargetPosition(0, i * Position);
			while(((tmc4671_getActualPosition(0) <= (i* Position-200))||(tmc4671_getActualPosition(0)>= (i*Position+200))))
     47c:	55 df       	rcall	.-342    	; 0x328 <read_Position_TMC4671>
     47e:	80 e0       	ldi	r24, 0x00	; 0
     480:	fa d7       	rcall	.+4084   	; 0x1476 <tmc4671_getActualPosition>
     482:	c6 16       	cp	r12, r22
     484:	d7 06       	cpc	r13, r23
     486:	e8 06       	cpc	r14, r24
     488:	f9 06       	cpc	r15, r25
     48a:	c0 f7       	brcc	.-16     	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
     48c:	80 e0       	ldi	r24, 0x00	; 0
     48e:	f3 d7       	rcall	.+4070   	; 0x1476 <tmc4671_getActualPosition>
     490:	68 15       	cp	r22, r8
     492:	79 05       	cpc	r23, r9
     494:	8a 05       	cpc	r24, r10
     496:	9b 05       	cpc	r25, r11
     498:	88 f7       	brcc	.-30     	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
			{
				read_Position_TMC4671();
			}
			
			Uart_Transmit_IT_PC("Position ");
     49a:	83 e1       	ldi	r24, 0x13	; 19
     49c:	92 e0       	ldi	r25, 0x02	; 2
     49e:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <Uart_Transmit_IT_PC>
			char buff[5] = {'\0'};
     4a2:	f1 01       	movw	r30, r2
     4a4:	25 e0       	ldi	r18, 0x05	; 5
     4a6:	11 92       	st	Z+, r1
     4a8:	2a 95       	dec	r18
     4aa:	e9 f7       	brne	.-6      	; 0x4a6 <__LOCK_REGION_LENGTH__+0xa6>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     4ac:	4a e0       	ldi	r20, 0x0A	; 10
     4ae:	b1 01       	movw	r22, r2
     4b0:	c8 01       	movw	r24, r16
     4b2:	0e 94 ee 0f 	call	0x1fdc	; 0x1fdc <__itoa_ncheck>
			itoa(i, (char *)buff, 10);
			Uart_Transmit_IT_PC((char *)buff);
     4b6:	c1 01       	movw	r24, r2
     4b8:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <Uart_Transmit_IT_PC>
			Uart_Transmit_IT_PC(" erreicht\r");
     4bc:	8d e1       	ldi	r24, 0x1D	; 29
     4be:	92 e0       	ldi	r25, 0x02	; 2
     4c0:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <Uart_Transmit_IT_PC>
     4c4:	8f ef       	ldi	r24, 0xFF	; 255
     4c6:	93 ed       	ldi	r25, 0xD3	; 211
     4c8:	e0 e3       	ldi	r30, 0x30	; 48
     4ca:	81 50       	subi	r24, 0x01	; 1
     4cc:	90 40       	sbci	r25, 0x00	; 0
     4ce:	e0 40       	sbci	r30, 0x00	; 0
     4d0:	e1 f7       	brne	.-8      	; 0x4ca <__LOCK_REGION_LENGTH__+0xca>
     4d2:	00 c0       	rjmp	.+0      	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     4d4:	00 00       	nop
	}
	else if (INPUT_UART_0[0]=='1')

	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
     4d6:	0f 5f       	subi	r16, 0xFF	; 255
     4d8:	1f 4f       	sbci	r17, 0xFF	; 255
     4da:	f0 e4       	ldi	r31, 0x40	; 64
     4dc:	4f 0e       	add	r4, r31
     4de:	f2 e4       	ldi	r31, 0x42	; 66
     4e0:	5f 1e       	adc	r5, r31
     4e2:	ff e0       	ldi	r31, 0x0F	; 15
     4e4:	6f 1e       	adc	r6, r31
     4e6:	71 1c       	adc	r7, r1
     4e8:	0d 30       	cpi	r16, 0x0D	; 13
     4ea:	11 05       	cpc	r17, r1
     4ec:	09 f0       	breq	.+2      	; 0x4f0 <__LOCK_REGION_LENGTH__+0xf0>
     4ee:	b3 cf       	rjmp	.-154    	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
			itoa(i, (char *)buff, 10);
			Uart_Transmit_IT_PC((char *)buff);
			Uart_Transmit_IT_PC(" erreicht\r");
			_delay_ms(1000);
		}
		tmc4671_setAbsolutTargetPosition(0,0);
     4f0:	40 e0       	ldi	r20, 0x00	; 0
     4f2:	50 e0       	ldi	r21, 0x00	; 0
     4f4:	ba 01       	movw	r22, r20
     4f6:	80 e0       	ldi	r24, 0x00	; 0
			while((tmc4671_getActualPosition(0) >= (200)))
     4f8:	7b d6       	rcall	.+3318   	; 0x11f0 <tmc4671_setAbsolutTargetPosition>
			{
				read_Position_TMC4671();
     4fa:	01 c0       	rjmp	.+2      	; 0x4fe <__LOCK_REGION_LENGTH__+0xfe>
     4fc:	15 df       	rcall	.-470    	; 0x328 <read_Position_TMC4671>
			Uart_Transmit_IT_PC((char *)buff);
			Uart_Transmit_IT_PC(" erreicht\r");
			_delay_ms(1000);
		}
		tmc4671_setAbsolutTargetPosition(0,0);
			while((tmc4671_getActualPosition(0) >= (200)))
     4fe:	80 e0       	ldi	r24, 0x00	; 0
     500:	ba d7       	rcall	.+3956   	; 0x1476 <tmc4671_getActualPosition>
     502:	68 3c       	cpi	r22, 0xC8	; 200
     504:	71 05       	cpc	r23, r1
     506:	81 05       	cpc	r24, r1
     508:	91 05       	cpc	r25, r1
     50a:	c4 f7       	brge	.-16     	; 0x4fc <__LOCK_REGION_LENGTH__+0xfc>
     50c:	88 e2       	ldi	r24, 0x28	; 40
			{
				read_Position_TMC4671();
			}
		Uart_Transmit_IT_PC("Ausgangspunkt erreicht.");
     50e:	92 e0       	ldi	r25, 0x02	; 2
     510:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <Uart_Transmit_IT_PC>
     514:	26 c0       	rjmp	.+76     	; 0x562 <__LOCK_REGION_LENGTH__+0x162>
     516:	82 33       	cpi	r24, 0x32	; 50
	}
	else if (INPUT_UART_0[0] == '2')
     518:	69 f4       	brne	.+26     	; 0x534 <__LOCK_REGION_LENGTH__+0x134>
     51a:	81 e0       	ldi	r24, 0x01	; 1
	{
		Position = 1;
     51c:	90 e0       	ldi	r25, 0x00	; 0
     51e:	a0 e0       	ldi	r26, 0x00	; 0
     520:	b0 e0       	ldi	r27, 0x00	; 0
     522:	80 93 9c 04 	sts	0x049C, r24	; 0x80049c <Position>
     526:	90 93 9d 04 	sts	0x049D, r25	; 0x80049d <Position+0x1>
     52a:	a0 93 9e 04 	sts	0x049E, r26	; 0x80049e <Position+0x2>
     52e:	b0 93 9f 04 	sts	0x049F, r27	; 0x80049f <Position+0x3>
     532:	17 c0       	rjmp	.+46     	; 0x562 <__LOCK_REGION_LENGTH__+0x162>
     534:	81 11       	cpse	r24, r1
	}
	else if (INPUT_UART_0[0] == 0)
     536:	15 c0       	rjmp	.+42     	; 0x562 <__LOCK_REGION_LENGTH__+0x162>
     538:	40 91 9c 04 	lds	r20, 0x049C	; 0x80049c <Position>
	{
		Position += 10000000;
     53c:	50 91 9d 04 	lds	r21, 0x049D	; 0x80049d <Position+0x1>
     540:	60 91 9e 04 	lds	r22, 0x049E	; 0x80049e <Position+0x2>
     544:	70 91 9f 04 	lds	r23, 0x049F	; 0x80049f <Position+0x3>
     548:	40 58       	subi	r20, 0x80	; 128
     54a:	59 46       	sbci	r21, 0x69	; 105
     54c:	67 46       	sbci	r22, 0x67	; 103
     54e:	7f 4f       	sbci	r23, 0xFF	; 255
     550:	40 93 9c 04 	sts	0x049C, r20	; 0x80049c <Position>
     554:	50 93 9d 04 	sts	0x049D, r21	; 0x80049d <Position+0x1>
     558:	60 93 9e 04 	sts	0x049E, r22	; 0x80049e <Position+0x2>
     55c:	70 93 9f 04 	sts	0x049F, r23	; 0x80049f <Position+0x3>
		tmc4671_setAbsolutTargetPosition(0,Position);
     560:	47 d6       	rcall	.+3214   	; 0x11f0 <tmc4671_setAbsolutTargetPosition>
     562:	0f 90       	pop	r0
	}
}
     564:	0f 90       	pop	r0
     566:	0f 90       	pop	r0
     568:	0f 90       	pop	r0
     56a:	0f 90       	pop	r0
     56c:	df 91       	pop	r29
     56e:	cf 91       	pop	r28
     570:	1f 91       	pop	r17
     572:	0f 91       	pop	r16
     574:	ff 90       	pop	r15
     576:	ef 90       	pop	r14
     578:	df 90       	pop	r13
     57a:	cf 90       	pop	r12
     57c:	bf 90       	pop	r11
     57e:	af 90       	pop	r10
     580:	9f 90       	pop	r9
     582:	8f 90       	pop	r8
     584:	7f 90       	pop	r7
     586:	6f 90       	pop	r6
     588:	5f 90       	pop	r5
     58a:	4f 90       	pop	r4
     58c:	3f 90       	pop	r3
     58e:	2f 90       	pop	r2
     590:	08 95       	ret

00000592 <check_Communication_Input_UART>:
     592:	db dd       	rcall	.-1098   	; 0x14a <check_Communication_Input_UART_0>


void check_Communication_Input_UART(void)
{
	if (check_Communication_Input_UART_0())				// Check UART_0 (USB), ob vollständige Übertragung stattgefunden hat (Ende = "\r")
     594:	81 11       	cpse	r24, r1
	{
		proceed_Communication_Input_UART_0();				// Vollständige Übertragung des USB verarbeiten
     596:	21 cf       	rjmp	.-446    	; 0x3da <proceed_Communication_Input_UART_0>
     598:	08 95       	ret

0000059a <RB_init>:
     59a:	fc 01       	movw	r30, r24
		}
	}
	rb->tail = tail;
	
	return 1;
}
     59c:	11 82       	std	Z+1, r1	; 0x01
     59e:	10 82       	st	Z, r1
     5a0:	08 95       	ret

000005a2 <RB_free>:
     5a2:	fc 01       	movw	r30, r24
     5a4:	90 81       	ld	r25, Z
     5a6:	81 81       	ldd	r24, Z+1	; 0x01
     5a8:	98 17       	cp	r25, r24
     5aa:	20 f0       	brcs	.+8      	; 0x5b4 <RB_free+0x12>
     5ac:	98 1b       	sub	r25, r24
     5ae:	89 2f       	mov	r24, r25
     5b0:	80 95       	com	r24
     5b2:	08 95       	ret
     5b4:	89 1b       	sub	r24, r25
     5b6:	08 95       	ret

000005b8 <RB_length>:
     5b8:	fc 01       	movw	r30, r24
     5ba:	20 81       	ld	r18, Z
     5bc:	91 81       	ldd	r25, Z+1	; 0x01
     5be:	29 17       	cp	r18, r25
     5c0:	18 f0       	brcs	.+6      	; 0x5c8 <RB_length+0x10>
     5c2:	82 2f       	mov	r24, r18
     5c4:	89 1b       	sub	r24, r25
     5c6:	08 95       	ret
     5c8:	89 2f       	mov	r24, r25
     5ca:	82 1b       	sub	r24, r18
     5cc:	80 95       	com	r24
     5ce:	08 95       	ret

000005d0 <RB_readByte>:
     5d0:	cf 93       	push	r28
     5d2:	df 93       	push	r29
     5d4:	ec 01       	movw	r28, r24
     5d6:	f0 df       	rcall	.-32     	; 0x5b8 <RB_length>
     5d8:	88 23       	and	r24, r24
     5da:	39 f0       	breq	.+14     	; 0x5ea <RB_readByte+0x1a>
     5dc:	99 81       	ldd	r25, Y+1	; 0x01
     5de:	fe 01       	movw	r30, r28
     5e0:	e9 0f       	add	r30, r25
     5e2:	f1 1d       	adc	r31, r1
     5e4:	82 81       	ldd	r24, Z+2	; 0x02
     5e6:	9f 5f       	subi	r25, 0xFF	; 255
     5e8:	99 83       	std	Y+1, r25	; 0x01
     5ea:	df 91       	pop	r29
     5ec:	cf 91       	pop	r28
     5ee:	08 95       	ret

000005f0 <RB_writeByte>:
     5f0:	0f 93       	push	r16
     5f2:	1f 93       	push	r17
     5f4:	cf 93       	push	r28
     5f6:	df 93       	push	r29
     5f8:	ec 01       	movw	r28, r24
     5fa:	06 2f       	mov	r16, r22
     5fc:	18 81       	ld	r17, Y
     5fe:	d1 df       	rcall	.-94     	; 0x5a2 <RB_free>
     600:	88 23       	and	r24, r24
     602:	f1 f3       	breq	.-4      	; 0x600 <RB_writeByte+0x10>
     604:	01 11       	cpse	r16, r1
     606:	01 c0       	rjmp	.+2      	; 0x60a <RB_writeByte+0x1a>
     608:	0f ef       	ldi	r16, 0xFF	; 255
     60a:	fe 01       	movw	r30, r28
     60c:	e1 0f       	add	r30, r17
     60e:	f1 1d       	adc	r31, r1
     610:	02 83       	std	Z+2, r16	; 0x02
     612:	1f 5f       	subi	r17, 0xFF	; 255
     614:	18 83       	st	Y, r17
     616:	81 e0       	ldi	r24, 0x01	; 1
     618:	df 91       	pop	r29
     61a:	cf 91       	pop	r28
     61c:	1f 91       	pop	r17
     61e:	0f 91       	pop	r16
     620:	08 95       	ret

00000622 <RB_write>:

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
     622:	ff 92       	push	r15
     624:	0f 93       	push	r16
     626:	1f 93       	push	r17
     628:	cf 93       	push	r28
     62a:	df 93       	push	r29
	unsigned char head;
	
	head = rb->head;
	
	if (datal == 0)
     62c:	44 23       	and	r20, r20
     62e:	c9 f0       	breq	.+50     	; 0x662 <RB_write+0x40>
     630:	c4 2f       	mov	r28, r20
     632:	d7 2f       	mov	r29, r23
     634:	f6 2e       	mov	r15, r22
     636:	8c 01       	movw	r16, r24
	{
		return  0;
	}
	
	while(RB_free(rb) < datal);
     638:	b4 df       	rcall	.-152    	; 0x5a2 <RB_free>
     63a:	8c 17       	cp	r24, r28
     63c:	f0 f3       	brcs	.-4      	; 0x63a <RB_write+0x18>

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
	unsigned char head;
	
	head = rb->head;
     63e:	f8 01       	movw	r30, r16
     640:	90 81       	ld	r25, Z
     642:	ef 2d       	mov	r30, r15
     644:	fd 2f       	mov	r31, r29
     646:	c9 0f       	add	r28, r25
	
	while(RB_free(rb) < datal);
	
	while(datal--)
	{
		rb->data[head++] = *data++;
     648:	21 91       	ld	r18, Z+
     64a:	d8 01       	movw	r26, r16
     64c:	a9 0f       	add	r26, r25
     64e:	b1 1d       	adc	r27, r1
     650:	12 96       	adiw	r26, 0x02	; 2
     652:	2c 93       	st	X, r18
     654:	9f 5f       	subi	r25, 0xFF	; 255
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
     656:	9c 13       	cpse	r25, r28
     658:	f7 cf       	rjmp	.-18     	; 0x648 <RB_write+0x26>
		{
			head = 0;
		}
	}
	
	rb->head = head;
     65a:	f8 01       	movw	r30, r16
     65c:	c0 83       	st	Z, r28
	
	return 1;
     65e:	81 e0       	ldi	r24, 0x01	; 1
     660:	01 c0       	rjmp	.+2      	; 0x664 <RB_write+0x42>
	
	head = rb->head;
	
	if (datal == 0)
	{
		return  0;
     662:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	rb->head = head;
	
	return 1;
}
     664:	df 91       	pop	r29
     666:	cf 91       	pop	r28
     668:	1f 91       	pop	r17
     66a:	0f 91       	pop	r16
     66c:	ff 90       	pop	r15
     66e:	08 95       	ret

00000670 <linear_ramp_init>:
*  Author: kimsc
*/
#include "Ramp1.h"

void linear_ramp_init(linear_ramp_t * ramp)
{
     670:	fc 01       	movw	r30, r24
    ramp->ramp_enable = 0;
     672:	10 82       	st	Z, r1

    ramp->ramp_timer = 0.0;
     674:	11 82       	std	Z+1, r1	; 0x01
     676:	12 82       	std	Z+2, r1	; 0x02
     678:	13 82       	std	Z+3, r1	; 0x03
     67a:	14 82       	std	Z+4, r1	; 0x04
    ramp->ramp_timer_iteration = 0.0;
     67c:	15 82       	std	Z+5, r1	; 0x05
     67e:	16 82       	std	Z+6, r1	; 0x06
     680:	17 82       	std	Z+7, r1	; 0x07
     682:	10 86       	std	Z+8, r1	; 0x08

    ramp->ramp_acceleration_time = 0.0;
     684:	11 86       	std	Z+9, r1	; 0x09
     686:	12 86       	std	Z+10, r1	; 0x0a
     688:	13 86       	std	Z+11, r1	; 0x0b
     68a:	14 86       	std	Z+12, r1	; 0x0c
    ramp->ramp_fullspeed_time = 0.0;
     68c:	15 86       	std	Z+13, r1	; 0x0d
     68e:	16 86       	std	Z+14, r1	; 0x0e
     690:	17 86       	std	Z+15, r1	; 0x0f
     692:	10 8a       	std	Z+16, r1	; 0x10
    ramp->ramp_x_0 = 0.0;
     694:	15 8a       	std	Z+21, r1	; 0x15
     696:	16 8a       	std	Z+22, r1	; 0x16
     698:	17 8a       	std	Z+23, r1	; 0x17
     69a:	10 8e       	std	Z+24, r1	; 0x18
    ramp->ramp_v_0 = 0.0;
     69c:	11 8e       	std	Z+25, r1	; 0x19
     69e:	12 8e       	std	Z+26, r1	; 0x1a
     6a0:	13 8e       	std	Z+27, r1	; 0x1b
     6a2:	14 8e       	std	Z+28, r1	; 0x1c

    ramp->ramp_acceleration = 0.0;
     6a4:	15 8e       	std	Z+29, r1	; 0x1d
     6a6:	16 8e       	std	Z+30, r1	; 0x1e
     6a8:	17 8e       	std	Z+31, r1	; 0x1f
     6aa:	10 a2       	std	Z+32, r1	; 0x20
    ramp->ramp_velocity = 0.0;
     6ac:	11 a2       	std	Z+33, r1	; 0x21
     6ae:	12 a2       	std	Z+34, r1	; 0x22
     6b0:	13 a2       	std	Z+35, r1	; 0x23
     6b2:	14 a2       	std	Z+36, r1	; 0x24
    ramp->ramp_position = 0.0;
     6b4:	15 a2       	std	Z+37, r1	; 0x25
     6b6:	16 a2       	std	Z+38, r1	; 0x26
     6b8:	17 a2       	std	Z+39, r1	; 0x27
     6ba:	10 a6       	std	Z+40, r1	; 0x28

    ramp->target_acceleration = 0.0;
     6bc:	11 a6       	std	Z+41, r1	; 0x29
     6be:	12 a6       	std	Z+42, r1	; 0x2a
     6c0:	13 a6       	std	Z+43, r1	; 0x2b
     6c2:	14 a6       	std	Z+44, r1	; 0x2c
    ramp->target_velocity = 0.0;
     6c4:	15 a6       	std	Z+45, r1	; 0x2d
     6c6:	16 a6       	std	Z+46, r1	; 0x2e
     6c8:	17 a6       	std	Z+47, r1	; 0x2f
     6ca:	10 aa       	std	Z+48, r1	; 0x30
    ramp->target_position_absolute = 0.0;
     6cc:	11 aa       	std	Z+49, r1	; 0x31
     6ce:	12 aa       	std	Z+50, r1	; 0x32
     6d0:	13 aa       	std	Z+51, r1	; 0x33
     6d2:	14 aa       	std	Z+52, r1	; 0x34

    ramp->max_acceleration = 0.0;
     6d4:	11 ae       	std	Z+57, r1	; 0x39
     6d6:	12 ae       	std	Z+58, r1	; 0x3a
     6d8:	13 ae       	std	Z+59, r1	; 0x3b
     6da:	14 ae       	std	Z+60, r1	; 0x3c
    ramp->max_velocity = 0.0;
     6dc:	15 aa       	std	Z+53, r1	; 0x35
     6de:	16 aa       	std	Z+54, r1	; 0x36
     6e0:	17 aa       	std	Z+55, r1	; 0x37
     6e2:	10 ae       	std	Z+56, r1	; 0x38
     6e4:	08 95       	ret

000006e6 <linear_ramp_set_defaults>:
}
void linear_ramp_set_defaults(linear_ramp_t * ramp)
{
     6e6:	fc 01       	movw	r30, r24
    ramp->ramp_enable = 0;              // Status
     6e8:	10 82       	st	Z, r1

    // Following variables shouldn't be edited, they are used for the calculation of the ramp

    ramp->ramp_timer = 0.0;             // Iteration trough calculations
     6ea:	11 82       	std	Z+1, r1	; 0x01
     6ec:	12 82       	std	Z+2, r1	; 0x02
     6ee:	13 82       	std	Z+3, r1	; 0x03
     6f0:	14 82       	std	Z+4, r1	; 0x04
    ramp->ramp_timer_iteration = 0.001; // Timer interrupt each
     6f2:	8f e6       	ldi	r24, 0x6F	; 111
     6f4:	92 e1       	ldi	r25, 0x12	; 18
     6f6:	a3 e8       	ldi	r26, 0x83	; 131
     6f8:	ba e3       	ldi	r27, 0x3A	; 58
     6fa:	85 83       	std	Z+5, r24	; 0x05
     6fc:	96 83       	std	Z+6, r25	; 0x06
     6fe:	a7 83       	std	Z+7, r26	; 0x07
     700:	b0 87       	std	Z+8, r27	; 0x08

    ramp->ramp_acceleration_time = 0.0; // Acceleration time
     702:	11 86       	std	Z+9, r1	; 0x09
     704:	12 86       	std	Z+10, r1	; 0x0a
     706:	13 86       	std	Z+11, r1	; 0x0b
     708:	14 86       	std	Z+12, r1	; 0x0c
    ramp->ramp_fullspeed_time = 0.0;    // Fullspeed time
     70a:	15 86       	std	Z+13, r1	; 0x0d
     70c:	16 86       	std	Z+14, r1	; 0x0e
     70e:	17 86       	std	Z+15, r1	; 0x0f
     710:	10 8a       	std	Z+16, r1	; 0x10

    ramp->ramp_x_0 = 0.0;
     712:	15 8a       	std	Z+21, r1	; 0x15
     714:	16 8a       	std	Z+22, r1	; 0x16
     716:	17 8a       	std	Z+23, r1	; 0x17
     718:	10 8e       	std	Z+24, r1	; 0x18
    ramp->ramp_v_0 = 0.0;
     71a:	11 8e       	std	Z+25, r1	; 0x19
     71c:	12 8e       	std	Z+26, r1	; 0x1a
     71e:	13 8e       	std	Z+27, r1	; 0x1b
     720:	14 8e       	std	Z+28, r1	; 0x1c

    ramp->target_acceleration = 0.0;
     722:	11 a6       	std	Z+41, r1	; 0x29
     724:	12 a6       	std	Z+42, r1	; 0x2a
     726:	13 a6       	std	Z+43, r1	; 0x2b
     728:	14 a6       	std	Z+44, r1	; 0x2c
    ramp->target_velocity = 0.0;
     72a:	15 a6       	std	Z+45, r1	; 0x2d
     72c:	16 a6       	std	Z+46, r1	; 0x2e
     72e:	17 a6       	std	Z+47, r1	; 0x2f
     730:	10 aa       	std	Z+48, r1	; 0x30
    ramp->target_position_absolute = 0.0;       // Absolute target position
     732:	11 aa       	std	Z+49, r1	; 0x31
     734:	12 aa       	std	Z+50, r1	; 0x32
     736:	13 aa       	std	Z+51, r1	; 0x33
     738:	14 aa       	std	Z+52, r1	; 0x34

    // Following 2 variables determine maximum ratings

    ramp->max_acceleration = 500.0;
     73a:	80 e0       	ldi	r24, 0x00	; 0
     73c:	90 e0       	ldi	r25, 0x00	; 0
     73e:	aa ef       	ldi	r26, 0xFA	; 250
     740:	b3 e4       	ldi	r27, 0x43	; 67
     742:	81 af       	std	Z+57, r24	; 0x39
     744:	92 af       	std	Z+58, r25	; 0x3a
     746:	a3 af       	std	Z+59, r26	; 0x3b
     748:	b4 af       	std	Z+60, r27	; 0x3c
    ramp->max_velocity = 500.0;
     74a:	85 ab       	std	Z+53, r24	; 0x35
     74c:	96 ab       	std	Z+54, r25	; 0x36
     74e:	a7 ab       	std	Z+55, r26	; 0x37
     750:	b0 af       	std	Z+56, r27	; 0x38

    // Following 3 variables should be used as outputs to control the motor according to the ramp

    ramp->ramp_acceleration = 0.0;      // Ramp acceleration actual
     752:	15 8e       	std	Z+29, r1	; 0x1d
     754:	16 8e       	std	Z+30, r1	; 0x1e
     756:	17 8e       	std	Z+31, r1	; 0x1f
     758:	10 a2       	std	Z+32, r1	; 0x20
    ramp->ramp_velocity = 0.0;          // Ramp velocity actual
     75a:	11 a2       	std	Z+33, r1	; 0x21
     75c:	12 a2       	std	Z+34, r1	; 0x22
     75e:	13 a2       	std	Z+35, r1	; 0x23
     760:	14 a2       	std	Z+36, r1	; 0x24
    ramp->ramp_position = 0.0;          // Ramp position actual
     762:	15 a2       	std	Z+37, r1	; 0x25
     764:	16 a2       	std	Z+38, r1	; 0x26
     766:	17 a2       	std	Z+39, r1	; 0x27
     768:	10 a6       	std	Z+40, r1	; 0x28
     76a:	08 95       	ret

0000076c <calculateRamp>:
}
void calculateRamp(float acceleration, float velocity, float position, linear_ramp_t * ramp)
{
     76c:	cf 92       	push	r12
     76e:	df 92       	push	r13
     770:	ef 92       	push	r14
     772:	ff 92       	push	r15
     774:	0f 93       	push	r16
     776:	1f 93       	push	r17
     778:	f6 01       	movw	r30, r12
    // Beginn mit Setzen der Parameter, welche in die Funktion gegeben werden.
    ramp->target_acceleration = acceleration;
     77a:	61 a7       	std	Z+41, r22	; 0x29
     77c:	72 a7       	std	Z+42, r23	; 0x2a
     77e:	83 a7       	std	Z+43, r24	; 0x2b
     780:	94 a7       	std	Z+44, r25	; 0x2c
    ramp->target_velocity = velocity;
     782:	25 a7       	std	Z+45, r18	; 0x2d
     784:	36 a7       	std	Z+46, r19	; 0x2e
     786:	47 a7       	std	Z+47, r20	; 0x2f
     788:	50 ab       	std	Z+48, r21	; 0x30
    ramp->target_position_absolute = position;
     78a:	e1 aa       	std	Z+49, r14	; 0x31
     78c:	f2 aa       	std	Z+50, r15	; 0x32
     78e:	03 ab       	std	Z+51, r16	; 0x33
     790:	14 ab       	std	Z+52, r17	; 0x34
    ramp->ramp_enable = 1;
     792:	81 e0       	ldi	r24, 0x01	; 1
     794:	80 83       	st	Z, r24
}
     796:	1f 91       	pop	r17
     798:	0f 91       	pop	r16
     79a:	ff 90       	pop	r15
     79c:	ef 90       	pop	r14
     79e:	df 90       	pop	r13
     7a0:	cf 90       	pop	r12
     7a2:	08 95       	ret

000007a4 <iterate_timer>:
            break;
        }
    }
}
float iterate_timer(linear_ramp_t * ramp)
{
     7a4:	cf 93       	push	r28
     7a6:	df 93       	push	r29
     7a8:	ec 01       	movw	r28, r24
    ramp->ramp_timer += ramp->ramp_timer_iteration;
     7aa:	2d 81       	ldd	r18, Y+5	; 0x05
     7ac:	3e 81       	ldd	r19, Y+6	; 0x06
     7ae:	4f 81       	ldd	r20, Y+7	; 0x07
     7b0:	58 85       	ldd	r21, Y+8	; 0x08
     7b2:	69 81       	ldd	r22, Y+1	; 0x01
     7b4:	7a 81       	ldd	r23, Y+2	; 0x02
     7b6:	8b 81       	ldd	r24, Y+3	; 0x03
     7b8:	9c 81       	ldd	r25, Y+4	; 0x04
     7ba:	0e 94 e3 0c 	call	0x19c6	; 0x19c6 <__addsf3>
     7be:	69 83       	std	Y+1, r22	; 0x01
     7c0:	7a 83       	std	Y+2, r23	; 0x02
     7c2:	8b 83       	std	Y+3, r24	; 0x03
     7c4:	9c 83       	std	Y+4, r25	; 0x04
    return ramp->ramp_timer;
}
     7c6:	df 91       	pop	r29
     7c8:	cf 91       	pop	r28
     7ca:	08 95       	ret

000007cc <computeRamp>:
    Uart_Transmit_IT_PC(ptr);
    Uart_Transmit_IT_PC("\r");
    _delay_ms(10);
}
void computeRamp(linear_ramp_t * ramp)
{
     7cc:	4f 92       	push	r4
     7ce:	5f 92       	push	r5
     7d0:	6f 92       	push	r6
     7d2:	7f 92       	push	r7
     7d4:	8f 92       	push	r8
     7d6:	9f 92       	push	r9
     7d8:	af 92       	push	r10
     7da:	bf 92       	push	r11
     7dc:	cf 92       	push	r12
     7de:	df 92       	push	r13
     7e0:	ef 92       	push	r14
     7e2:	ff 92       	push	r15
     7e4:	cf 93       	push	r28
     7e6:	df 93       	push	r29
     7e8:	cd b7       	in	r28, 0x3d	; 61
     7ea:	de b7       	in	r29, 0x3e	; 62
     7ec:	2a 97       	sbiw	r28, 0x0a	; 10
     7ee:	0f b6       	in	r0, 0x3f	; 63
     7f0:	f8 94       	cli
     7f2:	de bf       	out	0x3e, r29	; 62
     7f4:	0f be       	out	0x3f, r0	; 63
     7f6:	cd bf       	out	0x3d, r28	; 61
    if (ramp->ramp_enable == 1)
     7f8:	dc 01       	movw	r26, r24
     7fa:	2c 91       	ld	r18, X
     7fc:	21 30       	cpi	r18, 0x01	; 1
     7fe:	09 f0       	breq	.+2      	; 0x802 <computeRamp+0x36>
     800:	46 c2       	rjmp	.+1164   	; 0xc8e <computeRamp+0x4c2>
     802:	9a 87       	std	Y+10, r25	; 0x0a
     804:	89 87       	std	Y+9, r24	; 0x09
    {
        switch (states)
     806:	80 91 aa 10 	lds	r24, 0x10AA	; 0x8010aa <states>
     80a:	81 30       	cpi	r24, 0x01	; 1
     80c:	09 f4       	brne	.+2      	; 0x810 <computeRamp+0x44>
     80e:	b2 c0       	rjmp	.+356    	; 0x974 <computeRamp+0x1a8>
     810:	38 f0       	brcs	.+14     	; 0x820 <computeRamp+0x54>
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	09 f4       	brne	.+2      	; 0x818 <computeRamp+0x4c>
     816:	36 c1       	rjmp	.+620    	; 0xa84 <computeRamp+0x2b8>
     818:	83 30       	cpi	r24, 0x03	; 3
     81a:	09 f4       	brne	.+2      	; 0x81e <computeRamp+0x52>
     81c:	ad c1       	rjmp	.+858    	; 0xb78 <computeRamp+0x3ac>
     81e:	37 c2       	rjmp	.+1134   	; 0xc8e <computeRamp+0x4c2>
        {
        case IDLE:
            // der Maximalwert eingesetzt.
            if (ramp->target_velocity > ramp->max_velocity)
     820:	e9 85       	ldd	r30, Y+9	; 0x09
     822:	fa 85       	ldd	r31, Y+10	; 0x0a
     824:	c5 a8       	ldd	r12, Z+53	; 0x35
     826:	d6 a8       	ldd	r13, Z+54	; 0x36
     828:	e7 a8       	ldd	r14, Z+55	; 0x37
     82a:	f0 ac       	ldd	r15, Z+56	; 0x38
     82c:	a7 01       	movw	r20, r14
     82e:	96 01       	movw	r18, r12
     830:	65 a5       	ldd	r22, Z+45	; 0x2d
     832:	76 a5       	ldd	r23, Z+46	; 0x2e
     834:	87 a5       	ldd	r24, Z+47	; 0x2f
     836:	90 a9       	ldd	r25, Z+48	; 0x30
     838:	0e 94 54 0e 	call	0x1ca8	; 0x1ca8 <__gesf2>
     83c:	18 16       	cp	r1, r24
     83e:	44 f4       	brge	.+16     	; 0x850 <computeRamp+0x84>
            {
                //              Uart_Transmit_IT_PC("Geschwindigkeit über Maximum\r");
                ramp->target_velocity = ramp->max_velocity;
     840:	a9 85       	ldd	r26, Y+9	; 0x09
     842:	ba 85       	ldd	r27, Y+10	; 0x0a
     844:	9d 96       	adiw	r26, 0x2d	; 45
     846:	cd 92       	st	X+, r12
     848:	dd 92       	st	X+, r13
     84a:	ed 92       	st	X+, r14
     84c:	fc 92       	st	X, r15
     84e:	d0 97       	sbiw	r26, 0x30	; 48
            }
            if (ramp->target_acceleration > ramp->max_acceleration)
     850:	e9 85       	ldd	r30, Y+9	; 0x09
     852:	fa 85       	ldd	r31, Y+10	; 0x0a
     854:	c1 ac       	ldd	r12, Z+57	; 0x39
     856:	d2 ac       	ldd	r13, Z+58	; 0x3a
     858:	e3 ac       	ldd	r14, Z+59	; 0x3b
     85a:	f4 ac       	ldd	r15, Z+60	; 0x3c
     85c:	a7 01       	movw	r20, r14
     85e:	96 01       	movw	r18, r12
     860:	61 a5       	ldd	r22, Z+41	; 0x29
     862:	72 a5       	ldd	r23, Z+42	; 0x2a
     864:	83 a5       	ldd	r24, Z+43	; 0x2b
     866:	94 a5       	ldd	r25, Z+44	; 0x2c
     868:	0e 94 54 0e 	call	0x1ca8	; 0x1ca8 <__gesf2>
     86c:	18 16       	cp	r1, r24
     86e:	44 f4       	brge	.+16     	; 0x880 <computeRamp+0xb4>
            {
                //              Uart_Transmit_IT_PC("Beschleunigung über Maximum\r");
                ramp->target_acceleration = ramp->max_acceleration;
     870:	a9 85       	ldd	r26, Y+9	; 0x09
     872:	ba 85       	ldd	r27, Y+10	; 0x0a
     874:	99 96       	adiw	r26, 0x29	; 41
     876:	cd 92       	st	X+, r12
     878:	dd 92       	st	X+, r13
     87a:	ed 92       	st	X+, r14
     87c:	fc 92       	st	X, r15
     87e:	9c 97       	sbiw	r26, 0x2c	; 44
            }

            // Berechnen der Beschleunigungszeit
            ramp->ramp_acceleration_time = get_beschleunigungszeit(ramp->target_velocity, ramp->target_acceleration); // Sek
     880:	e9 85       	ldd	r30, Y+9	; 0x09
     882:	fa 85       	ldd	r31, Y+10	; 0x0a
     884:	41 a4       	ldd	r4, Z+41	; 0x29
     886:	52 a4       	ldd	r5, Z+42	; 0x2a
     888:	63 a4       	ldd	r6, Z+43	; 0x2b
     88a:	74 a4       	ldd	r7, Z+44	; 0x2c
     88c:	85 a4       	ldd	r8, Z+45	; 0x2d
     88e:	96 a4       	ldd	r9, Z+46	; 0x2e
     890:	a7 a4       	ldd	r10, Z+47	; 0x2f
     892:	b0 a8       	ldd	r11, Z+48	; 0x30
{
    return v0 + a * t;
}
float get_beschleunigungszeit(float velocity, float acceleration)
{
    return velocity / acceleration;
     894:	a3 01       	movw	r20, r6
     896:	92 01       	movw	r18, r4
     898:	c5 01       	movw	r24, r10
     89a:	b4 01       	movw	r22, r8
     89c:	0e 94 4b 0d 	call	0x1a96	; 0x1a96 <__divsf3>
     8a0:	6b 01       	movw	r12, r22
     8a2:	7c 01       	movw	r14, r24
                //              Uart_Transmit_IT_PC("Beschleunigung über Maximum\r");
                ramp->target_acceleration = ramp->max_acceleration;
            }

            // Berechnen der Beschleunigungszeit
            ramp->ramp_acceleration_time = get_beschleunigungszeit(ramp->target_velocity, ramp->target_acceleration); // Sek
     8a4:	a9 85       	ldd	r26, Y+9	; 0x09
     8a6:	ba 85       	ldd	r27, Y+10	; 0x0a
     8a8:	19 96       	adiw	r26, 0x09	; 9
     8aa:	6d 93       	st	X+, r22
     8ac:	7d 93       	st	X+, r23
     8ae:	8d 93       	st	X+, r24
     8b0:	9c 93       	st	X, r25
     8b2:	1c 97       	sbiw	r26, 0x0c	; 12

            // Falls die Strecke nicht ausreicht, voll zu beschleunigen, ergibt es eine
            // triangulare Geschwindigkeitskurve, woraus die Beschleunigungszeit ermittelt wird.
            if (ramp->target_position_absolute < (ramp->ramp_acceleration_time * ramp->target_velocity))
     8b4:	d1 96       	adiw	r26, 0x31	; 49
     8b6:	8d 91       	ld	r24, X+
     8b8:	9d 91       	ld	r25, X+
     8ba:	0d 90       	ld	r0, X+
     8bc:	bc 91       	ld	r27, X
     8be:	a0 2d       	mov	r26, r0
     8c0:	89 83       	std	Y+1, r24	; 0x01
     8c2:	9a 83       	std	Y+2, r25	; 0x02
     8c4:	ab 83       	std	Y+3, r26	; 0x03
     8c6:	bc 83       	std	Y+4, r27	; 0x04
     8c8:	a7 01       	movw	r20, r14
     8ca:	96 01       	movw	r18, r12
     8cc:	c5 01       	movw	r24, r10
     8ce:	b4 01       	movw	r22, r8
     8d0:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     8d4:	9b 01       	movw	r18, r22
     8d6:	ac 01       	movw	r20, r24
     8d8:	69 81       	ldd	r22, Y+1	; 0x01
     8da:	7a 81       	ldd	r23, Y+2	; 0x02
     8dc:	8b 81       	ldd	r24, Y+3	; 0x03
     8de:	9c 81       	ldd	r25, Y+4	; 0x04
     8e0:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <__cmpsf2>
     8e4:	88 23       	and	r24, r24
     8e6:	cc f4       	brge	.+50     	; 0x91a <computeRamp+0x14e>
            {
                //              Uart_Transmit_IT_PC("Kein Fullspeed\r");
                ramp->ramp_fullspeed_time = 0.0;                                 // keine Zeit zur max_velocity
     8e8:	e9 85       	ldd	r30, Y+9	; 0x09
     8ea:	fa 85       	ldd	r31, Y+10	; 0x0a
     8ec:	15 86       	std	Z+13, r1	; 0x0d
     8ee:	16 86       	std	Z+14, r1	; 0x0e
     8f0:	17 86       	std	Z+15, r1	; 0x0f
     8f2:	10 8a       	std	Z+16, r1	; 0x10
                ramp->ramp_acceleration_time = (float) sqrt(ramp->target_position_absolute/ramp->target_acceleration);   // Beschleunigungszeiten
     8f4:	a3 01       	movw	r20, r6
     8f6:	92 01       	movw	r18, r4
     8f8:	69 81       	ldd	r22, Y+1	; 0x01
     8fa:	7a 81       	ldd	r23, Y+2	; 0x02
     8fc:	8b 81       	ldd	r24, Y+3	; 0x03
     8fe:	9c 81       	ldd	r25, Y+4	; 0x04
     900:	0e 94 4b 0d 	call	0x1a96	; 0x1a96 <__divsf3>
     904:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <sqrt>
     908:	a9 85       	ldd	r26, Y+9	; 0x09
     90a:	ba 85       	ldd	r27, Y+10	; 0x0a
     90c:	19 96       	adiw	r26, 0x09	; 9
     90e:	6d 93       	st	X+, r22
     910:	7d 93       	st	X+, r23
     912:	8d 93       	st	X+, r24
     914:	9c 93       	st	X, r25
     916:	1c 97       	sbiw	r26, 0x0c	; 12
     918:	1c c0       	rjmp	.+56     	; 0x952 <computeRamp+0x186>
            }
            else
            {
                // Falls die Strecke ausreicht, wird die gesamte Zeit auf Fullspeed berechnet.
                ramp->ramp_fullspeed_time = get_volle_geschwindigkeitszeit(ramp->target_position_absolute, ramp->target_acceleration, ramp->ramp_acceleration_time, ramp->target_velocity); // Sek
     91a:	a7 01       	movw	r20, r14
     91c:	96 01       	movw	r18, r12
     91e:	c3 01       	movw	r24, r6
     920:	b2 01       	movw	r22, r4
     922:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     926:	a7 01       	movw	r20, r14
     928:	96 01       	movw	r18, r12
     92a:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     92e:	9b 01       	movw	r18, r22
     930:	ac 01       	movw	r20, r24
     932:	69 81       	ldd	r22, Y+1	; 0x01
     934:	7a 81       	ldd	r23, Y+2	; 0x02
     936:	8b 81       	ldd	r24, Y+3	; 0x03
     938:	9c 81       	ldd	r25, Y+4	; 0x04
     93a:	0e 94 e2 0c 	call	0x19c4	; 0x19c4 <__subsf3>
     93e:	a5 01       	movw	r20, r10
     940:	94 01       	movw	r18, r8
     942:	0e 94 4b 0d 	call	0x1a96	; 0x1a96 <__divsf3>
     946:	e9 85       	ldd	r30, Y+9	; 0x09
     948:	fa 85       	ldd	r31, Y+10	; 0x0a
     94a:	65 87       	std	Z+13, r22	; 0x0d
     94c:	76 87       	std	Z+14, r23	; 0x0e
     94e:	87 87       	std	Z+15, r24	; 0x0f
     950:	90 8b       	std	Z+16, r25	; 0x10
            }

            ramp->ramp_x_0 = 0.0;
     952:	a9 85       	ldd	r26, Y+9	; 0x09
     954:	ba 85       	ldd	r27, Y+10	; 0x0a
     956:	55 96       	adiw	r26, 0x15	; 21
     958:	1d 92       	st	X+, r1
     95a:	1d 92       	st	X+, r1
     95c:	1d 92       	st	X+, r1
     95e:	1c 92       	st	X, r1
     960:	58 97       	sbiw	r26, 0x18	; 24
            ramp->ramp_v_0 = 0.0;
     962:	fd 01       	movw	r30, r26
     964:	11 8e       	std	Z+25, r1	; 0x19
     966:	12 8e       	std	Z+26, r1	; 0x1a
     968:	13 8e       	std	Z+27, r1	; 0x1b
     96a:	14 8e       	std	Z+28, r1	; 0x1c

            // Nach den Berechnungen wechselt der Status auf Beschleunigen
            states = ACCELERATING;
     96c:	81 e0       	ldi	r24, 0x01	; 1
     96e:	80 93 aa 10 	sts	0x10AA, r24	; 0x8010aa <states>
            break;
     972:	8d c1       	rjmp	.+794    	; 0xc8e <computeRamp+0x4c2>
        case ACCELERATING:

            // Über die berechneten Bewegungszeiten kann nun interiert werden. Die Beschleunigung bleibt konstant,
            // die Geschwindigkeit und Position werden mit den Formeln berechnet.

            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, ramp->target_acceleration, ramp->ramp_timer);
     974:	a9 85       	ldd	r26, Y+9	; 0x09
     976:	ba 85       	ldd	r27, Y+10	; 0x0a
     978:	11 96       	adiw	r26, 0x01	; 1
     97a:	cd 90       	ld	r12, X+
     97c:	dd 90       	ld	r13, X+
     97e:	ed 90       	ld	r14, X+
     980:	fc 90       	ld	r15, X
     982:	14 97       	sbiw	r26, 0x04	; 4
     984:	99 96       	adiw	r26, 0x29	; 41
     986:	4d 90       	ld	r4, X+
     988:	5d 90       	ld	r5, X+
     98a:	6d 90       	ld	r6, X+
     98c:	7c 90       	ld	r7, X
     98e:	9c 97       	sbiw	r26, 0x2c	; 44
     990:	59 96       	adiw	r26, 0x19	; 25
     992:	8d 90       	ld	r8, X+
     994:	9d 90       	ld	r9, X+
     996:	ad 90       	ld	r10, X+
     998:	bc 90       	ld	r11, X
     99a:	5c 97       	sbiw	r26, 0x1c	; 28
    ramp->ramp_timer += ramp->ramp_timer_iteration;
    return ramp->ramp_timer;
}
float position_func(float x0, float v0, float a, float t)
{
    return x0 + v0 * t + a * t * t / 2;
     99c:	a3 01       	movw	r20, r6
     99e:	92 01       	movw	r18, r4
     9a0:	c7 01       	movw	r24, r14
     9a2:	b6 01       	movw	r22, r12
     9a4:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     9a8:	69 83       	std	Y+1, r22	; 0x01
     9aa:	7a 83       	std	Y+2, r23	; 0x02
     9ac:	8b 83       	std	Y+3, r24	; 0x03
     9ae:	9c 83       	std	Y+4, r25	; 0x04
        case ACCELERATING:

            // Über die berechneten Bewegungszeiten kann nun interiert werden. Die Beschleunigung bleibt konstant,
            // die Geschwindigkeit und Position werden mit den Formeln berechnet.

            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, ramp->target_acceleration, ramp->ramp_timer);
     9b0:	a5 01       	movw	r20, r10
     9b2:	94 01       	movw	r18, r8
     9b4:	c7 01       	movw	r24, r14
     9b6:	b6 01       	movw	r22, r12
     9b8:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     9bc:	e9 85       	ldd	r30, Y+9	; 0x09
     9be:	fa 85       	ldd	r31, Y+10	; 0x0a
     9c0:	25 89       	ldd	r18, Z+21	; 0x15
     9c2:	36 89       	ldd	r19, Z+22	; 0x16
     9c4:	47 89       	ldd	r20, Z+23	; 0x17
     9c6:	50 8d       	ldd	r21, Z+24	; 0x18
     9c8:	fe d7       	rcall	.+4092   	; 0x19c6 <__addsf3>
     9ca:	6d 83       	std	Y+5, r22	; 0x05
     9cc:	7e 83       	std	Y+6, r23	; 0x06
     9ce:	8f 83       	std	Y+7, r24	; 0x07
     9d0:	98 87       	std	Y+8, r25	; 0x08
     9d2:	29 81       	ldd	r18, Y+1	; 0x01
     9d4:	3a 81       	ldd	r19, Y+2	; 0x02
     9d6:	4b 81       	ldd	r20, Y+3	; 0x03
     9d8:	5c 81       	ldd	r21, Y+4	; 0x04
     9da:	c7 01       	movw	r24, r14
     9dc:	b6 01       	movw	r22, r12
     9de:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     9e2:	20 e0       	ldi	r18, 0x00	; 0
     9e4:	30 e0       	ldi	r19, 0x00	; 0
     9e6:	40 e0       	ldi	r20, 0x00	; 0
     9e8:	5f e3       	ldi	r21, 0x3F	; 63
     9ea:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     9ee:	9b 01       	movw	r18, r22
     9f0:	ac 01       	movw	r20, r24
     9f2:	6d 81       	ldd	r22, Y+5	; 0x05
     9f4:	7e 81       	ldd	r23, Y+6	; 0x06
     9f6:	8f 81       	ldd	r24, Y+7	; 0x07
     9f8:	98 85       	ldd	r25, Y+8	; 0x08
     9fa:	e5 d7       	rcall	.+4042   	; 0x19c6 <__addsf3>
     9fc:	a9 85       	ldd	r26, Y+9	; 0x09
     9fe:	ba 85       	ldd	r27, Y+10	; 0x0a
     a00:	95 96       	adiw	r26, 0x25	; 37
     a02:	6d 93       	st	X+, r22
     a04:	7d 93       	st	X+, r23
     a06:	8d 93       	st	X+, r24
     a08:	9c 93       	st	X, r25
     a0a:	98 97       	sbiw	r26, 0x28	; 40
            ramp->ramp_velocity = velocity_func(ramp->ramp_v_0, ramp->target_acceleration, ramp->ramp_timer);
     a0c:	29 81       	ldd	r18, Y+1	; 0x01
     a0e:	3a 81       	ldd	r19, Y+2	; 0x02
     a10:	4b 81       	ldd	r20, Y+3	; 0x03
     a12:	5c 81       	ldd	r21, Y+4	; 0x04
     a14:	c5 01       	movw	r24, r10
     a16:	b4 01       	movw	r22, r8
     a18:	d6 d7       	rcall	.+4012   	; 0x19c6 <__addsf3>
     a1a:	e9 85       	ldd	r30, Y+9	; 0x09
     a1c:	fa 85       	ldd	r31, Y+10	; 0x0a
     a1e:	61 a3       	std	Z+33, r22	; 0x21
     a20:	72 a3       	std	Z+34, r23	; 0x22
     a22:	83 a3       	std	Z+35, r24	; 0x23
     a24:	94 a3       	std	Z+36, r25	; 0x24
            ramp->ramp_acceleration = ramp->target_acceleration;
     a26:	45 8e       	std	Z+29, r4	; 0x1d
     a28:	56 8e       	std	Z+30, r5	; 0x1e
     a2a:	67 8e       	std	Z+31, r6	; 0x1f
     a2c:	70 a2       	std	Z+32, r7	; 0x20
            iterate_timer(ramp);
     a2e:	cf 01       	movw	r24, r30
     a30:	b9 de       	rcall	.-654    	; 0x7a4 <iterate_timer>

            if (ramp->ramp_timer >= (ramp->ramp_acceleration_time))
     a32:	e9 85       	ldd	r30, Y+9	; 0x09
     a34:	fa 85       	ldd	r31, Y+10	; 0x0a
     a36:	21 85       	ldd	r18, Z+9	; 0x09
     a38:	32 85       	ldd	r19, Z+10	; 0x0a
     a3a:	43 85       	ldd	r20, Z+11	; 0x0b
     a3c:	54 85       	ldd	r21, Z+12	; 0x0c
     a3e:	61 81       	ldd	r22, Z+1	; 0x01
     a40:	72 81       	ldd	r23, Z+2	; 0x02
     a42:	83 81       	ldd	r24, Z+3	; 0x03
     a44:	94 81       	ldd	r25, Z+4	; 0x04
     a46:	0e 94 54 0e 	call	0x1ca8	; 0x1ca8 <__gesf2>
     a4a:	88 23       	and	r24, r24
     a4c:	0c f4       	brge	.+2      	; 0xa50 <computeRamp+0x284>
     a4e:	1f c1       	rjmp	.+574    	; 0xc8e <computeRamp+0x4c2>
            {
                //              status_message(ramp);
                states = FULLSPEED;
     a50:	82 e0       	ldi	r24, 0x02	; 2
     a52:	80 93 aa 10 	sts	0x10AA, r24	; 0x8010aa <states>
                ramp->ramp_x_0 = ramp->ramp_position;
     a56:	e9 85       	ldd	r30, Y+9	; 0x09
     a58:	fa 85       	ldd	r31, Y+10	; 0x0a
     a5a:	85 a1       	ldd	r24, Z+37	; 0x25
     a5c:	96 a1       	ldd	r25, Z+38	; 0x26
     a5e:	a7 a1       	ldd	r26, Z+39	; 0x27
     a60:	b0 a5       	ldd	r27, Z+40	; 0x28
     a62:	85 8b       	std	Z+21, r24	; 0x15
     a64:	96 8b       	std	Z+22, r25	; 0x16
     a66:	a7 8b       	std	Z+23, r26	; 0x17
     a68:	b0 8f       	std	Z+24, r27	; 0x18
                ramp->ramp_v_0 = ramp->ramp_velocity;
     a6a:	81 a1       	ldd	r24, Z+33	; 0x21
     a6c:	92 a1       	ldd	r25, Z+34	; 0x22
     a6e:	a3 a1       	ldd	r26, Z+35	; 0x23
     a70:	b4 a1       	ldd	r27, Z+36	; 0x24
     a72:	81 8f       	std	Z+25, r24	; 0x19
     a74:	92 8f       	std	Z+26, r25	; 0x1a
     a76:	a3 8f       	std	Z+27, r26	; 0x1b
     a78:	b4 8f       	std	Z+28, r27	; 0x1c
                ramp->ramp_timer = 0.0;
     a7a:	11 82       	std	Z+1, r1	; 0x01
     a7c:	12 82       	std	Z+2, r1	; 0x02
     a7e:	13 82       	std	Z+3, r1	; 0x03
     a80:	14 82       	std	Z+4, r1	; 0x04
     a82:	05 c1       	rjmp	.+522    	; 0xc8e <computeRamp+0x4c2>
            }
            break;

        case FULLSPEED:

            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, 0, ramp->ramp_timer);
     a84:	e9 85       	ldd	r30, Y+9	; 0x09
     a86:	fa 85       	ldd	r31, Y+10	; 0x0a
     a88:	c1 80       	ldd	r12, Z+1	; 0x01
     a8a:	d2 80       	ldd	r13, Z+2	; 0x02
     a8c:	e3 80       	ldd	r14, Z+3	; 0x03
     a8e:	f4 80       	ldd	r15, Z+4	; 0x04
     a90:	41 8c       	ldd	r4, Z+25	; 0x19
     a92:	52 8c       	ldd	r5, Z+26	; 0x1a
     a94:	63 8c       	ldd	r6, Z+27	; 0x1b
     a96:	74 8c       	ldd	r7, Z+28	; 0x1c
    ramp->ramp_timer += ramp->ramp_timer_iteration;
    return ramp->ramp_timer;
}
float position_func(float x0, float v0, float a, float t)
{
    return x0 + v0 * t + a * t * t / 2;
     a98:	20 e0       	ldi	r18, 0x00	; 0
     a9a:	30 e0       	ldi	r19, 0x00	; 0
     a9c:	a9 01       	movw	r20, r18
     a9e:	c7 01       	movw	r24, r14
     aa0:	b6 01       	movw	r22, r12
     aa2:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     aa6:	4b 01       	movw	r8, r22
     aa8:	5c 01       	movw	r10, r24
            }
            break;

        case FULLSPEED:

            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, 0, ramp->ramp_timer);
     aaa:	a3 01       	movw	r20, r6
     aac:	92 01       	movw	r18, r4
     aae:	c7 01       	movw	r24, r14
     ab0:	b6 01       	movw	r22, r12
     ab2:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     ab6:	a9 85       	ldd	r26, Y+9	; 0x09
     ab8:	ba 85       	ldd	r27, Y+10	; 0x0a
     aba:	55 96       	adiw	r26, 0x15	; 21
     abc:	2d 91       	ld	r18, X+
     abe:	3d 91       	ld	r19, X+
     ac0:	4d 91       	ld	r20, X+
     ac2:	5c 91       	ld	r21, X
     ac4:	58 97       	sbiw	r26, 0x18	; 24
     ac6:	7f d7       	rcall	.+3838   	; 0x19c6 <__addsf3>
     ac8:	69 83       	std	Y+1, r22	; 0x01
     aca:	7a 83       	std	Y+2, r23	; 0x02
     acc:	8b 83       	std	Y+3, r24	; 0x03
     ace:	9c 83       	std	Y+4, r25	; 0x04
     ad0:	a5 01       	movw	r20, r10
     ad2:	94 01       	movw	r18, r8
     ad4:	c7 01       	movw	r24, r14
     ad6:	b6 01       	movw	r22, r12
     ad8:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     adc:	20 e0       	ldi	r18, 0x00	; 0
     ade:	30 e0       	ldi	r19, 0x00	; 0
     ae0:	40 e0       	ldi	r20, 0x00	; 0
     ae2:	5f e3       	ldi	r21, 0x3F	; 63
     ae4:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     ae8:	9b 01       	movw	r18, r22
     aea:	ac 01       	movw	r20, r24
     aec:	69 81       	ldd	r22, Y+1	; 0x01
     aee:	7a 81       	ldd	r23, Y+2	; 0x02
     af0:	8b 81       	ldd	r24, Y+3	; 0x03
     af2:	9c 81       	ldd	r25, Y+4	; 0x04
     af4:	68 d7       	rcall	.+3792   	; 0x19c6 <__addsf3>
     af6:	e9 85       	ldd	r30, Y+9	; 0x09
     af8:	fa 85       	ldd	r31, Y+10	; 0x0a
     afa:	65 a3       	std	Z+37, r22	; 0x25
     afc:	76 a3       	std	Z+38, r23	; 0x26
     afe:	87 a3       	std	Z+39, r24	; 0x27
     b00:	90 a7       	std	Z+40, r25	; 0x28
            ramp->ramp_velocity = velocity_func(ramp->ramp_v_0, 0, ramp->ramp_timer);
     b02:	a5 01       	movw	r20, r10
     b04:	94 01       	movw	r18, r8
     b06:	c3 01       	movw	r24, r6
     b08:	b2 01       	movw	r22, r4
     b0a:	5d d7       	rcall	.+3770   	; 0x19c6 <__addsf3>
     b0c:	a9 85       	ldd	r26, Y+9	; 0x09
     b0e:	ba 85       	ldd	r27, Y+10	; 0x0a
     b10:	91 96       	adiw	r26, 0x21	; 33
     b12:	6d 93       	st	X+, r22
     b14:	7d 93       	st	X+, r23
     b16:	8d 93       	st	X+, r24
     b18:	9c 93       	st	X, r25
     b1a:	94 97       	sbiw	r26, 0x24	; 36
     b1c:	cd 01       	movw	r24, r26
            ramp->ramp_acceleration = ramp->ramp_acceleration;
            iterate_timer(ramp);
     b1e:	42 de       	rcall	.-892    	; 0x7a4 <iterate_timer>
     b20:	e9 85       	ldd	r30, Y+9	; 0x09
            if (ramp->ramp_timer >= (ramp->ramp_fullspeed_time))
     b22:	fa 85       	ldd	r31, Y+10	; 0x0a
     b24:	25 85       	ldd	r18, Z+13	; 0x0d
     b26:	36 85       	ldd	r19, Z+14	; 0x0e
     b28:	47 85       	ldd	r20, Z+15	; 0x0f
     b2a:	50 89       	ldd	r21, Z+16	; 0x10
     b2c:	61 81       	ldd	r22, Z+1	; 0x01
     b2e:	72 81       	ldd	r23, Z+2	; 0x02
     b30:	83 81       	ldd	r24, Z+3	; 0x03
     b32:	94 81       	ldd	r25, Z+4	; 0x04
     b34:	0e 94 54 0e 	call	0x1ca8	; 0x1ca8 <__gesf2>
     b38:	88 23       	and	r24, r24
     b3a:	0c f4       	brge	.+2      	; 0xb3e <computeRamp+0x372>
     b3c:	a8 c0       	rjmp	.+336    	; 0xc8e <computeRamp+0x4c2>
     b3e:	83 e0       	ldi	r24, 0x03	; 3
            {
                //                 status_message(ramp);
                states = BREAKING;
     b40:	80 93 aa 10 	sts	0x10AA, r24	; 0x8010aa <states>
     b44:	a9 85       	ldd	r26, Y+9	; 0x09
                ramp->ramp_timer = 0.0;
     b46:	ba 85       	ldd	r27, Y+10	; 0x0a
     b48:	11 96       	adiw	r26, 0x01	; 1
     b4a:	1d 92       	st	X+, r1
     b4c:	1d 92       	st	X+, r1
     b4e:	1d 92       	st	X+, r1
     b50:	1c 92       	st	X, r1
     b52:	14 97       	sbiw	r26, 0x04	; 4
     b54:	fd 01       	movw	r30, r26
                ramp->ramp_x_0 = ramp->ramp_position;
     b56:	85 a1       	ldd	r24, Z+37	; 0x25
     b58:	96 a1       	ldd	r25, Z+38	; 0x26
     b5a:	a7 a1       	ldd	r26, Z+39	; 0x27
     b5c:	b0 a5       	ldd	r27, Z+40	; 0x28
     b5e:	85 8b       	std	Z+21, r24	; 0x15
     b60:	96 8b       	std	Z+22, r25	; 0x16
     b62:	a7 8b       	std	Z+23, r26	; 0x17
     b64:	b0 8f       	std	Z+24, r27	; 0x18
     b66:	81 a1       	ldd	r24, Z+33	; 0x21
                ramp->ramp_v_0 = ramp->ramp_velocity;
     b68:	92 a1       	ldd	r25, Z+34	; 0x22
     b6a:	a3 a1       	ldd	r26, Z+35	; 0x23
     b6c:	b4 a1       	ldd	r27, Z+36	; 0x24
     b6e:	81 8f       	std	Z+25, r24	; 0x19
     b70:	92 8f       	std	Z+26, r25	; 0x1a
     b72:	a3 8f       	std	Z+27, r26	; 0x1b
     b74:	b4 8f       	std	Z+28, r27	; 0x1c
     b76:	8b c0       	rjmp	.+278    	; 0xc8e <computeRamp+0x4c2>
     b78:	a9 85       	ldd	r26, Y+9	; 0x09
            }

            break;

        case BREAKING:
            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, -ramp->target_acceleration, ramp->ramp_timer);
     b7a:	ba 85       	ldd	r27, Y+10	; 0x0a
     b7c:	11 96       	adiw	r26, 0x01	; 1
     b7e:	cd 90       	ld	r12, X+
     b80:	dd 90       	ld	r13, X+
     b82:	ed 90       	ld	r14, X+
     b84:	fc 90       	ld	r15, X
     b86:	14 97       	sbiw	r26, 0x04	; 4
     b88:	99 96       	adiw	r26, 0x29	; 41
     b8a:	8d 91       	ld	r24, X+
     b8c:	9d 91       	ld	r25, X+
     b8e:	0d 90       	ld	r0, X+
     b90:	bc 91       	ld	r27, X
     b92:	a0 2d       	mov	r26, r0
     b94:	2c 01       	movw	r4, r24
     b96:	3d 01       	movw	r6, r26
     b98:	77 fa       	bst	r7, 7
     b9a:	70 94       	com	r7
     b9c:	77 f8       	bld	r7, 7
     b9e:	70 94       	com	r7
     ba0:	e9 85       	ldd	r30, Y+9	; 0x09
     ba2:	fa 85       	ldd	r31, Y+10	; 0x0a
     ba4:	81 8c       	ldd	r8, Z+25	; 0x19
     ba6:	92 8c       	ldd	r9, Z+26	; 0x1a
     ba8:	a3 8c       	ldd	r10, Z+27	; 0x1b
     baa:	b4 8c       	ldd	r11, Z+28	; 0x1c
     bac:	a3 01       	movw	r20, r6
    ramp->ramp_timer += ramp->ramp_timer_iteration;
    return ramp->ramp_timer;
}
float position_func(float x0, float v0, float a, float t)
{
    return x0 + v0 * t + a * t * t / 2;
     bae:	92 01       	movw	r18, r4
     bb0:	c7 01       	movw	r24, r14
     bb2:	b6 01       	movw	r22, r12
     bb4:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     bb8:	69 83       	std	Y+1, r22	; 0x01
     bba:	7a 83       	std	Y+2, r23	; 0x02
     bbc:	8b 83       	std	Y+3, r24	; 0x03
     bbe:	9c 83       	std	Y+4, r25	; 0x04
     bc0:	a5 01       	movw	r20, r10
            }

            break;

        case BREAKING:
            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, -ramp->target_acceleration, ramp->ramp_timer);
     bc2:	94 01       	movw	r18, r8
     bc4:	c7 01       	movw	r24, r14
     bc6:	b6 01       	movw	r22, r12
     bc8:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     bcc:	a9 85       	ldd	r26, Y+9	; 0x09
     bce:	ba 85       	ldd	r27, Y+10	; 0x0a
     bd0:	55 96       	adiw	r26, 0x15	; 21
     bd2:	2d 91       	ld	r18, X+
     bd4:	3d 91       	ld	r19, X+
     bd6:	4d 91       	ld	r20, X+
     bd8:	5c 91       	ld	r21, X
     bda:	58 97       	sbiw	r26, 0x18	; 24
     bdc:	f4 d6       	rcall	.+3560   	; 0x19c6 <__addsf3>
     bde:	6d 83       	std	Y+5, r22	; 0x05
     be0:	7e 83       	std	Y+6, r23	; 0x06
     be2:	8f 83       	std	Y+7, r24	; 0x07
     be4:	98 87       	std	Y+8, r25	; 0x08
     be6:	29 81       	ldd	r18, Y+1	; 0x01
     be8:	3a 81       	ldd	r19, Y+2	; 0x02
     bea:	4b 81       	ldd	r20, Y+3	; 0x03
     bec:	5c 81       	ldd	r21, Y+4	; 0x04
     bee:	c7 01       	movw	r24, r14
     bf0:	b6 01       	movw	r22, r12
     bf2:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     bf6:	20 e0       	ldi	r18, 0x00	; 0
     bf8:	30 e0       	ldi	r19, 0x00	; 0
     bfa:	40 e0       	ldi	r20, 0x00	; 0
     bfc:	5f e3       	ldi	r21, 0x3F	; 63
     bfe:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__mulsf3>
     c02:	9b 01       	movw	r18, r22
     c04:	ac 01       	movw	r20, r24
     c06:	6d 81       	ldd	r22, Y+5	; 0x05
     c08:	7e 81       	ldd	r23, Y+6	; 0x06
     c0a:	8f 81       	ldd	r24, Y+7	; 0x07
     c0c:	98 85       	ldd	r25, Y+8	; 0x08
     c0e:	db d6       	rcall	.+3510   	; 0x19c6 <__addsf3>
     c10:	e9 85       	ldd	r30, Y+9	; 0x09
     c12:	fa 85       	ldd	r31, Y+10	; 0x0a
     c14:	65 a3       	std	Z+37, r22	; 0x25
     c16:	76 a3       	std	Z+38, r23	; 0x26
     c18:	87 a3       	std	Z+39, r24	; 0x27
     c1a:	90 a7       	std	Z+40, r25	; 0x28
     c1c:	29 81       	ldd	r18, Y+1	; 0x01
            ramp->ramp_velocity = velocity_func(ramp->ramp_v_0, -ramp->target_acceleration, ramp->ramp_timer);
     c1e:	3a 81       	ldd	r19, Y+2	; 0x02
     c20:	4b 81       	ldd	r20, Y+3	; 0x03
     c22:	5c 81       	ldd	r21, Y+4	; 0x04
     c24:	c5 01       	movw	r24, r10
     c26:	b4 01       	movw	r22, r8
     c28:	ce d6       	rcall	.+3484   	; 0x19c6 <__addsf3>
     c2a:	a9 85       	ldd	r26, Y+9	; 0x09
     c2c:	ba 85       	ldd	r27, Y+10	; 0x0a
     c2e:	91 96       	adiw	r26, 0x21	; 33
     c30:	6d 93       	st	X+, r22
     c32:	7d 93       	st	X+, r23
     c34:	8d 93       	st	X+, r24
     c36:	9c 93       	st	X, r25
     c38:	94 97       	sbiw	r26, 0x24	; 36
     c3a:	fd 01       	movw	r30, r26
            ramp->ramp_acceleration = -ramp->target_acceleration;
     c3c:	45 8e       	std	Z+29, r4	; 0x1d
     c3e:	56 8e       	std	Z+30, r5	; 0x1e
     c40:	67 8e       	std	Z+31, r6	; 0x1f
     c42:	70 a2       	std	Z+32, r7	; 0x20

            iterate_timer(ramp);
     c44:	cd 01       	movw	r24, r26
     c46:	ae dd       	rcall	.-1188   	; 0x7a4 <iterate_timer>
     c48:	a9 85       	ldd	r26, Y+9	; 0x09
            if (ramp->ramp_timer >= (ramp->ramp_acceleration_time))
     c4a:	ba 85       	ldd	r27, Y+10	; 0x0a
     c4c:	19 96       	adiw	r26, 0x09	; 9
     c4e:	2d 91       	ld	r18, X+
     c50:	3d 91       	ld	r19, X+
     c52:	4d 91       	ld	r20, X+
     c54:	5c 91       	ld	r21, X
     c56:	1c 97       	sbiw	r26, 0x0c	; 12
     c58:	11 96       	adiw	r26, 0x01	; 1
     c5a:	6d 91       	ld	r22, X+
     c5c:	7d 91       	ld	r23, X+
     c5e:	8d 91       	ld	r24, X+
     c60:	9c 91       	ld	r25, X
     c62:	14 97       	sbiw	r26, 0x04	; 4
     c64:	0e 94 54 0e 	call	0x1ca8	; 0x1ca8 <__gesf2>
     c68:	88 23       	and	r24, r24
     c6a:	8c f0       	brlt	.+34     	; 0xc8e <computeRamp+0x4c2>
     c6c:	10 92 aa 10 	sts	0x10AA, r1	; 0x8010aa <states>
            {
                //                 status_message(ramp);
                states = IDLE;
     c70:	e9 85       	ldd	r30, Y+9	; 0x09
                ramp->ramp_timer =0.0;
     c72:	fa 85       	ldd	r31, Y+10	; 0x0a
     c74:	11 82       	std	Z+1, r1	; 0x01
     c76:	12 82       	std	Z+2, r1	; 0x02
     c78:	13 82       	std	Z+3, r1	; 0x03
     c7a:	14 82       	std	Z+4, r1	; 0x04
     c7c:	10 82       	st	Z, r1
                ramp->ramp_enable = 0.0;
     c7e:	11 a6       	std	Z+41, r1	; 0x29
                ramp->target_acceleration = 0.0;
     c80:	12 a6       	std	Z+42, r1	; 0x2a
     c82:	13 a6       	std	Z+43, r1	; 0x2b
     c84:	14 a6       	std	Z+44, r1	; 0x2c
     c86:	15 a6       	std	Z+45, r1	; 0x2d
                ramp->target_velocity = 0.0;
     c88:	16 a6       	std	Z+46, r1	; 0x2e
     c8a:	17 a6       	std	Z+47, r1	; 0x2f
     c8c:	10 aa       	std	Z+48, r1	; 0x30
     c8e:	2a 96       	adiw	r28, 0x0a	; 10
                ramp->target_acceleration = 0.0;
            }
            break;
        }
    }
}
     c90:	0f b6       	in	r0, 0x3f	; 63
     c92:	f8 94       	cli
     c94:	de bf       	out	0x3e, r29	; 62
     c96:	0f be       	out	0x3f, r0	; 63
     c98:	cd bf       	out	0x3d, r28	; 61
     c9a:	df 91       	pop	r29
     c9c:	cf 91       	pop	r28
     c9e:	ff 90       	pop	r15
     ca0:	ef 90       	pop	r14
     ca2:	df 90       	pop	r13
     ca4:	cf 90       	pop	r12
     ca6:	bf 90       	pop	r11
     ca8:	af 90       	pop	r10
     caa:	9f 90       	pop	r9
     cac:	8f 90       	pop	r8
     cae:	7f 90       	pop	r7
     cb0:	6f 90       	pop	r6
     cb2:	5f 90       	pop	r5
     cb4:	4f 90       	pop	r4
     cb6:	08 95       	ret

00000cb8 <softspi_clk_low>:
     cb8:	2e 98       	cbi	0x05, 6	; 5
}
void softspi_write_uint16(uint16_t x)
{
    softspi_write_uint8((uint8_t)(x >> 8));
    softspi_write_uint8((uint8_t)(x & 0xff));
}
     cba:	08 95       	ret

00000cbc <softspi_clk_high>:
     cbc:	2e 9a       	sbi	0x05, 6	; 5
     cbe:	08 95       	ret

00000cc0 <softspi_mosi_low>:
     cc0:	73 98       	cbi	0x0e, 3	; 14
     cc2:	08 95       	ret

00000cc4 <softspi_mosi_high>:
     cc4:	73 9a       	sbi	0x0e, 3	; 14
     cc6:	08 95       	ret

00000cc8 <softspi_write_bit>:
     cc8:	cf 93       	push	r28
     cca:	df 93       	push	r29
     ccc:	d8 2f       	mov	r29, r24
     cce:	c6 2f       	mov	r28, r22
     cd0:	f3 df       	rcall	.-26     	; 0xcb8 <softspi_clk_low>
     cd2:	cd 23       	and	r28, r29
     cd4:	11 f0       	breq	.+4      	; 0xcda <softspi_write_bit+0x12>
     cd6:	f6 df       	rcall	.-20     	; 0xcc4 <softspi_mosi_high>
     cd8:	01 c0       	rjmp	.+2      	; 0xcdc <softspi_write_bit+0x14>
     cda:	f2 df       	rcall	.-28     	; 0xcc0 <softspi_mosi_low>
     cdc:	8a e1       	ldi	r24, 0x1A	; 26
     cde:	8a 95       	dec	r24
     ce0:	f1 f7       	brne	.-4      	; 0xcde <softspi_write_bit+0x16>
     ce2:	00 c0       	rjmp	.+0      	; 0xce4 <softspi_write_bit+0x1c>
     ce4:	eb df       	rcall	.-42     	; 0xcbc <softspi_clk_high>
     ce6:	8a e1       	ldi	r24, 0x1A	; 26
     ce8:	8a 95       	dec	r24
     cea:	f1 f7       	brne	.-4      	; 0xce8 <softspi_write_bit+0x20>
     cec:	00 c0       	rjmp	.+0      	; 0xcee <softspi_write_bit+0x26>
     cee:	df 91       	pop	r29
     cf0:	cf 91       	pop	r28
     cf2:	08 95       	ret

00000cf4 <softspi_write_uint8>:
     cf4:	cf 93       	push	r28
     cf6:	c8 2f       	mov	r28, r24
     cf8:	60 e8       	ldi	r22, 0x80	; 128
     cfa:	e6 df       	rcall	.-52     	; 0xcc8 <softspi_write_bit>
     cfc:	60 e4       	ldi	r22, 0x40	; 64
     cfe:	8c 2f       	mov	r24, r28
     d00:	e3 df       	rcall	.-58     	; 0xcc8 <softspi_write_bit>
     d02:	60 e2       	ldi	r22, 0x20	; 32
     d04:	8c 2f       	mov	r24, r28
     d06:	e0 df       	rcall	.-64     	; 0xcc8 <softspi_write_bit>
     d08:	60 e1       	ldi	r22, 0x10	; 16
     d0a:	8c 2f       	mov	r24, r28
     d0c:	dd df       	rcall	.-70     	; 0xcc8 <softspi_write_bit>
     d0e:	68 e0       	ldi	r22, 0x08	; 8
     d10:	8c 2f       	mov	r24, r28
     d12:	da df       	rcall	.-76     	; 0xcc8 <softspi_write_bit>
     d14:	64 e0       	ldi	r22, 0x04	; 4
     d16:	8c 2f       	mov	r24, r28
     d18:	d7 df       	rcall	.-82     	; 0xcc8 <softspi_write_bit>
     d1a:	62 e0       	ldi	r22, 0x02	; 2
     d1c:	8c 2f       	mov	r24, r28
     d1e:	d4 df       	rcall	.-88     	; 0xcc8 <softspi_write_bit>
     d20:	61 e0       	ldi	r22, 0x01	; 1
     d22:	8c 2f       	mov	r24, r28
     d24:	d1 df       	rcall	.-94     	; 0xcc8 <softspi_write_bit>
     d26:	cf 91       	pop	r28
     d28:	08 95       	ret

00000d2a <softspi_read_bit>:

#if (SOFTSPI_DONT_USE_MISO == 0)

void softspi_read_bit(uint8_t* x, uint8_t i)
{
     d2a:	1f 93       	push	r17
     d2c:	cf 93       	push	r28
     d2e:	df 93       	push	r29
     d30:	ec 01       	movw	r28, r24
     d32:	16 2f       	mov	r17, r22

    /* read at rising edge */
    softspi_clk_low();
     d34:	c1 df       	rcall	.-126    	; 0xcb8 <softspi_clk_low>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d36:	8a e1       	ldi	r24, 0x1A	; 26
     d38:	8a 95       	dec	r24
     d3a:	f1 f7       	brne	.-4      	; 0xd38 <softspi_read_bit+0xe>
    _delay_us(5);
    softspi_clk_high();
     d3c:	00 c0       	rjmp	.+0      	; 0xd3e <softspi_read_bit+0x14>
     d3e:	be df       	rcall	.-132    	; 0xcbc <softspi_clk_high>
    if (SOFTSPI_MISO_PIN & SOFTSPI_MISO_BIT) *x |= 1 << i;
     d40:	65 9b       	sbis	0x0c, 5	; 12
     d42:	0a c0       	rjmp	.+20     	; 0xd58 <softspi_read_bit+0x2e>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	90 e0       	ldi	r25, 0x00	; 0
     d48:	02 c0       	rjmp	.+4      	; 0xd4e <softspi_read_bit+0x24>
     d4a:	88 0f       	add	r24, r24
     d4c:	99 1f       	adc	r25, r25
     d4e:	1a 95       	dec	r17
     d50:	e2 f7       	brpl	.-8      	; 0xd4a <softspi_read_bit+0x20>
     d52:	98 81       	ld	r25, Y
     d54:	89 2b       	or	r24, r25
     d56:	88 83       	st	Y, r24
     d58:	8a e1       	ldi	r24, 0x1A	; 26
     d5a:	8a 95       	dec	r24
     d5c:	f1 f7       	brne	.-4      	; 0xd5a <softspi_read_bit+0x30>
     d5e:	00 c0       	rjmp	.+0      	; 0xd60 <softspi_read_bit+0x36>
    _delay_us(5);

}
     d60:	df 91       	pop	r29
     d62:	cf 91       	pop	r28
     d64:	1f 91       	pop	r17
     d66:	08 95       	ret

00000d68 <softspi_read_uint8>:

uint8_t softspi_read_uint8(void)
{
     d68:	cf 93       	push	r28
     d6a:	df 93       	push	r29
     d6c:	1f 92       	push	r1
     d6e:	cd b7       	in	r28, 0x3d	; 61
     d70:	de b7       	in	r29, 0x3e	; 62
    /* receive msb first, sample at clock rising edge */

    /* must be initialized to 0 */
    uint8_t x = 0;
     d72:	19 82       	std	Y+1, r1	; 0x01

    SOFTSPI_MISO_PORT &= ~SOFTSPI_MOSI_BIT;
     d74:	73 98       	cbi	0x0e, 3	; 14
    softspi_read_bit(&x, 7);
     d76:	67 e0       	ldi	r22, 0x07	; 7
     d78:	ce 01       	movw	r24, r28
     d7a:	01 96       	adiw	r24, 0x01	; 1
     d7c:	d6 df       	rcall	.-84     	; 0xd2a <softspi_read_bit>
    softspi_read_bit(&x, 6);
     d7e:	66 e0       	ldi	r22, 0x06	; 6
     d80:	ce 01       	movw	r24, r28
     d82:	01 96       	adiw	r24, 0x01	; 1
     d84:	d2 df       	rcall	.-92     	; 0xd2a <softspi_read_bit>
    softspi_read_bit(&x, 5);
     d86:	65 e0       	ldi	r22, 0x05	; 5
     d88:	ce 01       	movw	r24, r28
     d8a:	01 96       	adiw	r24, 0x01	; 1
     d8c:	ce df       	rcall	.-100    	; 0xd2a <softspi_read_bit>
    softspi_read_bit(&x, 4);
     d8e:	64 e0       	ldi	r22, 0x04	; 4
     d90:	ce 01       	movw	r24, r28
     d92:	01 96       	adiw	r24, 0x01	; 1
     d94:	ca df       	rcall	.-108    	; 0xd2a <softspi_read_bit>
    softspi_read_bit(&x, 3);
     d96:	63 e0       	ldi	r22, 0x03	; 3
     d98:	ce 01       	movw	r24, r28
     d9a:	01 96       	adiw	r24, 0x01	; 1
     d9c:	c6 df       	rcall	.-116    	; 0xd2a <softspi_read_bit>
    softspi_read_bit(&x, 2);
     d9e:	62 e0       	ldi	r22, 0x02	; 2
     da0:	ce 01       	movw	r24, r28
     da2:	01 96       	adiw	r24, 0x01	; 1
     da4:	c2 df       	rcall	.-124    	; 0xd2a <softspi_read_bit>
    softspi_read_bit(&x, 1);
     da6:	61 e0       	ldi	r22, 0x01	; 1
     da8:	ce 01       	movw	r24, r28
     daa:	01 96       	adiw	r24, 0x01	; 1
     dac:	be df       	rcall	.-132    	; 0xd2a <softspi_read_bit>
    softspi_read_bit(&x, 0);
     dae:	60 e0       	ldi	r22, 0x00	; 0
     db0:	ce 01       	movw	r24, r28
     db2:	01 96       	adiw	r24, 0x01	; 1
     db4:	ba df       	rcall	.-140    	; 0xd2a <softspi_read_bit>
     db6:	89 81       	ldd	r24, Y+1	; 0x01

    return x;
}
     db8:	0f 90       	pop	r0
     dba:	df 91       	pop	r29
     dbc:	cf 91       	pop	r28
     dbe:	08 95       	ret

00000dc0 <SPI_init>:
     dc0:	8f e5       	ldi	r24, 0x5F	; 95
	disable_Slave(TMC6200);	
}

void spi_transmit_IT( unsigned char *data, unsigned char nbytes, uint8_t Slave)
{
	for (int i = 0 ; i < nbytes ; i++)
     dc2:	8c bd       	out	0x2c, r24	; 44
     dc4:	1d bc       	out	0x2d, r1	; 45
     dc6:	77 9a       	sbi	0x0e, 7	; 14
     dc8:	28 9a       	sbi	0x05, 0	; 5
     dca:	08 95       	ret

00000dcc <spi_transmit>:
	}
}

uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
     dcc:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     dce:	0d b4       	in	r0, 0x2d	; 45
     dd0:	07 fe       	sbrs	r0, 7
     dd2:	fd cf       	rjmp	.-6      	; 0xdce <spi_transmit+0x2>
	return data;
}
     dd4:	08 95       	ret

00000dd6 <spi_receive>:

char spi_receive(void)
{
	char data;
	// Wait for reception complete
	SPDR = 0x00;
     dd6:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1<<SPIF)));
     dd8:	0d b4       	in	r0, 0x2d	; 45
     dda:	07 fe       	sbrs	r0, 7
     ddc:	fd cf       	rjmp	.-6      	; 0xdd8 <spi_receive+0x2>
	data = SPDR;
     dde:	8e b5       	in	r24, 0x2e	; 46
	// Return data register
	return data;
}
     de0:	08 95       	ret

00000de2 <enable_Slave>:

void enable_Slave(uint8_t Slave)
{
	switch (Slave)
     de2:	88 23       	and	r24, r24
     de4:	19 f0       	breq	.+6      	; 0xdec <enable_Slave+0xa>
     de6:	81 30       	cpi	r24, 0x01	; 1
     de8:	19 f0       	breq	.+6      	; 0xdf0 <enable_Slave+0xe>
     dea:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT &= ~SPI_CS_TMC4671_BIT;
     dec:	77 98       	cbi	0x0e, 7	; 14
		break;
     dee:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT &= ~SPI_CS_TMC6200_BIT;
     df0:	28 98       	cbi	0x05, 0	; 5
     df2:	08 95       	ret

00000df4 <disable_Slave>:
	}
}

void disable_Slave(uint8_t Slave)
{
	switch (Slave)
     df4:	88 23       	and	r24, r24
     df6:	19 f0       	breq	.+6      	; 0xdfe <disable_Slave+0xa>
     df8:	81 30       	cpi	r24, 0x01	; 1
     dfa:	19 f0       	breq	.+6      	; 0xe02 <disable_Slave+0xe>
     dfc:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
     dfe:	77 9a       	sbi	0x0e, 7	; 14
		break;
     e00:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
     e02:	28 9a       	sbi	0x05, 0	; 5
     e04:	08 95       	ret

00000e06 <tmc40bit_writeInt>:
}

int32_t tmc4671_getTargetPosition(uint8_t motor)
{
    return (int32_t) tmc4671_readInt(motor, TMC4671_PID_POSITION_TARGET);
}
     e06:	cf 92       	push	r12
     e08:	df 92       	push	r13
     e0a:	ef 92       	push	r14
     e0c:	ff 92       	push	r15
     e0e:	0f 93       	push	r16
     e10:	1f 93       	push	r17
     e12:	cf 93       	push	r28
     e14:	df 93       	push	r29
     e16:	cd b7       	in	r28, 0x3d	; 61
     e18:	de b7       	in	r29, 0x3e	; 62
     e1a:	2b 97       	sbiw	r28, 0x0b	; 11
     e1c:	0f b6       	in	r0, 0x3f	; 63
     e1e:	f8 94       	cli
     e20:	de bf       	out	0x3e, r29	; 62
     e22:	0f be       	out	0x3f, r0	; 63
     e24:	cd bf       	out	0x3d, r28	; 61
     e26:	fe 01       	movw	r30, r28
     e28:	31 96       	adiw	r30, 0x01	; 1
     e2a:	76 e0       	ldi	r23, 0x06	; 6
     e2c:	df 01       	movw	r26, r30
     e2e:	1d 92       	st	X+, r1
     e30:	7a 95       	dec	r23
     e32:	e9 f7       	brne	.-6      	; 0xe2e <tmc40bit_writeInt+0x28>
     e34:	60 68       	ori	r22, 0x80	; 128
     e36:	69 83       	std	Y+1, r22	; 0x01
     e38:	5a 83       	std	Y+2, r21	; 0x02
     e3a:	4b 83       	std	Y+3, r20	; 0x03
     e3c:	3c 83       	std	Y+4, r19	; 0x04
     e3e:	2d 83       	std	Y+5, r18	; 0x05
     e40:	01 97       	sbiw	r24, 0x01	; 1
     e42:	09 f0       	breq	.+2      	; 0xe46 <tmc40bit_writeInt+0x40>
     e44:	48 c0       	rjmp	.+144    	; 0xed6 <tmc40bit_writeInt+0xd0>
     e46:	36 96       	adiw	r30, 0x06	; 6
     e48:	85 e0       	ldi	r24, 0x05	; 5
     e4a:	df 01       	movw	r26, r30
     e4c:	1d 92       	st	X+, r1
     e4e:	8a 95       	dec	r24
     e50:	e9 f7       	brne	.-6      	; 0xe4c <tmc40bit_writeInt+0x46>
     e52:	80 e4       	ldi	r24, 0x40	; 64
     e54:	92 e0       	ldi	r25, 0x02	; 2
     e56:	c0 d4       	rcall	.+2432   	; 0x17d8 <Uart_Transmit_IT_PC>
     e58:	fe 01       	movw	r30, r28
     e5a:	31 96       	adiw	r30, 0x01	; 1
     e5c:	6f 01       	movw	r12, r30
     e5e:	00 e0       	ldi	r16, 0x00	; 0
     e60:	10 e0       	ldi	r17, 0x00	; 0
     e62:	d6 01       	movw	r26, r12
     e64:	fd 90       	ld	r15, X+
     e66:	6d 01       	movw	r12, r26
     e68:	f1 10       	cpse	r15, r1
     e6a:	04 c0       	rjmp	.+8      	; 0xe74 <tmc40bit_writeInt+0x6e>
     e6c:	85 e5       	ldi	r24, 0x55	; 85
     e6e:	92 e0       	ldi	r25, 0x02	; 2
     e70:	b3 d4       	rcall	.+2406   	; 0x17d8 <Uart_Transmit_IT_PC>
     e72:	1d c0       	rjmp	.+58     	; 0xeae <tmc40bit_writeInt+0xa8>
     e74:	bf e0       	ldi	r27, 0x0F	; 15
     e76:	bf 15       	cp	r27, r15
     e78:	78 f0       	brcs	.+30     	; 0xe98 <tmc40bit_writeInt+0x92>
     e7a:	86 e5       	ldi	r24, 0x56	; 86
     e7c:	92 e0       	ldi	r25, 0x02	; 2
     e7e:	ac d4       	rcall	.+2392   	; 0x17d8 <Uart_Transmit_IT_PC>
     e80:	40 e1       	ldi	r20, 0x10	; 16
     e82:	be 01       	movw	r22, r28
     e84:	69 5f       	subi	r22, 0xF9	; 249
     e86:	7f 4f       	sbci	r23, 0xFF	; 255
     e88:	8f 2d       	mov	r24, r15
     e8a:	90 e0       	ldi	r25, 0x00	; 0
     e8c:	0e 94 ee 0f 	call	0x1fdc	; 0x1fdc <__itoa_ncheck>
     e90:	ce 01       	movw	r24, r28
     e92:	07 96       	adiw	r24, 0x07	; 7
     e94:	a1 d4       	rcall	.+2370   	; 0x17d8 <Uart_Transmit_IT_PC>
     e96:	0b c0       	rjmp	.+22     	; 0xeae <tmc40bit_writeInt+0xa8>
     e98:	40 e1       	ldi	r20, 0x10	; 16
     e9a:	be 01       	movw	r22, r28
     e9c:	69 5f       	subi	r22, 0xF9	; 249
     e9e:	7f 4f       	sbci	r23, 0xFF	; 255
     ea0:	8f 2d       	mov	r24, r15
     ea2:	90 e0       	ldi	r25, 0x00	; 0
     ea4:	0e 94 ee 0f 	call	0x1fdc	; 0x1fdc <__itoa_ncheck>
     ea8:	ce 01       	movw	r24, r28
     eaa:	07 96       	adiw	r24, 0x07	; 7
     eac:	95 d4       	rcall	.+2346   	; 0x17d8 <Uart_Transmit_IT_PC>
     eae:	04 30       	cpi	r16, 0x04	; 4
     eb0:	11 05       	cpc	r17, r1
     eb2:	1c f4       	brge	.+6      	; 0xeba <tmc40bit_writeInt+0xb4>
     eb4:	88 e5       	ldi	r24, 0x58	; 88
     eb6:	92 e0       	ldi	r25, 0x02	; 2
     eb8:	8f d4       	rcall	.+2334   	; 0x17d8 <Uart_Transmit_IT_PC>
     eba:	0f 5f       	subi	r16, 0xFF	; 255
     ebc:	1f 4f       	sbci	r17, 0xFF	; 255
     ebe:	05 30       	cpi	r16, 0x05	; 5
     ec0:	11 05       	cpc	r17, r1
     ec2:	79 f6       	brne	.-98     	; 0xe62 <tmc40bit_writeInt+0x5c>
     ec4:	ef e3       	ldi	r30, 0x3F	; 63
     ec6:	fc e9       	ldi	r31, 0x9C	; 156
     ec8:	31 97       	sbiw	r30, 0x01	; 1
     eca:	f1 f7       	brne	.-4      	; 0xec8 <tmc40bit_writeInt+0xc2>
     ecc:	00 c0       	rjmp	.+0      	; 0xece <tmc40bit_writeInt+0xc8>
     ece:	00 00       	nop
     ed0:	81 e1       	ldi	r24, 0x11	; 17
     ed2:	92 e0       	ldi	r25, 0x02	; 2
     ed4:	81 d4       	rcall	.+2306   	; 0x17d8 <Uart_Transmit_IT_PC>
     ed6:	f8 94       	cli
     ed8:	80 e0       	ldi	r24, 0x00	; 0
     eda:	83 df       	rcall	.-250    	; 0xde2 <enable_Slave>
     edc:	8e 01       	movw	r16, r28
     ede:	0f 5f       	subi	r16, 0xFF	; 255
     ee0:	1f 4f       	sbci	r17, 0xFF	; 255
     ee2:	7e 01       	movw	r14, r28
     ee4:	f6 e0       	ldi	r31, 0x06	; 6
     ee6:	ef 0e       	add	r14, r31
     ee8:	f1 1c       	adc	r15, r1
     eea:	d8 01       	movw	r26, r16
     eec:	8d 91       	ld	r24, X+
     eee:	8d 01       	movw	r16, r26
     ef0:	01 df       	rcall	.-510    	; 0xcf4 <softspi_write_uint8>
     ef2:	0e 15       	cp	r16, r14
     ef4:	1f 05       	cpc	r17, r15
     ef6:	c9 f7       	brne	.-14     	; 0xeea <tmc40bit_writeInt+0xe4>
     ef8:	80 e0       	ldi	r24, 0x00	; 0
     efa:	7c df       	rcall	.-264    	; 0xdf4 <disable_Slave>
     efc:	78 94       	sei
     efe:	2b 96       	adiw	r28, 0x0b	; 11
     f00:	0f b6       	in	r0, 0x3f	; 63
     f02:	f8 94       	cli
     f04:	de bf       	out	0x3e, r29	; 62
     f06:	0f be       	out	0x3f, r0	; 63
     f08:	cd bf       	out	0x3d, r28	; 61
     f0a:	df 91       	pop	r29
     f0c:	cf 91       	pop	r28
     f0e:	1f 91       	pop	r17
     f10:	0f 91       	pop	r16
     f12:	ff 90       	pop	r15
     f14:	ef 90       	pop	r14
     f16:	df 90       	pop	r13
     f18:	cf 90       	pop	r12
     f1a:	08 95       	ret

00000f1c <tmc4671_writeInt>:
     f1c:	74 cf       	rjmp	.-280    	; 0xe06 <tmc40bit_writeInt>
     f1e:	08 95       	ret

00000f20 <tmc40bit_readInt>:
     f20:	5f 92       	push	r5
     f22:	6f 92       	push	r6
     f24:	7f 92       	push	r7
     f26:	8f 92       	push	r8
     f28:	9f 92       	push	r9
     f2a:	af 92       	push	r10
     f2c:	bf 92       	push	r11
     f2e:	cf 92       	push	r12
     f30:	df 92       	push	r13
     f32:	ef 92       	push	r14
     f34:	ff 92       	push	r15
     f36:	0f 93       	push	r16
     f38:	1f 93       	push	r17
     f3a:	cf 93       	push	r28
     f3c:	df 93       	push	r29
     f3e:	cd b7       	in	r28, 0x3d	; 61
     f40:	de b7       	in	r29, 0x3e	; 62
     f42:	2b 97       	sbiw	r28, 0x0b	; 11
     f44:	0f b6       	in	r0, 0x3f	; 63
     f46:	f8 94       	cli
     f48:	de bf       	out	0x3e, r29	; 62
     f4a:	0f be       	out	0x3f, r0	; 63
     f4c:	cd bf       	out	0x3d, r28	; 61
     f4e:	8c 01       	movw	r16, r24
     f50:	fe 01       	movw	r30, r28
     f52:	31 96       	adiw	r30, 0x01	; 1
     f54:	86 e0       	ldi	r24, 0x06	; 6
     f56:	df 01       	movw	r26, r30
     f58:	1d 92       	st	X+, r1
     f5a:	8a 95       	dec	r24
     f5c:	e9 f7       	brne	.-6      	; 0xf58 <tmc40bit_readInt+0x38>
     f5e:	6f 77       	andi	r22, 0x7F	; 127
     f60:	f6 2e       	mov	r15, r22
     f62:	69 83       	std	Y+1, r22	; 0x01
     f64:	f8 94       	cli
     f66:	80 e0       	ldi	r24, 0x00	; 0
     f68:	3c df       	rcall	.-392    	; 0xde2 <enable_Slave>
     f6a:	8f 2d       	mov	r24, r15
     f6c:	c3 de       	rcall	.-634    	; 0xcf4 <softspi_write_uint8>
     f6e:	7e 01       	movw	r14, r28
     f70:	b2 e0       	ldi	r27, 0x02	; 2
     f72:	eb 0e       	add	r14, r27
     f74:	f1 1c       	adc	r15, r1
     f76:	6e 01       	movw	r12, r28
     f78:	e6 e0       	ldi	r30, 0x06	; 6
     f7a:	ce 0e       	add	r12, r30
     f7c:	d1 1c       	adc	r13, r1
     f7e:	f4 de       	rcall	.-536    	; 0xd68 <softspi_read_uint8>
     f80:	d7 01       	movw	r26, r14
     f82:	8d 93       	st	X+, r24
     f84:	7d 01       	movw	r14, r26
     f86:	ac 15       	cp	r26, r12
     f88:	bd 05       	cpc	r27, r13
     f8a:	c9 f7       	brne	.-14     	; 0xf7e <tmc40bit_readInt+0x5e>
     f8c:	80 e0       	ldi	r24, 0x00	; 0
     f8e:	32 df       	rcall	.-412    	; 0xdf4 <disable_Slave>
     f90:	78 94       	sei
     f92:	8a 80       	ldd	r8, Y+2	; 0x02
     f94:	91 2c       	mov	r9, r1
     f96:	a1 2c       	mov	r10, r1
     f98:	b1 2c       	mov	r11, r1
     f9a:	ba 2c       	mov	r11, r10
     f9c:	a9 2c       	mov	r10, r9
     f9e:	98 2c       	mov	r9, r8
     fa0:	88 24       	eor	r8, r8
     fa2:	8b 81       	ldd	r24, Y+3	; 0x03
     fa4:	88 2a       	or	r8, r24
     fa6:	ba 2c       	mov	r11, r10
     fa8:	a9 2c       	mov	r10, r9
     faa:	98 2c       	mov	r9, r8
     fac:	88 24       	eor	r8, r8
     fae:	8c 81       	ldd	r24, Y+4	; 0x04
     fb0:	88 2a       	or	r8, r24
     fb2:	ba 2c       	mov	r11, r10
     fb4:	a9 2c       	mov	r10, r9
     fb6:	98 2c       	mov	r9, r8
     fb8:	88 24       	eor	r8, r8
     fba:	8d 81       	ldd	r24, Y+5	; 0x05
     fbc:	88 2a       	or	r8, r24
     fbe:	01 30       	cpi	r16, 0x01	; 1
     fc0:	11 05       	cpc	r17, r1
     fc2:	09 f0       	breq	.+2      	; 0xfc6 <tmc40bit_readInt+0xa6>
     fc4:	4c c0       	rjmp	.+152    	; 0x105e <tmc40bit_readInt+0x13e>
     fc6:	8a e5       	ldi	r24, 0x5A	; 90
     fc8:	92 e0       	ldi	r25, 0x02	; 2
     fca:	06 d4       	rcall	.+2060   	; 0x17d8 <Uart_Transmit_IT_PC>
     fcc:	fe 01       	movw	r30, r28
     fce:	31 96       	adiw	r30, 0x01	; 1
     fd0:	6f 01       	movw	r12, r30
     fd2:	00 e0       	ldi	r16, 0x00	; 0
     fd4:	10 e0       	ldi	r17, 0x00	; 0
     fd6:	0f 2e       	mov	r0, r31
     fd8:	f5 e0       	ldi	r31, 0x05	; 5
     fda:	5f 2e       	mov	r5, r31
     fdc:	f0 2d       	mov	r31, r0
     fde:	7e 01       	movw	r14, r28
     fe0:	f7 e0       	ldi	r31, 0x07	; 7
     fe2:	ef 0e       	add	r14, r31
     fe4:	f1 1c       	adc	r15, r1
     fe6:	0f 2e       	mov	r0, r31
     fe8:	f0 e3       	ldi	r31, 0x30	; 48
     fea:	6f 2e       	mov	r6, r31
     fec:	f0 2d       	mov	r31, r0
     fee:	d7 01       	movw	r26, r14
     ff0:	e5 2d       	mov	r30, r5
     ff2:	1d 92       	st	X+, r1
     ff4:	ea 95       	dec	r30
     ff6:	e9 f7       	brne	.-6      	; 0xff2 <tmc40bit_readInt+0xd2>
     ff8:	6f 82       	std	Y+7, r6	; 0x07
     ffa:	d6 01       	movw	r26, r12
     ffc:	7d 90       	ld	r7, X+
     ffe:	6d 01       	movw	r12, r26
    1000:	71 10       	cpse	r7, r1
    1002:	04 c0       	rjmp	.+8      	; 0x100c <tmc40bit_readInt+0xec>
    1004:	85 e5       	ldi	r24, 0x55	; 85
    1006:	92 e0       	ldi	r25, 0x02	; 2
    1008:	e7 d3       	rcall	.+1998   	; 0x17d8 <Uart_Transmit_IT_PC>
    100a:	15 c0       	rjmp	.+42     	; 0x1036 <tmc40bit_readInt+0x116>
    100c:	bf e0       	ldi	r27, 0x0F	; 15
    100e:	b7 15       	cp	r27, r7
    1010:	58 f0       	brcs	.+22     	; 0x1028 <tmc40bit_readInt+0x108>
    1012:	86 e5       	ldi	r24, 0x56	; 86
    1014:	92 e0       	ldi	r25, 0x02	; 2
    1016:	e0 d3       	rcall	.+1984   	; 0x17d8 <Uart_Transmit_IT_PC>
    1018:	40 e1       	ldi	r20, 0x10	; 16
    101a:	b7 01       	movw	r22, r14
    101c:	87 2d       	mov	r24, r7
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	dd d7       	rcall	.+4026   	; 0x1fdc <__itoa_ncheck>
    1022:	c7 01       	movw	r24, r14
    1024:	d9 d3       	rcall	.+1970   	; 0x17d8 <Uart_Transmit_IT_PC>
    1026:	07 c0       	rjmp	.+14     	; 0x1036 <tmc40bit_readInt+0x116>
    1028:	40 e1       	ldi	r20, 0x10	; 16
    102a:	b7 01       	movw	r22, r14
    102c:	87 2d       	mov	r24, r7
    102e:	90 e0       	ldi	r25, 0x00	; 0
    1030:	d5 d7       	rcall	.+4010   	; 0x1fdc <__itoa_ncheck>
    1032:	c7 01       	movw	r24, r14
    1034:	d1 d3       	rcall	.+1954   	; 0x17d8 <Uart_Transmit_IT_PC>
    1036:	04 30       	cpi	r16, 0x04	; 4
    1038:	11 05       	cpc	r17, r1
    103a:	1c f4       	brge	.+6      	; 0x1042 <tmc40bit_readInt+0x122>
    103c:	88 e5       	ldi	r24, 0x58	; 88
    103e:	92 e0       	ldi	r25, 0x02	; 2
    1040:	cb d3       	rcall	.+1942   	; 0x17d8 <Uart_Transmit_IT_PC>
    1042:	0f 5f       	subi	r16, 0xFF	; 255
    1044:	1f 4f       	sbci	r17, 0xFF	; 255
    1046:	05 30       	cpi	r16, 0x05	; 5
    1048:	11 05       	cpc	r17, r1
    104a:	89 f6       	brne	.-94     	; 0xfee <tmc40bit_readInt+0xce>
    104c:	ef e3       	ldi	r30, 0x3F	; 63
    104e:	fc e9       	ldi	r31, 0x9C	; 156
    1050:	31 97       	sbiw	r30, 0x01	; 1
    1052:	f1 f7       	brne	.-4      	; 0x1050 <tmc40bit_readInt+0x130>
    1054:	00 c0       	rjmp	.+0      	; 0x1056 <tmc40bit_readInt+0x136>
    1056:	00 00       	nop
    1058:	81 e1       	ldi	r24, 0x11	; 17
    105a:	92 e0       	ldi	r25, 0x02	; 2
    105c:	bd d3       	rcall	.+1914   	; 0x17d8 <Uart_Transmit_IT_PC>
    105e:	c5 01       	movw	r24, r10
    1060:	b4 01       	movw	r22, r8
    1062:	2b 96       	adiw	r28, 0x0b	; 11
    1064:	0f b6       	in	r0, 0x3f	; 63
    1066:	f8 94       	cli
    1068:	de bf       	out	0x3e, r29	; 62
    106a:	0f be       	out	0x3f, r0	; 63
    106c:	cd bf       	out	0x3d, r28	; 61
    106e:	df 91       	pop	r29
    1070:	cf 91       	pop	r28
    1072:	1f 91       	pop	r17
    1074:	0f 91       	pop	r16
    1076:	ff 90       	pop	r15
    1078:	ef 90       	pop	r14
    107a:	df 90       	pop	r13
    107c:	cf 90       	pop	r12
    107e:	bf 90       	pop	r11
    1080:	af 90       	pop	r10
    1082:	9f 90       	pop	r9
    1084:	8f 90       	pop	r8
    1086:	7f 90       	pop	r7
    1088:	6f 90       	pop	r6
    108a:	5f 90       	pop	r5
    108c:	08 95       	ret

0000108e <tmc4671_readInt>:
    108e:	48 cf       	rjmp	.-368    	; 0xf20 <tmc40bit_readInt>
    1090:	08 95       	ret

00001092 <read_registers_TMC4671>:
    1092:	6b e1       	ldi	r22, 0x1B	; 27
    1094:	81 e0       	ldi	r24, 0x01	; 1
    1096:	90 e0       	ldi	r25, 0x00	; 0
    1098:	fa df       	rcall	.-12     	; 0x108e <tmc4671_readInt>
    109a:	67 e1       	ldi	r22, 0x17	; 23
    109c:	81 e0       	ldi	r24, 0x01	; 1
    109e:	90 e0       	ldi	r25, 0x00	; 0
    10a0:	f6 df       	rcall	.-20     	; 0x108e <tmc4671_readInt>
    10a2:	68 e1       	ldi	r22, 0x18	; 24
    10a4:	81 e0       	ldi	r24, 0x01	; 1
    10a6:	90 e0       	ldi	r25, 0x00	; 0
    10a8:	f2 df       	rcall	.-28     	; 0x108e <tmc4671_readInt>
    10aa:	69 e1       	ldi	r22, 0x19	; 25
    10ac:	81 e0       	ldi	r24, 0x01	; 1
    10ae:	90 e0       	ldi	r25, 0x00	; 0
    10b0:	ee df       	rcall	.-36     	; 0x108e <tmc4671_readInt>
    10b2:	6a e1       	ldi	r22, 0x1A	; 26
    10b4:	81 e0       	ldi	r24, 0x01	; 1
    10b6:	90 e0       	ldi	r25, 0x00	; 0
    10b8:	ea df       	rcall	.-44     	; 0x108e <tmc4671_readInt>
    10ba:	6f e1       	ldi	r22, 0x1F	; 31
    10bc:	81 e0       	ldi	r24, 0x01	; 1
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	e6 df       	rcall	.-52     	; 0x108e <tmc4671_readInt>
    10c2:	60 e2       	ldi	r22, 0x20	; 32
    10c4:	81 e0       	ldi	r24, 0x01	; 1
    10c6:	90 e0       	ldi	r25, 0x00	; 0
    10c8:	e2 df       	rcall	.-60     	; 0x108e <tmc4671_readInt>
    10ca:	61 e2       	ldi	r22, 0x21	; 33
    10cc:	81 e0       	ldi	r24, 0x01	; 1
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	de cf       	rjmp	.-68     	; 0x108e <tmc4671_readInt>
    10d2:	08 95       	ret

000010d4 <encoder_testdrive>:
    10d4:	28 e0       	ldi	r18, 0x08	; 8
    10d6:	30 e0       	ldi	r19, 0x00	; 0
    10d8:	40 e0       	ldi	r20, 0x00	; 0
    10da:	50 e0       	ldi	r21, 0x00	; 0
    10dc:	63 e6       	ldi	r22, 0x63	; 99
    10de:	80 e0       	ldi	r24, 0x00	; 0
    10e0:	90 e0       	ldi	r25, 0x00	; 0
    10e2:	91 de       	rcall	.-734    	; 0xe06 <tmc40bit_writeInt>
    10e4:	20 e0       	ldi	r18, 0x00	; 0
    10e6:	30 e0       	ldi	r19, 0x00	; 0
    10e8:	a9 01       	movw	r20, r18
    10ea:	69 e2       	ldi	r22, 0x29	; 41
    10ec:	80 e0       	ldi	r24, 0x00	; 0
    10ee:	90 e0       	ldi	r25, 0x00	; 0
    10f0:	8a de       	rcall	.-748    	; 0xe06 <tmc40bit_writeInt>
    10f2:	21 e0       	ldi	r18, 0x01	; 1
    10f4:	30 e0       	ldi	r19, 0x00	; 0
    10f6:	40 e0       	ldi	r20, 0x00	; 0
    10f8:	50 e0       	ldi	r21, 0x00	; 0
    10fa:	62 e5       	ldi	r22, 0x52	; 82
    10fc:	80 e0       	ldi	r24, 0x00	; 0
    10fe:	90 e0       	ldi	r25, 0x00	; 0
    1100:	82 de       	rcall	.-764    	; 0xe06 <tmc40bit_writeInt>
    1102:	20 e0       	ldi	r18, 0x00	; 0
    1104:	30 e0       	ldi	r19, 0x00	; 0
    1106:	a9 01       	movw	r20, r18
    1108:	6c e1       	ldi	r22, 0x1C	; 28
    110a:	80 e0       	ldi	r24, 0x00	; 0
    110c:	90 e0       	ldi	r25, 0x00	; 0
    110e:	7b de       	rcall	.-778    	; 0xe06 <tmc40bit_writeInt>
    1110:	20 ed       	ldi	r18, 0xD0	; 208
    1112:	37 e0       	ldi	r19, 0x07	; 7
    1114:	40 e0       	ldi	r20, 0x00	; 0
    1116:	50 e0       	ldi	r21, 0x00	; 0
    1118:	64 e2       	ldi	r22, 0x24	; 36
    111a:	80 e0       	ldi	r24, 0x00	; 0
    111c:	90 e0       	ldi	r25, 0x00	; 0
    111e:	73 de       	rcall	.-794    	; 0xe06 <tmc40bit_writeInt>
    1120:	2f ef       	ldi	r18, 0xFF	; 255
    1122:	8f e4       	ldi	r24, 0x4F	; 79
    1124:	93 ec       	ldi	r25, 0xC3	; 195
    1126:	21 50       	subi	r18, 0x01	; 1
    1128:	80 40       	sbci	r24, 0x00	; 0
    112a:	90 40       	sbci	r25, 0x00	; 0
    112c:	e1 f7       	brne	.-8      	; 0x1126 <encoder_testdrive+0x52>
    112e:	00 c0       	rjmp	.+0      	; 0x1130 <encoder_testdrive+0x5c>
    1130:	00 00       	nop
    1132:	20 e0       	ldi	r18, 0x00	; 0
    1134:	30 e0       	ldi	r19, 0x00	; 0
    1136:	a9 01       	movw	r20, r18
    1138:	67 e2       	ldi	r22, 0x27	; 39
    113a:	80 e0       	ldi	r24, 0x00	; 0
    113c:	90 e0       	ldi	r25, 0x00	; 0
    113e:	63 de       	rcall	.-826    	; 0xe06 <tmc40bit_writeInt>
    1140:	23 e0       	ldi	r18, 0x03	; 3
    1142:	30 e0       	ldi	r19, 0x00	; 0
    1144:	40 e0       	ldi	r20, 0x00	; 0
    1146:	50 e0       	ldi	r21, 0x00	; 0
    1148:	62 e5       	ldi	r22, 0x52	; 82
    114a:	80 e0       	ldi	r24, 0x00	; 0
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	5b de       	rcall	.-842    	; 0xe06 <tmc40bit_writeInt>
    1150:	29 e0       	ldi	r18, 0x09	; 9
    1152:	30 e0       	ldi	r19, 0x00	; 0
    1154:	40 e0       	ldi	r20, 0x00	; 0
    1156:	50 e0       	ldi	r21, 0x00	; 0
    1158:	60 e5       	ldi	r22, 0x50	; 80
    115a:	80 e0       	ldi	r24, 0x00	; 0
    115c:	90 e0       	ldi	r25, 0x00	; 0
    115e:	53 de       	rcall	.-858    	; 0xe06 <tmc40bit_writeInt>
    1160:	21 e0       	ldi	r18, 0x01	; 1
    1162:	30 e0       	ldi	r19, 0x00	; 0
    1164:	40 e0       	ldi	r20, 0x00	; 0
    1166:	50 e0       	ldi	r21, 0x00	; 0
    1168:	63 e6       	ldi	r22, 0x63	; 99
    116a:	80 e0       	ldi	r24, 0x00	; 0
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	4b de       	rcall	.-874    	; 0xe06 <tmc40bit_writeInt>
    1170:	20 e0       	ldi	r18, 0x00	; 0
    1172:	30 e0       	ldi	r19, 0x00	; 0
    1174:	48 ee       	ldi	r20, 0xE8	; 232
    1176:	53 e0       	ldi	r21, 0x03	; 3
    1178:	64 e6       	ldi	r22, 0x64	; 100
    117a:	80 e0       	ldi	r24, 0x00	; 0
    117c:	90 e0       	ldi	r25, 0x00	; 0
    117e:	43 de       	rcall	.-890    	; 0xe06 <tmc40bit_writeInt>
    1180:	2f ef       	ldi	r18, 0xFF	; 255
    1182:	89 e6       	ldi	r24, 0x69	; 105
    1184:	98 e1       	ldi	r25, 0x18	; 24
    1186:	21 50       	subi	r18, 0x01	; 1
    1188:	80 40       	sbci	r24, 0x00	; 0
    118a:	90 40       	sbci	r25, 0x00	; 0
    118c:	e1 f7       	brne	.-8      	; 0x1186 <encoder_testdrive+0xb2>
    118e:	00 c0       	rjmp	.+0      	; 0x1190 <encoder_testdrive+0xbc>
    1190:	00 00       	nop
    1192:	20 e0       	ldi	r18, 0x00	; 0
    1194:	30 e0       	ldi	r19, 0x00	; 0
    1196:	48 e1       	ldi	r20, 0x18	; 24
    1198:	5c ef       	ldi	r21, 0xFC	; 252
    119a:	64 e6       	ldi	r22, 0x64	; 100
    119c:	80 e0       	ldi	r24, 0x00	; 0
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	32 de       	rcall	.-924    	; 0xe06 <tmc40bit_writeInt>
    11a2:	2f ef       	ldi	r18, 0xFF	; 255
    11a4:	89 e6       	ldi	r24, 0x69	; 105
    11a6:	98 e1       	ldi	r25, 0x18	; 24
    11a8:	21 50       	subi	r18, 0x01	; 1
    11aa:	80 40       	sbci	r24, 0x00	; 0
    11ac:	90 40       	sbci	r25, 0x00	; 0
    11ae:	e1 f7       	brne	.-8      	; 0x11a8 <encoder_testdrive+0xd4>
    11b0:	00 c0       	rjmp	.+0      	; 0x11b2 <encoder_testdrive+0xde>
    11b2:	00 00       	nop
    11b4:	20 e0       	ldi	r18, 0x00	; 0
    11b6:	30 e0       	ldi	r19, 0x00	; 0
    11b8:	a9 01       	movw	r20, r18
    11ba:	64 e6       	ldi	r22, 0x64	; 100
    11bc:	80 e0       	ldi	r24, 0x00	; 0
    11be:	90 e0       	ldi	r25, 0x00	; 0
    11c0:	22 ce       	rjmp	.-956    	; 0xe06 <tmc40bit_writeInt>
    11c2:	08 95       	ret

000011c4 <tmc4671_switchToMotionMode>:
    11c4:	1f 93       	push	r17
    11c6:	cf 93       	push	r28
    11c8:	df 93       	push	r29
    11ca:	16 2f       	mov	r17, r22
    11cc:	c8 2f       	mov	r28, r24
    11ce:	d0 e0       	ldi	r29, 0x00	; 0
    11d0:	63 e6       	ldi	r22, 0x63	; 99
    11d2:	ce 01       	movw	r24, r28
    11d4:	5c df       	rcall	.-328    	; 0x108e <tmc4671_readInt>
    11d6:	dc 01       	movw	r26, r24
    11d8:	cb 01       	movw	r24, r22
    11da:	88 27       	eor	r24, r24
    11dc:	9c 01       	movw	r18, r24
    11de:	ad 01       	movw	r20, r26
    11e0:	21 2b       	or	r18, r17
    11e2:	63 e6       	ldi	r22, 0x63	; 99
    11e4:	ce 01       	movw	r24, r28
    11e6:	0f de       	rcall	.-994    	; 0xe06 <tmc40bit_writeInt>
    11e8:	df 91       	pop	r29
    11ea:	cf 91       	pop	r28
    11ec:	1f 91       	pop	r17
    11ee:	08 95       	ret

000011f0 <tmc4671_setAbsolutTargetPosition>:
    11f0:	cf 92       	push	r12
    11f2:	df 92       	push	r13
    11f4:	ef 92       	push	r14
    11f6:	ff 92       	push	r15
    11f8:	cf 93       	push	r28
    11fa:	c8 2f       	mov	r28, r24
    11fc:	6a 01       	movw	r12, r20
    11fe:	7b 01       	movw	r14, r22
    1200:	63 e0       	ldi	r22, 0x03	; 3
    1202:	e0 df       	rcall	.-64     	; 0x11c4 <tmc4671_switchToMotionMode>
    1204:	a7 01       	movw	r20, r14
    1206:	96 01       	movw	r18, r12
    1208:	68 e6       	ldi	r22, 0x68	; 104
    120a:	8c 2f       	mov	r24, r28
    120c:	90 e0       	ldi	r25, 0x00	; 0
    120e:	fb dd       	rcall	.-1034   	; 0xe06 <tmc40bit_writeInt>
    1210:	cf 91       	pop	r28
    1212:	ff 90       	pop	r15
    1214:	ef 90       	pop	r14
    1216:	df 90       	pop	r13
    1218:	cf 90       	pop	r12
    121a:	08 95       	ret

0000121c <tmc4671_setActualPosition>:
    tmc40bit_writeInt(motor, address, value);
}

void tmc4671_writeInt(unsigned int motor, unsigned char address, unsigned long value)
{
    tmc40bit_writeInt(motor, address, value);
    121c:	9a 01       	movw	r18, r20
    121e:	ab 01       	movw	r20, r22
    1220:	6b e6       	ldi	r22, 0x6B	; 107
    1222:	90 e0       	ldi	r25, 0x00	; 0
    1224:	f0 cd       	rjmp	.-1056   	; 0xe06 <tmc40bit_writeInt>
    1226:	08 95       	ret

00001228 <initTMC4671_Encoder>:
    1228:	20 e0       	ldi	r18, 0x00	; 0
    122a:	30 e0       	ldi	r19, 0x00	; 0
    122c:	a9 01       	movw	r20, r18
    122e:	67 e1       	ldi	r22, 0x17	; 23
    1230:	80 e0       	ldi	r24, 0x00	; 0
    1232:	90 e0       	ldi	r25, 0x00	; 0
    1234:	e8 dd       	rcall	.-1072   	; 0xe06 <tmc40bit_writeInt>
    1236:	23 e0       	ldi	r18, 0x03	; 3
    1238:	30 e0       	ldi	r19, 0x00	; 0
    123a:	a9 01       	movw	r20, r18
    123c:	6b e1       	ldi	r22, 0x1B	; 27
    123e:	80 e0       	ldi	r24, 0x00	; 0
    1240:	90 e0       	ldi	r25, 0x00	; 0
    1242:	e1 dd       	rcall	.-1086   	; 0xe06 <tmc40bit_writeInt>
    1244:	2f e9       	ldi	r18, 0x9F	; 159
    1246:	3f e0       	ldi	r19, 0x0F	; 15
    1248:	40 e0       	ldi	r20, 0x00	; 0
    124a:	50 e0       	ldi	r21, 0x00	; 0
    124c:	68 e1       	ldi	r22, 0x18	; 24
    124e:	80 e0       	ldi	r24, 0x00	; 0
    1250:	90 e0       	ldi	r25, 0x00	; 0
    1252:	d9 dd       	rcall	.-1102   	; 0xe06 <tmc40bit_writeInt>
    1254:	29 e1       	ldi	r18, 0x19	; 25
    1256:	39 e1       	ldi	r19, 0x19	; 25
    1258:	40 e0       	ldi	r20, 0x00	; 0
    125a:	50 e0       	ldi	r21, 0x00	; 0
    125c:	69 e1       	ldi	r22, 0x19	; 25
    125e:	80 e0       	ldi	r24, 0x00	; 0
    1260:	90 e0       	ldi	r25, 0x00	; 0
    1262:	d1 dd       	rcall	.-1118   	; 0xe06 <tmc40bit_writeInt>
    1264:	27 e0       	ldi	r18, 0x07	; 7
    1266:	30 e0       	ldi	r19, 0x00	; 0
    1268:	40 e0       	ldi	r20, 0x00	; 0
    126a:	50 e0       	ldi	r21, 0x00	; 0
    126c:	6a e1       	ldi	r22, 0x1A	; 26
    126e:	80 e0       	ldi	r24, 0x00	; 0
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	c9 dd       	rcall	.-1134   	; 0xe06 <tmc40bit_writeInt>
    1274:	20 e0       	ldi	r18, 0x00	; 0
    1276:	31 e0       	ldi	r19, 0x01	; 1
    1278:	40 e0       	ldi	r20, 0x00	; 0
    127a:	54 e2       	ldi	r21, 0x24	; 36
    127c:	6a e0       	ldi	r22, 0x0A	; 10
    127e:	80 e0       	ldi	r24, 0x00	; 0
    1280:	90 e0       	ldi	r25, 0x00	; 0
    1282:	c1 dd       	rcall	.-1150   	; 0xe06 <tmc40bit_writeInt>
    1284:	20 e1       	ldi	r18, 0x10	; 16
    1286:	30 e0       	ldi	r19, 0x00	; 0
    1288:	a9 01       	movw	r20, r18
    128a:	64 e0       	ldi	r22, 0x04	; 4
    128c:	80 e0       	ldi	r24, 0x00	; 0
    128e:	90 e0       	ldi	r25, 0x00	; 0
    1290:	ba dd       	rcall	.-1164   	; 0xe06 <tmc40bit_writeInt>
    1292:	20 e0       	ldi	r18, 0x00	; 0
    1294:	30 e0       	ldi	r19, 0x00	; 0
    1296:	40 e0       	ldi	r20, 0x00	; 0
    1298:	50 e2       	ldi	r21, 0x20	; 32
    129a:	65 e0       	ldi	r22, 0x05	; 5
    129c:	80 e0       	ldi	r24, 0x00	; 0
    129e:	90 e0       	ldi	r25, 0x00	; 0
    12a0:	b2 dd       	rcall	.-1180   	; 0xe06 <tmc40bit_writeInt>
    12a2:	20 e0       	ldi	r18, 0x00	; 0
    12a4:	30 e0       	ldi	r19, 0x00	; 0
    12a6:	a9 01       	movw	r20, r18
    12a8:	66 e0       	ldi	r22, 0x06	; 6
    12aa:	80 e0       	ldi	r24, 0x00	; 0
    12ac:	90 e0       	ldi	r25, 0x00	; 0
    12ae:	ab dd       	rcall	.-1194   	; 0xe06 <tmc40bit_writeInt>
    12b0:	2e e4       	ldi	r18, 0x4E	; 78
    12b2:	31 e0       	ldi	r19, 0x01	; 1
    12b4:	a9 01       	movw	r20, r18
    12b6:	67 e0       	ldi	r22, 0x07	; 7
    12b8:	80 e0       	ldi	r24, 0x00	; 0
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	a4 dd       	rcall	.-1208   	; 0xe06 <tmc40bit_writeInt>
    12be:	23 e7       	ldi	r18, 0x73	; 115
    12c0:	30 e8       	ldi	r19, 0x80	; 128
    12c2:	40 e0       	ldi	r20, 0x00	; 0
    12c4:	5f ef       	ldi	r21, 0xFF	; 255
    12c6:	69 e0       	ldi	r22, 0x09	; 9
    12c8:	80 e0       	ldi	r24, 0x00	; 0
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	9c dd       	rcall	.-1224   	; 0xe06 <tmc40bit_writeInt>
    12ce:	2b e1       	ldi	r18, 0x1B	; 27
    12d0:	3e e8       	ldi	r19, 0x8E	; 142
    12d2:	40 e0       	ldi	r20, 0x00	; 0
    12d4:	5f ef       	ldi	r21, 0xFF	; 255
    12d6:	68 e0       	ldi	r22, 0x08	; 8
    12d8:	80 e0       	ldi	r24, 0x00	; 0
    12da:	90 e0       	ldi	r25, 0x00	; 0
    12dc:	94 dd       	rcall	.-1240   	; 0xe06 <tmc40bit_writeInt>
    12de:	20 e0       	ldi	r18, 0x00	; 0
    12e0:	30 e0       	ldi	r19, 0x00	; 0
    12e2:	a9 01       	movw	r20, r18
    12e4:	63 e6       	ldi	r22, 0x63	; 99
    12e6:	80 e0       	ldi	r24, 0x00	; 0
    12e8:	90 e0       	ldi	r25, 0x00	; 0
    12ea:	8d dd       	rcall	.-1254   	; 0xe06 <tmc40bit_writeInt>
    12ec:	2a e0       	ldi	r18, 0x0A	; 10
    12ee:	30 e1       	ldi	r19, 0x10	; 16
    12f0:	40 e0       	ldi	r20, 0x00	; 0
    12f2:	50 e0       	ldi	r21, 0x00	; 0
    12f4:	65 e2       	ldi	r22, 0x25	; 37
    12f6:	80 e0       	ldi	r24, 0x00	; 0
    12f8:	90 e0       	ldi	r25, 0x00	; 0
    12fa:	85 dd       	rcall	.-1270   	; 0xe06 <tmc40bit_writeInt>
    12fc:	20 e0       	ldi	r18, 0x00	; 0
    12fe:	30 e2       	ldi	r19, 0x20	; 32
    1300:	40 e0       	ldi	r20, 0x00	; 0
    1302:	50 e0       	ldi	r21, 0x00	; 0
    1304:	66 e2       	ldi	r22, 0x26	; 38
    1306:	80 e0       	ldi	r24, 0x00	; 0
    1308:	90 e0       	ldi	r25, 0x00	; 0
    130a:	7d dd       	rcall	.-1286   	; 0xe06 <tmc40bit_writeInt>
    130c:	20 e0       	ldi	r18, 0x00	; 0
    130e:	30 e0       	ldi	r19, 0x00	; 0
    1310:	a9 01       	movw	r20, r18
    1312:	67 e2       	ldi	r22, 0x27	; 39
    1314:	80 e0       	ldi	r24, 0x00	; 0
    1316:	90 e0       	ldi	r25, 0x00	; 0
    1318:	76 dd       	rcall	.-1300   	; 0xe06 <tmc40bit_writeInt>
    131a:	20 e0       	ldi	r18, 0x00	; 0
    131c:	30 e0       	ldi	r19, 0x00	; 0
    131e:	a9 01       	movw	r20, r18
    1320:	69 e2       	ldi	r22, 0x29	; 41
    1322:	80 e0       	ldi	r24, 0x00	; 0
    1324:	90 e0       	ldi	r25, 0x00	; 0
    1326:	6f dd       	rcall	.-1314   	; 0xe06 <tmc40bit_writeInt>
    1328:	20 e0       	ldi	r18, 0x00	; 0
    132a:	30 e0       	ldi	r19, 0x00	; 0
    132c:	a9 01       	movw	r20, r18
    132e:	68 e2       	ldi	r22, 0x28	; 40
    1330:	80 e0       	ldi	r24, 0x00	; 0
    1332:	90 e0       	ldi	r25, 0x00	; 0
    1334:	68 dd       	rcall	.-1328   	; 0xe06 <tmc40bit_writeInt>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1336:	2f ef       	ldi	r18, 0xFF	; 255
    1338:	81 ee       	ldi	r24, 0xE1	; 225
    133a:	94 e0       	ldi	r25, 0x04	; 4
    133c:	21 50       	subi	r18, 0x01	; 1
    133e:	80 40       	sbci	r24, 0x00	; 0
    1340:	90 40       	sbci	r25, 0x00	; 0
    1342:	e1 f7       	brne	.-8      	; 0x133c <initTMC4671_Encoder+0x114>
    1344:	00 c0       	rjmp	.+0      	; 0x1346 <initTMC4671_Encoder+0x11e>
    1346:	00 00       	nop
    1348:	2f ef       	ldi	r18, 0xFF	; 255
    134a:	3f e7       	ldi	r19, 0x7F	; 127
    134c:	40 e0       	ldi	r20, 0x00	; 0
    134e:	50 e0       	ldi	r21, 0x00	; 0
    1350:	6c e5       	ldi	r22, 0x5C	; 92
    1352:	80 e0       	ldi	r24, 0x00	; 0
    1354:	90 e0       	ldi	r25, 0x00	; 0
    1356:	57 dd       	rcall	.-1362   	; 0xe06 <tmc40bit_writeInt>
    1358:	21 e8       	ldi	r18, 0x81	; 129
    135a:	3a e5       	ldi	r19, 0x5A	; 90
    135c:	40 e0       	ldi	r20, 0x00	; 0
    135e:	50 e0       	ldi	r21, 0x00	; 0
    1360:	6d e5       	ldi	r22, 0x5D	; 93
    1362:	80 e0       	ldi	r24, 0x00	; 0
    1364:	90 e0       	ldi	r25, 0x00	; 0
    1366:	4f dd       	rcall	.-1378   	; 0xe06 <tmc40bit_writeInt>
    1368:	20 ed       	ldi	r18, 0xD0	; 208
    136a:	37 e0       	ldi	r19, 0x07	; 7
    136c:	40 e0       	ldi	r20, 0x00	; 0
    136e:	50 e0       	ldi	r21, 0x00	; 0
    1370:	6e e5       	ldi	r22, 0x5E	; 94
    1372:	80 e0       	ldi	r24, 0x00	; 0
    1374:	90 e0       	ldi	r25, 0x00	; 0
    1376:	47 dd       	rcall	.-1394   	; 0xe06 <tmc40bit_writeInt>
    1378:	2e e1       	ldi	r18, 0x1E	; 30
    137a:	30 e0       	ldi	r19, 0x00	; 0
    137c:	40 e0       	ldi	r20, 0x00	; 0
    137e:	50 e0       	ldi	r21, 0x00	; 0
    1380:	6f e5       	ldi	r22, 0x5F	; 95
    1382:	80 e0       	ldi	r24, 0x00	; 0
    1384:	90 e0       	ldi	r25, 0x00	; 0
    1386:	3f dd       	rcall	.-1410   	; 0xe06 <tmc40bit_writeInt>
    1388:	28 ec       	ldi	r18, 0xC8	; 200
    138a:	30 e0       	ldi	r19, 0x00	; 0
    138c:	40 e0       	ldi	r20, 0x00	; 0
    138e:	50 e0       	ldi	r21, 0x00	; 0
    1390:	60 e6       	ldi	r22, 0x60	; 96
    1392:	80 e0       	ldi	r24, 0x00	; 0
    1394:	90 e0       	ldi	r25, 0x00	; 0
    1396:	37 dd       	rcall	.-1426   	; 0xe06 <tmc40bit_writeInt>
    1398:	21 e0       	ldi	r18, 0x01	; 1
    139a:	30 e0       	ldi	r19, 0x00	; 0
    139c:	40 e0       	ldi	r20, 0x00	; 0
    139e:	50 e8       	ldi	r21, 0x80	; 128
    13a0:	61 e6       	ldi	r22, 0x61	; 97
    13a2:	80 e0       	ldi	r24, 0x00	; 0
    13a4:	90 e0       	ldi	r25, 0x00	; 0
    13a6:	2f dd       	rcall	.-1442   	; 0xe06 <tmc40bit_writeInt>
    13a8:	2f ef       	ldi	r18, 0xFF	; 255
    13aa:	3f ef       	ldi	r19, 0xFF	; 255
    13ac:	4f ef       	ldi	r20, 0xFF	; 255
    13ae:	5f e7       	ldi	r21, 0x7F	; 127
    13b0:	62 e6       	ldi	r22, 0x62	; 98
    13b2:	80 e0       	ldi	r24, 0x00	; 0
    13b4:	90 e0       	ldi	r25, 0x00	; 0
    13b6:	27 dd       	rcall	.-1458   	; 0xe06 <tmc40bit_writeInt>
    13b8:	2f ef       	ldi	r18, 0xFF	; 255
    13ba:	81 ee       	ldi	r24, 0xE1	; 225
    13bc:	94 e0       	ldi	r25, 0x04	; 4
    13be:	21 50       	subi	r18, 0x01	; 1
    13c0:	80 40       	sbci	r24, 0x00	; 0
    13c2:	90 40       	sbci	r25, 0x00	; 0
    13c4:	e1 f7       	brne	.-8      	; 0x13be <initTMC4671_Encoder+0x196>
    13c6:	00 c0       	rjmp	.+0      	; 0x13c8 <initTMC4671_Encoder+0x1a0>
    13c8:	00 00       	nop
    13ca:	20 ee       	ldi	r18, 0xE0	; 224
    13cc:	3e e2       	ldi	r19, 0x2E	; 46
    13ce:	44 e6       	ldi	r20, 0x64	; 100
    13d0:	50 e0       	ldi	r21, 0x00	; 0
    13d2:	66 e5       	ldi	r22, 0x56	; 86
    13d4:	80 e0       	ldi	r24, 0x00	; 0
    13d6:	90 e0       	ldi	r25, 0x00	; 0
    13d8:	16 dd       	rcall	.-1492   	; 0xe06 <tmc40bit_writeInt>
    13da:	20 ee       	ldi	r18, 0xE0	; 224
    13dc:	3e e2       	ldi	r19, 0x2E	; 46
    13de:	44 e6       	ldi	r20, 0x64	; 100
    13e0:	50 e0       	ldi	r21, 0x00	; 0
    13e2:	64 e5       	ldi	r22, 0x54	; 84
    13e4:	80 e0       	ldi	r24, 0x00	; 0
    13e6:	90 e0       	ldi	r25, 0x00	; 0
    13e8:	0e dd       	rcall	.-1508   	; 0xe06 <tmc40bit_writeInt>
    13ea:	24 ef       	ldi	r18, 0xF4	; 244
    13ec:	31 e0       	ldi	r19, 0x01	; 1
    13ee:	40 ed       	ldi	r20, 0xD0	; 208
    13f0:	57 e0       	ldi	r21, 0x07	; 7
    13f2:	68 e5       	ldi	r22, 0x58	; 88
    13f4:	80 e0       	ldi	r24, 0x00	; 0
    13f6:	90 e0       	ldi	r25, 0x00	; 0
    13f8:	06 dd       	rcall	.-1524   	; 0xe06 <tmc40bit_writeInt>
    13fa:	20 e0       	ldi	r18, 0x00	; 0
    13fc:	30 e0       	ldi	r19, 0x00	; 0
    13fe:	44 ef       	ldi	r20, 0xF4	; 244
    1400:	51 e0       	ldi	r21, 0x01	; 1
    1402:	6a e5       	ldi	r22, 0x5A	; 90
    1404:	80 e0       	ldi	r24, 0x00	; 0
    1406:	90 e0       	ldi	r25, 0x00	; 0
    1408:	fe dc       	rcall	.-1540   	; 0xe06 <tmc40bit_writeInt>
    140a:	2f ef       	ldi	r18, 0xFF	; 255
    140c:	81 ee       	ldi	r24, 0xE1	; 225
    140e:	94 e0       	ldi	r25, 0x04	; 4
    1410:	21 50       	subi	r18, 0x01	; 1
    1412:	80 40       	sbci	r24, 0x00	; 0
    1414:	90 40       	sbci	r25, 0x00	; 0
    1416:	e1 f7       	brne	.-8      	; 0x1410 <initTMC4671_Encoder+0x1e8>
    1418:	00 c0       	rjmp	.+0      	; 0x141a <initTMC4671_Encoder+0x1f2>
    141a:	00 00       	nop
    141c:	23 e0       	ldi	r18, 0x03	; 3
    141e:	30 e0       	ldi	r19, 0x00	; 0
    1420:	40 e0       	ldi	r20, 0x00	; 0
    1422:	50 e0       	ldi	r21, 0x00	; 0
    1424:	62 e5       	ldi	r22, 0x52	; 82
    1426:	80 e0       	ldi	r24, 0x00	; 0
    1428:	90 e0       	ldi	r25, 0x00	; 0
    142a:	ed dc       	rcall	.-1574   	; 0xe06 <tmc40bit_writeInt>
    142c:	29 e0       	ldi	r18, 0x09	; 9
    142e:	30 e0       	ldi	r19, 0x00	; 0
    1430:	40 e0       	ldi	r20, 0x00	; 0
    1432:	50 e0       	ldi	r21, 0x00	; 0
    1434:	60 e5       	ldi	r22, 0x50	; 80
    1436:	80 e0       	ldi	r24, 0x00	; 0
    1438:	90 e0       	ldi	r25, 0x00	; 0
    143a:	e5 dc       	rcall	.-1590   	; 0xe06 <tmc40bit_writeInt>
    143c:	29 e0       	ldi	r18, 0x09	; 9
    143e:	30 e0       	ldi	r19, 0x00	; 0
    1440:	40 e0       	ldi	r20, 0x00	; 0
    1442:	50 e0       	ldi	r21, 0x00	; 0
    1444:	61 e5       	ldi	r22, 0x51	; 81
    1446:	80 e0       	ldi	r24, 0x00	; 0
    1448:	90 e0       	ldi	r25, 0x00	; 0
    144a:	dd dc       	rcall	.-1606   	; 0xe06 <tmc40bit_writeInt>
    144c:	23 e0       	ldi	r18, 0x03	; 3
    144e:	30 e0       	ldi	r19, 0x00	; 0
    1450:	40 e0       	ldi	r20, 0x00	; 0
    1452:	50 e0       	ldi	r21, 0x00	; 0
    1454:	63 e6       	ldi	r22, 0x63	; 99
    1456:	80 e0       	ldi	r24, 0x00	; 0
tmc4671_writeInt(0, TMC4671_VELOCITY_SELECTION, 0x00000009);				// Phi M ABN
tmc4671_writeInt(0, TMC4671_POSITION_SELECTION, 0x00000009);				// Phi M ABN

tmc4671_writeInt(0, TMC4671_MODE_RAMP_MODE_MOTION, 0x00000003);				// Position Mode

encoder_testdrive();
    1458:	90 e0       	ldi	r25, 0x00	; 0
    145a:	d5 dc       	rcall	.-1622   	; 0xe06 <tmc40bit_writeInt>

// Init encoder (mode 0)
tmc4671_setActualPosition(0,0);
    145c:	3b de       	rcall	.-906    	; 0x10d4 <encoder_testdrive>
    145e:	40 e0       	ldi	r20, 0x00	; 0
    1460:	50 e0       	ldi	r21, 0x00	; 0
    1462:	ba 01       	movw	r22, r20
    1464:	80 e0       	ldi	r24, 0x00	; 0
    1466:	da de       	rcall	.-588    	; 0x121c <tmc4671_setActualPosition>
tmc4671_setAbsolutTargetPosition(0,0);
    1468:	40 e0       	ldi	r20, 0x00	; 0
    146a:	50 e0       	ldi	r21, 0x00	; 0
    146c:	ba 01       	movw	r22, r20
    146e:	80 e0       	ldi	r24, 0x00	; 0
    1470:	bf de       	rcall	.-642    	; 0x11f0 <tmc4671_setAbsolutTargetPosition>
    1472:	0f ce       	rjmp	.-994    	; 0x1092 <read_registers_TMC4671>

read_registers_TMC4671();
    1474:	08 95       	ret

00001476 <tmc4671_getActualPosition>:
    1476:	6b e6       	ldi	r22, 0x6B	; 107
    1478:	90 e0       	ldi	r25, 0x00	; 0
    tmc4671_writeInt(motor, TMC4671_PID_POSITION_ACTUAL, actualPosition);
}

int32_t tmc4671_getActualPosition(uint8_t motor)
{
    return tmc4671_readInt(motor, TMC4671_PID_POSITION_ACTUAL);
    147a:	09 ce       	rjmp	.-1006   	; 0x108e <tmc4671_readInt>
}
    147c:	08 95       	ret

0000147e <tmc6200_readInt>:
#include "TMC6200.h"
#include <util/delay.h>

// spi access
int tmc6200_readInt(uint8_t debug_message, uint8_t address)
{	
    147e:	5f 92       	push	r5
    1480:	6f 92       	push	r6
    1482:	7f 92       	push	r7
    1484:	8f 92       	push	r8
    1486:	9f 92       	push	r9
    1488:	af 92       	push	r10
    148a:	bf 92       	push	r11
    148c:	cf 92       	push	r12
    148e:	df 92       	push	r13
    1490:	ef 92       	push	r14
    1492:	ff 92       	push	r15
    1494:	0f 93       	push	r16
    1496:	1f 93       	push	r17
    1498:	cf 93       	push	r28
    149a:	df 93       	push	r29
    149c:	cd b7       	in	r28, 0x3d	; 61
    149e:	de b7       	in	r29, 0x3e	; 62
    14a0:	2b 97       	sbiw	r28, 0x0b	; 11
    14a2:	0f b6       	in	r0, 0x3f	; 63
    14a4:	f8 94       	cli
    14a6:	de bf       	out	0x3e, r29	; 62
    14a8:	0f be       	out	0x3f, r0	; 63
    14aa:	cd bf       	out	0x3d, r28	; 61
    14ac:	18 2f       	mov	r17, r24
	// Read-Buffer (Array uint8_t)
	char rbuf[6] = {'\0'};
    14ae:	fe 01       	movw	r30, r28
    14b0:	31 96       	adiw	r30, 0x01	; 1
    14b2:	86 e0       	ldi	r24, 0x06	; 6
    14b4:	df 01       	movw	r26, r30
    14b6:	1d 92       	st	X+, r1
    14b8:	8a 95       	dec	r24
    14ba:	e9 f7       	brne	.-6      	; 0x14b6 <tmc6200_readInt+0x38>
	
	// Return-Value (uint32_t)
	int32_t value;
	
	// Read-Mode (First Bit = 0)
	address &= 0x7F;
    14bc:	06 2f       	mov	r16, r22
    14be:	0f 77       	andi	r16, 0x7F	; 127
	
	rbuf[0] = address;
    14c0:	09 83       	std	Y+1, r16	; 0x01
	
	// CS TMC6200 LOW
	enable_Slave(TMC6200);
    14c2:	81 e0       	ldi	r24, 0x01	; 1
    14c4:	8e dc       	rcall	.-1764   	; 0xde2 <enable_Slave>

	// write address
	spi_transmit(address);
    14c6:	80 2f       	mov	r24, r16
    14c8:	81 dc       	rcall	.-1790   	; 0xdcc <spi_transmit>
    14ca:	7e 01       	movw	r14, r28
    14cc:	b2 e0       	ldi	r27, 0x02	; 2
    14ce:	eb 0e       	add	r14, r27
    14d0:	f1 1c       	adc	r15, r1
    14d2:	6e 01       	movw	r12, r28
    14d4:	e6 e0       	ldi	r30, 0x06	; 6
    14d6:	ce 0e       	add	r12, r30

	// read 4 Bytes data
	for(int k = 1 ; k<5 ; k++)
	{
		rbuf[k] = spi_receive();
    14d8:	d1 1c       	adc	r13, r1
    14da:	7d dc       	rcall	.-1798   	; 0xdd6 <spi_receive>
    14dc:	d7 01       	movw	r26, r14
    14de:	8d 93       	st	X+, r24
    14e0:	7d 01       	movw	r14, r26

	// write address
	spi_transmit(address);

	// read 4 Bytes data
	for(int k = 1 ; k<5 ; k++)
    14e2:	ac 15       	cp	r26, r12
    14e4:	bd 05       	cpc	r27, r13
	{
		rbuf[k] = spi_receive();
	}
	
	// CS TMC600 HIGH
	disable_Slave(TMC6200);
    14e6:	c9 f7       	brne	.-14     	; 0x14da <tmc6200_readInt+0x5c>
    14e8:	81 e0       	ldi	r24, 0x01	; 1
    14ea:	84 dc       	rcall	.-1784   	; 0xdf4 <disable_Slave>
	
	// Generate uint32_t return value
	value = rbuf[1];
    14ec:	8a 80       	ldd	r8, Y+2	; 0x02
    14ee:	91 2c       	mov	r9, r1
    14f0:	a1 2c       	mov	r10, r1
    14f2:	b1 2c       	mov	r11, r1
	value <<= 8;
    14f4:	ba 2c       	mov	r11, r10
    14f6:	a9 2c       	mov	r10, r9
    14f8:	98 2c       	mov	r9, r8
    14fa:	88 24       	eor	r8, r8
	value |= rbuf[2];
    14fc:	8b 81       	ldd	r24, Y+3	; 0x03
    14fe:	88 2a       	or	r8, r24
	value <<= 8;
    1500:	ba 2c       	mov	r11, r10
    1502:	a9 2c       	mov	r10, r9
    1504:	98 2c       	mov	r9, r8
    1506:	88 24       	eor	r8, r8
	value |= rbuf[3];
    1508:	8c 81       	ldd	r24, Y+4	; 0x04
    150a:	88 2a       	or	r8, r24
	value <<= 8;
    150c:	ba 2c       	mov	r11, r10
    150e:	a9 2c       	mov	r10, r9
    1510:	98 2c       	mov	r9, r8
    1512:	88 24       	eor	r8, r8
	value |= rbuf[4];
    1514:	8d 81       	ldd	r24, Y+5	; 0x05
    1516:	88 2a       	or	r8, r24

	if (debug_message == 1)
    1518:	11 30       	cpi	r17, 0x01	; 1
    151a:	09 f0       	breq	.+2      	; 0x151e <tmc6200_readInt+0xa0>
	{
		// Show received data via serial port
		Uart_Transmit_IT_PC("Read TMC6200 data: ");
    151c:	4c c0       	rjmp	.+152    	; 0x15b6 <tmc6200_readInt+0x138>
    151e:	8e e6       	ldi	r24, 0x6E	; 110
    1520:	92 e0       	ldi	r25, 0x02	; 2
    1522:	5a d1       	rcall	.+692    	; 0x17d8 <Uart_Transmit_IT_PC>
    1524:	fe 01       	movw	r30, r28
    1526:	31 96       	adiw	r30, 0x01	; 1
    1528:	6f 01       	movw	r12, r30
		for (int count = 0 ; count < 5 ; count++)
    152a:	00 e0       	ldi	r16, 0x00	; 0
    152c:	10 e0       	ldi	r17, 0x00	; 0
		{
			// itoa-Buffer (Debug)
			char buff[5] = {'0'};
    152e:	0f 2e       	mov	r0, r31
    1530:	f5 e0       	ldi	r31, 0x05	; 5
    1532:	5f 2e       	mov	r5, r31
    1534:	f0 2d       	mov	r31, r0
    1536:	7e 01       	movw	r14, r28
    1538:	f7 e0       	ldi	r31, 0x07	; 7
    153a:	ef 0e       	add	r14, r31
    153c:	f1 1c       	adc	r15, r1
    153e:	0f 2e       	mov	r0, r31
    1540:	f0 e3       	ldi	r31, 0x30	; 48
    1542:	6f 2e       	mov	r6, r31
    1544:	f0 2d       	mov	r31, r0
    1546:	d7 01       	movw	r26, r14
    1548:	e5 2d       	mov	r30, r5
    154a:	1d 92       	st	X+, r1
    154c:	ea 95       	dec	r30
    154e:	e9 f7       	brne	.-6      	; 0x154a <tmc6200_readInt+0xcc>
    1550:	6f 82       	std	Y+7, r6	; 0x07
			
			if (rbuf[count] == 0)
    1552:	d6 01       	movw	r26, r12
    1554:	7d 90       	ld	r7, X+
    1556:	6d 01       	movw	r12, r26
    1558:	71 10       	cpse	r7, r1
			{
				Uart_Transmit_IT_PC("00");
    155a:	04 c0       	rjmp	.+8      	; 0x1564 <tmc6200_readInt+0xe6>
    155c:	85 e5       	ldi	r24, 0x55	; 85
    155e:	92 e0       	ldi	r25, 0x02	; 2
    1560:	3b d1       	rcall	.+630    	; 0x17d8 <Uart_Transmit_IT_PC>
			}
			else if (rbuf[count] < 0x10)
    1562:	15 c0       	rjmp	.+42     	; 0x158e <tmc6200_readInt+0x110>
    1564:	bf e0       	ldi	r27, 0x0F	; 15
    1566:	b7 15       	cp	r27, r7
			{
				Uart_Transmit_IT_PC("0");
    1568:	58 f0       	brcs	.+22     	; 0x1580 <tmc6200_readInt+0x102>
    156a:	86 e5       	ldi	r24, 0x56	; 86
    156c:	92 e0       	ldi	r25, 0x02	; 2
    156e:	34 d1       	rcall	.+616    	; 0x17d8 <Uart_Transmit_IT_PC>
    1570:	40 e1       	ldi	r20, 0x10	; 16
    1572:	b7 01       	movw	r22, r14
    1574:	87 2d       	mov	r24, r7
    1576:	90 e0       	ldi	r25, 0x00	; 0
				itoa(rbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
    1578:	31 d5       	rcall	.+2658   	; 0x1fdc <__itoa_ncheck>
    157a:	c7 01       	movw	r24, r14
    157c:	2d d1       	rcall	.+602    	; 0x17d8 <Uart_Transmit_IT_PC>
    157e:	07 c0       	rjmp	.+14     	; 0x158e <tmc6200_readInt+0x110>
    1580:	40 e1       	ldi	r20, 0x10	; 16
    1582:	b7 01       	movw	r22, r14
    1584:	87 2d       	mov	r24, r7
    1586:	90 e0       	ldi	r25, 0x00	; 0
			}
			else
			{
				itoa(rbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
    1588:	29 d5       	rcall	.+2642   	; 0x1fdc <__itoa_ncheck>
    158a:	c7 01       	movw	r24, r14
    158c:	25 d1       	rcall	.+586    	; 0x17d8 <Uart_Transmit_IT_PC>
			}
			if (count <4)
    158e:	04 30       	cpi	r16, 0x04	; 4
    1590:	11 05       	cpc	r17, r1
    1592:	1c f4       	brge	.+6      	; 0x159a <tmc6200_readInt+0x11c>
			{
				Uart_Transmit_IT_PC(",");
    1594:	88 e5       	ldi	r24, 0x58	; 88
    1596:	92 e0       	ldi	r25, 0x02	; 2
    1598:	1f d1       	rcall	.+574    	; 0x17d8 <Uart_Transmit_IT_PC>
    159a:	0f 5f       	subi	r16, 0xFF	; 255

	if (debug_message == 1)
	{
		// Show received data via serial port
		Uart_Transmit_IT_PC("Read TMC6200 data: ");
		for (int count = 0 ; count < 5 ; count++)
    159c:	1f 4f       	sbci	r17, 0xFF	; 255
    159e:	05 30       	cpi	r16, 0x05	; 5
    15a0:	11 05       	cpc	r17, r1
    15a2:	89 f6       	brne	.-94     	; 0x1546 <tmc6200_readInt+0xc8>
    15a4:	ef e3       	ldi	r30, 0x3F	; 63
    15a6:	fc e9       	ldi	r31, 0x9C	; 156
    15a8:	31 97       	sbiw	r30, 0x01	; 1
    15aa:	f1 f7       	brne	.-4      	; 0x15a8 <tmc6200_readInt+0x12a>
    15ac:	00 c0       	rjmp	.+0      	; 0x15ae <tmc6200_readInt+0x130>
    15ae:	00 00       	nop
			{
				Uart_Transmit_IT_PC(",");
			}
		}
		_delay_ms(10);
		Uart_Transmit_IT_PC("\r");
    15b0:	81 e1       	ldi	r24, 0x11	; 17
    15b2:	92 e0       	ldi	r25, 0x02	; 2
    15b4:	11 d1       	rcall	.+546    	; 0x17d8 <Uart_Transmit_IT_PC>
    15b6:	c4 01       	movw	r24, r8
	}
	
	// Return int32_t value
	return value;
}
    15b8:	2b 96       	adiw	r28, 0x0b	; 11
    15ba:	0f b6       	in	r0, 0x3f	; 63
    15bc:	f8 94       	cli
    15be:	de bf       	out	0x3e, r29	; 62
    15c0:	0f be       	out	0x3f, r0	; 63
    15c2:	cd bf       	out	0x3d, r28	; 61
    15c4:	df 91       	pop	r29
    15c6:	cf 91       	pop	r28
    15c8:	1f 91       	pop	r17
    15ca:	0f 91       	pop	r16
    15cc:	ff 90       	pop	r15
    15ce:	ef 90       	pop	r14
    15d0:	df 90       	pop	r13
    15d2:	cf 90       	pop	r12
    15d4:	bf 90       	pop	r11
    15d6:	af 90       	pop	r10
    15d8:	9f 90       	pop	r9
    15da:	8f 90       	pop	r8
    15dc:	7f 90       	pop	r7
    15de:	6f 90       	pop	r6
    15e0:	5f 90       	pop	r5
    15e2:	08 95       	ret

000015e4 <tmc6200_writeInt>:
    15e4:	cf 92       	push	r12

void tmc6200_writeInt(uint8_t debug_message, uint8_t address, uint32_t value)
{
    15e6:	df 92       	push	r13
    15e8:	ef 92       	push	r14
    15ea:	ff 92       	push	r15
    15ec:	0f 93       	push	r16
    15ee:	1f 93       	push	r17
    15f0:	cf 93       	push	r28
    15f2:	df 93       	push	r29
    15f4:	cd b7       	in	r28, 0x3d	; 61
    15f6:	de b7       	in	r29, 0x3e	; 62
    15f8:	2b 97       	sbiw	r28, 0x0b	; 11
    15fa:	0f b6       	in	r0, 0x3f	; 63
    15fc:	f8 94       	cli
    15fe:	de bf       	out	0x3e, r29	; 62
    1600:	0f be       	out	0x3f, r0	; 63
    1602:	cd bf       	out	0x3d, r28	; 61
	// Buffer transmit Data
	char tbuf[6] = {'\0'};
    1604:	fe 01       	movw	r30, r28
    1606:	31 96       	adiw	r30, 0x01	; 1
    1608:	96 e0       	ldi	r25, 0x06	; 6
    160a:	df 01       	movw	r26, r30
    160c:	1d 92       	st	X+, r1
    160e:	9a 95       	dec	r25
    1610:	e9 f7       	brne	.-6      	; 0x160c <tmc6200_writeInt+0x28>
		
	// Write-mode (first Bit = 1)
	address |= 0x80;
	
	// Write address at first place
	tbuf[0] = address;
    1612:	60 68       	ori	r22, 0x80	; 128
    1614:	69 83       	std	Y+1, r22	; 0x01
	
	// Generate Array out of data
	tbuf[1] = 0xFF & (value>>24);
    1616:	5a 83       	std	Y+2, r21	; 0x02
	tbuf[2] = 0xFF & (value>>16);
    1618:	4b 83       	std	Y+3, r20	; 0x03
	tbuf[3] = 0xFF & (value>>8);
    161a:	3c 83       	std	Y+4, r19	; 0x04
	tbuf[4] = 0xFF & value;
    161c:	2d 83       	std	Y+5, r18	; 0x05
		
	// Show transmitted data via serial port

	if (debug_message==1)
    161e:	81 30       	cpi	r24, 0x01	; 1
    1620:	09 f0       	breq	.+2      	; 0x1624 <tmc6200_writeInt+0x40>
    1622:	46 c0       	rjmp	.+140    	; 0x16b0 <tmc6200_writeInt+0xcc>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
    1624:	36 96       	adiw	r30, 0x06	; 6
    1626:	85 e0       	ldi	r24, 0x05	; 5
    1628:	df 01       	movw	r26, r30
    162a:	1d 92       	st	X+, r1
    162c:	8a 95       	dec	r24
    162e:	e9 f7       	brne	.-6      	; 0x162a <tmc6200_writeInt+0x46>
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
    1630:	82 e8       	ldi	r24, 0x82	; 130
    1632:	92 e0       	ldi	r25, 0x02	; 2
    1634:	d1 d0       	rcall	.+418    	; 0x17d8 <Uart_Transmit_IT_PC>
    1636:	fe 01       	movw	r30, r28
    1638:	31 96       	adiw	r30, 0x01	; 1
    163a:	6f 01       	movw	r12, r30
		for (int count = 0 ; count < 5 ; count++)
    163c:	00 e0       	ldi	r16, 0x00	; 0
    163e:	10 e0       	ldi	r17, 0x00	; 0
		{
			if (tbuf[count] == 0)
    1640:	d6 01       	movw	r26, r12
    1642:	fd 90       	ld	r15, X+
    1644:	6d 01       	movw	r12, r26
    1646:	f1 10       	cpse	r15, r1
    1648:	04 c0       	rjmp	.+8      	; 0x1652 <tmc6200_writeInt+0x6e>
			{
				Uart_Transmit_IT_PC("00");
    164a:	85 e5       	ldi	r24, 0x55	; 85
    164c:	92 e0       	ldi	r25, 0x02	; 2
    164e:	c4 d0       	rcall	.+392    	; 0x17d8 <Uart_Transmit_IT_PC>
    1650:	1b c0       	rjmp	.+54     	; 0x1688 <tmc6200_writeInt+0xa4>
			}
			else if (tbuf[count] < 0x10)
    1652:	bf e0       	ldi	r27, 0x0F	; 15
    1654:	bf 15       	cp	r27, r15
    1656:	70 f0       	brcs	.+28     	; 0x1674 <tmc6200_writeInt+0x90>
			{
				Uart_Transmit_IT_PC("0");
    1658:	86 e5       	ldi	r24, 0x56	; 86
    165a:	92 e0       	ldi	r25, 0x02	; 2
    165c:	bd d0       	rcall	.+378    	; 0x17d8 <Uart_Transmit_IT_PC>
    165e:	40 e1       	ldi	r20, 0x10	; 16
    1660:	be 01       	movw	r22, r28
    1662:	69 5f       	subi	r22, 0xF9	; 249
    1664:	7f 4f       	sbci	r23, 0xFF	; 255
    1666:	8f 2d       	mov	r24, r15
    1668:	90 e0       	ldi	r25, 0x00	; 0
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
    166a:	b8 d4       	rcall	.+2416   	; 0x1fdc <__itoa_ncheck>
    166c:	ce 01       	movw	r24, r28
    166e:	07 96       	adiw	r24, 0x07	; 7
    1670:	b3 d0       	rcall	.+358    	; 0x17d8 <Uart_Transmit_IT_PC>
    1672:	0a c0       	rjmp	.+20     	; 0x1688 <tmc6200_writeInt+0xa4>
    1674:	40 e1       	ldi	r20, 0x10	; 16
    1676:	be 01       	movw	r22, r28
    1678:	69 5f       	subi	r22, 0xF9	; 249
    167a:	7f 4f       	sbci	r23, 0xFF	; 255
    167c:	8f 2d       	mov	r24, r15
    167e:	90 e0       	ldi	r25, 0x00	; 0
			}
			else
			{
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
    1680:	ad d4       	rcall	.+2394   	; 0x1fdc <__itoa_ncheck>
    1682:	ce 01       	movw	r24, r28
    1684:	07 96       	adiw	r24, 0x07	; 7
			}
			if (count <4)
    1686:	a8 d0       	rcall	.+336    	; 0x17d8 <Uart_Transmit_IT_PC>
    1688:	04 30       	cpi	r16, 0x04	; 4
    168a:	11 05       	cpc	r17, r1
			{
				Uart_Transmit_IT_PC(",");
    168c:	1c f4       	brge	.+6      	; 0x1694 <tmc6200_writeInt+0xb0>
    168e:	88 e5       	ldi	r24, 0x58	; 88
    1690:	92 e0       	ldi	r25, 0x02	; 2
    1692:	a2 d0       	rcall	.+324    	; 0x17d8 <Uart_Transmit_IT_PC>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
		for (int count = 0 ; count < 5 ; count++)
    1694:	0f 5f       	subi	r16, 0xFF	; 255
    1696:	1f 4f       	sbci	r17, 0xFF	; 255
    1698:	05 30       	cpi	r16, 0x05	; 5
    169a:	11 05       	cpc	r17, r1
    169c:	89 f6       	brne	.-94     	; 0x1640 <tmc6200_writeInt+0x5c>
    169e:	ef e3       	ldi	r30, 0x3F	; 63
    16a0:	fc e9       	ldi	r31, 0x9C	; 156
    16a2:	31 97       	sbiw	r30, 0x01	; 1
    16a4:	f1 f7       	brne	.-4      	; 0x16a2 <tmc6200_writeInt+0xbe>
			{
				Uart_Transmit_IT_PC(",");
			}
		}
		_delay_ms(10);
		Uart_Transmit_IT_PC("\r");
    16a6:	00 c0       	rjmp	.+0      	; 0x16a8 <tmc6200_writeInt+0xc4>
    16a8:	00 00       	nop
    16aa:	81 e1       	ldi	r24, 0x11	; 17
    16ac:	92 e0       	ldi	r25, 0x02	; 2
	}

	// CS TMC6200 LOW
	enable_Slave(TMC6200);
    16ae:	94 d0       	rcall	.+296    	; 0x17d8 <Uart_Transmit_IT_PC>
    16b0:	81 e0       	ldi	r24, 0x01	; 1
    16b2:	97 db       	rcall	.-2258   	; 0xde2 <enable_Slave>
    16b4:	8e 01       	movw	r16, r28
    16b6:	0f 5f       	subi	r16, 0xFF	; 255
    16b8:	1f 4f       	sbci	r17, 0xFF	; 255
    16ba:	7e 01       	movw	r14, r28
    16bc:	f6 e0       	ldi	r31, 0x06	; 6
	
    // Transmit address and data
    for (int count = 0 ; count < 5; count ++)
    {
//          softspi_write_uint8(tbuf[count]);
	    spi_transmit(tbuf[count]);
    16be:	ef 0e       	add	r14, r31
    16c0:	f1 1c       	adc	r15, r1
    16c2:	d8 01       	movw	r26, r16
    16c4:	8d 91       	ld	r24, X+
    16c6:	8d 01       	movw	r16, r26

	// CS TMC6200 LOW
	enable_Slave(TMC6200);
	
    // Transmit address and data
    for (int count = 0 ; count < 5; count ++)
    16c8:	81 db       	rcall	.-2302   	; 0xdcc <spi_transmit>
    16ca:	0e 15       	cp	r16, r14
    16cc:	1f 05       	cpc	r17, r15
//          softspi_write_uint8(tbuf[count]);
	    spi_transmit(tbuf[count]);
    }
	
	// CS TMC6200 HIGH
	disable_Slave(TMC6200);
    16ce:	c9 f7       	brne	.-14     	; 0x16c2 <tmc6200_writeInt+0xde>
    16d0:	81 e0       	ldi	r24, 0x01	; 1
    16d2:	90 db       	rcall	.-2272   	; 0xdf4 <disable_Slave>
}
    16d4:	2b 96       	adiw	r28, 0x0b	; 11
    16d6:	0f b6       	in	r0, 0x3f	; 63
    16d8:	f8 94       	cli
    16da:	de bf       	out	0x3e, r29	; 62
    16dc:	0f be       	out	0x3f, r0	; 63
    16de:	cd bf       	out	0x3d, r28	; 61
    16e0:	df 91       	pop	r29
    16e2:	cf 91       	pop	r28
    16e4:	1f 91       	pop	r17
    16e6:	0f 91       	pop	r16
    16e8:	ff 90       	pop	r15
    16ea:	ef 90       	pop	r14
    16ec:	df 90       	pop	r13
    16ee:	cf 90       	pop	r12
    16f0:	08 95       	ret

000016f2 <read_registers_TMC6200>:

}

void read_registers_TMC6200(void)
{	
	tmc6200_readInt(1, TMC6200_GCONF);
    16f2:	60 e0       	ldi	r22, 0x00	; 0
    16f4:	81 e0       	ldi	r24, 0x01	; 1
    16f6:	c3 de       	rcall	.-634    	; 0x147e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_GSTAT);
    16f8:	61 e0       	ldi	r22, 0x01	; 1
    16fa:	81 e0       	ldi	r24, 0x01	; 1
    16fc:	c0 de       	rcall	.-640    	; 0x147e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_IOIN_OUTPUT);
    16fe:	64 e0       	ldi	r22, 0x04	; 4
    1700:	81 e0       	ldi	r24, 0x01	; 1
    1702:	bd de       	rcall	.-646    	; 0x147e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_OTP_PROG);
    1704:	66 e0       	ldi	r22, 0x06	; 6
    1706:	81 e0       	ldi	r24, 0x01	; 1
    1708:	ba de       	rcall	.-652    	; 0x147e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_OTP_READ);
    170a:	67 e0       	ldi	r22, 0x07	; 7
    170c:	81 e0       	ldi	r24, 0x01	; 1
    170e:	b7 de       	rcall	.-658    	; 0x147e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_FACTORY_CONF);
    1710:	68 e0       	ldi	r22, 0x08	; 8
    1712:	81 e0       	ldi	r24, 0x01	; 1
    1714:	b4 de       	rcall	.-664    	; 0x147e <tmc6200_readInt>
	tmc6200_readInt(1, TMC6200_SHORT_CONF);
    1716:	69 e0       	ldi	r22, 0x09	; 9
    1718:	81 e0       	ldi	r24, 0x01	; 1
    171a:	b1 de       	rcall	.-670    	; 0x147e <tmc6200_readInt>
    171c:	6a e0       	ldi	r22, 0x0A	; 10
	tmc6200_readInt(1, TMC6200_DRV_CONF);
    171e:	81 e0       	ldi	r24, 0x01	; 1
    1720:	ae de       	rcall	.-676    	; 0x147e <tmc6200_readInt>
    1722:	2f ef       	ldi	r18, 0xFF	; 255
    1724:	81 ee       	ldi	r24, 0xE1	; 225
    1726:	94 e0       	ldi	r25, 0x04	; 4
    1728:	21 50       	subi	r18, 0x01	; 1
    172a:	80 40       	sbci	r24, 0x00	; 0
    172c:	90 40       	sbci	r25, 0x00	; 0
    172e:	e1 f7       	brne	.-8      	; 0x1728 <read_registers_TMC6200+0x36>
    1730:	00 c0       	rjmp	.+0      	; 0x1732 <read_registers_TMC6200+0x40>
    1732:	00 00       	nop
    1734:	08 95       	ret

00001736 <initTMC6200>:
    1736:	20 e1       	ldi	r18, 0x10	; 16
    1738:	30 e0       	ldi	r19, 0x00	; 0
	disable_Slave(TMC6200);
}

void initTMC6200(void)
{	
	tmc6200_writeInt(1, TMC6200_GCONF, 0x00000010);		// current amplification: 10
    173a:	40 e0       	ldi	r20, 0x00	; 0
    173c:	50 e0       	ldi	r21, 0x00	; 0
    173e:	60 e0       	ldi	r22, 0x00	; 0
    1740:	81 e0       	ldi	r24, 0x01	; 1
    1742:	50 df       	rcall	.-352    	; 0x15e4 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_GSTAT, 0x00000000);
    1744:	20 e0       	ldi	r18, 0x00	; 0
    1746:	30 e0       	ldi	r19, 0x00	; 0
    1748:	a9 01       	movw	r20, r18
    174a:	61 e0       	ldi	r22, 0x01	; 1
    174c:	81 e0       	ldi	r24, 0x01	; 1
    174e:	4a df       	rcall	.-364    	; 0x15e4 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_OTP_PROG, 0x00000000);     //
    1750:	20 e0       	ldi	r18, 0x00	; 0
    1752:	30 e0       	ldi	r19, 0x00	; 0
    1754:	a9 01       	movw	r20, r18
    1756:	66 e0       	ldi	r22, 0x06	; 6
    1758:	81 e0       	ldi	r24, 0x01	; 1
    175a:	44 df       	rcall	.-376    	; 0x15e4 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_FACTORY_CONF, 0x0000000F); // clock frequency: 12MHz
    175c:	2f e0       	ldi	r18, 0x0F	; 15
    175e:	30 e0       	ldi	r19, 0x00	; 0
    1760:	40 e0       	ldi	r20, 0x00	; 0
    1762:	50 e0       	ldi	r21, 0x00	; 0
    1764:	68 e0       	ldi	r22, 0x08	; 8
    1766:	81 e0       	ldi	r24, 0x01	; 1
    1768:	3d df       	rcall	.-390    	; 0x15e4 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_SHORT_CONF, 0x13010606);	// default
    176a:	26 e0       	ldi	r18, 0x06	; 6
    176c:	36 e0       	ldi	r19, 0x06	; 6
    176e:	41 e0       	ldi	r20, 0x01	; 1
    1770:	53 e1       	ldi	r21, 0x13	; 19
    1772:	69 e0       	ldi	r22, 0x09	; 9
    1774:	81 e0       	ldi	r24, 0x01	; 1
    1776:	36 df       	rcall	.-404    	; 0x15e4 <tmc6200_writeInt>
	tmc6200_writeInt(1, TMC6200_DRV_CONF, 0x00000004);		// DRVSTRENGTH = 2 (medium), BBMCLKS: 4
    1778:	24 e0       	ldi	r18, 0x04	; 4
    177a:	30 e0       	ldi	r19, 0x00	; 0
    177c:	40 e0       	ldi	r20, 0x00	; 0
    177e:	50 e0       	ldi	r21, 0x00	; 0
    1780:	6a e0       	ldi	r22, 0x0A	; 10
    1782:	81 e0       	ldi	r24, 0x01	; 1
	read_registers_TMC6200();
    1784:	2f df       	rcall	.-418    	; 0x15e4 <tmc6200_writeInt>
    1786:	b5 df       	rcall	.-150    	; 0x16f2 <read_registers_TMC6200>
		EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
    1788:	2f 9a       	sbi	0x05, 7	; 5
    178a:	08 95       	ret

0000178c <tx_completed>:
void tx_completed()
{
/*
	- Warte zwei Arbeitsschritte (Nulloperation) wenn Übertragung zu Ende
*/
	asm("nop");
    178c:	00 00       	nop
	asm("nop");
    178e:	00 00       	nop
    1790:	08 95       	ret

00001792 <UART_init>:
#define F_CPU 16000000UL



void UART_init()
{
    1792:	cf 93       	push	r28
    1794:	df 93       	push	r29
#define BRC9600 ((F_CPU/16/BAUD9600) -1)				// Define für Baudrate-Register
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	UBRR0H = (BRC9600>>8);										// Baudrate Register1 (9600) UART0
    1796:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (BRC9600);											// Baudrate Register2 (9600) UART0
    179a:	80 e1       	ldi	r24, 0x10	; 16
    179c:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);								// Enable RX und TX UART 0
    17a0:	c1 ec       	ldi	r28, 0xC1	; 193
    17a2:	d0 e0       	ldi	r29, 0x00	; 0
    17a4:	88 e1       	ldi	r24, 0x18	; 24
    17a6:	88 83       	st	Y, r24
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);							// Übertragene Bits: 8 und parity disabled UART0
    17a8:	86 e0       	ldi	r24, 0x06	; 6
    17aa:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	RB_init(&rb_tx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) TX UART0
    17ae:	8b e9       	ldi	r24, 0x9B	; 155
    17b0:	92 e0       	ldi	r25, 0x02	; 2
    17b2:	0e 94 cd 02 	call	0x59a	; 0x59a <RB_init>
	RB_init(&rb_rx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) RX UART0
    17b6:	84 ea       	ldi	r24, 0xA4	; 164
    17b8:	9a e0       	ldi	r25, 0x0A	; 10
    17ba:	0e 94 cd 02 	call	0x59a	; 0x59a <RB_init>
	
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	Uart_EnableRxIT_0();										// Enable RX-Interrupt: Receive Complete UART 0
    17be:	88 81       	ld	r24, Y
    17c0:	80 68       	ori	r24, 0x80	; 128
    17c2:	88 83       	st	Y, r24

/******************************************************************************************************************************/
	sei();														// Enable globale Interrupts
    17c4:	78 94       	sei
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	ptr_tx_completed_0=tx_completed;							// Pointer tx Completed UART0 auf Funktion (Kurz warten) setzen
    17c6:	86 ec       	ldi	r24, 0xC6	; 198
    17c8:	9b e0       	ldi	r25, 0x0B	; 11
    17ca:	90 93 a8 10 	sts	0x10A8, r25	; 0x8010a8 <ptr_tx_completed_0+0x1>
    17ce:	80 93 a7 10 	sts	0x10A7, r24	; 0x8010a7 <ptr_tx_completed_0>
/******************************************************************************************************************************/

}
    17d2:	df 91       	pop	r29
    17d4:	cf 91       	pop	r28
    17d6:	08 95       	ret

000017d8 <Uart_Transmit_IT_PC>:
	- Schreibe n Bytes in den Buffer für PC
	- Enable Interrupt wenn Datenregister leer ist
	
	PROBLEM: Buffer overflow wenn lange Strings gesendet werden.
*/
	uint8_t nbytes = strlen((const char *)data);
    17d8:	fc 01       	movw	r30, r24
    17da:	01 90       	ld	r0, Z+
    17dc:	00 20       	and	r0, r0
    17de:	e9 f7       	brne	.-6      	; 0x17da <Uart_Transmit_IT_PC+0x2>
    17e0:	31 97       	sbiw	r30, 0x01	; 1
    17e2:	af 01       	movw	r20, r30
    17e4:	48 1b       	sub	r20, r24
    17e6:	59 0b       	sbc	r21, r25
	RB_write(&rb_tx_PC, data, nbytes);
    17e8:	bc 01       	movw	r22, r24
    17ea:	8b e9       	ldi	r24, 0x9B	; 155
    17ec:	92 e0       	ldi	r25, 0x02	; 2
    17ee:	0e 94 11 03 	call	0x622	; 0x622 <RB_write>
	Uart_EnableTransmitIT_0();
    17f2:	e1 ec       	ldi	r30, 0xC1	; 193
    17f4:	f0 e0       	ldi	r31, 0x00	; 0
    17f6:	80 81       	ld	r24, Z
    17f8:	80 62       	ori	r24, 0x20	; 32
    17fa:	80 83       	st	Z, r24
    17fc:	08 95       	ret

000017fe <__vector_26>:
	asm("nop");
	asm("nop");
}

ISR(USART0_UDRE_vect)
{
    17fe:	1f 92       	push	r1
    1800:	0f 92       	push	r0
    1802:	0f b6       	in	r0, 0x3f	; 63
    1804:	0f 92       	push	r0
    1806:	11 24       	eor	r1, r1
    1808:	0b b6       	in	r0, 0x3b	; 59
    180a:	0f 92       	push	r0
    180c:	2f 93       	push	r18
    180e:	3f 93       	push	r19
    1810:	4f 93       	push	r20
    1812:	5f 93       	push	r21
    1814:	6f 93       	push	r22
    1816:	7f 93       	push	r23
    1818:	8f 93       	push	r24
    181a:	9f 93       	push	r25
    181c:	af 93       	push	r26
    181e:	bf 93       	push	r27
    1820:	ef 93       	push	r30
    1822:	ff 93       	push	r31
/*
	- Befinden sich Daten im Buffer, wird das nächste Byte aus dem Buffer gesendet
	- Ansonsten wird das Interrupt deaktiviert und zwei Schritte gewartet	
*/
	if (RB_length(&rb_tx_PC) > 0)
    1824:	8b e9       	ldi	r24, 0x9B	; 155
    1826:	92 e0       	ldi	r25, 0x02	; 2
    1828:	0e 94 dc 02 	call	0x5b8	; 0x5b8 <RB_length>
    182c:	88 23       	and	r24, r24
    182e:	39 f0       	breq	.+14     	; 0x183e <__vector_26+0x40>
	{
		UDR0 = RB_readByte(&rb_tx_PC);
    1830:	8b e9       	ldi	r24, 0x9B	; 155
    1832:	92 e0       	ldi	r25, 0x02	; 2
    1834:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <RB_readByte>
    1838:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
    183c:	0c c0       	rjmp	.+24     	; 0x1856 <__vector_26+0x58>
	}
	else
	{
		Uart_DisableTransmitIT_0();
    183e:	e1 ec       	ldi	r30, 0xC1	; 193
    1840:	f0 e0       	ldi	r31, 0x00	; 0
    1842:	80 81       	ld	r24, Z
    1844:	8f 7d       	andi	r24, 0xDF	; 223
    1846:	80 83       	st	Z, r24
		if(ptr_tx_completed_0 != 0)
    1848:	e0 91 a7 10 	lds	r30, 0x10A7	; 0x8010a7 <ptr_tx_completed_0>
    184c:	f0 91 a8 10 	lds	r31, 0x10A8	; 0x8010a8 <ptr_tx_completed_0+0x1>
    1850:	30 97       	sbiw	r30, 0x00	; 0
    1852:	09 f0       	breq	.+2      	; 0x1856 <__vector_26+0x58>
			ptr_tx_completed_0();
    1854:	19 95       	eicall
	}
}
    1856:	ff 91       	pop	r31
    1858:	ef 91       	pop	r30
    185a:	bf 91       	pop	r27
    185c:	af 91       	pop	r26
    185e:	9f 91       	pop	r25
    1860:	8f 91       	pop	r24
    1862:	7f 91       	pop	r23
    1864:	6f 91       	pop	r22
    1866:	5f 91       	pop	r21
    1868:	4f 91       	pop	r20
    186a:	3f 91       	pop	r19
    186c:	2f 91       	pop	r18
    186e:	0f 90       	pop	r0
    1870:	0b be       	out	0x3b, r0	; 59
    1872:	0f 90       	pop	r0
    1874:	0f be       	out	0x3f, r0	; 63
    1876:	0f 90       	pop	r0
    1878:	1f 90       	pop	r1
    187a:	18 95       	reti

0000187c <__vector_25>:

ISR(USART0_RX_vect)
{	
    187c:	1f 92       	push	r1
    187e:	0f 92       	push	r0
    1880:	0f b6       	in	r0, 0x3f	; 63
    1882:	0f 92       	push	r0
    1884:	11 24       	eor	r1, r1
    1886:	0b b6       	in	r0, 0x3b	; 59
    1888:	0f 92       	push	r0
    188a:	2f 93       	push	r18
    188c:	3f 93       	push	r19
    188e:	4f 93       	push	r20
    1890:	5f 93       	push	r21
    1892:	6f 93       	push	r22
    1894:	7f 93       	push	r23
    1896:	8f 93       	push	r24
    1898:	9f 93       	push	r25
    189a:	af 93       	push	r26
    189c:	bf 93       	push	r27
    189e:	ef 93       	push	r30
    18a0:	ff 93       	push	r31
/*
	- Wird ein Empfangs-Interrupt seitens PC ausgelöst, wird das empfangene Byte in den PC-Buffer geschrieben
*/
	char ch = UDR0;
    18a2:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	RB_writeByte(&rb_rx_PC,ch);
    18a6:	84 ea       	ldi	r24, 0xA4	; 164
    18a8:	9a e0       	ldi	r25, 0x0A	; 10
    18aa:	0e 94 f8 02 	call	0x5f0	; 0x5f0 <RB_writeByte>
    18ae:	ff 91       	pop	r31
    18b0:	ef 91       	pop	r30
    18b2:	bf 91       	pop	r27
    18b4:	af 91       	pop	r26
    18b6:	9f 91       	pop	r25
    18b8:	8f 91       	pop	r24
    18ba:	7f 91       	pop	r23
    18bc:	6f 91       	pop	r22
    18be:	5f 91       	pop	r21
    18c0:	4f 91       	pop	r20
    18c2:	3f 91       	pop	r19
    18c4:	2f 91       	pop	r18
    18c6:	0f 90       	pop	r0
    18c8:	0b be       	out	0x3b, r0	; 59
    18ca:	0f 90       	pop	r0
    18cc:	0f be       	out	0x3f, r0	; 63
    18ce:	0f 90       	pop	r0
    18d0:	1f 90       	pop	r1
    18d2:	18 95       	reti

000018d4 <main>:
#include "libraries/TMC6200/TMC6200.h"
#include "libraries/TMC4671/TMC4671.h"
#include "libraries/Software_Ramp/ramp1.h"

int main(void)
{
    18d4:	cf 93       	push	r28
    18d6:	df 93       	push	r29
    18d8:	cd b7       	in	r28, 0x3d	; 61
    18da:	de b7       	in	r29, 0x3e	; 62
    18dc:	ed 97       	sbiw	r28, 0x3d	; 61
    18de:	0f b6       	in	r0, 0x3f	; 63
    18e0:	f8 94       	cli
    18e2:	de bf       	out	0x3e, r29	; 62
    18e4:	0f be       	out	0x3f, r0	; 63
    18e6:	cd bf       	out	0x3d, r28	; 61
    IO_init();                                              // Ein-/Ausgangspins initialisieren
    18e8:	0e 94 94 00 	call	0x128	; 0x128 <IO_init>
    SPI_init();                                             // SPI-Schnittstelle initialisieren
    18ec:	69 da       	rcall	.-2862   	; 0xdc0 <SPI_init>
    UART_init();                                            // UART-Schnittstelle initialisieren
    18ee:	51 df       	rcall	.-350    	; 0x1792 <UART_init>
    initTMC6200();                                          // Gate-Treiber initialisieren
    18f0:	22 df       	rcall	.-444    	; 0x1736 <initTMC6200>
    18f2:	9a dc       	rcall	.-1740   	; 0x1228 <initTMC4671_Encoder>
    initTMC4671_Encoder();                                  // FOC-Treiber initialisieren
    18f4:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>

    Position = 0;
    18f8:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
    18fc:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
    1900:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
    1904:	ce 01       	movw	r24, r28
    1906:	01 96       	adiw	r24, 0x01	; 1

    linear_ramp_t Ramp;
    linear_ramp_t * ramp = &Ramp;

    linear_ramp_init(ramp);
    1908:	0e 94 38 03 	call	0x670	; 0x670 <linear_ramp_init>
    190c:	ce 01       	movw	r24, r28
    190e:	01 96       	adiw	r24, 0x01	; 1
    linear_ramp_set_defaults(ramp);
    1910:	0e 94 73 03 	call	0x6e6	; 0x6e6 <linear_ramp_set_defaults>
    1914:	10 92 aa 10 	sts	0x10AA, r1	; 0x8010aa <states>
    states = IDLE;
    1918:	80 91 9c 04 	lds	r24, 0x049C	; 0x80049c <Position>
        // Wird '0' eingegeben, so Springt der Motor auf Position 0 wie zu Beginn.
        // WIrd '1' eingegeben, so läuft ein Testskript durch 12 Positionen und dann wieder an die Startposition.
        // WIrd '2' eingegeben, so wird die Variable Position = 1 gesetzt und die Software-Ramp in der Main-Routine aktiviert.
		// Wird nur ein '\r' eingegeben, so springt der Motor jeweils um 10000000 Schritte.

        if ((Position == 1) && (ramp->ramp_enable == 0))
    191c:	90 91 9d 04 	lds	r25, 0x049D	; 0x80049d <Position+0x1>
    1920:	a0 91 9e 04 	lds	r26, 0x049E	; 0x80049e <Position+0x2>
    1924:	b0 91 9f 04 	lds	r27, 0x049F	; 0x80049f <Position+0x3>
    1928:	01 97       	sbiw	r24, 0x01	; 1
    192a:	a1 05       	cpc	r26, r1
    192c:	b1 05       	cpc	r27, r1
    192e:	39 f5       	brne	.+78     	; 0x197e <main+0xaa>
    1930:	89 81       	ldd	r24, Y+1	; 0x01
    1932:	81 11       	cpse	r24, r1
    1934:	27 c0       	rjmp	.+78     	; 0x1984 <main+0xb0>
    1936:	20 e0       	ldi	r18, 0x00	; 0
    1938:	30 e0       	ldi	r19, 0x00	; 0
        {
            tmc4671_writeInt(0, 0x6B,                0x00000000);        // writing value 0x00000003 = 3 = 0.0 to address 67 = 0x63(MODE_RAMP_MODE_MOTION)
    193a:	a9 01       	movw	r20, r18
    193c:	6b e6       	ldi	r22, 0x6B	; 107
    193e:	80 e0       	ldi	r24, 0x00	; 0
    1940:	90 e0       	ldi	r25, 0x00	; 0
    1942:	ec da       	rcall	.-2600   	; 0xf1c <tmc4671_writeInt>
    1944:	40 e0       	ldi	r20, 0x00	; 0
    1946:	50 e0       	ldi	r21, 0x00	; 0
            tmc4671_setAbsolutTargetPosition(0, 0x00000000);            // Überprüfen der Maximalwerte, bei zu hohen Eingaben wird automatisch
    1948:	ba 01       	movw	r22, r20
    194a:	80 e0       	ldi	r24, 0x00	; 0
    194c:	51 dc       	rcall	.-1886   	; 0x11f0 <tmc4671_setAbsolutTargetPosition>
    194e:	ce 01       	movw	r24, r28
    1950:	01 96       	adiw	r24, 0x01	; 1
    1952:	6c 01       	movw	r12, r24
            calculateRamp(1000, 1000, 5000, ramp);
    1954:	e1 2c       	mov	r14, r1
    1956:	10 e4       	ldi	r17, 0x40	; 64
    1958:	f1 2e       	mov	r15, r17
    195a:	0c e9       	ldi	r16, 0x9C	; 156
    195c:	15 e4       	ldi	r17, 0x45	; 69
    195e:	20 e0       	ldi	r18, 0x00	; 0
    1960:	30 e0       	ldi	r19, 0x00	; 0
    1962:	4a e7       	ldi	r20, 0x7A	; 122
    1964:	54 e4       	ldi	r21, 0x44	; 68
    1966:	ca 01       	movw	r24, r20
    1968:	b9 01       	movw	r22, r18
    196a:	0e 94 b6 03 	call	0x76c	; 0x76c <calculateRamp>
    196e:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>
    1972:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
            Position = 0;
    1976:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
    197a:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
    197e:	89 81       	ldd	r24, Y+1	; 0x01
    1980:	88 23       	and	r24, r24
    1982:	91 f0       	breq	.+36     	; 0x19a8 <main+0xd4>
        }
		if (ramp->ramp_enable)
    1984:	ce 01       	movw	r24, r28
    1986:	01 96       	adiw	r24, 0x01	; 1
    1988:	0e 94 e6 03 	call	0x7cc	; 0x7cc <computeRamp>
		{
	       computeRamp(ramp);
    198c:	20 e0       	ldi	r18, 0x00	; 0
    198e:	30 e0       	ldi	r19, 0x00	; 0
    1990:	4a e7       	ldi	r20, 0x7A	; 122
	       tmc4671_setAbsolutTargetPosition(0, (uint32_t)(ramp->ramp_position * 1000));
    1992:	54 e4       	ldi	r21, 0x44	; 68
    1994:	6e a1       	ldd	r22, Y+38	; 0x26
    1996:	7f a1       	ldd	r23, Y+39	; 0x27
    1998:	88 a5       	ldd	r24, Y+40	; 0x28
    199a:	99 a5       	ldd	r25, Y+41	; 0x29
    199c:	89 d1       	rcall	.+786    	; 0x1cb0 <__mulsf3>
    199e:	e3 d0       	rcall	.+454    	; 0x1b66 <__fixunssfsi>
    19a0:	ab 01       	movw	r20, r22
    19a2:	bc 01       	movw	r22, r24
    19a4:	80 e0       	ldi	r24, 0x00	; 0
    19a6:	24 dc       	rcall	.-1976   	; 0x11f0 <tmc4671_setAbsolutTargetPosition>
    19a8:	74 db       	rcall	.-2328   	; 0x1092 <read_registers_TMC4671>
		}
		read_registers_TMC4671();
    19aa:	a3 de       	rcall	.-698    	; 0x16f2 <read_registers_TMC6200>
    19ac:	0e 94 c9 02 	call	0x592	; 0x592 <check_Communication_Input_UART>
		read_registers_TMC6200();
    19b0:	9f ef       	ldi	r25, 0xFF	; 255
        check_Communication_Input_UART();
    19b2:	27 ea       	ldi	r18, 0xA7	; 167
    19b4:	81 e6       	ldi	r24, 0x61	; 97
    19b6:	91 50       	subi	r25, 0x01	; 1
    19b8:	20 40       	sbci	r18, 0x00	; 0
    19ba:	80 40       	sbci	r24, 0x00	; 0
    19bc:	e1 f7       	brne	.-8      	; 0x19b6 <main+0xe2>
    19be:	00 c0       	rjmp	.+0      	; 0x19c0 <main+0xec>
    19c0:	00 00       	nop
    19c2:	aa cf       	rjmp	.-172    	; 0x1918 <main+0x44>

000019c4 <__subsf3>:
    19c4:	50 58       	subi	r21, 0x80	; 128

000019c6 <__addsf3>:
    19c6:	bb 27       	eor	r27, r27
    19c8:	aa 27       	eor	r26, r26
    19ca:	0e d0       	rcall	.+28     	; 0x19e8 <__addsf3x>
    19cc:	33 c1       	rjmp	.+614    	; 0x1c34 <__fp_round>
    19ce:	24 d1       	rcall	.+584    	; 0x1c18 <__fp_pscA>
    19d0:	30 f0       	brcs	.+12     	; 0x19de <__addsf3+0x18>
    19d2:	29 d1       	rcall	.+594    	; 0x1c26 <__fp_pscB>
    19d4:	20 f0       	brcs	.+8      	; 0x19de <__addsf3+0x18>
    19d6:	31 f4       	brne	.+12     	; 0x19e4 <__addsf3+0x1e>
    19d8:	9f 3f       	cpi	r25, 0xFF	; 255
    19da:	11 f4       	brne	.+4      	; 0x19e0 <__addsf3+0x1a>
    19dc:	1e f4       	brtc	.+6      	; 0x19e4 <__addsf3+0x1e>
    19de:	19 c1       	rjmp	.+562    	; 0x1c12 <__fp_nan>
    19e0:	0e f4       	brtc	.+2      	; 0x19e4 <__addsf3+0x1e>
    19e2:	e0 95       	com	r30
    19e4:	e7 fb       	bst	r30, 7
    19e6:	0f c1       	rjmp	.+542    	; 0x1c06 <__fp_inf>

000019e8 <__addsf3x>:
    19e8:	e9 2f       	mov	r30, r25
    19ea:	35 d1       	rcall	.+618    	; 0x1c56 <__fp_split3>
    19ec:	80 f3       	brcs	.-32     	; 0x19ce <__addsf3+0x8>
    19ee:	ba 17       	cp	r27, r26
    19f0:	62 07       	cpc	r22, r18
    19f2:	73 07       	cpc	r23, r19
    19f4:	84 07       	cpc	r24, r20
    19f6:	95 07       	cpc	r25, r21
    19f8:	18 f0       	brcs	.+6      	; 0x1a00 <__addsf3x+0x18>
    19fa:	71 f4       	brne	.+28     	; 0x1a18 <__addsf3x+0x30>
    19fc:	9e f5       	brtc	.+102    	; 0x1a64 <__addsf3x+0x7c>
    19fe:	4d c1       	rjmp	.+666    	; 0x1c9a <__fp_zero>
    1a00:	0e f4       	brtc	.+2      	; 0x1a04 <__addsf3x+0x1c>
    1a02:	e0 95       	com	r30
    1a04:	0b 2e       	mov	r0, r27
    1a06:	ba 2f       	mov	r27, r26
    1a08:	a0 2d       	mov	r26, r0
    1a0a:	0b 01       	movw	r0, r22
    1a0c:	b9 01       	movw	r22, r18
    1a0e:	90 01       	movw	r18, r0
    1a10:	0c 01       	movw	r0, r24
    1a12:	ca 01       	movw	r24, r20
    1a14:	a0 01       	movw	r20, r0
    1a16:	11 24       	eor	r1, r1
    1a18:	ff 27       	eor	r31, r31
    1a1a:	59 1b       	sub	r21, r25
    1a1c:	99 f0       	breq	.+38     	; 0x1a44 <__addsf3x+0x5c>
    1a1e:	59 3f       	cpi	r21, 0xF9	; 249
    1a20:	50 f4       	brcc	.+20     	; 0x1a36 <__addsf3x+0x4e>
    1a22:	50 3e       	cpi	r21, 0xE0	; 224
    1a24:	68 f1       	brcs	.+90     	; 0x1a80 <__addsf3x+0x98>
    1a26:	1a 16       	cp	r1, r26
    1a28:	f0 40       	sbci	r31, 0x00	; 0
    1a2a:	a2 2f       	mov	r26, r18
    1a2c:	23 2f       	mov	r18, r19
    1a2e:	34 2f       	mov	r19, r20
    1a30:	44 27       	eor	r20, r20
    1a32:	58 5f       	subi	r21, 0xF8	; 248
    1a34:	f3 cf       	rjmp	.-26     	; 0x1a1c <__addsf3x+0x34>
    1a36:	46 95       	lsr	r20
    1a38:	37 95       	ror	r19
    1a3a:	27 95       	ror	r18
    1a3c:	a7 95       	ror	r26
    1a3e:	f0 40       	sbci	r31, 0x00	; 0
    1a40:	53 95       	inc	r21
    1a42:	c9 f7       	brne	.-14     	; 0x1a36 <__addsf3x+0x4e>
    1a44:	7e f4       	brtc	.+30     	; 0x1a64 <__addsf3x+0x7c>
    1a46:	1f 16       	cp	r1, r31
    1a48:	ba 0b       	sbc	r27, r26
    1a4a:	62 0b       	sbc	r22, r18
    1a4c:	73 0b       	sbc	r23, r19
    1a4e:	84 0b       	sbc	r24, r20
    1a50:	ba f0       	brmi	.+46     	; 0x1a80 <__addsf3x+0x98>
    1a52:	91 50       	subi	r25, 0x01	; 1
    1a54:	a1 f0       	breq	.+40     	; 0x1a7e <__addsf3x+0x96>
    1a56:	ff 0f       	add	r31, r31
    1a58:	bb 1f       	adc	r27, r27
    1a5a:	66 1f       	adc	r22, r22
    1a5c:	77 1f       	adc	r23, r23
    1a5e:	88 1f       	adc	r24, r24
    1a60:	c2 f7       	brpl	.-16     	; 0x1a52 <__addsf3x+0x6a>
    1a62:	0e c0       	rjmp	.+28     	; 0x1a80 <__addsf3x+0x98>
    1a64:	ba 0f       	add	r27, r26
    1a66:	62 1f       	adc	r22, r18
    1a68:	73 1f       	adc	r23, r19
    1a6a:	84 1f       	adc	r24, r20
    1a6c:	48 f4       	brcc	.+18     	; 0x1a80 <__addsf3x+0x98>
    1a6e:	87 95       	ror	r24
    1a70:	77 95       	ror	r23
    1a72:	67 95       	ror	r22
    1a74:	b7 95       	ror	r27
    1a76:	f7 95       	ror	r31
    1a78:	9e 3f       	cpi	r25, 0xFE	; 254
    1a7a:	08 f0       	brcs	.+2      	; 0x1a7e <__addsf3x+0x96>
    1a7c:	b3 cf       	rjmp	.-154    	; 0x19e4 <__addsf3+0x1e>
    1a7e:	93 95       	inc	r25
    1a80:	88 0f       	add	r24, r24
    1a82:	08 f0       	brcs	.+2      	; 0x1a86 <__addsf3x+0x9e>
    1a84:	99 27       	eor	r25, r25
    1a86:	ee 0f       	add	r30, r30
    1a88:	97 95       	ror	r25
    1a8a:	87 95       	ror	r24
    1a8c:	08 95       	ret

00001a8e <__cmpsf2>:
    1a8e:	97 d0       	rcall	.+302    	; 0x1bbe <__fp_cmp>
    1a90:	08 f4       	brcc	.+2      	; 0x1a94 <__cmpsf2+0x6>
    1a92:	81 e0       	ldi	r24, 0x01	; 1
    1a94:	08 95       	ret

00001a96 <__divsf3>:
    1a96:	0c d0       	rcall	.+24     	; 0x1ab0 <__divsf3x>
    1a98:	cd c0       	rjmp	.+410    	; 0x1c34 <__fp_round>
    1a9a:	c5 d0       	rcall	.+394    	; 0x1c26 <__fp_pscB>
    1a9c:	40 f0       	brcs	.+16     	; 0x1aae <__divsf3+0x18>
    1a9e:	bc d0       	rcall	.+376    	; 0x1c18 <__fp_pscA>
    1aa0:	30 f0       	brcs	.+12     	; 0x1aae <__divsf3+0x18>
    1aa2:	21 f4       	brne	.+8      	; 0x1aac <__divsf3+0x16>
    1aa4:	5f 3f       	cpi	r21, 0xFF	; 255
    1aa6:	19 f0       	breq	.+6      	; 0x1aae <__divsf3+0x18>
    1aa8:	ae c0       	rjmp	.+348    	; 0x1c06 <__fp_inf>
    1aaa:	51 11       	cpse	r21, r1
    1aac:	f7 c0       	rjmp	.+494    	; 0x1c9c <__fp_szero>
    1aae:	b1 c0       	rjmp	.+354    	; 0x1c12 <__fp_nan>

00001ab0 <__divsf3x>:
    1ab0:	d2 d0       	rcall	.+420    	; 0x1c56 <__fp_split3>
    1ab2:	98 f3       	brcs	.-26     	; 0x1a9a <__divsf3+0x4>

00001ab4 <__divsf3_pse>:
    1ab4:	99 23       	and	r25, r25
    1ab6:	c9 f3       	breq	.-14     	; 0x1aaa <__divsf3+0x14>
    1ab8:	55 23       	and	r21, r21
    1aba:	b1 f3       	breq	.-20     	; 0x1aa8 <__divsf3+0x12>
    1abc:	95 1b       	sub	r25, r21
    1abe:	55 0b       	sbc	r21, r21
    1ac0:	bb 27       	eor	r27, r27
    1ac2:	aa 27       	eor	r26, r26
    1ac4:	62 17       	cp	r22, r18
    1ac6:	73 07       	cpc	r23, r19
    1ac8:	84 07       	cpc	r24, r20
    1aca:	38 f0       	brcs	.+14     	; 0x1ada <__divsf3_pse+0x26>
    1acc:	9f 5f       	subi	r25, 0xFF	; 255
    1ace:	5f 4f       	sbci	r21, 0xFF	; 255
    1ad0:	22 0f       	add	r18, r18
    1ad2:	33 1f       	adc	r19, r19
    1ad4:	44 1f       	adc	r20, r20
    1ad6:	aa 1f       	adc	r26, r26
    1ad8:	a9 f3       	breq	.-22     	; 0x1ac4 <__divsf3_pse+0x10>
    1ada:	33 d0       	rcall	.+102    	; 0x1b42 <__divsf3_pse+0x8e>
    1adc:	0e 2e       	mov	r0, r30
    1ade:	3a f0       	brmi	.+14     	; 0x1aee <__divsf3_pse+0x3a>
    1ae0:	e0 e8       	ldi	r30, 0x80	; 128
    1ae2:	30 d0       	rcall	.+96     	; 0x1b44 <__divsf3_pse+0x90>
    1ae4:	91 50       	subi	r25, 0x01	; 1
    1ae6:	50 40       	sbci	r21, 0x00	; 0
    1ae8:	e6 95       	lsr	r30
    1aea:	00 1c       	adc	r0, r0
    1aec:	ca f7       	brpl	.-14     	; 0x1ae0 <__divsf3_pse+0x2c>
    1aee:	29 d0       	rcall	.+82     	; 0x1b42 <__divsf3_pse+0x8e>
    1af0:	fe 2f       	mov	r31, r30
    1af2:	27 d0       	rcall	.+78     	; 0x1b42 <__divsf3_pse+0x8e>
    1af4:	66 0f       	add	r22, r22
    1af6:	77 1f       	adc	r23, r23
    1af8:	88 1f       	adc	r24, r24
    1afa:	bb 1f       	adc	r27, r27
    1afc:	26 17       	cp	r18, r22
    1afe:	37 07       	cpc	r19, r23
    1b00:	48 07       	cpc	r20, r24
    1b02:	ab 07       	cpc	r26, r27
    1b04:	b0 e8       	ldi	r27, 0x80	; 128
    1b06:	09 f0       	breq	.+2      	; 0x1b0a <__divsf3_pse+0x56>
    1b08:	bb 0b       	sbc	r27, r27
    1b0a:	80 2d       	mov	r24, r0
    1b0c:	bf 01       	movw	r22, r30
    1b0e:	ff 27       	eor	r31, r31
    1b10:	93 58       	subi	r25, 0x83	; 131
    1b12:	5f 4f       	sbci	r21, 0xFF	; 255
    1b14:	2a f0       	brmi	.+10     	; 0x1b20 <__divsf3_pse+0x6c>
    1b16:	9e 3f       	cpi	r25, 0xFE	; 254
    1b18:	51 05       	cpc	r21, r1
    1b1a:	68 f0       	brcs	.+26     	; 0x1b36 <__divsf3_pse+0x82>
    1b1c:	74 c0       	rjmp	.+232    	; 0x1c06 <__fp_inf>
    1b1e:	be c0       	rjmp	.+380    	; 0x1c9c <__fp_szero>
    1b20:	5f 3f       	cpi	r21, 0xFF	; 255
    1b22:	ec f3       	brlt	.-6      	; 0x1b1e <__divsf3_pse+0x6a>
    1b24:	98 3e       	cpi	r25, 0xE8	; 232
    1b26:	dc f3       	brlt	.-10     	; 0x1b1e <__divsf3_pse+0x6a>
    1b28:	86 95       	lsr	r24
    1b2a:	77 95       	ror	r23
    1b2c:	67 95       	ror	r22
    1b2e:	b7 95       	ror	r27
    1b30:	f7 95       	ror	r31
    1b32:	9f 5f       	subi	r25, 0xFF	; 255
    1b34:	c9 f7       	brne	.-14     	; 0x1b28 <__divsf3_pse+0x74>
    1b36:	88 0f       	add	r24, r24
    1b38:	91 1d       	adc	r25, r1
    1b3a:	96 95       	lsr	r25
    1b3c:	87 95       	ror	r24
    1b3e:	97 f9       	bld	r25, 7
    1b40:	08 95       	ret
    1b42:	e1 e0       	ldi	r30, 0x01	; 1
    1b44:	66 0f       	add	r22, r22
    1b46:	77 1f       	adc	r23, r23
    1b48:	88 1f       	adc	r24, r24
    1b4a:	bb 1f       	adc	r27, r27
    1b4c:	62 17       	cp	r22, r18
    1b4e:	73 07       	cpc	r23, r19
    1b50:	84 07       	cpc	r24, r20
    1b52:	ba 07       	cpc	r27, r26
    1b54:	20 f0       	brcs	.+8      	; 0x1b5e <__divsf3_pse+0xaa>
    1b56:	62 1b       	sub	r22, r18
    1b58:	73 0b       	sbc	r23, r19
    1b5a:	84 0b       	sbc	r24, r20
    1b5c:	ba 0b       	sbc	r27, r26
    1b5e:	ee 1f       	adc	r30, r30
    1b60:	88 f7       	brcc	.-30     	; 0x1b44 <__divsf3_pse+0x90>
    1b62:	e0 95       	com	r30
    1b64:	08 95       	ret

00001b66 <__fixunssfsi>:
    1b66:	7f d0       	rcall	.+254    	; 0x1c66 <__fp_splitA>
    1b68:	88 f0       	brcs	.+34     	; 0x1b8c <__fixunssfsi+0x26>
    1b6a:	9f 57       	subi	r25, 0x7F	; 127
    1b6c:	90 f0       	brcs	.+36     	; 0x1b92 <__fixunssfsi+0x2c>
    1b6e:	b9 2f       	mov	r27, r25
    1b70:	99 27       	eor	r25, r25
    1b72:	b7 51       	subi	r27, 0x17	; 23
    1b74:	a0 f0       	brcs	.+40     	; 0x1b9e <__fixunssfsi+0x38>
    1b76:	d1 f0       	breq	.+52     	; 0x1bac <__fixunssfsi+0x46>
    1b78:	66 0f       	add	r22, r22
    1b7a:	77 1f       	adc	r23, r23
    1b7c:	88 1f       	adc	r24, r24
    1b7e:	99 1f       	adc	r25, r25
    1b80:	1a f0       	brmi	.+6      	; 0x1b88 <__fixunssfsi+0x22>
    1b82:	ba 95       	dec	r27
    1b84:	c9 f7       	brne	.-14     	; 0x1b78 <__fixunssfsi+0x12>
    1b86:	12 c0       	rjmp	.+36     	; 0x1bac <__fixunssfsi+0x46>
    1b88:	b1 30       	cpi	r27, 0x01	; 1
    1b8a:	81 f0       	breq	.+32     	; 0x1bac <__fixunssfsi+0x46>
    1b8c:	86 d0       	rcall	.+268    	; 0x1c9a <__fp_zero>
    1b8e:	b1 e0       	ldi	r27, 0x01	; 1
    1b90:	08 95       	ret
    1b92:	83 c0       	rjmp	.+262    	; 0x1c9a <__fp_zero>
    1b94:	67 2f       	mov	r22, r23
    1b96:	78 2f       	mov	r23, r24
    1b98:	88 27       	eor	r24, r24
    1b9a:	b8 5f       	subi	r27, 0xF8	; 248
    1b9c:	39 f0       	breq	.+14     	; 0x1bac <__fixunssfsi+0x46>
    1b9e:	b9 3f       	cpi	r27, 0xF9	; 249
    1ba0:	cc f3       	brlt	.-14     	; 0x1b94 <__fixunssfsi+0x2e>
    1ba2:	86 95       	lsr	r24
    1ba4:	77 95       	ror	r23
    1ba6:	67 95       	ror	r22
    1ba8:	b3 95       	inc	r27
    1baa:	d9 f7       	brne	.-10     	; 0x1ba2 <__fixunssfsi+0x3c>
    1bac:	3e f4       	brtc	.+14     	; 0x1bbc <__fixunssfsi+0x56>
    1bae:	90 95       	com	r25
    1bb0:	80 95       	com	r24
    1bb2:	70 95       	com	r23
    1bb4:	61 95       	neg	r22
    1bb6:	7f 4f       	sbci	r23, 0xFF	; 255
    1bb8:	8f 4f       	sbci	r24, 0xFF	; 255
    1bba:	9f 4f       	sbci	r25, 0xFF	; 255
    1bbc:	08 95       	ret

00001bbe <__fp_cmp>:
    1bbe:	99 0f       	add	r25, r25
    1bc0:	00 08       	sbc	r0, r0
    1bc2:	55 0f       	add	r21, r21
    1bc4:	aa 0b       	sbc	r26, r26
    1bc6:	e0 e8       	ldi	r30, 0x80	; 128
    1bc8:	fe ef       	ldi	r31, 0xFE	; 254
    1bca:	16 16       	cp	r1, r22
    1bcc:	17 06       	cpc	r1, r23
    1bce:	e8 07       	cpc	r30, r24
    1bd0:	f9 07       	cpc	r31, r25
    1bd2:	c0 f0       	brcs	.+48     	; 0x1c04 <__fp_cmp+0x46>
    1bd4:	12 16       	cp	r1, r18
    1bd6:	13 06       	cpc	r1, r19
    1bd8:	e4 07       	cpc	r30, r20
    1bda:	f5 07       	cpc	r31, r21
    1bdc:	98 f0       	brcs	.+38     	; 0x1c04 <__fp_cmp+0x46>
    1bde:	62 1b       	sub	r22, r18
    1be0:	73 0b       	sbc	r23, r19
    1be2:	84 0b       	sbc	r24, r20
    1be4:	95 0b       	sbc	r25, r21
    1be6:	39 f4       	brne	.+14     	; 0x1bf6 <__fp_cmp+0x38>
    1be8:	0a 26       	eor	r0, r26
    1bea:	61 f0       	breq	.+24     	; 0x1c04 <__fp_cmp+0x46>
    1bec:	23 2b       	or	r18, r19
    1bee:	24 2b       	or	r18, r20
    1bf0:	25 2b       	or	r18, r21
    1bf2:	21 f4       	brne	.+8      	; 0x1bfc <__fp_cmp+0x3e>
    1bf4:	08 95       	ret
    1bf6:	0a 26       	eor	r0, r26
    1bf8:	09 f4       	brne	.+2      	; 0x1bfc <__fp_cmp+0x3e>
    1bfa:	a1 40       	sbci	r26, 0x01	; 1
    1bfc:	a6 95       	lsr	r26
    1bfe:	8f ef       	ldi	r24, 0xFF	; 255
    1c00:	81 1d       	adc	r24, r1
    1c02:	81 1d       	adc	r24, r1
    1c04:	08 95       	ret

00001c06 <__fp_inf>:
    1c06:	97 f9       	bld	r25, 7
    1c08:	9f 67       	ori	r25, 0x7F	; 127
    1c0a:	80 e8       	ldi	r24, 0x80	; 128
    1c0c:	70 e0       	ldi	r23, 0x00	; 0
    1c0e:	60 e0       	ldi	r22, 0x00	; 0
    1c10:	08 95       	ret

00001c12 <__fp_nan>:
    1c12:	9f ef       	ldi	r25, 0xFF	; 255
    1c14:	80 ec       	ldi	r24, 0xC0	; 192
    1c16:	08 95       	ret

00001c18 <__fp_pscA>:
    1c18:	00 24       	eor	r0, r0
    1c1a:	0a 94       	dec	r0
    1c1c:	16 16       	cp	r1, r22
    1c1e:	17 06       	cpc	r1, r23
    1c20:	18 06       	cpc	r1, r24
    1c22:	09 06       	cpc	r0, r25
    1c24:	08 95       	ret

00001c26 <__fp_pscB>:
    1c26:	00 24       	eor	r0, r0
    1c28:	0a 94       	dec	r0
    1c2a:	12 16       	cp	r1, r18
    1c2c:	13 06       	cpc	r1, r19
    1c2e:	14 06       	cpc	r1, r20
    1c30:	05 06       	cpc	r0, r21
    1c32:	08 95       	ret

00001c34 <__fp_round>:
    1c34:	09 2e       	mov	r0, r25
    1c36:	03 94       	inc	r0
    1c38:	00 0c       	add	r0, r0
    1c3a:	11 f4       	brne	.+4      	; 0x1c40 <__fp_round+0xc>
    1c3c:	88 23       	and	r24, r24
    1c3e:	52 f0       	brmi	.+20     	; 0x1c54 <__fp_round+0x20>
    1c40:	bb 0f       	add	r27, r27
    1c42:	40 f4       	brcc	.+16     	; 0x1c54 <__fp_round+0x20>
    1c44:	bf 2b       	or	r27, r31
    1c46:	11 f4       	brne	.+4      	; 0x1c4c <__fp_round+0x18>
    1c48:	60 ff       	sbrs	r22, 0
    1c4a:	04 c0       	rjmp	.+8      	; 0x1c54 <__fp_round+0x20>
    1c4c:	6f 5f       	subi	r22, 0xFF	; 255
    1c4e:	7f 4f       	sbci	r23, 0xFF	; 255
    1c50:	8f 4f       	sbci	r24, 0xFF	; 255
    1c52:	9f 4f       	sbci	r25, 0xFF	; 255
    1c54:	08 95       	ret

00001c56 <__fp_split3>:
    1c56:	57 fd       	sbrc	r21, 7
    1c58:	90 58       	subi	r25, 0x80	; 128
    1c5a:	44 0f       	add	r20, r20
    1c5c:	55 1f       	adc	r21, r21
    1c5e:	59 f0       	breq	.+22     	; 0x1c76 <__fp_splitA+0x10>
    1c60:	5f 3f       	cpi	r21, 0xFF	; 255
    1c62:	71 f0       	breq	.+28     	; 0x1c80 <__fp_splitA+0x1a>
    1c64:	47 95       	ror	r20

00001c66 <__fp_splitA>:
    1c66:	88 0f       	add	r24, r24
    1c68:	97 fb       	bst	r25, 7
    1c6a:	99 1f       	adc	r25, r25
    1c6c:	61 f0       	breq	.+24     	; 0x1c86 <__fp_splitA+0x20>
    1c6e:	9f 3f       	cpi	r25, 0xFF	; 255
    1c70:	79 f0       	breq	.+30     	; 0x1c90 <__fp_splitA+0x2a>
    1c72:	87 95       	ror	r24
    1c74:	08 95       	ret
    1c76:	12 16       	cp	r1, r18
    1c78:	13 06       	cpc	r1, r19
    1c7a:	14 06       	cpc	r1, r20
    1c7c:	55 1f       	adc	r21, r21
    1c7e:	f2 cf       	rjmp	.-28     	; 0x1c64 <__fp_split3+0xe>
    1c80:	46 95       	lsr	r20
    1c82:	f1 df       	rcall	.-30     	; 0x1c66 <__fp_splitA>
    1c84:	08 c0       	rjmp	.+16     	; 0x1c96 <__fp_splitA+0x30>
    1c86:	16 16       	cp	r1, r22
    1c88:	17 06       	cpc	r1, r23
    1c8a:	18 06       	cpc	r1, r24
    1c8c:	99 1f       	adc	r25, r25
    1c8e:	f1 cf       	rjmp	.-30     	; 0x1c72 <__fp_splitA+0xc>
    1c90:	86 95       	lsr	r24
    1c92:	71 05       	cpc	r23, r1
    1c94:	61 05       	cpc	r22, r1
    1c96:	08 94       	sec
    1c98:	08 95       	ret

00001c9a <__fp_zero>:
    1c9a:	e8 94       	clt

00001c9c <__fp_szero>:
    1c9c:	bb 27       	eor	r27, r27
    1c9e:	66 27       	eor	r22, r22
    1ca0:	77 27       	eor	r23, r23
    1ca2:	cb 01       	movw	r24, r22
    1ca4:	97 f9       	bld	r25, 7
    1ca6:	08 95       	ret

00001ca8 <__gesf2>:
    1ca8:	8a df       	rcall	.-236    	; 0x1bbe <__fp_cmp>
    1caa:	08 f4       	brcc	.+2      	; 0x1cae <__gesf2+0x6>
    1cac:	8f ef       	ldi	r24, 0xFF	; 255
    1cae:	08 95       	ret

00001cb0 <__mulsf3>:
    1cb0:	0b d0       	rcall	.+22     	; 0x1cc8 <__mulsf3x>
    1cb2:	c0 cf       	rjmp	.-128    	; 0x1c34 <__fp_round>
    1cb4:	b1 df       	rcall	.-158    	; 0x1c18 <__fp_pscA>
    1cb6:	28 f0       	brcs	.+10     	; 0x1cc2 <__mulsf3+0x12>
    1cb8:	b6 df       	rcall	.-148    	; 0x1c26 <__fp_pscB>
    1cba:	18 f0       	brcs	.+6      	; 0x1cc2 <__mulsf3+0x12>
    1cbc:	95 23       	and	r25, r21
    1cbe:	09 f0       	breq	.+2      	; 0x1cc2 <__mulsf3+0x12>
    1cc0:	a2 cf       	rjmp	.-188    	; 0x1c06 <__fp_inf>
    1cc2:	a7 cf       	rjmp	.-178    	; 0x1c12 <__fp_nan>
    1cc4:	11 24       	eor	r1, r1
    1cc6:	ea cf       	rjmp	.-44     	; 0x1c9c <__fp_szero>

00001cc8 <__mulsf3x>:
    1cc8:	c6 df       	rcall	.-116    	; 0x1c56 <__fp_split3>
    1cca:	a0 f3       	brcs	.-24     	; 0x1cb4 <__mulsf3+0x4>

00001ccc <__mulsf3_pse>:
    1ccc:	95 9f       	mul	r25, r21
    1cce:	d1 f3       	breq	.-12     	; 0x1cc4 <__mulsf3+0x14>
    1cd0:	95 0f       	add	r25, r21
    1cd2:	50 e0       	ldi	r21, 0x00	; 0
    1cd4:	55 1f       	adc	r21, r21
    1cd6:	62 9f       	mul	r22, r18
    1cd8:	f0 01       	movw	r30, r0
    1cda:	72 9f       	mul	r23, r18
    1cdc:	bb 27       	eor	r27, r27
    1cde:	f0 0d       	add	r31, r0
    1ce0:	b1 1d       	adc	r27, r1
    1ce2:	63 9f       	mul	r22, r19
    1ce4:	aa 27       	eor	r26, r26
    1ce6:	f0 0d       	add	r31, r0
    1ce8:	b1 1d       	adc	r27, r1
    1cea:	aa 1f       	adc	r26, r26
    1cec:	64 9f       	mul	r22, r20
    1cee:	66 27       	eor	r22, r22
    1cf0:	b0 0d       	add	r27, r0
    1cf2:	a1 1d       	adc	r26, r1
    1cf4:	66 1f       	adc	r22, r22
    1cf6:	82 9f       	mul	r24, r18
    1cf8:	22 27       	eor	r18, r18
    1cfa:	b0 0d       	add	r27, r0
    1cfc:	a1 1d       	adc	r26, r1
    1cfe:	62 1f       	adc	r22, r18
    1d00:	73 9f       	mul	r23, r19
    1d02:	b0 0d       	add	r27, r0
    1d04:	a1 1d       	adc	r26, r1
    1d06:	62 1f       	adc	r22, r18
    1d08:	83 9f       	mul	r24, r19
    1d0a:	a0 0d       	add	r26, r0
    1d0c:	61 1d       	adc	r22, r1
    1d0e:	22 1f       	adc	r18, r18
    1d10:	74 9f       	mul	r23, r20
    1d12:	33 27       	eor	r19, r19
    1d14:	a0 0d       	add	r26, r0
    1d16:	61 1d       	adc	r22, r1
    1d18:	23 1f       	adc	r18, r19
    1d1a:	84 9f       	mul	r24, r20
    1d1c:	60 0d       	add	r22, r0
    1d1e:	21 1d       	adc	r18, r1
    1d20:	82 2f       	mov	r24, r18
    1d22:	76 2f       	mov	r23, r22
    1d24:	6a 2f       	mov	r22, r26
    1d26:	11 24       	eor	r1, r1
    1d28:	9f 57       	subi	r25, 0x7F	; 127
    1d2a:	50 40       	sbci	r21, 0x00	; 0
    1d2c:	8a f0       	brmi	.+34     	; 0x1d50 <__mulsf3_pse+0x84>
    1d2e:	e1 f0       	breq	.+56     	; 0x1d68 <__mulsf3_pse+0x9c>
    1d30:	88 23       	and	r24, r24
    1d32:	4a f0       	brmi	.+18     	; 0x1d46 <__mulsf3_pse+0x7a>
    1d34:	ee 0f       	add	r30, r30
    1d36:	ff 1f       	adc	r31, r31
    1d38:	bb 1f       	adc	r27, r27
    1d3a:	66 1f       	adc	r22, r22
    1d3c:	77 1f       	adc	r23, r23
    1d3e:	88 1f       	adc	r24, r24
    1d40:	91 50       	subi	r25, 0x01	; 1
    1d42:	50 40       	sbci	r21, 0x00	; 0
    1d44:	a9 f7       	brne	.-22     	; 0x1d30 <__mulsf3_pse+0x64>
    1d46:	9e 3f       	cpi	r25, 0xFE	; 254
    1d48:	51 05       	cpc	r21, r1
    1d4a:	70 f0       	brcs	.+28     	; 0x1d68 <__mulsf3_pse+0x9c>
    1d4c:	5c cf       	rjmp	.-328    	; 0x1c06 <__fp_inf>
    1d4e:	a6 cf       	rjmp	.-180    	; 0x1c9c <__fp_szero>
    1d50:	5f 3f       	cpi	r21, 0xFF	; 255
    1d52:	ec f3       	brlt	.-6      	; 0x1d4e <__mulsf3_pse+0x82>
    1d54:	98 3e       	cpi	r25, 0xE8	; 232
    1d56:	dc f3       	brlt	.-10     	; 0x1d4e <__mulsf3_pse+0x82>
    1d58:	86 95       	lsr	r24
    1d5a:	77 95       	ror	r23
    1d5c:	67 95       	ror	r22
    1d5e:	b7 95       	ror	r27
    1d60:	f7 95       	ror	r31
    1d62:	e7 95       	ror	r30
    1d64:	9f 5f       	subi	r25, 0xFF	; 255
    1d66:	c1 f7       	brne	.-16     	; 0x1d58 <__mulsf3_pse+0x8c>
    1d68:	fe 2b       	or	r31, r30
    1d6a:	88 0f       	add	r24, r24
    1d6c:	91 1d       	adc	r25, r1
    1d6e:	96 95       	lsr	r25
    1d70:	87 95       	ror	r24
    1d72:	97 f9       	bld	r25, 7
    1d74:	08 95       	ret
    1d76:	11 f4       	brne	.+4      	; 0x1d7c <__mulsf3_pse+0xb0>
    1d78:	0e f4       	brtc	.+2      	; 0x1d7c <__mulsf3_pse+0xb0>
    1d7a:	4b cf       	rjmp	.-362    	; 0x1c12 <__fp_nan>
    1d7c:	3e c0       	rjmp	.+124    	; 0x1dfa <__fp_mpack>

00001d7e <sqrt>:
    1d7e:	73 df       	rcall	.-282    	; 0x1c66 <__fp_splitA>
    1d80:	d0 f3       	brcs	.-12     	; 0x1d76 <__mulsf3_pse+0xaa>
    1d82:	99 23       	and	r25, r25
    1d84:	d9 f3       	breq	.-10     	; 0x1d7c <__mulsf3_pse+0xb0>
    1d86:	ce f3       	brts	.-14     	; 0x1d7a <__mulsf3_pse+0xae>
    1d88:	9f 57       	subi	r25, 0x7F	; 127
    1d8a:	55 0b       	sbc	r21, r21
    1d8c:	87 ff       	sbrs	r24, 7
    1d8e:	43 d0       	rcall	.+134    	; 0x1e16 <__fp_norm2>
    1d90:	00 24       	eor	r0, r0
    1d92:	a0 e6       	ldi	r26, 0x60	; 96
    1d94:	40 ea       	ldi	r20, 0xA0	; 160
    1d96:	90 01       	movw	r18, r0
    1d98:	80 58       	subi	r24, 0x80	; 128
    1d9a:	56 95       	lsr	r21
    1d9c:	97 95       	ror	r25
    1d9e:	28 f4       	brcc	.+10     	; 0x1daa <sqrt+0x2c>
    1da0:	80 5c       	subi	r24, 0xC0	; 192
    1da2:	66 0f       	add	r22, r22
    1da4:	77 1f       	adc	r23, r23
    1da6:	88 1f       	adc	r24, r24
    1da8:	20 f0       	brcs	.+8      	; 0x1db2 <sqrt+0x34>
    1daa:	26 17       	cp	r18, r22
    1dac:	37 07       	cpc	r19, r23
    1dae:	48 07       	cpc	r20, r24
    1db0:	30 f4       	brcc	.+12     	; 0x1dbe <sqrt+0x40>
    1db2:	62 1b       	sub	r22, r18
    1db4:	73 0b       	sbc	r23, r19
    1db6:	84 0b       	sbc	r24, r20
    1db8:	20 29       	or	r18, r0
    1dba:	31 29       	or	r19, r1
    1dbc:	4a 2b       	or	r20, r26
    1dbe:	a6 95       	lsr	r26
    1dc0:	17 94       	ror	r1
    1dc2:	07 94       	ror	r0
    1dc4:	20 25       	eor	r18, r0
    1dc6:	31 25       	eor	r19, r1
    1dc8:	4a 27       	eor	r20, r26
    1dca:	58 f7       	brcc	.-42     	; 0x1da2 <sqrt+0x24>
    1dcc:	66 0f       	add	r22, r22
    1dce:	77 1f       	adc	r23, r23
    1dd0:	88 1f       	adc	r24, r24
    1dd2:	20 f0       	brcs	.+8      	; 0x1ddc <sqrt+0x5e>
    1dd4:	26 17       	cp	r18, r22
    1dd6:	37 07       	cpc	r19, r23
    1dd8:	48 07       	cpc	r20, r24
    1dda:	30 f4       	brcc	.+12     	; 0x1de8 <sqrt+0x6a>
    1ddc:	62 0b       	sbc	r22, r18
    1dde:	73 0b       	sbc	r23, r19
    1de0:	84 0b       	sbc	r24, r20
    1de2:	20 0d       	add	r18, r0
    1de4:	31 1d       	adc	r19, r1
    1de6:	41 1d       	adc	r20, r1
    1de8:	a0 95       	com	r26
    1dea:	81 f7       	brne	.-32     	; 0x1dcc <sqrt+0x4e>
    1dec:	b9 01       	movw	r22, r18
    1dee:	84 2f       	mov	r24, r20
    1df0:	91 58       	subi	r25, 0x81	; 129
    1df2:	88 0f       	add	r24, r24
    1df4:	96 95       	lsr	r25
    1df6:	87 95       	ror	r24
    1df8:	08 95       	ret

00001dfa <__fp_mpack>:
    1dfa:	9f 3f       	cpi	r25, 0xFF	; 255
    1dfc:	31 f0       	breq	.+12     	; 0x1e0a <__fp_mpack_finite+0xc>

00001dfe <__fp_mpack_finite>:
    1dfe:	91 50       	subi	r25, 0x01	; 1
    1e00:	20 f4       	brcc	.+8      	; 0x1e0a <__fp_mpack_finite+0xc>
    1e02:	87 95       	ror	r24
    1e04:	77 95       	ror	r23
    1e06:	67 95       	ror	r22
    1e08:	b7 95       	ror	r27
    1e0a:	88 0f       	add	r24, r24
    1e0c:	91 1d       	adc	r25, r1
    1e0e:	96 95       	lsr	r25
    1e10:	87 95       	ror	r24
    1e12:	97 f9       	bld	r25, 7
    1e14:	08 95       	ret

00001e16 <__fp_norm2>:
    1e16:	91 50       	subi	r25, 0x01	; 1
    1e18:	50 40       	sbci	r21, 0x00	; 0
    1e1a:	66 0f       	add	r22, r22
    1e1c:	77 1f       	adc	r23, r23
    1e1e:	88 1f       	adc	r24, r24
    1e20:	d2 f7       	brpl	.-12     	; 0x1e16 <__fp_norm2>
    1e22:	08 95       	ret

00001e24 <__moddi3>:
    1e24:	68 94       	set
    1e26:	01 c0       	rjmp	.+2      	; 0x1e2a <__divdi3_moddi3>

00001e28 <__divdi3>:
    1e28:	e8 94       	clt

00001e2a <__divdi3_moddi3>:
    1e2a:	f9 2f       	mov	r31, r25
    1e2c:	f1 2b       	or	r31, r17
    1e2e:	0a f0       	brmi	.+2      	; 0x1e32 <__divdi3_moddi3+0x8>
    1e30:	27 c0       	rjmp	.+78     	; 0x1e80 <__udivdi3_umoddi3>
    1e32:	a0 e0       	ldi	r26, 0x00	; 0
    1e34:	b0 e0       	ldi	r27, 0x00	; 0
    1e36:	ee e1       	ldi	r30, 0x1E	; 30
    1e38:	ff e0       	ldi	r31, 0x0F	; 15
    1e3a:	93 c0       	rjmp	.+294    	; 0x1f62 <__prologue_saves__+0xc>
    1e3c:	09 2e       	mov	r0, r25
    1e3e:	05 94       	asr	r0
    1e40:	1a f4       	brpl	.+6      	; 0x1e48 <__divdi3_moddi3+0x1e>
    1e42:	79 d0       	rcall	.+242    	; 0x1f36 <__negdi2>
    1e44:	11 23       	and	r17, r17
    1e46:	92 f4       	brpl	.+36     	; 0x1e6c <__divdi3_moddi3+0x42>
    1e48:	f0 e8       	ldi	r31, 0x80	; 128
    1e4a:	0f 26       	eor	r0, r31
    1e4c:	ff ef       	ldi	r31, 0xFF	; 255
    1e4e:	e0 94       	com	r14
    1e50:	f0 94       	com	r15
    1e52:	00 95       	com	r16
    1e54:	10 95       	com	r17
    1e56:	b0 94       	com	r11
    1e58:	c0 94       	com	r12
    1e5a:	d0 94       	com	r13
    1e5c:	a1 94       	neg	r10
    1e5e:	bf 0a       	sbc	r11, r31
    1e60:	cf 0a       	sbc	r12, r31
    1e62:	df 0a       	sbc	r13, r31
    1e64:	ef 0a       	sbc	r14, r31
    1e66:	ff 0a       	sbc	r15, r31
    1e68:	0f 0b       	sbc	r16, r31
    1e6a:	1f 0b       	sbc	r17, r31
    1e6c:	13 d0       	rcall	.+38     	; 0x1e94 <__udivmod64>
    1e6e:	07 fc       	sbrc	r0, 7
    1e70:	62 d0       	rcall	.+196    	; 0x1f36 <__negdi2>
    1e72:	cd b7       	in	r28, 0x3d	; 61
    1e74:	de b7       	in	r29, 0x3e	; 62
    1e76:	ec e0       	ldi	r30, 0x0C	; 12
    1e78:	90 c0       	rjmp	.+288    	; 0x1f9a <__epilogue_restores__+0xc>

00001e7a <__umoddi3>:
    1e7a:	68 94       	set
    1e7c:	01 c0       	rjmp	.+2      	; 0x1e80 <__udivdi3_umoddi3>

00001e7e <__udivdi3>:
    1e7e:	e8 94       	clt

00001e80 <__udivdi3_umoddi3>:
    1e80:	8f 92       	push	r8
    1e82:	9f 92       	push	r9
    1e84:	cf 93       	push	r28
    1e86:	df 93       	push	r29
    1e88:	05 d0       	rcall	.+10     	; 0x1e94 <__udivmod64>
    1e8a:	df 91       	pop	r29
    1e8c:	cf 91       	pop	r28
    1e8e:	9f 90       	pop	r9
    1e90:	8f 90       	pop	r8
    1e92:	08 95       	ret

00001e94 <__udivmod64>:
    1e94:	88 24       	eor	r8, r8
    1e96:	99 24       	eor	r9, r9
    1e98:	f4 01       	movw	r30, r8
    1e9a:	e4 01       	movw	r28, r8
    1e9c:	b0 e4       	ldi	r27, 0x40	; 64
    1e9e:	9f 93       	push	r25
    1ea0:	aa 27       	eor	r26, r26
    1ea2:	9a 15       	cp	r25, r10
    1ea4:	8b 04       	cpc	r8, r11
    1ea6:	9c 04       	cpc	r9, r12
    1ea8:	ed 05       	cpc	r30, r13
    1eaa:	fe 05       	cpc	r31, r14
    1eac:	cf 05       	cpc	r28, r15
    1eae:	d0 07       	cpc	r29, r16
    1eb0:	a1 07       	cpc	r26, r17
    1eb2:	98 f4       	brcc	.+38     	; 0x1eda <__udivmod64+0x46>
    1eb4:	ad 2f       	mov	r26, r29
    1eb6:	dc 2f       	mov	r29, r28
    1eb8:	cf 2f       	mov	r28, r31
    1eba:	fe 2f       	mov	r31, r30
    1ebc:	e9 2d       	mov	r30, r9
    1ebe:	98 2c       	mov	r9, r8
    1ec0:	89 2e       	mov	r8, r25
    1ec2:	98 2f       	mov	r25, r24
    1ec4:	87 2f       	mov	r24, r23
    1ec6:	76 2f       	mov	r23, r22
    1ec8:	65 2f       	mov	r22, r21
    1eca:	54 2f       	mov	r21, r20
    1ecc:	43 2f       	mov	r20, r19
    1ece:	32 2f       	mov	r19, r18
    1ed0:	22 27       	eor	r18, r18
    1ed2:	b8 50       	subi	r27, 0x08	; 8
    1ed4:	31 f7       	brne	.-52     	; 0x1ea2 <__udivmod64+0xe>
    1ed6:	bf 91       	pop	r27
    1ed8:	27 c0       	rjmp	.+78     	; 0x1f28 <__udivmod64+0x94>
    1eda:	1b 2e       	mov	r1, r27
    1edc:	bf 91       	pop	r27
    1ede:	bb 27       	eor	r27, r27
    1ee0:	22 0f       	add	r18, r18
    1ee2:	33 1f       	adc	r19, r19
    1ee4:	44 1f       	adc	r20, r20
    1ee6:	55 1f       	adc	r21, r21
    1ee8:	66 1f       	adc	r22, r22
    1eea:	77 1f       	adc	r23, r23
    1eec:	88 1f       	adc	r24, r24
    1eee:	99 1f       	adc	r25, r25
    1ef0:	88 1c       	adc	r8, r8
    1ef2:	99 1c       	adc	r9, r9
    1ef4:	ee 1f       	adc	r30, r30
    1ef6:	ff 1f       	adc	r31, r31
    1ef8:	cc 1f       	adc	r28, r28
    1efa:	dd 1f       	adc	r29, r29
    1efc:	aa 1f       	adc	r26, r26
    1efe:	bb 1f       	adc	r27, r27
    1f00:	8a 14       	cp	r8, r10
    1f02:	9b 04       	cpc	r9, r11
    1f04:	ec 05       	cpc	r30, r12
    1f06:	fd 05       	cpc	r31, r13
    1f08:	ce 05       	cpc	r28, r14
    1f0a:	df 05       	cpc	r29, r15
    1f0c:	a0 07       	cpc	r26, r16
    1f0e:	b1 07       	cpc	r27, r17
    1f10:	48 f0       	brcs	.+18     	; 0x1f24 <__udivmod64+0x90>
    1f12:	8a 18       	sub	r8, r10
    1f14:	9b 08       	sbc	r9, r11
    1f16:	ec 09       	sbc	r30, r12
    1f18:	fd 09       	sbc	r31, r13
    1f1a:	ce 09       	sbc	r28, r14
    1f1c:	df 09       	sbc	r29, r15
    1f1e:	a0 0b       	sbc	r26, r16
    1f20:	b1 0b       	sbc	r27, r17
    1f22:	21 60       	ori	r18, 0x01	; 1
    1f24:	1a 94       	dec	r1
    1f26:	e1 f6       	brne	.-72     	; 0x1ee0 <__udivmod64+0x4c>
    1f28:	2e f4       	brtc	.+10     	; 0x1f34 <__udivmod64+0xa0>
    1f2a:	94 01       	movw	r18, r8
    1f2c:	af 01       	movw	r20, r30
    1f2e:	be 01       	movw	r22, r28
    1f30:	cd 01       	movw	r24, r26
    1f32:	00 0c       	add	r0, r0
    1f34:	08 95       	ret

00001f36 <__negdi2>:
    1f36:	60 95       	com	r22
    1f38:	70 95       	com	r23
    1f3a:	80 95       	com	r24
    1f3c:	90 95       	com	r25
    1f3e:	30 95       	com	r19
    1f40:	40 95       	com	r20
    1f42:	50 95       	com	r21
    1f44:	21 95       	neg	r18
    1f46:	3f 4f       	sbci	r19, 0xFF	; 255
    1f48:	4f 4f       	sbci	r20, 0xFF	; 255
    1f4a:	5f 4f       	sbci	r21, 0xFF	; 255
    1f4c:	6f 4f       	sbci	r22, 0xFF	; 255
    1f4e:	7f 4f       	sbci	r23, 0xFF	; 255
    1f50:	8f 4f       	sbci	r24, 0xFF	; 255
    1f52:	9f 4f       	sbci	r25, 0xFF	; 255
    1f54:	08 95       	ret

00001f56 <__prologue_saves__>:
    1f56:	2f 92       	push	r2
    1f58:	3f 92       	push	r3
    1f5a:	4f 92       	push	r4
    1f5c:	5f 92       	push	r5
    1f5e:	6f 92       	push	r6
    1f60:	7f 92       	push	r7
    1f62:	8f 92       	push	r8
    1f64:	9f 92       	push	r9
    1f66:	af 92       	push	r10
    1f68:	bf 92       	push	r11
    1f6a:	cf 92       	push	r12
    1f6c:	df 92       	push	r13
    1f6e:	ef 92       	push	r14
    1f70:	ff 92       	push	r15
    1f72:	0f 93       	push	r16
    1f74:	1f 93       	push	r17
    1f76:	cf 93       	push	r28
    1f78:	df 93       	push	r29
    1f7a:	cd b7       	in	r28, 0x3d	; 61
    1f7c:	de b7       	in	r29, 0x3e	; 62
    1f7e:	ca 1b       	sub	r28, r26
    1f80:	db 0b       	sbc	r29, r27
    1f82:	0f b6       	in	r0, 0x3f	; 63
    1f84:	f8 94       	cli
    1f86:	de bf       	out	0x3e, r29	; 62
    1f88:	0f be       	out	0x3f, r0	; 63
    1f8a:	cd bf       	out	0x3d, r28	; 61
    1f8c:	19 94       	eijmp

00001f8e <__epilogue_restores__>:
    1f8e:	2a 88       	ldd	r2, Y+18	; 0x12
    1f90:	39 88       	ldd	r3, Y+17	; 0x11
    1f92:	48 88       	ldd	r4, Y+16	; 0x10
    1f94:	5f 84       	ldd	r5, Y+15	; 0x0f
    1f96:	6e 84       	ldd	r6, Y+14	; 0x0e
    1f98:	7d 84       	ldd	r7, Y+13	; 0x0d
    1f9a:	8c 84       	ldd	r8, Y+12	; 0x0c
    1f9c:	9b 84       	ldd	r9, Y+11	; 0x0b
    1f9e:	aa 84       	ldd	r10, Y+10	; 0x0a
    1fa0:	b9 84       	ldd	r11, Y+9	; 0x09
    1fa2:	c8 84       	ldd	r12, Y+8	; 0x08
    1fa4:	df 80       	ldd	r13, Y+7	; 0x07
    1fa6:	ee 80       	ldd	r14, Y+6	; 0x06
    1fa8:	fd 80       	ldd	r15, Y+5	; 0x05
    1faa:	0c 81       	ldd	r16, Y+4	; 0x04
    1fac:	1b 81       	ldd	r17, Y+3	; 0x03
    1fae:	aa 81       	ldd	r26, Y+2	; 0x02
    1fb0:	b9 81       	ldd	r27, Y+1	; 0x01
    1fb2:	ce 0f       	add	r28, r30
    1fb4:	d1 1d       	adc	r29, r1
    1fb6:	0f b6       	in	r0, 0x3f	; 63
    1fb8:	f8 94       	cli
    1fba:	de bf       	out	0x3e, r29	; 62
    1fbc:	0f be       	out	0x3f, r0	; 63
    1fbe:	cd bf       	out	0x3d, r28	; 61
    1fc0:	ed 01       	movw	r28, r26
    1fc2:	08 95       	ret

00001fc4 <__cmpdi2_s8>:
    1fc4:	00 24       	eor	r0, r0
    1fc6:	a7 fd       	sbrc	r26, 7
    1fc8:	00 94       	com	r0
    1fca:	2a 17       	cp	r18, r26
    1fcc:	30 05       	cpc	r19, r0
    1fce:	40 05       	cpc	r20, r0
    1fd0:	50 05       	cpc	r21, r0
    1fd2:	60 05       	cpc	r22, r0
    1fd4:	70 05       	cpc	r23, r0
    1fd6:	80 05       	cpc	r24, r0
    1fd8:	90 05       	cpc	r25, r0
    1fda:	08 95       	ret

00001fdc <__itoa_ncheck>:
    1fdc:	bb 27       	eor	r27, r27
    1fde:	4a 30       	cpi	r20, 0x0A	; 10
    1fe0:	31 f4       	brne	.+12     	; 0x1fee <__itoa_ncheck+0x12>
    1fe2:	99 23       	and	r25, r25
    1fe4:	22 f4       	brpl	.+8      	; 0x1fee <__itoa_ncheck+0x12>
    1fe6:	bd e2       	ldi	r27, 0x2D	; 45
    1fe8:	90 95       	com	r25
    1fea:	81 95       	neg	r24
    1fec:	9f 4f       	sbci	r25, 0xFF	; 255
    1fee:	01 c0       	rjmp	.+2      	; 0x1ff2 <__utoa_common>

00001ff0 <__utoa_ncheck>:
    1ff0:	bb 27       	eor	r27, r27

00001ff2 <__utoa_common>:
    1ff2:	fb 01       	movw	r30, r22
    1ff4:	55 27       	eor	r21, r21
    1ff6:	aa 27       	eor	r26, r26
    1ff8:	88 0f       	add	r24, r24
    1ffa:	99 1f       	adc	r25, r25
    1ffc:	aa 1f       	adc	r26, r26
    1ffe:	a4 17       	cp	r26, r20
    2000:	10 f0       	brcs	.+4      	; 0x2006 <__utoa_common+0x14>
    2002:	a4 1b       	sub	r26, r20
    2004:	83 95       	inc	r24
    2006:	50 51       	subi	r21, 0x10	; 16
    2008:	b9 f7       	brne	.-18     	; 0x1ff8 <__utoa_common+0x6>
    200a:	a0 5d       	subi	r26, 0xD0	; 208
    200c:	aa 33       	cpi	r26, 0x3A	; 58
    200e:	08 f0       	brcs	.+2      	; 0x2012 <__utoa_common+0x20>
    2010:	a9 5d       	subi	r26, 0xD9	; 217
    2012:	a1 93       	st	Z+, r26
    2014:	00 97       	sbiw	r24, 0x00	; 0
    2016:	79 f7       	brne	.-34     	; 0x1ff6 <__utoa_common+0x4>
    2018:	b1 11       	cpse	r27, r1
    201a:	b1 93       	st	Z+, r27
    201c:	11 92       	st	Z+, r1
    201e:	cb 01       	movw	r24, r22
    2020:	00 c0       	rjmp	.+0      	; 0x2022 <strrev>

00002022 <strrev>:
    2022:	dc 01       	movw	r26, r24
    2024:	fc 01       	movw	r30, r24
    2026:	67 2f       	mov	r22, r23
    2028:	71 91       	ld	r23, Z+
    202a:	77 23       	and	r23, r23
    202c:	e1 f7       	brne	.-8      	; 0x2026 <strrev+0x4>
    202e:	32 97       	sbiw	r30, 0x02	; 2
    2030:	04 c0       	rjmp	.+8      	; 0x203a <strrev+0x18>
    2032:	7c 91       	ld	r23, X
    2034:	6d 93       	st	X+, r22
    2036:	70 83       	st	Z, r23
    2038:	62 91       	ld	r22, -Z
    203a:	ae 17       	cp	r26, r30
    203c:	bf 07       	cpc	r27, r31
    203e:	c8 f3       	brcs	.-14     	; 0x2032 <strrev+0x10>
    2040:	08 95       	ret

00002042 <_exit>:
    2042:	f8 94       	cli

00002044 <__stop_program>:
    2044:	ff cf       	rjmp	.-2      	; 0x2044 <__stop_program>
