<profile>

<section name = "Vitis HLS Report for 'toe_process_ipv4_512_s'" level="0">
<item name = "Date">Sat Mar 18 14:38:58 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 1.953 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 3.200 ns, 3.200 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1502, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 96, -</column>
<column name="Register">-, -, 920, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln67_fu_202_p2">+, 0, 0, 23, 16, 1</column>
<column name="sub_ln229_fu_402_p2">-, 0, 0, 23, 16, 16</column>
<column name="and_ln414_4_fu_281_p2">and, 0, 0, 160, 160, 160</column>
<column name="and_ln414_5_fu_287_p2">and, 0, 0, 160, 160, 160</column>
<column name="and_ln414_fu_269_p2">and, 0, 0, 160, 160, 160</column>
<column name="ap_condition_135">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op68_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_nbreadreq_fu_94_p3">and, 0, 0, 160, 1, 0</column>
<column name="icmp_ln414_fu_209_p2">icmp, 0, 0, 16, 25, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln69_1_fu_333_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln69_fu_313_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Result_s_fu_293_p2">or, 0, 0, 160, 160, 160</column>
<column name="select_ln414_1_fu_245_p3">select, 0, 0, 148, 1, 160</column>
<column name="select_ln414_2_fu_253_p3">select, 0, 0, 148, 1, 161</column>
<column name="select_ln414_3_fu_261_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln414_fu_227_p3">select, 0, 0, 148, 1, 160</column>
<column name="select_ln69_fu_325_p3">select, 0, 0, 16, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln414_fu_275_p2">xor, 0, 0, 160, 2, 160</column>
<column name="xor_ln69_fu_319_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_header_idx_new_0_i_phi_fu_143_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_header_ready_flag_0_i_phi_fu_132_p4">14, 3, 1, 3</column>
<column name="ap_phi_mux_metaWritten_flag_0_i_phi_fu_153_p4">14, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_p_Val2_1_reg_161">14, 3, 160, 480</column>
<column name="ipRxData_internal_blk_n">9, 2, 1, 2</column>
<column name="rxEng_dataBuffer0_blk_n">9, 2, 1, 2</column>
<column name="rxEng_ipMetaFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_process2dropLengthFifo_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_Val2_1_reg_161">160, 0, 160, 0</column>
<column name="header_header_V">160, 0, 160, 0</column>
<column name="header_idx">16, 0, 16, 0</column>
<column name="header_ready">1, 0, 1, 0</column>
<column name="metaWritten">1, 0, 1, 0</column>
<column name="metaWritten_load_reg_453">1, 0, 1, 0</column>
<column name="tmp_i_reg_431">1, 0, 1, 0</column>
<column name="trunc_ln173_reg_448">577, 0, 577, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, toe_process_ipv4&lt;512&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, toe_process_ipv4&lt;512&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, toe_process_ipv4&lt;512&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, toe_process_ipv4&lt;512&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, toe_process_ipv4&lt;512&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, toe_process_ipv4&lt;512&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, toe_process_ipv4&lt;512&gt;, return value</column>
<column name="ipRxData_internal_dout">in, 1024, ap_fifo, ipRxData_internal, pointer</column>
<column name="ipRxData_internal_empty_n">in, 1, ap_fifo, ipRxData_internal, pointer</column>
<column name="ipRxData_internal_read">out, 1, ap_fifo, ipRxData_internal, pointer</column>
<column name="rxEng_dataBuffer0_din">out, 577, ap_fifo, rxEng_dataBuffer0, pointer</column>
<column name="rxEng_dataBuffer0_full_n">in, 1, ap_fifo, rxEng_dataBuffer0, pointer</column>
<column name="rxEng_dataBuffer0_write">out, 1, ap_fifo, rxEng_dataBuffer0, pointer</column>
<column name="rx_process2dropLengthFifo_din">out, 4, ap_fifo, rx_process2dropLengthFifo, pointer</column>
<column name="rx_process2dropLengthFifo_full_n">in, 1, ap_fifo, rx_process2dropLengthFifo, pointer</column>
<column name="rx_process2dropLengthFifo_write">out, 1, ap_fifo, rx_process2dropLengthFifo, pointer</column>
<column name="rxEng_ipMetaFifo_din">out, 96, ap_fifo, rxEng_ipMetaFifo, pointer</column>
<column name="rxEng_ipMetaFifo_full_n">in, 1, ap_fifo, rxEng_ipMetaFifo, pointer</column>
<column name="rxEng_ipMetaFifo_write">out, 1, ap_fifo, rxEng_ipMetaFifo, pointer</column>
</table>
</item>
</section>
</profile>
