--------------- Build Started: 09/26/2016 23:45:13 Project: BLE Lab1_PWM, Configuration: ARM GCC 4.8.4 Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Michael\AppData\Local\Cypress Semiconductor\PSoC Creator\3.1" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "C:\Users\Michael\Documents\PSoC Creator\BLE Lab 1\BLE Lab1_PWM.cydsn\BLE Lab1_PWM.cyprj" -d CY8C4247LQI-BL483 -s "C:\Users\Michael\Documents\PSoC Creator\BLE Lab 1\BLE Lab1_PWM.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Succeeded: 09/26/2016 23:45:24 ---------------
