// Seed: 495083401
`default_nettype wire `timescale 1 ps / 1ps
module module_0 #(
    parameter id_2 = 32'd93
) (
    output logic id_1,
    output logic _id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6
);
  assign id_5[id_2] = 1'h0;
  always id_3 = id_5;
endmodule
`default_nettype id_1
