

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Wed Jun 07 14:06:03 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F45K50
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 09/02/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F45K50 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _ANSELA	set	3931
    48   000000                     _ANSELB	set	3932
    49   000000                     _LATA	set	3977
    50   000000                     _LATB	set	3978
    51   000000                     _TRISAbits	set	3986
    52   000000                     _TRISBbits	set	3987
    53   000000                     _LATC	set	3979
    54   000000                     _PORTAbits	set	3968
    55   000000                     _PORTBbits	set	3969
    56   000000                     _ANSELC	set	3933
    57   000000                     _TRISCbits	set	3988
    58   000000                     _PORTCbits	set	3970
    59                           
    60                           ; #config settings
    61                           
    62                           	psect	cinit
    63   007F94                     __pcinit:
    64                           	callstack 0
    65   007F94                     start_initialization:
    66                           	callstack 0
    67   007F94                     __initialization:
    68                           	callstack 0
    69   007F94                     end_of_initialization:
    70                           	callstack 0
    71   007F94                     __end_of__initialization:
    72                           	callstack 0
    73   007F94  0100               	movlb	0
    74   007F96  EFDE  F03F         	goto	_main	;jump to C main() function
    75                           
    76                           	psect	cstackCOMRAM
    77   000001                     __pcstackCOMRAM:
    78                           	callstack 0
    79   000001                     ??_main:
    80                           
    81                           ; 1 bytes @ 0x0
    82   000001                     	ds	2
    83                           
    84 ;;
    85 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    86 ;;
    87 ;; *************** function _main *****************
    88 ;; Defined at:
    89 ;;		line 26 in file "newmain.c"
    90 ;; Parameters:    Size  Location     Type
    91 ;;		None
    92 ;; Auto vars:     Size  Location     Type
    93 ;;		None
    94 ;; Return value:  Size  Location     Type
    95 ;;                  1    wreg      void 
    96 ;; Registers used:
    97 ;;		wreg, status,2, cstack
    98 ;; Tracked objects:
    99 ;;		On entry : 0/0
   100 ;;		On exit  : 0/0
   101 ;;		Unchanged: 0/0
   102 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   103 ;;      Params:         0       0       0       0       0       0       0       0       0
   104 ;;      Locals:         0       0       0       0       0       0       0       0       0
   105 ;;      Temps:          2       0       0       0       0       0       0       0       0
   106 ;;      Totals:         2       0       0       0       0       0       0       0       0
   107 ;;Total ram usage:        2 bytes
   108 ;; Hardware stack levels required when called: 1
   109 ;; This function calls:
   110 ;;		_InitPort
   111 ;; This function is called by:
   112 ;;		Startup code after reset
   113 ;; This function uses a non-reentrant model
   114 ;;
   115                           
   116                           	psect	text0
   117   007FBC                     __ptext0:
   118                           	callstack 0
   119   007FBC                     _main:
   120                           	callstack 30
   121   007FBC                     
   122                           ;newmain.c: 27:     InitPort();
   123   007FBC  ECCD  F03F         	call	_InitPort	;wreg free
   124   007FC0                     l723:
   125                           
   126                           ;newmain.c: 29:         PORTBbits.RB1 = 1;
   127   007FC0  8281               	bsf	129,1,c	;volatile
   128   007FC2                     
   129                           ;newmain.c: 30:         PORTAbits.RA1 = 1;
   130   007FC2  8280               	bsf	128,1,c	;volatile
   131   007FC4                     
   132                           ;newmain.c: 31:         PORTCbits.RC1 = 1;
   133   007FC4  8282               	bsf	130,1,c	;volatile
   134   007FC6                     
   135                           ;newmain.c: 32:         _delay((unsigned long)((500)*(4000000/4000.0)));
   136   007FC6  0E03               	movlw	3
   137   007FC8  6E02               	movwf	(??_main+1)^0,c
   138   007FCA  0E8A               	movlw	138
   139   007FCC  6E01               	movwf	??_main^0,c
   140   007FCE  0E56               	movlw	86
   141   007FD0                     u17:
   142   007FD0  2EE8               	decfsz	wreg,f,c
   143   007FD2  D7FE               	bra	u17
   144   007FD4  2E01               	decfsz	??_main^0,f,c
   145   007FD6  D7FC               	bra	u17
   146   007FD8  2E02               	decfsz	(??_main+1)^0,f,c
   147   007FDA  D7FA               	bra	u17
   148   007FDC                     
   149                           ;newmain.c: 33:         PORTBbits.RB1 = 0;
   150   007FDC  9281               	bcf	129,1,c	;volatile
   151   007FDE                     
   152                           ;newmain.c: 34:         PORTAbits.RA1 = 0;
   153   007FDE  9280               	bcf	128,1,c	;volatile
   154   007FE0                     
   155                           ;newmain.c: 35:         PORTCbits.RC1 = 0;
   156   007FE0  9282               	bcf	130,1,c	;volatile
   157   007FE2                     
   158                           ;newmain.c: 36:         _delay((unsigned long)((500)*(4000000/4000.0)));
   159   007FE2  0E03               	movlw	3
   160   007FE4  6E02               	movwf	(??_main+1)^0,c
   161   007FE6  0E8A               	movlw	138
   162   007FE8  6E01               	movwf	??_main^0,c
   163   007FEA  0E56               	movlw	86
   164   007FEC                     u27:
   165   007FEC  2EE8               	decfsz	wreg,f,c
   166   007FEE  D7FE               	bra	u27
   167   007FF0  2E01               	decfsz	??_main^0,f,c
   168   007FF2  D7FC               	bra	u27
   169   007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   170   007FF6  D7FA               	bra	u27
   171   007FF8  EFE0  F03F         	goto	l723
   172   007FFC  EF00  F000         	goto	start
   173   008000                     __end_of_main:
   174                           	callstack 0
   175                           
   176 ;; *************** function _InitPort *****************
   177 ;; Defined at:
   178 ;;		line 13 in file "newmain.c"
   179 ;; Parameters:    Size  Location     Type
   180 ;;		None
   181 ;; Auto vars:     Size  Location     Type
   182 ;;		None
   183 ;; Return value:  Size  Location     Type
   184 ;;                  1    wreg      void 
   185 ;; Registers used:
   186 ;;		wreg, status,2
   187 ;; Tracked objects:
   188 ;;		On entry : 0/0
   189 ;;		On exit  : 0/0
   190 ;;		Unchanged: 0/0
   191 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   192 ;;      Params:         0       0       0       0       0       0       0       0       0
   193 ;;      Locals:         0       0       0       0       0       0       0       0       0
   194 ;;      Temps:          0       0       0       0       0       0       0       0       0
   195 ;;      Totals:         0       0       0       0       0       0       0       0       0
   196 ;;Total ram usage:        0 bytes
   197 ;; Hardware stack levels used: 1
   198 ;; This function calls:
   199 ;;		Nothing
   200 ;; This function is called by:
   201 ;;		_main
   202 ;; This function uses a non-reentrant model
   203 ;;
   204                           
   205                           	psect	text1
   206   007F9A                     __ptext1:
   207                           	callstack 0
   208   007F9A                     _InitPort:
   209                           	callstack 30
   210   007F9A                     
   211                           ;newmain.c: 14:     LATB = 0;
   212   007F9A  0E00               	movlw	0
   213   007F9C  6E8A               	movwf	138,c	;volatile
   214                           
   215                           ;newmain.c: 15:     LATA = 0;
   216   007F9E  0E00               	movlw	0
   217   007FA0  6E89               	movwf	137,c	;volatile
   218                           
   219                           ;newmain.c: 16:     LATC = 0;
   220   007FA2  0E00               	movlw	0
   221   007FA4  6E8B               	movwf	139,c	;volatile
   222                           
   223                           ;newmain.c: 17:     ANSELB = 0;
   224   007FA6  0E00               	movlw	0
   225   007FA8  010F               	movlb	15	; () banked
   226   007FAA  6F5C               	movwf	92,b	;volatile
   227                           
   228                           ;newmain.c: 18:     ANSELA = 0;
   229   007FAC  0E00               	movlw	0
   230   007FAE  6F5B               	movwf	91,b	;volatile
   231                           
   232                           ;newmain.c: 19:     ANSELC = 0;
   233   007FB0  0E00               	movlw	0
   234   007FB2  6F5D               	movwf	93,b	;volatile
   235   007FB4                     
   236                           ; BSR set to: 15
   237                           ;newmain.c: 20:     TRISBbits.RB1 = 0;
   238   007FB4  9293               	bcf	147,1,c	;volatile
   239   007FB6                     
   240                           ; BSR set to: 15
   241                           ;newmain.c: 21:     TRISAbits.RA1 = 0;
   242   007FB6  9292               	bcf	146,1,c	;volatile
   243   007FB8                     
   244                           ; BSR set to: 15
   245                           ;newmain.c: 22:     TRISCbits.RC1 = 0;
   246   007FB8  9294               	bcf	148,1,c	;volatile
   247   007FBA                     
   248                           ; BSR set to: 15
   249   007FBA  0012               	return		;funcret
   250   007FBC                     __end_of_InitPort:
   251                           	callstack 0
   252   000000                     
   253                           	psect	rparam
   254   000000                     
   255                           	psect	config
   256                           
   257                           ;Config register CONFIG1L @ 0x300000
   258                           ;	PLL Selection
   259                           ;	PLLSEL = PLL4X, 4x clock multiplier
   260                           ;	PLL Enable Configuration bit
   261                           ;	CFGPLLEN = OFF, PLL Disabled (firmware controlled)
   262                           ;	CPU System Clock Postscaler
   263                           ;	CPUDIV = NOCLKDIV, CPU uses system clock (no divide)
   264                           ;	Low Speed USB mode with 48 MHz system clock
   265                           ;	LS48MHZ = SYS24X4, System clock at 24 MHz, USB clock divider is set to 4
   266   300000                     	org	3145728
   267   300000  00                 	db	0
   268                           
   269                           ;Config register CONFIG1H @ 0x300001
   270                           ;	Oscillator Selection
   271                           ;	FOSC = HSM, HS oscillator, medium power 4MHz to 16MHz
   272                           ;	Primary Oscillator Shutdown
   273                           ;	PCLKEN = OFF, Primary oscillator shutdown firmware controlled
   274                           ;	Fail-Safe Clock Monitor
   275                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   276                           ;	Internal/External Oscillator Switchover
   277                           ;	IESO = OFF, Oscillator Switchover mode disabled
   278   300001                     	org	3145729
   279   300001  03                 	db	3
   280                           
   281                           ;Config register CONFIG2L @ 0x300002
   282                           ;	Power-up Timer Enable
   283                           ;	nPWRTEN = ON, Power up timer enabled
   284                           ;	Brown-out Reset Enable
   285                           ;	BOREN = OFF, BOR disabled in hardware (SBOREN is ignored)
   286                           ;	Brown-out Reset Voltage
   287                           ;	BORV = 190, BOR set to 1.9V nominal
   288                           ;	Low-Power Brown-out Reset
   289                           ;	nLPBOR = OFF, Low-Power Brown-out Reset disabled
   290   300002                     	org	3145730
   291   300002  58                 	db	88
   292                           
   293                           ;Config register CONFIG2H @ 0x300003
   294                           ;	Watchdog Timer Enable bits
   295                           ;	WDTEN = OFF, WDT disabled in hardware (SWDTEN ignored)
   296                           ;	Watchdog Timer Postscaler
   297                           ;	WDTPS = 32768, 1:32768
   298   300003                     	org	3145731
   299   300003  3C                 	db	60
   300                           
   301                           ; Padding undefined space
   302   300004                     	org	3145732
   303   300004  FF                 	db	255
   304                           
   305                           ;Config register CONFIG3H @ 0x300005
   306                           ;	CCP2 MUX bit
   307                           ;	CCP2MX = RC1, CCP2 input/output is multiplexed with RC1
   308                           ;	PORTB A/D Enable bit
   309                           ;	PBADEN = OFF, PORTB<5:0> pins are configured as digital I/O on Reset
   310                           ;	Timer3 Clock Input MUX bit
   311                           ;	T3CMX = RC0, T3CKI function is on RC0
   312                           ;	SDO Output MUX bit
   313                           ;	SDOMX = RB3, SDO function is on RB3
   314                           ;	Master Clear Reset Pin Enable
   315                           ;	MCLRE = ON, MCLR pin enabled; RE3 input disabled
   316   300005                     	org	3145733
   317   300005  D1                 	db	209
   318                           
   319                           ;Config register CONFIG4L @ 0x300006
   320                           ;	Stack Full/Underflow Reset
   321                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   322                           ;	Single-Supply ICSP Enable bit
   323                           ;	LVP = ON, Single-Supply ICSP enabled if MCLRE is also 1
   324                           ;	Dedicated In-Circuit Debug/Programming Port Enable
   325                           ;	ICPRT = OFF, ICPORT disabled
   326                           ;	Extended Instruction Set Enable bit
   327                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled
   328                           ;	Background Debugger Enable bit
   329                           ;	DEBUG = 0x1, unprogrammed default
   330   300006                     	org	3145734
   331   300006  84                 	db	132
   332                           
   333                           ; Padding undefined space
   334   300007                     	org	3145735
   335   300007  FF                 	db	255
   336                           
   337                           ;Config register CONFIG5L @ 0x300008
   338                           ;	Block 0 Code Protect
   339                           ;	CP0 = OFF, Block 0 is not code-protected
   340                           ;	Block 1 Code Protect
   341                           ;	CP1 = OFF, Block 1 is not code-protected
   342                           ;	Block 2 Code Protect
   343                           ;	CP2 = OFF, Block 2 is not code-protected
   344                           ;	Block 3 Code Protect
   345                           ;	CP3 = OFF, Block 3 is not code-protected
   346   300008                     	org	3145736
   347   300008  0F                 	db	15
   348                           
   349                           ;Config register CONFIG5H @ 0x300009
   350                           ;	Boot Block Code Protect
   351                           ;	CPB = OFF, Boot block is not code-protected
   352                           ;	Data EEPROM Code Protect
   353                           ;	CPD = OFF, Data EEPROM is not code-protected
   354   300009                     	org	3145737
   355   300009  C0                 	db	192
   356                           
   357                           ;Config register CONFIG6L @ 0x30000A
   358                           ;	Block 0 Write Protect
   359                           ;	WRT0 = OFF, Block 0 (0800-1FFFh) is not write-protected
   360                           ;	Block 1 Write Protect
   361                           ;	WRT1 = OFF, Block 1 (2000-3FFFh) is not write-protected
   362                           ;	Block 2 Write Protect
   363                           ;	WRT2 = OFF, Block 2 (04000-5FFFh) is not write-protected
   364                           ;	Block 3 Write Protect
   365                           ;	WRT3 = OFF, Block 3 (06000-7FFFh) is not write-protected
   366   30000A                     	org	3145738
   367   30000A  0F                 	db	15
   368                           
   369                           ;Config register CONFIG6H @ 0x30000B
   370                           ;	Configuration Registers Write Protect
   371                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   372                           ;	Boot Block Write Protect
   373                           ;	WRTB = OFF, Boot block (0000-7FFh) is not write-protected
   374                           ;	Data EEPROM Write Protect
   375                           ;	WRTD = OFF, Data EEPROM is not write-protected
   376   30000B                     	org	3145739
   377   30000B  E0                 	db	224
   378                           
   379                           ;Config register CONFIG7L @ 0x30000C
   380                           ;	Block 0 Table Read Protect
   381                           ;	EBTR0 = OFF, Block 0 is not protected from table reads executed in other blocks
   382                           ;	Block 1 Table Read Protect
   383                           ;	EBTR1 = OFF, Block 1 is not protected from table reads executed in other blocks
   384                           ;	Block 2 Table Read Protect
   385                           ;	EBTR2 = OFF, Block 2 is not protected from table reads executed in other blocks
   386                           ;	Block 3 Table Read Protect
   387                           ;	EBTR3 = OFF, Block 3 is not protected from table reads executed in other blocks
   388   30000C                     	org	3145740
   389   30000C  0F                 	db	15
   390                           
   391                           ;Config register CONFIG7H @ 0x30000D
   392                           ;	Boot Block Table Read Protect
   393                           ;	EBTRB = OFF, Boot block is not protected from table reads executed in other blocks
   394   30000D                     	org	3145741
   395   30000D  40                 	db	64
   396                           tosu	equ	0xFFF
   397                           tosh	equ	0xFFE
   398                           tosl	equ	0xFFD
   399                           stkptr	equ	0xFFC
   400                           pclatu	equ	0xFFB
   401                           pclath	equ	0xFFA
   402                           pcl	equ	0xFF9
   403                           tblptru	equ	0xFF8
   404                           tblptrh	equ	0xFF7
   405                           tblptrl	equ	0xFF6
   406                           tablat	equ	0xFF5
   407                           prodh	equ	0xFF4
   408                           prodl	equ	0xFF3
   409                           indf0	equ	0xFEF
   410                           postinc0	equ	0xFEE
   411                           postdec0	equ	0xFED
   412                           preinc0	equ	0xFEC
   413                           plusw0	equ	0xFEB
   414                           fsr0h	equ	0xFEA
   415                           fsr0l	equ	0xFE9
   416                           wreg	equ	0xFE8
   417                           indf1	equ	0xFE7
   418                           postinc1	equ	0xFE6
   419                           postdec1	equ	0xFE5
   420                           preinc1	equ	0xFE4
   421                           plusw1	equ	0xFE3
   422                           fsr1h	equ	0xFE2
   423                           fsr1l	equ	0xFE1
   424                           bsr	equ	0xFE0
   425                           indf2	equ	0xFDF
   426                           postinc2	equ	0xFDE
   427                           postdec2	equ	0xFDD
   428                           preinc2	equ	0xFDC
   429                           plusw2	equ	0xFDB
   430                           fsr2h	equ	0xFDA
   431                           fsr2l	equ	0xFD9
   432                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                           _InitPort
 ---------------------------------------------------------------------------------
 (1) _InitPort                                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _InitPort

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhh         6B      0       0      20        0.0%
BITBIGSFRhl          6      0       0      21        0.0%
BITBIGSFRlhh         6      0       0      22        0.0%
BITBIGSFRlhl        22      0       0      23        0.0%
BITBIGSFRll          8      0       0      24        0.0%
ABS                  0      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Wed Jun 07 14:06:03 2023

                     l29 7FBA                       u17 7FD0                       u27 7FEC  
                    l713 7F9A                      l721 7FBC                      l715 7FB4  
                    l731 7FDC                      l723 7FC0                      l717 7FB6  
                    l733 7FDE                      l725 7FC2                      l719 7FB8  
                    l735 7FE0                      l727 7FC4                      l737 7FE2  
                    l729 7FC6                      wreg 0FE8                     _LATA 0F89  
                   _LATB 0F8A                     _LATC 0F8B                     _main 7FBC  
                   start 0000             ___param_bank 0000                    ?_main 0001  
        __initialization 7F94             __end_of_main 8000         __end_of_InitPort 7FBC  
                 ??_main 0001            __activetblptr 0000                   _ANSELA 0F5B  
                 _ANSELB 0F5C                   _ANSELC 0F5D                   isa$std 0001  
             __accesstop 0060  __end_of__initialization 7F94            ___rparam_used 0001  
         __pcstackCOMRAM 0001                ?_InitPort 0001               ??_InitPort 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F94  
                __ramtop 0800                  __ptext0 7FBC                  __ptext1 7F9A  
   end_of_initialization 7F94                _PORTAbits 0F80                _PORTBbits 0F81  
              _PORTCbits 0F82                _TRISAbits 0F92                _TRISBbits 0F93  
              _TRISCbits 0F94      start_initialization 7F94                 _InitPort 7F9A  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
