0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/zheny/project_2 - Copy/project_2.sim/sim_1/synth/timing/xsim/decoderSimulation_time_synth.v,1568038596,verilog,,,,decoder;glbl,,,,,,,,
C:/Users/zheny/project_2 - Copy/project_2.srcs/sim_1/new/decodersimulation.vhd,1568038425,vhdl,,,,decodersimulation,,,,,,,,
C:/Users/zheny/project_2/project_2.srcs/sim_1/new/decoderSimulation.vhd,1567951854,vhdl,,,,test,,,,,,,,
