# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cache_proiect.srcs/sources_1/new/cache.vhd" \
"../../../../cache_proiect.srcs/sources_1/new/tb_cache.vhd" \

# Do not sort compile order
nosort
