INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cesar/Desktop/Uni/Programas varios/MSC/modelado_de_sistemas_computacionales/PRAC_LIBRE/PRAC_LIBRE.sim/sim_1/impl/timing/xsim/top_system_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KYPD_controller
INFO: [VRFC 10-311] analyzing module debounce_module
INFO: [VRFC 10-311] analyzing module debounce_module_0
INFO: [VRFC 10-311] analyzing module debounce_module_1
INFO: [VRFC 10-311] analyzing module debounce_module_2
INFO: [VRFC 10-311] analyzing module mangm_KYPD
INFO: [VRFC 10-311] analyzing module oled_controller
INFO: [VRFC 10-311] analyzing module spi_controller
INFO: [VRFC 10-311] analyzing module top_system
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cesar/Desktop/Uni/Programas varios/MSC/modelado_de_sistemas_computacionales/SOURCES/teclado.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity teclado
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cesar/Desktop/Uni/Programas varios/MSC/modelado_de_sistemas_computacionales/SOURCES/KYPD_controller_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity KYPD_controller_tb
ERROR: [VRFC 10-719] formal port/generic <rst> is not declared in <\KYPD_controller\> [C:/Users/cesar/Desktop/Uni/Programas varios/MSC/modelado_de_sistemas_computacionales/SOURCES/KYPD_controller_tb.vhd:31]
ERROR: [VRFC 10-2666] formal port \CLK_IBUF_BUFG\ has no actual or default value [C:/Users/cesar/Desktop/Uni/Programas varios/MSC/modelado_de_sistemas_computacionales/SOURCES/KYPD_controller_tb.vhd:29]
ERROR: [VRFC 10-1504] unit sim ignored due to previous errors [C:/Users/cesar/Desktop/Uni/Programas varios/MSC/modelado_de_sistemas_computacionales/SOURCES/KYPD_controller_tb.vhd:14]
INFO: [VRFC 10-240] VHDL file C:/Users/cesar/Desktop/Uni/Programas varios/MSC/modelado_de_sistemas_computacionales/SOURCES/KYPD_controller_tb.vhd ignored due to errors
