-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity aes_add_round_key is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    state_matrix_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    state_matrix_V_ce0 : OUT STD_LOGIC;
    state_matrix_V_we0 : OUT STD_LOGIC;
    state_matrix_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    state_matrix_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    round_key_matrix_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    round_key_matrix_V_ce0 : OUT STD_LOGIC;
    round_key_matrix_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of aes_add_round_key is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal row_index_fu_74_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal row_index_reg_129 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln126_fu_88_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln126_reg_134 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln124_fu_68_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal column_index_fu_98_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal column_index_reg_142 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal state_matrix_V_addr_reg_147 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln126_fu_92_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_index_0_reg_46 : STD_LOGIC_VECTOR (2 downto 0);
    signal column_index_0_reg_57 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal zext_ln719_1_fu_113_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_80_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln719_fu_104_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln719_fu_108_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    column_index_0_reg_57_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln124_fu_68_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                column_index_0_reg_57 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                column_index_0_reg_57 <= column_index_reg_142;
            end if; 
        end if;
    end process;

    row_index_0_reg_46_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln126_fu_92_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                row_index_0_reg_46 <= row_index_reg_129;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_index_0_reg_46 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                column_index_reg_142 <= column_index_fu_98_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                row_index_reg_129 <= row_index_fu_74_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln126_fu_92_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                state_matrix_V_addr_reg_147 <= zext_ln719_1_fu_113_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln124_fu_68_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    zext_ln126_reg_134(4 downto 2) <= zext_ln126_fu_88_p1(4 downto 2);
            end if;
        end if;
    end process;
    zext_ln126_reg_134(1 downto 0) <= "00";
    zext_ln126_reg_134(5) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln124_fu_68_p2, ap_CS_fsm_state3, icmp_ln126_fu_92_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln124_fu_68_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln126_fu_92_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln719_fu_108_p2 <= std_logic_vector(unsigned(zext_ln126_reg_134) + unsigned(zext_ln719_fu_104_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln124_fu_68_p2)
    begin
        if ((((icmp_ln124_fu_68_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln124_fu_68_p2)
    begin
        if (((icmp_ln124_fu_68_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    column_index_fu_98_p2 <= std_logic_vector(unsigned(column_index_0_reg_57) + unsigned(ap_const_lv3_1));
    icmp_ln124_fu_68_p2 <= "1" when (row_index_0_reg_46 = ap_const_lv3_4) else "0";
    icmp_ln126_fu_92_p2 <= "1" when (column_index_0_reg_57 = ap_const_lv3_4) else "0";
    round_key_matrix_V_address0 <= zext_ln719_1_fu_113_p1(4 - 1 downto 0);

    round_key_matrix_V_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            round_key_matrix_V_ce0 <= ap_const_logic_1;
        else 
            round_key_matrix_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    row_index_fu_74_p2 <= std_logic_vector(unsigned(row_index_0_reg_46) + unsigned(ap_const_lv3_1));

    state_matrix_V_address0_assign_proc : process(ap_CS_fsm_state3, state_matrix_V_addr_reg_147, ap_CS_fsm_state4, zext_ln719_1_fu_113_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_matrix_V_address0 <= state_matrix_V_addr_reg_147;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            state_matrix_V_address0 <= zext_ln719_1_fu_113_p1(4 - 1 downto 0);
        else 
            state_matrix_V_address0 <= "XXXX";
        end if; 
    end process;


    state_matrix_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            state_matrix_V_ce0 <= ap_const_logic_1;
        else 
            state_matrix_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    state_matrix_V_d0 <= (state_matrix_V_q0 xor round_key_matrix_V_q0);

    state_matrix_V_we0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_matrix_V_we0 <= ap_const_logic_1;
        else 
            state_matrix_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_80_p3 <= (row_index_0_reg_46 & ap_const_lv2_0);
    zext_ln126_fu_88_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_80_p3),6));
    zext_ln719_1_fu_113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln719_fu_108_p2),64));
    zext_ln719_fu_104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(column_index_0_reg_57),6));
end behav;
